Timing Analyzer report for ece385_finalprj
Mon Dec 09 21:52:37 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Clk'
 14. Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'Clk'
 18. Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'Clk'
 22. Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'Clk'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'Clk'
 37. Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'Clk'
 41. Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'Clk'
 45. Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 49. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'Clk'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'Clk'
 59. Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'Clk'
 63. Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'Clk'
 67. Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'Clk'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ece385_finalprj                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.74        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  59.9%      ;
;     Processor 3            ;  57.1%      ;
;     Processor 4            ;  48.3%      ;
;     Processors 5-6         ;   4.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                   ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                               ; Status ; Read at                  ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; ece385_finalprj.sdc                                                         ; OK     ; Mon Dec 09 21:52:01 2019 ;
; final_soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Mon Dec 09 21:52:01 2019 ;
; final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Mon Dec 09 21:52:01 2019 ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu.sdc                      ; OK     ; Mon Dec 09 21:52:01 2019 ;
+-----------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+
; Clock Name                          ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                ; Targets                                 ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+
; altera_reserved_tck                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                       ; { altera_reserved_tck }                 ;
; Clk                                 ; Base      ; 15.000  ; 66.67 MHz ; 0.000  ; 7.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                       ; { CLOCK_50 }                            ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Generated ; 15.000  ; 66.67 MHz ; 0.000  ; 7.500  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[0] } ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Generated ; 15.000  ; 66.67 MHz ; -2.250 ; 5.250  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[1] } ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Generated ; 30.000  ; 33.33 MHz ; 0.000  ; 15.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[2] } ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                        ;
+------------+-----------------+-------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note ;
+------------+-----------------+-------------------------------------+------+
; 8.21 MHz   ; 8.21 MHz        ; Clk                                 ;      ;
; 92.66 MHz  ; 92.66 MHz       ; final_subsystem|pll|sd1|pll7|clk[0] ;      ;
; 133.64 MHz ; 133.64 MHz      ; final_subsystem|pll|sd1|pll7|clk[2] ;      ;
; 150.6 MHz  ; 150.6 MHz       ; altera_reserved_tck                 ;      ;
+------------+-----------------+-------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                            ;
+-------------------------------------+----------+---------------+
; Clock                               ; Slack    ; End Point TNS ;
+-------------------------------------+----------+---------------+
; Clk                                 ; -106.866 ; -188832.658   ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 4.208    ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 22.517   ; 0.000         ;
; altera_reserved_tck                 ; 46.680   ; 0.000         ;
+-------------------------------------+----------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.305 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.363 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.403 ; 0.000         ;
; altera_reserved_tck                 ; 0.404 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 5.646  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 10.102 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 27.438 ; 0.000         ;
; altera_reserved_tck                 ; 47.899 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                       ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; final_subsystem|pll|sd1|pll7|clk[2] ; 1.227 ; 0.000         ;
; altera_reserved_tck                 ; 1.383 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 3.319 ; 0.000         ;
; Clk                                 ; 4.078 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 6.988  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.194  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.697 ; 0.000         ;
; altera_reserved_tck                 ; 49.623 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -106.866 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.797    ;
; -106.733 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 122.080    ;
; -106.708 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 122.056    ;
; -106.688 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.619    ;
; -106.652 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.986    ;
; -106.636 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.984    ;
; -106.579 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.519    ;
; -106.569 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.509    ;
; -106.519 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.450    ;
; -106.509 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.440    ;
; -106.475 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.406    ;
; -106.437 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.771    ;
; -106.435 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.366    ;
; -106.410 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.319      ; 121.747    ;
; -106.410 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][11]_OTERM533_OTERM2903_OTERM5440_OTERM10564_OTERM14654 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.757    ;
; -106.404 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.310      ; 121.732    ;
; -106.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.341    ;
; -106.393 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][22]_OTERM257_OTERM2925_OTERM5462_OTERM10586_OTERM14632 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.740    ;
; -106.391 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][31]_OTERM25_OTERM2927_OTERM5464_OTERM10588_OTERM14630  ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.738    ;
; -106.391 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.331    ;
; -106.389 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.723    ;
; -106.385 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][11]_OTERM533_OTERM2903_OTERM5440_OTERM10564_OTERM14654 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.733    ;
; -106.368 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][22]_OTERM257_OTERM2925_OTERM5462_OTERM10586_OTERM14632 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.716    ;
; -106.366 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][31]_OTERM25_OTERM2927_OTERM5464_OTERM10588_OTERM14630  ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.714    ;
; -106.365 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.708    ;
; -106.360 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.694    ;
; -106.356 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.690    ;
; -106.355 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.698    ;
; -106.333 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][19]_OTERM345_OTERM2919_OTERM5456_OTERM10580_OTERM14638 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.680    ;
; -106.333 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][21]_OTERM293_OTERM2923_OTERM5460_OTERM10584_OTERM14634 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.680    ;
; -106.329 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.663    ;
; -106.313 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][11]_OTERM533_OTERM2903_OTERM5440_OTERM10564_OTERM14654 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.661    ;
; -106.308 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][19]_OTERM345_OTERM2919_OTERM5456_OTERM10580_OTERM14638 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.656    ;
; -106.308 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][21]_OTERM293_OTERM2923_OTERM5460_OTERM10584_OTERM14634 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.656    ;
; -106.296 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][22]_OTERM257_OTERM2925_OTERM5462_OTERM10586_OTERM14632 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.644    ;
; -106.294 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][31]_OTERM25_OTERM2927_OTERM5464_OTERM10588_OTERM14630  ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.642    ;
; -106.286 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15596 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.634    ;
; -106.256 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10318_OTERM14536 ; Clk          ; Clk         ; 15.000       ; 0.310      ; 121.584    ;
; -106.245 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10328_OTERM14526 ; Clk          ; Clk         ; 15.000       ; 0.310      ; 121.573    ;
; -106.236 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][19]_OTERM345_OTERM2919_OTERM5456_OTERM10580_OTERM14638 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.584    ;
; -106.236 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][21]_OTERM293_OTERM2923_OTERM5460_OTERM10584_OTERM14634 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.584    ;
; -106.232 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.172    ;
; -106.222 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.162    ;
; -106.222 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.162    ;
; -106.214 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10346            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.145    ;
; -106.212 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.152    ;
; -106.210 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10342            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.141    ;
; -106.188 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.128    ;
; -106.187 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][17]_OTERM325_OTERM2595_OTERM5302_OTERM10350            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.118    ;
; -106.184 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10320_OTERM14534 ; Clk          ; Clk         ; 15.000       ; 0.310      ; 121.512    ;
; -106.178 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.118    ;
; -106.175 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][18]_OTERM365_OTERM2917_OTERM5454_OTERM10578_OTERM14640 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.522    ;
; -106.168 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][15]_OTERM437_OTERM2911_OTERM5448_OTERM10572_OTERM14646 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.515    ;
; -106.160 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][10]_OTERM557_OTERM2901_OTERM5438_OTERM10562_OTERM14656 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.507    ;
; -106.150 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.493    ;
; -106.150 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][18]_OTERM365_OTERM2917_OTERM5454_OTERM10578_OTERM14640 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.498    ;
; -106.148 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][17]_OTERM389_OTERM2915_OTERM5452_OTERM10576_OTERM14642 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.495    ;
; -106.148 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.088    ;
; -106.144 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10356            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.075    ;
; -106.143 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][15]_OTERM437_OTERM2911_OTERM5448_OTERM10572_OTERM14646 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.491    ;
; -106.142 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][17]_OTERM325_OTERM2595_OTERM5302_OTERM10324_OTERM14530 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.476    ;
; -106.142 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10330_OTERM14524 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.476    ;
; -106.141 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10364            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.072    ;
; -106.141 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10354            ; Clk          ; Clk         ; 15.000       ; -0.087     ; 121.072    ;
; -106.140 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.483    ;
; -106.139 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][14]_OTERM465_OTERM2909_OTERM5446_OTERM10570_OTERM14648 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.486    ;
; -106.138 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.078     ; 121.078    ;
; -106.135 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][10]_OTERM557_OTERM2901_OTERM5438_OTERM10562_OTERM14656 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.483    ;
; -106.123 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.328      ; 121.469    ;
; -106.123 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][17]_OTERM389_OTERM2915_OTERM5452_OTERM10576_OTERM14642 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.471    ;
; -106.121 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][16]_OTERM349_OTERM2593_OTERM5300_OTERM10322_OTERM14532 ; Clk          ; Clk         ; 15.000       ; 0.316      ; 121.455    ;
; -106.117 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.319      ; 121.454    ;
; -106.114 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][20]_OTERM321_OTERM2921_OTERM5458_OTERM10582_OTERM14636 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.461    ;
; -106.114 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][14]_OTERM465_OTERM2909_OTERM5446_OTERM10570_OTERM14648 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.462    ;
; -106.113 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.328      ; 121.459    ;
; -106.107 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.319      ; 121.444    ;
; -106.102 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.445    ;
; -106.093 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][13]_OTERM485_OTERM2907_OTERM5444_OTERM10568_OTERM14650 ; Clk          ; Clk         ; 15.000       ; 0.329      ; 121.440    ;
; -106.092 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.435    ;
; -106.089 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][20]_OTERM321_OTERM2921_OTERM5458_OTERM10582_OTERM14636 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.437    ;
; -106.078 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][18]_OTERM365_OTERM2917_OTERM5454_OTERM10578_OTERM14640 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.426    ;
; -106.073 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.416    ;
; -106.071 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][15]_OTERM437_OTERM2911_OTERM5448_OTERM10572_OTERM14646 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.419    ;
; -106.069 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.412    ;
; -106.068 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][13]_OTERM485_OTERM2907_OTERM5444_OTERM10568_OTERM14650 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.416    ;
; -106.063 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.406    ;
; -106.063 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][10]_OTERM557_OTERM2901_OTERM5438_OTERM10562_OTERM14656 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.411    ;
; -106.059 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.402    ;
; -106.054 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14772  ; Clk          ; Clk         ; 15.000       ; 0.319      ; 121.391    ;
; -106.053 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][7]_OTERM565_OTERM2575_OTERM5272                        ; Clk          ; Clk         ; 15.000       ; 0.317      ; 121.388    ;
; -106.051 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][17]_OTERM389_OTERM2915_OTERM5452_OTERM10576_OTERM14642 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.399    ;
; -106.043 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][5]_OTERM613_OTERM2571_OTERM5276                        ; Clk          ; Clk         ; 15.000       ; 0.319      ; 121.380    ;
; -106.042 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.385    ;
; -106.042 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][14]_OTERM465_OTERM2909_OTERM5446_OTERM10570_OTERM14648 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.390    ;
; -106.035 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10876            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.318      ; 121.371    ;
; -106.032 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.325      ; 121.375    ;
; -106.027 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][0]_OTERM769_OTERM2881_OTERM5466_OTERM10682_OTERM14812  ; Clk          ; Clk         ; 15.000       ; 0.377      ; 121.422    ;
; -106.017 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][20]_OTERM321_OTERM2921_OTERM5458_OTERM10582_OTERM14636 ; Clk          ; Clk         ; 15.000       ; 0.330      ; 121.365    ;
; -106.013 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14550 ; Clk          ; Clk         ; 15.000       ; 0.321      ; 121.352    ;
; -106.012 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][13]_OTERM485_OTERM2907_OTERM5444_OTERM10568_OTERM14678 ; Clk          ; Clk         ; 15.000       ; 0.332      ; 121.362    ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 4.208 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.174     ; 10.523     ;
; 4.245 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.174     ; 10.486     ;
; 4.410 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.156     ; 10.339     ;
; 4.480 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 10.263     ;
; 4.528 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 10.227     ;
; 4.545 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 10.218     ;
; 4.713 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.156     ; 10.036     ;
; 4.740 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 10.044     ;
; 4.847 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.179     ; 9.879      ;
; 4.876 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 9.878      ;
; 4.939 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 9.828      ;
; 4.941 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.174     ; 9.790      ;
; 4.970 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.181     ; 9.754      ;
; 4.985 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 9.758      ;
; 4.995 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 9.765      ;
; 5.088 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.133     ; 9.684      ;
; 5.123 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 9.637      ;
; 5.156 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 9.573      ;
; 5.193 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 9.536      ;
; 5.264 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.168     ; 9.473      ;
; 5.318 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.133     ; 9.454      ;
; 5.358 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 9.389      ;
; 5.384 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 9.345      ;
; 5.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 9.359      ;
; 5.421 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 9.308      ;
; 5.424 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.181     ; 9.300      ;
; 5.428 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 9.313      ;
; 5.452 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.179     ; 9.274      ;
; 5.454 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 9.301      ;
; 5.468 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.169     ; 9.268      ;
; 5.476 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 9.277      ;
; 5.486 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 9.244      ;
; 5.487 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 9.293      ;
; 5.493 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 9.268      ;
; 5.511 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 9.273      ;
; 5.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 9.210      ;
; 5.556 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 9.173      ;
; 5.568 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.172     ; 9.165      ;
; 5.575 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 9.200      ;
; 5.586 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 9.161      ;
; 5.586 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.172     ; 9.147      ;
; 5.588 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 9.190      ;
; 5.589 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.169     ; 9.147      ;
; 5.603 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 9.151      ;
; 5.613 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 9.162      ;
; 5.627 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 9.133      ;
; 5.651 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.200     ; 9.054      ;
; 5.656 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 9.085      ;
; 5.661 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 9.086      ;
; 5.673 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 9.105      ;
; 5.688 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.123     ; 9.094      ;
; 5.696 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 9.047      ;
; 5.704 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 9.049      ;
; 5.721 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 9.026      ;
; 5.721 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 9.040      ;
; 5.730 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 8.999      ;
; 5.756 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 9.004      ;
; 5.767 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 8.962      ;
; 5.777 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 8.953      ;
; 5.789 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 8.941      ;
; 5.789 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 8.941      ;
; 5.791 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.950      ;
; 5.814 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 8.916      ;
; 5.819 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.168     ; 8.918      ;
; 5.824 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 8.910      ;
; 5.826 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 8.904      ;
; 5.826 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 8.904      ;
; 5.831 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 8.921      ;
; 5.832 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 8.868      ;
; 5.833 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 8.867      ;
; 5.834 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 8.900      ;
; 5.839 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 8.914      ;
; 5.842 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 8.942      ;
; 5.845 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.131     ; 8.929      ;
; 5.856 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 8.905      ;
; 5.859 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 8.925      ;
; 5.861 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 8.873      ;
; 5.865 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 8.920      ;
; 5.865 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.847      ;
; 5.871 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 8.863      ;
; 5.872 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.156     ; 8.848      ;
; 5.874 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 8.928      ;
; 5.875 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 8.910      ;
; 5.877 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 8.840      ;
; 5.877 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 8.840      ;
; 5.877 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 8.840      ;
; 5.877 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 8.840      ;
; 5.887 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 8.878      ;
; 5.889 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 8.840      ;
; 5.889 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 8.858      ;
; 5.916 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.123     ; 8.866      ;
; 5.918 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.183     ; 8.804      ;
; 5.932 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 8.815      ;
; 5.933 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.808      ;
; 5.943 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 8.815      ;
; 5.943 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 8.837      ;
; 5.978 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 8.805      ;
; 5.979 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 8.769      ;
; 5.981 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 8.753      ;
; 5.991 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 8.757      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 22.517 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 7.427      ;
; 22.564 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.372      ;
; 22.649 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 7.295      ;
; 22.649 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 7.295      ;
; 22.670 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.273      ;
; 22.696 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.240      ;
; 22.696 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.240      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.758 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.179      ;
; 22.781 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 7.163      ;
; 22.781 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 7.163      ;
; 22.802 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.141      ;
; 22.802 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.141      ;
; 22.828 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.108      ;
; 22.828 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.108      ;
; 22.848 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.095      ;
; 22.899 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.216      ; 7.375      ;
; 22.913 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 7.031      ;
; 22.913 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 7.031      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.923 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 7.013      ;
; 22.934 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.009      ;
; 22.934 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.009      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.944 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.991      ;
; 22.946 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.208      ; 7.320      ;
; 22.950 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.993      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.984      ;
; 22.960 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.976      ;
; 22.960 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.976      ;
; 22.980 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.963      ;
; 22.981 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.962      ;
; 23.052 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.215      ; 7.221      ;
; 23.066 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.877      ;
; 23.066 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.877      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.854      ;
; 23.082 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.861      ;
; 23.082 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.861      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[0]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.089 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.848      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.096 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.840      ;
; 23.112 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.831      ;
; 23.113 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.082     ; 6.823      ;
; 23.113 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.830      ;
; 23.133 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.810      ;
; 23.194 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~portb_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.219      ; 7.083      ;
; 23.199 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.746      ;
; 23.199 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.746      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 3.420      ;
; 46.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.362      ;
; 46.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.344      ;
; 46.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 3.251      ;
; 46.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 3.197      ;
; 47.104 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.006      ;
; 47.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.916      ;
; 47.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.802      ;
; 47.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.803      ;
; 47.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.755      ;
; 47.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.730      ;
; 47.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 2.590      ;
; 47.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 2.507      ;
; 47.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.499      ;
; 47.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.474      ;
; 47.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.207      ;
; 48.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 2.096      ;
; 48.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.071      ;
; 48.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.052      ;
; 48.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 1.227      ;
; 49.128 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 0.978      ;
; 94.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.118      ;
; 95.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.791      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.790      ;
; 95.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.769      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.714      ;
; 95.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.642      ;
; 95.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.646      ;
; 95.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.606      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.570      ;
; 95.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.542      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.515      ;
; 95.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.408      ;
; 95.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.366      ;
; 95.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.350      ;
; 95.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.310      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.291      ;
; 95.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.243      ;
; 95.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.213      ;
; 95.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.226      ;
; 95.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.212      ;
; 95.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.212      ;
; 95.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[30]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.221      ;
; 95.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.202      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.200      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.200      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.200      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.200      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.200      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.200      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.200      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.198      ;
; 95.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.178      ;
; 95.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.178      ;
; 95.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.178      ;
; 95.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.178      ;
; 95.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.178      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.126      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.126      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.126      ;
; 95.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.126      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.121      ;
; 95.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.116      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.086      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.048      ;
; 95.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.046      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.038      ;
; 95.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.047      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.018      ;
; 95.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.012      ;
; 95.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[15]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.996      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.955      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.948      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.948      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.948      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.948      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.948      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.948      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.948      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.948      ;
; 95.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.952      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.921      ;
; 96.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.935      ;
; 96.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.916      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.895      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.895      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.902      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.885      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.885      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.885      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.885      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.885      ;
; 96.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.885      ;
; 96.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.883      ;
; 96.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.883      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[11]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.444      ; 0.971      ;
; 0.336 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.440      ; 0.998      ;
; 0.354 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[0]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.019      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.016      ;
; 0.355 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[5]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.020      ;
; 0.356 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.014      ;
; 0.361 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|writedata[15]                                                                         ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.024      ;
; 0.363 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.025      ;
; 0.366 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.022      ;
; 0.367 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.440      ; 1.029      ;
; 0.367 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.023      ;
; 0.367 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.023      ;
; 0.369 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.025      ;
; 0.370 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[8]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.035      ;
; 0.375 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.033      ;
; 0.376 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.032      ;
; 0.377 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[4]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.042      ;
; 0.381 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[5]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.442      ; 1.045      ;
; 0.381 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.037      ;
; 0.391 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.434      ; 1.047      ;
; 0.393 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.051      ;
; 0.395 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[9]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.442      ; 1.059      ;
; 0.396 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[7]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.061      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision                                                                                  ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                            ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|wrptr_g[0]                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.439      ; 1.062      ;
; 0.402 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[1][3]                                                                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[1][3]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[1][3]                                                                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[1][3]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][6]                                                                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][6]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][3]                                                                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][3]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][10]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][10]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_estatus_reg                                                                                                                                         ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[3]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[3]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[5]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[5]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[6]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[6]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[8]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[8]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[17]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[17]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[18]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[18]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[19]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[19]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|back_buf_start_address[27]                                                                                                                                            ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|back_buf_start_address[27]                                                                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[27]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[27]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                           ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                         ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                         ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_aligning_data                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|read                                                                                  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|read                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[2]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[2]                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[4]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[4]                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[11]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[11]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[27]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[27]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[17]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[17]                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[18]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[18]                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[19]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[19]                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[20]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[20]                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength_eq_0                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength_eq_0                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[1]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[1]                                                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[0]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[0]                                                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.363 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[9]                                                                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.441      ; 1.026      ;
; 0.389 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                     ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                             ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[23]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[23]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[17]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[17]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[13]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[13]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.421 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.430 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_valid                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.436 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.444 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.710      ;
; 0.446 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.711      ;
; 0.458 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.001                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.473 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.739      ;
; 0.474 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.740      ;
; 0.553 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[3]                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.565 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[10]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.566 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[29]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.832      ;
; 0.566 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[22]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.566 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[11]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.832      ;
; 0.566 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[6]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.566 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[5]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.567 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[4]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.567 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[2]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.568 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[31]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.568 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[26]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.568 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[25]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.568 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[16]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.568 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[9]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.415 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.693      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.702      ;
; 0.438 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.702      ;
; 0.438 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.719      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.708      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.709      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.710      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.711      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.710      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.710      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.719      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.724      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.475 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.740      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.742      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.818      ;
; 0.561 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.842      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.842      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.846      ;
; 0.585 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.849      ;
; 0.586 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.850      ;
; 0.596 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.860      ;
; 0.599 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.862      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.865      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.867      ;
; 0.605 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.869      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.874      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.876      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.876      ;
; 0.613 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.878      ;
; 0.617 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.882      ;
; 0.617 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.881      ;
; 0.618 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.883      ;
; 0.620 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.884      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.885      ;
; 0.621 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.885      ;
; 0.622 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.886      ;
; 0.623 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.887      ;
; 0.624 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.888      ;
; 0.624 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.625 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.888      ;
; 0.626 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.890      ;
; 0.626 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.891      ;
; 0.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.891      ;
; 0.627 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.891      ;
; 0.629 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.632 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.896      ;
; 0.635 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.900      ;
; 0.636 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.900      ;
; 0.640 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.903      ;
; 0.640 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.904      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.904      ;
; 0.643 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[33]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.907      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.646 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; Clk          ; Clk         ; 15.000       ; -0.036     ; 9.336      ;
; 5.646 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]     ; Clk          ; Clk         ; 15.000       ; -0.036     ; 9.336      ;
; 5.674 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.319      ;
; 5.674 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.319      ;
; 5.674 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.319      ;
; 5.674 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.319      ;
; 5.674 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.319      ;
; 5.674 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.319      ;
; 5.674 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.319      ;
; 5.676 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; Clk          ; Clk         ; 15.000       ; -0.035     ; 9.307      ;
; 5.676 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; Clk          ; Clk         ; 15.000       ; -0.035     ; 9.307      ;
; 5.676 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; Clk          ; Clk         ; 15.000       ; -0.035     ; 9.307      ;
; 5.689 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 9.303      ;
; 5.689 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 9.303      ;
; 5.689 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 9.303      ;
; 5.689 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 9.303      ;
; 5.689 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 9.303      ;
; 5.690 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48] ; Clk          ; Clk         ; 15.000       ; -0.027     ; 9.301      ;
; 5.690 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50] ; Clk          ; Clk         ; 15.000       ; -0.027     ; 9.301      ;
; 5.690 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49] ; Clk          ; Clk         ; 15.000       ; -0.027     ; 9.301      ;
; 5.690 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47] ; Clk          ; Clk         ; 15.000       ; -0.027     ; 9.301      ;
; 5.691 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; Clk          ; Clk         ; 15.000       ; -0.033     ; 9.294      ;
; 5.691 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; Clk          ; Clk         ; 15.000       ; -0.033     ; 9.294      ;
; 5.693 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[20]                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.036     ; 9.289      ;
; 5.693 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[22]                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.036     ; 9.289      ;
; 5.693 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator|av_readdata_pre[25]                               ; Clk          ; Clk         ; 15.000       ; -0.042     ; 9.283      ;
; 5.693 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54] ; Clk          ; Clk         ; 15.000       ; -0.036     ; 9.289      ;
; 5.694 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.043     ; 9.281      ;
; 5.694 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|software_reset_request                                                                                                             ; Clk          ; Clk         ; 15.000       ; -0.043     ; 9.281      ;
; 5.700 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.293      ;
; 5.700 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.293      ;
; 5.700 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.293      ;
; 5.700 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.293      ;
; 5.700 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35] ; Clk          ; Clk         ; 15.000       ; -0.025     ; 9.293      ;
; 5.704 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49] ; Clk          ; Clk         ; 15.000       ; -0.037     ; 9.277      ;
; 5.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                           ; Clk          ; Clk         ; 15.000       ; 0.252      ; 9.291      ;
; 5.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                           ; Clk          ; Clk         ; 15.000       ; 0.252      ; 9.291      ;
; 5.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                           ; Clk          ; Clk         ; 15.000       ; 0.252      ; 9.291      ;
; 5.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                           ; Clk          ; Clk         ; 15.000       ; 0.252      ; 9.291      ;
; 5.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                           ; Clk          ; Clk         ; 15.000       ; 0.252      ; 9.291      ;
; 5.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                           ; Clk          ; Clk         ; 15.000       ; 0.252      ; 9.291      ;
; 5.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                           ; Clk          ; Clk         ; 15.000       ; 0.252      ; 9.291      ;
; 5.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                           ; Clk          ; Clk         ; 15.000       ; 0.252      ; 9.291      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[3]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[5]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[7]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[8]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[9]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[10]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[11]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[14]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[20]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[27]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.931      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[2]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[4]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[5]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[6]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[7]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[8]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.020     ; 8.934      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[9]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.020     ; 8.934      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[10]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[11]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.020     ; 8.934      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[12]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[18]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[25]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.020     ; 8.934      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[0]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[13]                                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.020     ; 8.934      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[11]                                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.020     ; 8.934      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[12]                                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[3]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[1]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 8.932      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[10]                                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.020     ; 8.934      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]     ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]      ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]     ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]     ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]     ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]     ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]     ; Clk          ; Clk         ; 15.000       ; -0.041     ; 8.913      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 8.928      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 8.928      ;
; 6.064 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 8.928      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[6]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.930      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[12]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[13]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.930      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[15]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[16]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.930      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[17]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.930      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[18]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[19]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[21]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[22]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.930      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[23]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.930      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[24]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[25]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[26]                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[4]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.930      ;
; 6.065 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[2]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.024     ; 8.929      ;
+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                    ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 10.102 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.276     ; 4.517      ;
; 10.102 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.279     ; 4.514      ;
; 10.102 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.279     ; 4.514      ;
; 10.102 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.276     ; 4.517      ;
; 10.105 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.307     ; 4.483      ;
; 10.106 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.286     ; 4.503      ;
; 10.110 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.165     ; 4.630      ;
; 10.110 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.168     ; 4.627      ;
; 10.110 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.168     ; 4.627      ;
; 10.110 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.165     ; 4.630      ;
; 10.113 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.196     ; 4.596      ;
; 10.113 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.260     ; 4.522      ;
; 10.114 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 4.616      ;
; 10.114 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 4.616      ;
; 10.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.149     ; 4.635      ;
; 10.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.282     ; 4.492      ;
; 10.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 4.636      ;
; 10.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 4.636      ;
; 10.127 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.249     ; 4.519      ;
; 10.127 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.228     ; 4.540      ;
; 10.127 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.228     ; 4.540      ;
; 10.127 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.228     ; 4.540      ;
; 10.128 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.227     ; 4.540      ;
; 10.128 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.227     ; 4.540      ;
; 10.128 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.227     ; 4.540      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 4.605      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.237     ; 4.529      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.240     ; 4.526      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.237     ; 4.529      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.228     ; 4.538      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.232     ; 4.534      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 4.532      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.240     ; 4.526      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.269     ; 4.497      ;
; 10.129 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 4.532      ;
; 10.131 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.252     ; 4.512      ;
; 10.131 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.252     ; 4.512      ;
; 10.131 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.252     ; 4.512      ;
; 10.131 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.252     ; 4.512      ;
; 10.133 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.281     ; 4.481      ;
; 10.135 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.117     ; 4.653      ;
; 10.135 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.117     ; 4.653      ;
; 10.135 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.117     ; 4.653      ;
; 10.135 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.117     ; 4.653      ;
; 10.135 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 4.632      ;
; 10.136 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 4.653      ;
; 10.136 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 4.653      ;
; 10.136 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 4.653      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.647      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[10]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.117     ; 4.651      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.647      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.117     ; 4.651      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 4.610      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.129     ; 4.639      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.129     ; 4.639      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 4.642      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 4.642      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.123     ; 4.645      ;
; 10.137 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.123     ; 4.645      ;
; 10.138 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 4.603      ;
; 10.138 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 4.615      ;
; 10.138 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 4.615      ;
; 10.139 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 4.625      ;
; 10.139 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 4.625      ;
; 10.139 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 4.625      ;
; 10.139 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 4.625      ;
; 10.139 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 4.625      ;
; 10.141 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.170     ; 4.594      ;
; 10.141 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.170     ; 4.594      ;
; 10.141 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.170     ; 4.594      ;
; 10.143 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.245     ; 4.507      ;
; 10.145 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.269     ; 4.481      ;
; 10.147 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.257     ; 4.491      ;
; 10.151 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 4.636      ;
; 10.151 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 4.616      ;
; 10.151 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.134     ; 4.620      ;
; 10.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 4.594      ;
; 10.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 4.594      ;
; 10.155 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.177     ; 4.573      ;
; 10.155 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 4.604      ;
; 10.155 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 4.604      ;
; 10.155 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.177     ; 4.573      ;
; 10.155 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 4.604      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.738      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.738      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.738      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.738      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.738      ;
; 10.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.730      ;
; 10.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.730      ;
; 10.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.730      ;
; 10.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.730      ;
; 10.167 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.730      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 4.714      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 4.714      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 4.714      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 4.714      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 4.714      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 4.714      ;
; 10.171 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.715      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 27.438 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 2.502      ;
; 27.438 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 2.502      ;
; 27.438 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 2.502      ;
; 27.438 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 2.502      ;
; 27.438 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 2.502      ;
; 27.793 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.167      ;
; 27.793 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.167      ;
; 27.793 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.167      ;
; 27.793 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.167      ;
; 27.793 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.167      ;
; 27.793 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.167      ;
; 27.793 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.058     ; 2.167      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 1.762      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.303 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 1.638      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 28.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.078     ; 1.630      ;
; 98.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 1.762      ;
; 98.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.079     ; 1.762      ;
; 98.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 1.630      ;
; 98.310 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.078     ; 1.630      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 2.214      ;
; 47.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 2.214      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.214      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.214      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.214      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.145      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.145      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.145      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.142      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.116      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.116      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.116      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.116      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.116      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.116      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.116      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.123      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.111      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.111      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.058      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.046      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.046      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.046      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.046      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.046      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.043      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.043      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.043      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.043      ;
; 97.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.958      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.930      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.860      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.860      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.860      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.860      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.773      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.773      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.773      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.773      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.773      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.773      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.227   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.491      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.231   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.496      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.383   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 1.646      ;
; 1.755   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 2.039      ;
; 1.755   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 2.039      ;
; 1.755   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 2.039      ;
; 1.755   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 2.039      ;
; 1.755   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 2.039      ;
; 1.755   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 2.039      ;
; 1.755   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 2.039      ;
; 2.084   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.347      ;
; 2.084   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.347      ;
; 2.084   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.347      ;
; 2.084   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.347      ;
; 2.084   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.347      ;
; 101.227 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.078      ; 1.491      ;
; 101.227 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.078      ; 1.491      ;
; 101.383 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.077      ; 1.646      ;
; 101.383 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.077      ; 1.646      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.649      ;
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.649      ;
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.649      ;
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.649      ;
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.649      ;
; 1.383  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.649      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.725      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.725      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.725      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.725      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.784      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.802      ;
; 1.642  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.642  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.642  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.642  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.642  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.652  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.921      ;
; 1.652  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.921      ;
; 1.652  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.921      ;
; 1.652  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.921      ;
; 1.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.939      ;
; 1.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.981      ;
; 1.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.981      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.992      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.987      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.987      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.987      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.987      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.987      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.987      ;
; 1.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.987      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.994      ;
; 1.730  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.004      ;
; 1.730  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.004      ;
; 1.730  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.004      ;
; 1.791  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.064      ;
; 1.791  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.064      ;
; 1.791  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.064      ;
; 51.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.255      ; 2.064      ;
; 51.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.255      ; 2.064      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.049      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.049      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.049      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.049      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.049      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.050      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.050      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.050      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.049      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.049      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.050      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 4.049      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 4.043      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[3]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 4.043      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 4.043      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 4.047      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 4.047      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 4.047      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 4.047      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 4.047      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 4.047      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 4.047      ;
; 3.320 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.541      ; 4.047      ;
; 3.336 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.517      ; 4.039      ;
; 3.336 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.517      ; 4.039      ;
; 3.339 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.040      ;
; 3.339 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.040      ;
; 3.339 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.040      ;
; 3.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.051      ;
; 3.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.051      ;
; 3.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.051      ;
; 3.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.051      ;
; 3.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 4.061      ;
; 3.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 4.061      ;
; 3.768 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.031      ;
; 3.768 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.031      ;
; 3.768 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.031      ;
; 3.768 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.035      ;
; 3.768 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.017      ;
; 3.768 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.035      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.049      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.048      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.046      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.046      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.046      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.046      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.046      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.046      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.046      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.059      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.046      ;
; 3.778 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[0]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.392      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[1]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.392      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[2]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.392      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[3]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.392      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[4]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.392      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[5]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.392      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[6]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.392      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[7]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.392      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                 ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.387      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[0]           ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.387      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision       ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.387      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]           ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.387      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]           ; Clk          ; Clk         ; 0.000        ; 0.122      ; 4.386      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]           ; Clk          ; Clk         ; 0.000        ; 0.122      ; 4.386      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]           ; Clk          ; Clk         ; 0.000        ; 0.122      ; 4.386      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]           ; Clk          ; Clk         ; 0.000        ; 0.122      ; 4.386      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]           ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.387      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]           ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.387      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]           ; Clk          ; Clk         ; 0.000        ; 0.122      ; 4.386      ;
; 4.078 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]           ; Clk          ; Clk         ; 0.000        ; 0.122      ; 4.386      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[8]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[15]        ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[14]        ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.395      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[13]        ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.395      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[12]        ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[11]        ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.395      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[10]        ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[9]         ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[0]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[3]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[1]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[2]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[4]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[5]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[6]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[9]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[7]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[8]               ; Clk          ; Clk         ; 0.000        ; 0.123      ; 4.388      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[23]        ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[22]        ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.395      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[21]        ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.395      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[20]        ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[19]        ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.395      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[18]        ; Clk          ; Clk         ; 0.000        ; 0.130      ; 4.395      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[17]        ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.079 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[16]        ; Clk          ; Clk         ; 0.000        ; 0.128      ; 4.393      ;
; 4.102 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|control[7]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.366      ;
; 4.102 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|control[3]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.366      ;
; 4.102 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done_write                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.366      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[2]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.070      ; 4.359      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[4]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.360      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[11]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.360      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[15]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.073      ; 4.362      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[21]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.073      ; 4.362      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[27]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.070      ; 4.359      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[17]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.068      ; 4.357      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[18]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.068      ; 4.357      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[19]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.068      ; 4.357      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[20]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.068      ; 4.357      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength_eq_0                                                                             ; Clk          ; Clk         ; 0.000        ; 0.068      ; 4.357      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[0]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[23]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.075      ; 4.364      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[6]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.367      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[13]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[15]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[16]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.367      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[17]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[18]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[19]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.075      ; 4.364      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[20]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[21]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[26]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[25]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                      ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.367      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.367      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[7]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.367      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[1]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.367      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[3]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.367      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[0]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[8]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[15]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[26]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[25]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[21]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[20]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 4.365      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[17]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[16]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[13]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.074      ; 4.363      ;
; 4.103 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_done_transaction                                                                          ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.367      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[0]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[1]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[14]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.072      ; 4.362      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[3]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[5]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[6]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[7]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[8]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[9]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
; 4.104 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[10]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.071      ; 4.361      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
Worst Case Available Settling Time: 17.631 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                         ;
+------------+-----------------+-------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note ;
+------------+-----------------+-------------------------------------+------+
; 9.1 MHz    ; 9.1 MHz         ; Clk                                 ;      ;
; 99.14 MHz  ; 99.14 MHz       ; final_subsystem|pll|sd1|pll7|clk[0] ;      ;
; 145.26 MHz ; 145.26 MHz      ; final_subsystem|pll|sd1|pll7|clk[2] ;      ;
; 167.95 MHz ; 167.95 MHz      ; altera_reserved_tck                 ;      ;
+------------+-----------------+-------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+-------------------------------------+---------+---------------+
; Clock                               ; Slack   ; End Point TNS ;
+-------------------------------------+---------+---------------+
; Clk                                 ; -94.901 ; -164211.148   ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 4.913   ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 23.116  ; 0.000         ;
; altera_reserved_tck                 ; 47.023  ; 0.000         ;
+-------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.315 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.333 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.352 ; 0.000         ;
; altera_reserved_tck                 ; 0.356 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 6.642  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 10.603 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 27.645 ; 0.000         ;
; altera_reserved_tck                 ; 48.199 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                        ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; final_subsystem|pll|sd1|pll7|clk[2] ; 1.125 ; 0.000         ;
; altera_reserved_tck                 ; 1.272 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 2.948 ; 0.000         ;
; Clk                                 ; 3.700 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 7.027  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.185  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.685 ; 0.000         ;
; altera_reserved_tck                 ; 49.565 ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -94.901 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.840    ;
; -94.748 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.687    ;
; -94.681 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.630    ;
; -94.671 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.620    ;
; -94.647 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.968    ;
; -94.629 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.938    ;
; -94.609 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.929    ;
; -94.587 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.526    ;
; -94.567 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.506    ;
; -94.547 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.486    ;
; -94.528 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.477    ;
; -94.518 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.467    ;
; -94.509 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.830    ;
; -94.506 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.445    ;
; -94.482 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.293      ; 109.794    ;
; -94.422 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.731    ;
; -94.409 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.728    ;
; -94.403 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.283      ; 109.705    ;
; -94.399 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.718    ;
; -94.378 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.687    ;
; -94.367 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.316    ;
; -94.357 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.306    ;
; -94.350 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.659    ;
; -94.347 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.296    ;
; -94.346 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.655    ;
; -94.346 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][11]_OTERM533_OTERM2903_OTERM5440_OTERM10564_OTERM14654 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.667    ;
; -94.337 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][31]_OTERM25_OTERM2927_OTERM5464_OTERM10588_OTERM14630  ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.658    ;
; -94.337 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.286    ;
; -94.330 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][22]_OTERM257_OTERM2925_OTERM5462_OTERM10586_OTERM14632 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.651    ;
; -94.327 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.276    ;
; -94.326 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.635    ;
; -94.317 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.266    ;
; -94.308 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][11]_OTERM533_OTERM2903_OTERM5440_OTERM10564_OTERM14654 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.628    ;
; -94.299 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][31]_OTERM25_OTERM2927_OTERM5464_OTERM10588_OTERM14630  ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.619    ;
; -94.293 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10346            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.232    ;
; -94.292 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][22]_OTERM257_OTERM2925_OTERM5462_OTERM10586_OTERM14632 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.612    ;
; -94.289 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10342            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.228    ;
; -94.286 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.235    ;
; -94.280 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][19]_OTERM345_OTERM2919_OTERM5456_OTERM10580_OTERM14638 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.601    ;
; -94.280 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][21]_OTERM293_OTERM2923_OTERM5460_OTERM10584_OTERM14634 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.601    ;
; -94.276 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.225    ;
; -94.273 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][17]_OTERM325_OTERM2595_OTERM5302_OTERM10350            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.212    ;
; -94.266 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10318_OTERM14536 ; Clk          ; Clk         ; 15.000       ; 0.283      ; 109.568    ;
; -94.262 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.303      ; 109.584    ;
; -94.256 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10328_OTERM14526 ; Clk          ; Clk         ; 15.000       ; 0.283      ; 109.558    ;
; -94.252 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.303      ; 109.574    ;
; -94.246 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15596 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.567    ;
; -94.242 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][19]_OTERM345_OTERM2919_OTERM5456_OTERM10580_OTERM14638 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.562    ;
; -94.242 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][21]_OTERM293_OTERM2923_OTERM5460_OTERM10584_OTERM14634 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.562    ;
; -94.235 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10356            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.174    ;
; -94.232 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10364            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.171    ;
; -94.232 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10354            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 109.171    ;
; -94.208 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][11]_OTERM533_OTERM2903_OTERM5440_OTERM10564_OTERM14654 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.529    ;
; -94.204 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10320_OTERM14534 ; Clk          ; Clk         ; 15.000       ; 0.283      ; 109.506    ;
; -94.202 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.521    ;
; -94.199 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][31]_OTERM25_OTERM2927_OTERM5464_OTERM10588_OTERM14630  ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.520    ;
; -94.192 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.511    ;
; -94.192 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][22]_OTERM257_OTERM2925_OTERM5462_OTERM10586_OTERM14632 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.513    ;
; -94.183 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.293      ; 109.495    ;
; -94.173 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.293      ; 109.485    ;
; -94.161 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][7]_OTERM565_OTERM2575_OTERM5272                        ; Clk          ; Clk         ; 15.000       ; 0.291      ; 109.471    ;
; -94.158 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14772  ; Clk          ; Clk         ; 15.000       ; 0.293      ; 109.470    ;
; -94.158 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.477    ;
; -94.151 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][5]_OTERM613_OTERM2571_OTERM5276                        ; Clk          ; Clk         ; 15.000       ; 0.293      ; 109.463    ;
; -94.148 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.467    ;
; -94.142 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][17]_OTERM325_OTERM2595_OTERM5302_OTERM10324_OTERM14530 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.451    ;
; -94.142 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10330_OTERM14524 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.451    ;
; -94.142 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][19]_OTERM345_OTERM2919_OTERM5456_OTERM10580_OTERM14638 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.463    ;
; -94.142 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][21]_OTERM293_OTERM2923_OTERM5460_OTERM10584_OTERM14634 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.463    ;
; -94.133 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[3]~6_OTERM15544 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.069     ; 109.083    ;
; -94.130 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.449    ;
; -94.127 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][18]_OTERM365_OTERM2917_OTERM5454_OTERM10578_OTERM14640 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.448    ;
; -94.126 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.445    ;
; -94.121 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][15]_OTERM437_OTERM2911_OTERM5448_OTERM10572_OTERM14646 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.442    ;
; -94.120 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.439    ;
; -94.117 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[1]~2_OTERM15548 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.066    ;
; -94.116 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.435    ;
; -94.113 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][16]_OTERM349_OTERM2593_OTERM5300_OTERM10322_OTERM14532 ; Clk          ; Clk         ; 15.000       ; 0.290      ; 109.422    ;
; -94.112 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][8]_OTERM541_OTERM2577_OTERM5270                        ; Clk          ; Clk         ; 15.000       ; 0.293      ; 109.424    ;
; -94.109 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][10]_OTERM557_OTERM2901_OTERM5438_OTERM10562_OTERM14656 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.430    ;
; -94.106 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.425    ;
; -94.105 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][17]_OTERM389_OTERM2915_OTERM5452_OTERM10576_OTERM14642 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.426    ;
; -94.097 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14550 ; Clk          ; Clk         ; 15.000       ; 0.293      ; 109.409    ;
; -94.096 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 109.415    ;
; -94.095 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][14]_OTERM465_OTERM2909_OTERM5446_OTERM10570_OTERM14648 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.416    ;
; -94.089 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][18]_OTERM365_OTERM2917_OTERM5454_OTERM10578_OTERM14640 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.409    ;
; -94.083 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][15]_OTERM437_OTERM2911_OTERM5448_OTERM10572_OTERM14646 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.403    ;
; -94.074 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][20]_OTERM321_OTERM2921_OTERM5458_OTERM10582_OTERM14636 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.395    ;
; -94.073 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10346            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.022    ;
; -94.071 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][10]_OTERM557_OTERM2901_OTERM5438_OTERM10562_OTERM14656 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.391    ;
; -94.069 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10342            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.018    ;
; -94.068 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[2]~4_OTERM15546 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.017    ;
; -94.067 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][17]_OTERM389_OTERM2915_OTERM5452_OTERM10576_OTERM14642 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.387    ;
; -94.063 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10346            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.012    ;
; -94.059 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10342            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.008    ;
; -94.057 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][14]_OTERM465_OTERM2909_OTERM5446_OTERM10570_OTERM14648 ; Clk          ; Clk         ; 15.000       ; 0.301      ; 109.377    ;
; -94.056 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][16]_OTERM349_OTERM2593_OTERM5300_OTERM10352            ; Clk          ; Clk         ; 15.000       ; -0.080     ; 108.995    ;
; -94.053 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][17]_OTERM325_OTERM2595_OTERM5302_OTERM10350            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 109.002    ;
; -94.048 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][13]_OTERM485_OTERM2907_OTERM5444_OTERM10568_OTERM14650 ; Clk          ; Clk         ; 15.000       ; 0.302      ; 109.369    ;
; -94.048 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][0]_OTERM769_OTERM2881_OTERM5466_OTERM10682_OTERM14812  ; Clk          ; Clk         ; 15.000       ; 0.347      ; 109.414    ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 4.913 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 9.830      ;
; 4.952 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 9.791      ;
; 5.128 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 9.634      ;
; 5.167 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 9.589      ;
; 5.249 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 9.519      ;
; 5.260 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 9.517      ;
; 5.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 9.396      ;
; 5.462 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 9.300      ;
; 5.542 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 9.231      ;
; 5.608 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 9.137      ;
; 5.629 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.173     ; 9.107      ;
; 5.652 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 9.104      ;
; 5.671 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 9.110      ;
; 5.672 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 9.071      ;
; 5.728 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 9.045      ;
; 5.815 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 8.970      ;
; 5.842 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 8.931      ;
; 5.864 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.881      ;
; 5.897 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 8.853      ;
; 5.903 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.842      ;
; 6.016 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 8.769      ;
; 6.042 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.173     ; 8.694      ;
; 6.057 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.688      ;
; 6.079 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 8.685      ;
; 6.082 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 8.695      ;
; 6.096 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.649      ;
; 6.111 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 8.638      ;
; 6.114 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 8.679      ;
; 6.114 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 8.654      ;
; 6.118 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 8.640      ;
; 6.137 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 8.660      ;
; 6.142 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.603      ;
; 6.148 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.597      ;
; 6.162 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 8.593      ;
; 6.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.564      ;
; 6.200 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 8.570      ;
; 6.201 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 8.551      ;
; 6.209 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 8.543      ;
; 6.211 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 8.568      ;
; 6.228 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 8.545      ;
; 6.233 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 8.522      ;
; 6.253 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 8.520      ;
; 6.253 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 8.535      ;
; 6.265 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 8.526      ;
; 6.268 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.185     ; 8.456      ;
; 6.272 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 8.492      ;
; 6.288 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 8.500      ;
; 6.309 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 8.447      ;
; 6.311 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 8.447      ;
; 6.334 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.411      ;
; 6.347 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 8.444      ;
; 6.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 8.447      ;
; 6.357 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 8.407      ;
; 6.372 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.163     ; 8.374      ;
; 6.373 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 8.372      ;
; 6.377 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 8.396      ;
; 6.382 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.163     ; 8.364      ;
; 6.393 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 8.377      ;
; 6.396 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 8.362      ;
; 6.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 8.375      ;
; 6.411 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.163     ; 8.335      ;
; 6.413 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 8.351      ;
; 6.418 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 8.332      ;
; 6.421 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.163     ; 8.325      ;
; 6.422 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 8.327      ;
; 6.431 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 8.318      ;
; 6.441 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.163     ; 8.305      ;
; 6.446 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 8.353      ;
; 6.461 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 8.288      ;
; 6.470 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 8.279      ;
; 6.478 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 8.292      ;
; 6.480 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.163     ; 8.266      ;
; 6.483 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 8.286      ;
; 6.489 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 8.290      ;
; 6.500 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.165     ; 8.214      ;
; 6.502 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.165     ; 8.212      ;
; 6.507 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 8.292      ;
; 6.512 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 8.223      ;
; 6.515 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.109     ; 8.285      ;
; 6.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 8.214      ;
; 6.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 8.214      ;
; 6.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 8.214      ;
; 6.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 8.214      ;
; 6.524 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.109     ; 8.276      ;
; 6.531 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 8.262      ;
; 6.533 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 8.282      ;
; 6.534 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 8.192      ;
; 6.547 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 8.254      ;
; 6.549 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 8.215      ;
; 6.564 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 8.234      ;
; 6.569 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 8.180      ;
; 6.579 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 8.170      ;
; 6.580 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 8.158      ;
; 6.587 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 8.178      ;
; 6.588 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 8.170      ;
; 6.592 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[48] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 8.157      ;
; 6.597 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 8.168      ;
; 6.599 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 8.188      ;
; 6.603 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 8.155      ;
; 6.606 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 8.158      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 23.116 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.836      ;
; 23.164 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.781      ;
; 23.232 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.720      ;
; 23.233 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.719      ;
; 23.250 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.702      ;
; 23.280 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.665      ;
; 23.281 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.664      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.293 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.653      ;
; 23.348 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.604      ;
; 23.349 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.603      ;
; 23.366 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.586      ;
; 23.367 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.585      ;
; 23.384 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.187      ; 6.853      ;
; 23.396 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.549      ;
; 23.397 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.548      ;
; 23.400 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.552      ;
; 23.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.180      ; 6.798      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.498      ;
; 23.464 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.488      ;
; 23.465 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.487      ;
; 23.482 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.470      ;
; 23.483 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.469      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.453      ;
; 23.495 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.457      ;
; 23.512 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.433      ;
; 23.513 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.432      ;
; 23.516 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.436      ;
; 23.517 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.435      ;
; 23.518 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.187      ; 6.719      ;
; 23.598 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.354      ;
; 23.599 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.353      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[0]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.601 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.345      ;
; 23.611 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.341      ;
; 23.612 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.340      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.616 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.328      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.619 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.074     ; 6.326      ;
; 23.632 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.320      ;
; 23.633 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.067     ; 6.319      ;
; 23.660 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~portb_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.190      ; 6.580      ;
; 23.668 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.187      ; 6.569      ;
; 23.693 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[7]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.066     ; 6.260      ;
; 23.693 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[0]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.066     ; 6.260      ;
; 23.693 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb|counter_reg_bit[1]                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.066     ; 6.260      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.144      ;
; 47.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.056      ;
; 47.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.027      ;
; 47.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.983      ;
; 47.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.947      ;
; 47.471 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.708      ;
; 47.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.682      ;
; 47.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.617      ;
; 47.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.581      ;
; 47.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.553      ;
; 47.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.493      ;
; 47.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.320      ;
; 47.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.311      ;
; 47.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.286      ;
; 47.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.225      ;
; 48.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.013      ;
; 48.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.898      ;
; 48.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 1.892      ;
; 48.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.869      ;
; 49.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.097      ;
; 49.304 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 0.873      ;
; 95.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.657      ;
; 95.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.388      ;
; 95.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.364      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.355      ;
; 95.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.329      ;
; 95.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.244      ;
; 95.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.235      ;
; 95.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.214      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.174      ;
; 95.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.012      ;
; 95.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.987      ;
; 95.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.965      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.949      ;
; 96.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.909      ;
; 96.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.909      ;
; 96.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.913      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.897      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.897      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.897      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.897      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.897      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.897      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.880      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.880      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.880      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.880      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.880      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.894      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.854      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.847      ;
; 96.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.831      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.830      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.830      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.830      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.830      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.839      ;
; 96.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[30]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.836      ;
; 96.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.799      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.767      ;
; 96.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.752      ;
; 96.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.720      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.708      ;
; 96.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.701      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.673      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.659      ;
; 96.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.630      ;
; 96.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[15]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.620      ;
; 96.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.624      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.598      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.598      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.598      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.598      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.598      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.598      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.598      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.598      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.621      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.621      ;
; 96.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.621      ;
; 96.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.606      ;
; 96.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.594      ;
; 96.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.594      ;
; 96.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.568      ;
; 96.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.568      ;
; 96.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.574      ;
; 96.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.587      ;
; 96.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.592      ;
; 96.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.589      ;
; 96.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.589      ;
; 96.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.589      ;
; 96.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.571      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.315 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[11]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.397      ; 0.913      ;
; 0.333 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|writedata[15]                                                                                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; Clk          ; Clk         ; 0.000        ; 0.393      ; 0.927      ;
; 0.344 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.393      ; 0.938      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision                                                                                               ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_estatus_reg                                                                                                                                                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state.IDLE                                                                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|state.IDLE                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][30]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][30]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][17]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][17]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][16]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][16]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][16]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][16]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][14]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][14]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][13]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][13]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][12]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][12]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][7]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][7]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][7]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][7]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[0][7]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[0][7]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][24]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][24]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][24]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][24]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][22]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][22]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][18]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][18]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][17]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][17]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][2]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][2]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][2]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][2]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[2][2]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[2][2]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][1]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][1]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][1]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][1]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[2][1]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[2][1]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[1][5]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[1][5]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[1][3]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[1][3]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[1][3]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[1][3]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[1][5]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[1][5]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][6]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][6]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][3]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][3]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][10]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[1][10]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|hbreak_pending                                                                                                                                                     ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[2]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[2]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[3]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[3]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[4]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[4]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[5]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[5]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[13]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[13]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[17]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[17]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[18]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[18]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[28]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[28]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[29]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[29]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][21]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][21]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][22]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][22]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][23]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][23]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][24]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][24]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][26]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][26]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][27]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][27]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][28]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][28]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][31]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][31]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|init_state.NOT_INIT                                                                            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|init_state.NOT_INIT                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|init_state.INIT_5                                                                              ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|init_state.INIT_5                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_single_step_mode ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                             ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.333 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[9]                                                                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 0.929      ;
; 0.341 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                     ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                             ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                               ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                               ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                             ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[23]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[23]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[17]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[17]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[13]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[13]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.608      ;
; 0.364 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.380 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.624      ;
; 0.386 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.630      ;
; 0.393 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.637      ;
; 0.394 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_valid                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.410 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.653      ;
; 0.420 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.001                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.664      ;
; 0.426 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.670      ;
; 0.427 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.671      ;
; 0.500 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[3]                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.505 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.516 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[29]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.761      ;
; 0.516 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[11]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.761      ;
; 0.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[22]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.762      ;
; 0.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[10]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[5]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.762      ;
; 0.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[2]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.762      ;
; 0.518 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[16]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.763      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[31]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.764      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[26]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[17]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.764      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[12]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.764      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[9]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[8]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.608      ;
; 0.384 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.640      ;
; 0.384 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.629      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.630      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.642      ;
; 0.404 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.660      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.645      ;
; 0.405 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.649      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.651      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.652      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.654      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.661      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.664      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.666      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.666      ;
; 0.429 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.670      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.679      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.742      ;
; 0.515 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.771      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.768      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.771      ;
; 0.536 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.777      ;
; 0.537 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.778      ;
; 0.547 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.786      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.792      ;
; 0.553 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.793      ;
; 0.554 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.794      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.798      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.799      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.799      ;
; 0.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.800      ;
; 0.563 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.804      ;
; 0.566 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.806      ;
; 0.566 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.806      ;
; 0.566 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.807      ;
; 0.567 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.808      ;
; 0.569 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.810      ;
; 0.570 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.811      ;
; 0.570 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.810      ;
; 0.571 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.812      ;
; 0.572 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.812      ;
; 0.573 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.813      ;
; 0.574 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.814      ;
; 0.574 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.814      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.816      ;
; 0.577 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.818      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.821      ;
; 0.581 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.821      ;
; 0.581 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.822      ;
; 0.583 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.824      ;
; 0.584 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.825      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.826      ;
; 0.586 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.826      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[33]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.828      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.642 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; Clk          ; Clk         ; 15.000       ; -0.026     ; 8.351      ;
; 6.642 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; Clk          ; Clk         ; 15.000       ; -0.026     ; 8.351      ;
; 6.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.337      ;
; 6.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.337      ;
; 6.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.337      ;
; 6.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.337      ;
; 6.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.337      ;
; 6.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.337      ;
; 6.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.337      ;
; 6.666 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; Clk          ; Clk         ; 15.000       ; -0.027     ; 8.326      ;
; 6.666 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; Clk          ; Clk         ; 15.000       ; -0.027     ; 8.326      ;
; 6.666 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; Clk          ; Clk         ; 15.000       ; -0.027     ; 8.326      ;
; 6.676 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; Clk          ; Clk         ; 15.000       ; -0.016     ; 8.327      ;
; 6.676 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; Clk          ; Clk         ; 15.000       ; -0.016     ; 8.327      ;
; 6.676 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; Clk          ; Clk         ; 15.000       ; -0.016     ; 8.327      ;
; 6.676 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; Clk          ; Clk         ; 15.000       ; -0.016     ; 8.327      ;
; 6.676 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; Clk          ; Clk         ; 15.000       ; -0.016     ; 8.327      ;
; 6.677 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.325      ;
; 6.677 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.325      ;
; 6.677 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.325      ;
; 6.677 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; Clk          ; Clk         ; 15.000       ; -0.017     ; 8.325      ;
; 6.679 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.317      ;
; 6.679 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; Clk          ; Clk         ; 15.000       ; -0.023     ; 8.317      ;
; 6.681 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[20]                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.027     ; 8.311      ;
; 6.681 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[22]                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.027     ; 8.311      ;
; 6.681 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; Clk          ; Clk         ; 15.000       ; -0.027     ; 8.311      ;
; 6.682 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator|av_readdata_pre[25]                                ; Clk          ; Clk         ; 15.000       ; -0.032     ; 8.305      ;
; 6.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.034     ; 8.302      ;
; 6.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|software_reset_request                                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.034     ; 8.302      ;
; 6.686 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; Clk          ; Clk         ; 15.000       ; -0.015     ; 8.318      ;
; 6.686 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; Clk          ; Clk         ; 15.000       ; -0.015     ; 8.318      ;
; 6.686 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; Clk          ; Clk         ; 15.000       ; -0.015     ; 8.318      ;
; 6.686 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; Clk          ; Clk         ; 15.000       ; -0.015     ; 8.318      ;
; 6.686 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; Clk          ; Clk         ; 15.000       ; -0.015     ; 8.318      ;
; 6.690 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; Clk          ; Clk         ; 15.000       ; -0.029     ; 8.300      ;
; 6.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                            ; Clk          ; Clk         ; 15.000       ; 0.221      ; 8.309      ;
; 6.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                            ; Clk          ; Clk         ; 15.000       ; 0.221      ; 8.309      ;
; 6.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                            ; Clk          ; Clk         ; 15.000       ; 0.221      ; 8.309      ;
; 6.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                            ; Clk          ; Clk         ; 15.000       ; 0.221      ; 8.309      ;
; 6.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                            ; Clk          ; Clk         ; 15.000       ; 0.221      ; 8.309      ;
; 6.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                            ; Clk          ; Clk         ; 15.000       ; 0.221      ; 8.309      ;
; 6.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                            ; Clk          ; Clk         ; 15.000       ; 0.221      ; 8.309      ;
; 6.863 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                            ; Clk          ; Clk         ; 15.000       ; 0.221      ; 8.309      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[3]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[5]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[7]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[8]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[9]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[10]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[11]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[14]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[20]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[27]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.996      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[2]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[4]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[5]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[6]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[7]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[8]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.012     ; 7.999      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[9]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.012     ; 7.999      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[10]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[11]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.012     ; 7.999      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[12]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[18]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[25]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.012     ; 7.999      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[0]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[13]                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.012     ; 7.999      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[11]                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.012     ; 7.999      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[12]                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[3]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[1]                                                                                                           ; Clk          ; Clk         ; 15.000       ; -0.014     ; 7.997      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[10]                                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.012     ; 7.999      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; Clk          ; Clk         ; 15.000       ; -0.018     ; 7.993      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; Clk          ; Clk         ; 15.000       ; -0.018     ; 7.993      ;
; 7.008 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; Clk          ; Clk         ; 15.000       ; -0.018     ; 7.993      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[6]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.995      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[12]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[13]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.995      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[15]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[16]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.995      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[17]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.995      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[18]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[19]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[21]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[22]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.995      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[23]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.995      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[24]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[25]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[26]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[4]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.995      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[2]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.016     ; 7.994      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; Clk          ; Clk         ; 15.000       ; -0.015     ; 7.995      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; Clk          ; Clk         ; 15.000       ; -0.043     ; 7.967      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; Clk          ; Clk         ; 15.000       ; -0.020     ; 7.990      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 7.984      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; Clk          ; Clk         ; 15.000       ; -0.043     ; 7.967      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; Clk          ; Clk         ; 15.000       ; -0.043     ; 7.967      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; Clk          ; Clk         ; 15.000       ; -0.043     ; 7.967      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; Clk          ; Clk         ; 15.000       ; -0.043     ; 7.967      ;
; 7.009 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; Clk          ; Clk         ; 15.000       ; -0.043     ; 7.967      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                    ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 10.603 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.257     ; 4.040      ;
; 10.603 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.260     ; 4.037      ;
; 10.603 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.267     ; 4.030      ;
; 10.603 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.260     ; 4.037      ;
; 10.603 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.257     ; 4.040      ;
; 10.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.288     ; 4.008      ;
; 10.618 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.243     ; 4.039      ;
; 10.619 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.263     ; 4.018      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.287      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 4.295      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 4.295      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.287      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 4.295      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.287      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 4.295      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.287      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.287      ;
; 10.621 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 4.295      ;
; 10.622 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 4.137      ;
; 10.622 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 4.137      ;
; 10.622 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 4.277      ;
; 10.622 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.235     ; 4.043      ;
; 10.622 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.213     ; 4.065      ;
; 10.622 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.213     ; 4.065      ;
; 10.622 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.213     ; 4.065      ;
; 10.622 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.215     ; 4.063      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 4.133      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 4.133      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.239     ; 4.038      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.224     ; 4.053      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.239     ; 4.038      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.239     ; 4.038      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.227     ; 4.050      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.224     ; 4.053      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.239     ; 4.038      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.065      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.065      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.065      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.219     ; 4.058      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.221     ; 4.056      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.227     ; 4.050      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.221     ; 4.056      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 4.271      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 4.271      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 4.271      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 4.271      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 4.271      ;
; 10.623 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 4.271      ;
; 10.624 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 4.125      ;
; 10.624 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.160     ; 4.125      ;
; 10.624 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.269     ; 4.007      ;
; 10.624 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.256     ; 4.020      ;
; 10.626 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.181     ; 4.102      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.287      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.287      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.286      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.286      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.287      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.287      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.287      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.286      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.287      ;
; 10.631 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.286      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 4.287      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.289      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.289      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 4.287      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 4.287      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.289      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 4.287      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.288      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.288      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.289      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.279      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.279      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.279      ;
; 10.632 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.279      ;
; 10.634 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.143      ;
; 10.634 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.143      ;
; 10.635 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 4.138      ;
; 10.637 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.156     ; 4.116      ;
; 10.638 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.231     ; 4.031      ;
; 10.639 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.256     ; 4.005      ;
; 10.639 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.244     ; 4.017      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[10]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.157      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.143     ; 4.122      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.143     ; 4.122      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.106     ; 4.159      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.106     ; 4.159      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 4.157      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.106     ; 4.159      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.106     ; 4.159      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.151      ;
; 10.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.151      ;
; 10.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 4.152      ;
; 10.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.132      ;
; 10.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 4.102      ;
; 10.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 4.102      ;
; 10.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 4.152      ;
; 10.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.159      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 27.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.303      ;
; 27.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.303      ;
; 27.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.303      ;
; 27.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.303      ;
; 27.645 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.303      ;
; 27.971 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.052     ; 1.996      ;
; 27.971 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.052     ; 1.996      ;
; 27.971 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.052     ; 1.996      ;
; 27.971 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.052     ; 1.996      ;
; 27.971 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.052     ; 1.996      ;
; 27.971 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.052     ; 1.996      ;
; 27.971 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.052     ; 1.996      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.625      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.479 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.470      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 28.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 1.463      ;
; 98.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 1.625      ;
; 98.322 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 1.625      ;
; 98.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.070     ; 1.463      ;
; 98.486 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.070     ; 1.463      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 1.987      ;
; 48.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 1.987      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.987      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.987      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.987      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.965      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.929      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.929      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.929      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.922      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.904      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.904      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.904      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.904      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.904      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.904      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.904      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.860      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.852      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.852      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.852      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.852      ;
; 98.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.843      ;
; 98.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.843      ;
; 98.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.843      ;
; 98.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.843      ;
; 98.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.843      ;
; 98.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.762      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.736      ;
; 98.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.668      ;
; 98.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.668      ;
; 98.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.668      ;
; 98.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.668      ;
; 98.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.591      ;
; 98.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.591      ;
; 98.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.591      ;
; 98.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.591      ;
; 98.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.591      ;
; 98.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.591      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.125   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.366      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.131   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 1.373      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.238   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.477      ;
; 1.573   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.833      ;
; 1.573   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.833      ;
; 1.573   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.833      ;
; 1.573   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.833      ;
; 1.573   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.833      ;
; 1.573   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.833      ;
; 1.573   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.833      ;
; 1.881   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 2.121      ;
; 1.881   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 2.121      ;
; 1.881   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 2.121      ;
; 1.881   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 2.121      ;
; 1.881   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 2.121      ;
; 101.125 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.070      ; 1.366      ;
; 101.125 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.070      ; 1.366      ;
; 101.238 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.068      ; 1.477      ;
; 101.238 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.068      ; 1.477      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.272  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.514      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.514      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.514      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.514      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.514      ;
; 1.272  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.514      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.589      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.589      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.638      ;
; 1.413  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.646      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.752      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.752      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.752      ;
; 1.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.752      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.783      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.783      ;
; 1.532  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.773      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.541  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.793      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.841      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.847      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.847      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.847      ;
; 1.650  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.901      ;
; 1.650  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.901      ;
; 1.650  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.901      ;
; 51.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.314      ; 1.901      ;
; 51.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.314      ; 1.901      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.616      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.617      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.617      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.617      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.617      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.617      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.616      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.616      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.616      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.616      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.616      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.617      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.617      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.616      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.617      ;
; 2.948 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 3.616      ;
; 2.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.491      ; 3.611      ;
; 2.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[3]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.491      ; 3.611      ;
; 2.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.491      ; 3.611      ;
; 2.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 3.619      ;
; 2.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 3.619      ;
; 2.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 3.619      ;
; 2.949 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 3.619      ;
; 2.964 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 3.607      ;
; 2.964 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 3.607      ;
; 2.966 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.607      ;
; 2.966 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.607      ;
; 2.966 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 3.607      ;
; 2.979 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.468      ; 3.618      ;
; 2.979 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.468      ; 3.618      ;
; 2.979 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.468      ; 3.618      ;
; 2.979 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.468      ; 3.618      ;
; 2.979 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 3.629      ;
; 2.979 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 3.629      ;
; 3.360 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.603      ;
; 3.360 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.603      ;
; 3.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.599      ;
; 3.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.599      ;
; 3.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.599      ;
; 3.362 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.585      ;
; 3.363 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 4.006      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.617      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.617      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.618      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
; 3.372 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.616      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk'                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.700 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[14]        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 3.989      ;
; 3.700 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[13]        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 3.989      ;
; 3.700 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[11]        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 3.989      ;
; 3.700 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[22]        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 3.989      ;
; 3.700 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[21]        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 3.989      ;
; 3.700 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[19]        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 3.989      ;
; 3.700 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[18]        ; Clk          ; Clk         ; 0.000        ; 0.118      ; 3.989      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[0]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[1]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[2]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[3]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[4]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[5]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[6]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[7]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[8]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[15]        ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[12]        ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[10]        ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[9]         ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[0]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[3]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[1]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[2]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[4]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[5]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[6]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[9]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[7]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[8]               ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                 ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[0]           ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision       ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[23]        ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[20]        ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[17]        ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[16]        ; Clk          ; Clk         ; 0.000        ; 0.116      ; 3.988      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]           ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]           ; Clk          ; Clk         ; 0.000        ; 0.109      ; 3.981      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]           ; Clk          ; Clk         ; 0.000        ; 0.109      ; 3.981      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]           ; Clk          ; Clk         ; 0.000        ; 0.109      ; 3.981      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]           ; Clk          ; Clk         ; 0.000        ; 0.109      ; 3.981      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]           ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]           ; Clk          ; Clk         ; 0.000        ; 0.110      ; 3.982      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]           ; Clk          ; Clk         ; 0.000        ; 0.109      ; 3.981      ;
; 3.701 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]           ; Clk          ; Clk         ; 0.000        ; 0.109      ; 3.981      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[6]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.070      ; 3.964      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[16]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.070      ; 3.964      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|control[7]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.069      ; 3.963      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|control[3]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.069      ; 3.963      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                      ; Clk          ; Clk         ; 0.000        ; 0.070      ; 3.964      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle ; Clk          ; Clk         ; 0.000        ; 0.070      ; 3.964      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[7]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.070      ; 3.964      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done_write                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.069      ; 3.963      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[1]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.070      ; 3.964      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[3]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.070      ; 3.964      ;
; 3.723 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_done_transaction                                                                          ; Clk          ; Clk         ; 0.000        ; 0.070      ; 3.964      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|len                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.059      ; 3.954      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length_eq_0                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[16]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[29]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[30]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[31]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length[29]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length[30]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[4]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.059      ; 3.954      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|control[12]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.059      ; 3.954      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|control[4]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.059      ; 3.954      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[31]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[4]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.059      ; 3.954      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[12]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.059      ; 3.954      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[29]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.724 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[30]                                                                         ; Clk          ; Clk         ; 0.000        ; 0.056      ; 3.951      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[0]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[1]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[2]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 3.957      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[3]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[4]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[5]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[6]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[7]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[8]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[9]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[10]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[11]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[12]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[13]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[16]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[23]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[22]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[27]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.061      ; 3.957      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[24]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.062      ; 3.958      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[5]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.048      ; 3.944      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[6]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.048      ; 3.944      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[8]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.048      ; 3.944      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[13]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.040      ; 3.936      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[14]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.040      ; 3.936      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[15]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.040      ; 3.936      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[17]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.058      ; 3.954      ;
; 3.725 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[18]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.058      ; 3.954      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
Worst Case Available Settling Time: 18.499 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+-------------------------------------+---------+---------------+
; Clock                               ; Slack   ; End Point TNS ;
+-------------------------------------+---------+---------------+
; Clk                                 ; -45.664 ; -63964.329    ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 9.385   ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 26.227  ; 0.000         ;
; altera_reserved_tck                 ; 48.538  ; 0.000         ;
+-------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.110 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.141 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.180 ; 0.000         ;
; altera_reserved_tck                 ; 0.181 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 9.832  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 12.396 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 28.664 ; 0.000         ;
; altera_reserved_tck                 ; 49.146 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                        ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.575 ; 0.000         ;
; altera_reserved_tck                 ; 0.661 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 1.727 ; 0.000         ;
; Clk                                 ; 2.096 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 6.870  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.280  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.750 ; 0.000         ;
; altera_reserved_tck                 ; 49.474 ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -45.664 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.620     ;
; -45.534 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.490     ;
; -45.515 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.653     ;
; -45.460 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.427     ;
; -45.455 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.411     ;
; -45.450 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.406     ;
; -45.445 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.412     ;
; -45.428 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.572     ;
; -45.428 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.384     ;
; -45.424 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.125      ; 60.556     ;
; -45.417 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.555     ;
; -45.400 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.356     ;
; -45.393 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.531     ;
; -45.375 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.513     ;
; -45.373 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.511     ;
; -45.350 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.488     ;
; -45.345 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10318_OTERM14536 ; Clk          ; Clk         ; 15.000       ; 0.125      ; 60.477     ;
; -45.337 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10328_OTERM14526 ; Clk          ; Clk         ; 15.000       ; 0.125      ; 60.469     ;
; -45.330 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.297     ;
; -45.315 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10344            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.282     ;
; -45.311 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.460     ;
; -45.310 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10320_OTERM14534 ; Clk          ; Clk         ; 15.000       ; 0.125      ; 60.442     ;
; -45.298 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10346            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.254     ;
; -45.296 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14528 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.445     ;
; -45.290 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10342            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.246     ;
; -45.273 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][17]_OTERM325_OTERM2595_OTERM5302_OTERM10350            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.229     ;
; -45.257 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][17]_OTERM325_OTERM2595_OTERM5302_OTERM10324_OTERM14530 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.395     ;
; -45.257 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][20]_OTERM261_OTERM2601_OTERM5308_OTERM10330_OTERM14524 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.395     ;
; -45.251 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.218     ;
; -45.249 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10356            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.205     ;
; -45.248 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10364            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.204     ;
; -45.247 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][16]_OTERM349_OTERM2593_OTERM5300_OTERM10322_OTERM14532 ; Clk          ; Clk         ; 15.000       ; 0.131      ; 60.385     ;
; -45.247 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10354            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.203     ;
; -45.246 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.213     ;
; -45.240 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][7]_OTERM565_OTERM2575_OTERM5272                        ; Clk          ; Clk         ; 15.000       ; 0.135      ; 60.382     ;
; -45.236 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10338             ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.203     ;
; -45.231 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10360            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.198     ;
; -45.224 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.148      ; 60.379     ;
; -45.224 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.191     ;
; -45.222 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][5]_OTERM613_OTERM2571_OTERM5276                        ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.366     ;
; -45.221 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14772  ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.365     ;
; -45.220 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.136      ; 60.363     ;
; -45.213 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.362     ;
; -45.209 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][8]_OTERM541_OTERM2577_OTERM5270                        ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.353     ;
; -45.209 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14770  ; Clk          ; Clk         ; 15.000       ; 0.148      ; 60.364     ;
; -45.209 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10358            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.176     ;
; -45.205 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.146      ; 60.358     ;
; -45.205 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][31]_OTERM13_OTERM2607_OTERM5314_OTERM10336_OTERM14518  ; Clk          ; Clk         ; 15.000       ; 0.136      ; 60.348     ;
; -45.203 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10856                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.147      ; 60.357     ;
; -45.198 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14542 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.347     ;
; -45.196 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10334_OTERM14520 ; Clk          ; Clk         ; 15.000       ; 0.125      ; 60.328     ;
; -45.196 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.163     ;
; -45.189 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.338     ;
; -45.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10340            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.148     ;
; -45.177 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14550 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.322     ;
; -45.174 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14544 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.323     ;
; -45.171 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.320     ;
; -45.169 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.318     ;
; -45.162 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][16]_OTERM349_OTERM2593_OTERM5300_OTERM10352            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.118     ;
; -45.156 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14540 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.305     ;
; -45.154 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14538 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.303     ;
; -45.153 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14880            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E3|current_pos[0][16]_OTERM413_OTERM2913_OTERM5450_OTERM10574_OTERM14644 ; Clk          ; Clk         ; 15.000       ; 0.147      ; 60.307     ;
; -45.146 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.295     ;
; -45.142 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10362            ; Clk          ; Clk         ; 15.000       ; -0.051     ; 60.098     ;
; -45.141 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10318_OTERM14536 ; Clk          ; Clk         ; 15.000       ; 0.136      ; 60.284     ;
; -45.133 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10328_OTERM14526 ; Clk          ; Clk         ; 15.000       ; 0.136      ; 60.276     ;
; -45.131 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10332_OTERM14522 ; Clk          ; Clk         ; 15.000       ; 0.142      ; 60.280     ;
; -45.126 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10318_OTERM14536 ; Clk          ; Clk         ; 15.000       ; 0.136      ; 60.269     ;
; -45.124 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][4]_OTERM625_OTERM2569_OTERM5278                        ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.268     ;
; -45.123 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[1]~2_OTERM15548 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.090     ;
; -45.121 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][12]_OTERM441_OTERM2585_OTERM5292_OTERM10314_OTERM14568 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.266     ;
; -45.118 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10328_OTERM14526 ; Clk          ; Clk         ; 15.000       ; 0.136      ; 60.261     ;
; -45.117 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM5996                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.044     ; 60.080     ;
; -45.114 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][11]_OTERM469_OTERM2583_OTERM5290_OTERM10312_OTERM14570 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.259     ;
; -45.109 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[3]~6_OTERM15544 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.039     ; 60.077     ;
; -45.107 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[2]~4_OTERM15546 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10348            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.074     ;
; -45.106 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10320_OTERM14534 ; Clk          ; Clk         ; 15.000       ; 0.136      ; 60.249     ;
; -45.105 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][13]_OTERM421_OTERM2587_OTERM5294_OTERM10316_OTERM14566 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.250     ;
; -45.104 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][2]_OTERM673_OTERM2565_OTERM5282                        ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.248     ;
; -45.104 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][10]_OTERM493_OTERM2581_OTERM5288_OTERM10310_OTERM14572 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.249     ;
; -45.096 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][6]_OTERM585_OTERM2573_OTERM5274                        ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.240     ;
; -45.095 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5286                        ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.239     ;
; -45.094 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10346            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.061     ;
; -45.091 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10320_OTERM14534 ; Clk          ; Clk         ; 15.000       ; 0.136      ; 60.234     ;
; -45.090 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10328_OTERM14554 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.235     ;
; -45.088 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][1]_OTERM685_OTERM2563_OTERM5284                        ; Clk          ; Clk         ; 15.000       ; 0.135      ; 60.230     ;
; -45.088 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][22]_OTERM205_OTERM2605_OTERM5312_OTERM10334_OTERM14548 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.233     ;
; -45.087 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][3]_OTERM653_OTERM2567_OTERM5280                        ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.231     ;
; -45.086 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10342            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.053     ;
; -45.079 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][19]_OTERM277_OTERM2599_OTERM5306_OTERM10346            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.046     ;
; -45.078 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][18]_OTERM297_OTERM2597_OTERM5304_OTERM10326_OTERM14556 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.223     ;
; -45.077 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14776  ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.221     ;
; -45.077 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10652_OTERM14768  ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.221     ;
; -45.076 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][9]_OTERM517_OTERM2579_OTERM5268                        ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.220     ;
; -45.074 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10652_OTERM14766  ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.218     ;
; -45.073 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][0]_OTERM749_OTERM2561_OTERM5316_OTERM10650_OTERM14774  ; Clk          ; Clk         ; 15.000       ; 0.137      ; 60.217     ;
; -45.071 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][15]_OTERM373_OTERM2591_OTERM5298_OTERM10320_OTERM14562 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.216     ;
; -45.071 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~8_OTERM15542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][21]_OTERM229_OTERM2603_OTERM5310_OTERM10342            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.038     ;
; -45.070 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM4806                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][14]_OTERM397_OTERM2589_OTERM5296_OTERM10318_OTERM14564 ; Clk          ; Clk         ; 15.000       ; 0.138      ; 60.215     ;
; -45.069 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[3]_OTERM15556                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[2][17]_OTERM325_OTERM2595_OTERM5302_OTERM10350            ; Clk          ; Clk         ; 15.000       ; -0.040     ; 60.036     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 9.385  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 5.454      ;
; 9.389  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 5.450      ;
; 9.404  ; DRAM_DQ[13]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.224     ; 2.330      ;
; 9.424  ; DRAM_DQ[14]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 2.300      ;
; 9.428  ; DRAM_DQ[15]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.220     ; 2.310      ;
; 9.430  ; DRAM_DQ[11]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.248     ; 2.280      ;
; 9.431  ; DRAM_DQ[10]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.207     ; 2.320      ;
; 9.444  ; DRAM_DQ[3]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 2.300      ;
; 9.444  ; DRAM_DQ[21]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.244     ; 2.270      ;
; 9.445  ; DRAM_DQ[6]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.203     ; 2.310      ;
; 9.448  ; DRAM_DQ[9]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.220     ; 2.290      ;
; 9.451  ; DRAM_DQ[12]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.207     ; 2.300      ;
; 9.454  ; DRAM_DQ[0]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 2.270      ;
; 9.455  ; DRAM_DQ[5]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.203     ; 2.300      ;
; 9.455  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 5.403      ;
; 9.458  ; DRAM_DQ[1]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.210     ; 2.290      ;
; 9.458  ; DRAM_DQ[8]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.220     ; 2.280      ;
; 9.459  ; DRAM_DQ[31]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.199     ; 2.300      ;
; 9.462  ; DRAM_DQ[19]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.216     ; 2.280      ;
; 9.467  ; DRAM_DQ[2]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.201     ; 2.290      ;
; 9.472  ; DRAM_DQ[20]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.216     ; 2.270      ;
; 9.474  ; DRAM_DQ[17]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.224     ; 2.260      ;
; 9.475  ; DRAM_DQ[7]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.193     ; 2.290      ;
; 9.475  ; DRAM_DQ[30]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.193     ; 2.290      ;
; 9.475  ; DRAM_DQ[22]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.213     ; 2.270      ;
; 9.476  ; DRAM_DQ[18]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.202     ; 2.280      ;
; 9.477  ; DRAM_DQ[4]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.201     ; 2.280      ;
; 9.485  ; DRAM_DQ[16]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.213     ; 2.260      ;
; 9.486  ; DRAM_DQ[26]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.280      ;
; 9.486  ; DRAM_DQ[27]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.280      ;
; 9.488  ; DRAM_DQ[24]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.220     ; 2.250      ;
; 9.489  ; DRAM_DQ[23]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.219     ; 2.250      ;
; 9.503  ; DRAM_DQ[29]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.195     ; 2.260      ;
; 9.505  ; DRAM_DQ[28]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.193     ; 2.260      ;
; 9.516  ; DRAM_DQ[25]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.250      ;
; 9.528  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 5.325      ;
; 9.535  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 5.338      ;
; 9.551  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 5.312      ;
; 9.655  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 5.203      ;
; 9.692  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 5.202      ;
; 9.735  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 5.118      ;
; 9.739  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 5.109      ;
; 9.761  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 5.078      ;
; 9.762  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 5.111      ;
; 9.772  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.083     ; 5.105      ;
; 9.776  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 5.056      ;
; 9.790  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 5.077      ;
; 9.855  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 5.012      ;
; 9.875  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 5.005      ;
; 9.884  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.962      ;
; 9.953  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.886      ;
; 9.957  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.882      ;
; 9.959  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 4.873      ;
; 9.962  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 4.918      ;
; 9.966  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 4.907      ;
; 9.999  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 4.864      ;
; 10.023 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.835      ;
; 10.036 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 4.817      ;
; 10.042 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 4.806      ;
; 10.047 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.072     ; 4.841      ;
; 10.051 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.808      ;
; 10.067 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.068     ; 4.825      ;
; 10.069 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.770      ;
; 10.073 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.766      ;
; 10.079 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.788      ;
; 10.085 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 4.771      ;
; 10.086 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 4.787      ;
; 10.092 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.767      ;
; 10.096 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 4.757      ;
; 10.101 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 4.755      ;
; 10.103 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 4.770      ;
; 10.115 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 4.769      ;
; 10.119 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 4.744      ;
; 10.121 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.707      ;
; 10.122 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 4.764      ;
; 10.123 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 4.730      ;
; 10.125 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 4.708      ;
; 10.125 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 4.708      ;
; 10.137 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.710      ;
; 10.137 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.710      ;
; 10.137 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.710      ;
; 10.137 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 4.710      ;
; 10.139 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.719      ;
; 10.139 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 4.745      ;
; 10.142 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 4.711      ;
; 10.143 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.696      ;
; 10.147 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.692      ;
; 10.155 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.688      ;
; 10.161 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 4.725      ;
; 10.179 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.688      ;
; 10.188 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.114     ; 4.658      ;
; 10.212 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 4.641      ;
; 10.213 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.645      ;
; 10.219 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 4.654      ;
; 10.223 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[47] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 4.635      ;
; 10.226 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_11 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.129     ; 4.593      ;
; 10.235 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[60] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 4.628      ;
; 10.251 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 4.619      ;
; 10.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 4.585      ;
; 10.256 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 4.638      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 26.227 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.746      ;
; 26.234 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 3.728      ;
; 26.291 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.682      ;
; 26.295 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.678      ;
; 26.298 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 3.664      ;
; 26.302 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 3.660      ;
; 26.304 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.668      ;
; 26.327 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.645      ;
; 26.328 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.108      ; 3.809      ;
; 26.335 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.097      ; 3.791      ;
; 26.359 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.614      ;
; 26.363 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.610      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.364 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.602      ;
; 26.366 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 3.596      ;
; 26.368 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.604      ;
; 26.370 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 3.592      ;
; 26.372 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.600      ;
; 26.391 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.581      ;
; 26.395 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.577      ;
; 26.405 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.107      ; 3.731      ;
; 26.426 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.546      ;
; 26.427 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.546      ;
; 26.428 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.107      ; 3.708      ;
; 26.431 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.542      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.432 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.533      ;
; 26.434 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 3.528      ;
; 26.436 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.536      ;
; 26.438 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.045     ; 3.524      ;
; 26.440 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.532      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.447 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.518      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.452 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.513      ;
; 26.459 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.513      ;
; 26.459 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.513      ;
; 26.463 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.509      ;
; 26.490 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.482      ;
; 26.494 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.478      ;
; 26.497 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~portb_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.111      ; 3.643      ;
; 26.504 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.468      ;
; 26.504 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~portb_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.100      ; 3.625      ;
; 26.508 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.464      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.517 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7]                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 3.448      ;
; 26.523 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.449      ;
; 26.527 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.445      ;
; 26.527 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.107      ; 3.609      ;
; 26.527 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.445      ;
; 26.531 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.441      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[0]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.043     ; 3.415      ;
; 26.558 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.414      ;
; 26.560 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.107      ; 3.576      ;
; 26.562 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.410      ;
; 26.565 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.044     ; 3.398      ;
; 26.574 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.035     ; 3.398      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.735      ;
; 48.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.676      ;
; 48.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.671      ;
; 48.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.604      ;
; 48.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.580      ;
; 48.776 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.506      ;
; 48.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.482      ;
; 48.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.419      ;
; 48.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.357      ;
; 48.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.328      ;
; 48.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.324      ;
; 49.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.266      ;
; 49.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.220      ;
; 49.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.215      ;
; 49.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.203      ;
; 49.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.099      ;
; 49.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.046      ;
; 49.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.038      ;
; 49.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.028      ;
; 49.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.593      ;
; 49.807 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.474      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.653      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.478      ;
; 97.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.481      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.472      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.458      ;
; 97.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.435      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.399      ;
; 97.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.400      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.376      ;
; 97.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.373      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.326      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.305      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.281      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.279      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.235      ;
; 97.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.188      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.165      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.156      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.156      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.170      ;
; 97.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[30]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.162      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.140      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.140      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.140      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.140      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.140      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.147      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.147      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.147      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.147      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.147      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.147      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.144      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.144      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.144      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.144      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.144      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.144      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.144      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.142      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.127      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.119      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.092      ;
; 97.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.095      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.081      ;
; 97.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.078      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.070      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[15]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.049      ;
; 97.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.042      ;
; 97.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.032      ;
; 97.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.008      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.015      ;
; 97.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.001      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.000      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.000      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.979      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.991      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.959      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.959      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.959      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[29]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.959      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[30]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.959      ;
; 98.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.958      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.951      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.938      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.938      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.938      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.938      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.938      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.938      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.938      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.938      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.941      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.941      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[33]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.941      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.110 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[11]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.449      ;
; 0.136 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.230      ; 0.470      ;
; 0.141 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|writedata[15]                                                                         ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; Clk          ; Clk         ; 0.000        ; 0.225      ; 0.470      ;
; 0.144 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[0]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.480      ;
; 0.144 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.230      ; 0.478      ;
; 0.144 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[5]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.234      ; 0.482      ;
; 0.150 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.230      ; 0.484      ;
; 0.151 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[8]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.487      ;
; 0.151 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[5]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.487      ;
; 0.153 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.230      ; 0.487      ;
; 0.154 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[4]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.492      ;
; 0.156 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[9]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.494      ;
; 0.158 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.484      ;
; 0.161 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[7]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.234      ; 0.499      ;
; 0.162 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[4]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a18~porta_address_reg0                                ; Clk          ; Clk         ; 0.000        ; 0.236      ; 0.502      ;
; 0.163 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.489      ;
; 0.166 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[2]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a18~porta_address_reg0                                ; Clk          ; Clk         ; 0.000        ; 0.236      ; 0.506      ;
; 0.168 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[7]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.504      ;
; 0.168 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|wrptr_g[0]                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.500      ;
; 0.170 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[5]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a18~porta_address_reg0                                ; Clk          ; Clk         ; 0.000        ; 0.236      ; 0.510      ;
; 0.171 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                     ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_datain_reg0                                  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[7]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a18~porta_address_reg0                                ; Clk          ; Clk         ; 0.000        ; 0.236      ; 0.512      ;
; 0.172 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[9]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a18~porta_address_reg0                                ; Clk          ; Clk         ; 0.000        ; 0.236      ; 0.512      ;
; 0.175 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[8]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.511      ;
; 0.176 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[2]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.512      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision                                                                                  ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                            ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[2]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_address_reg0                                 ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.517      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][30]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[3][30]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][22]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][22]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][18]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][18]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][17]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][17]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][2]                                                                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][2]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][2]                                                                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][2]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[2][2]                                                                     ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[2][2]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_estatus_reg                                                                                                                                         ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                         ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                         ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_aligning_data                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[14]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[14]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[18]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[18]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[17]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[17]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[19]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[19]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[20]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[20]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[25]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[25]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[26]                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[26]                                                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[1]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[1]                                                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[2]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[2]                                                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[5]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[5]                                                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[6]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[6]                                                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[8]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[8]                                                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[9]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[9]                                                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[10]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[10]                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[16]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[16]                                                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                                                                                                 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle                                                                            ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][31]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][31]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][31]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][31]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][30]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][30]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][30]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][30]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][28]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][28]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][28]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][28]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][25]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][25]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][25]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][25]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][23]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][23]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][23]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][23]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[0][23]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[0][23]                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.141 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[9]                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 0.471      ;
; 0.171 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.496      ;
; 0.175 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[29]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[29]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[29]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[23]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[23]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[23]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[17]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[17]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[14]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[14]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[28]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[28]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[13]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[13]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[13]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[12]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[9]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[9]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.180 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_valid                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.192 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.196 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.001                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.220 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.346      ;
; 0.221 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.347      ;
; 0.247 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[8]                                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.252 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[14]                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[3]                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[29]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[22]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[9]                                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[31]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[11]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[10]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[16]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.380      ;
; 0.256 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[26]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.326      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.328      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.329      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.339      ;
; 0.222 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.347      ;
; 0.252 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.385      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.258 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.382      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.262 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.397      ;
; 0.272 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.396      ;
; 0.272 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.397      ;
; 0.272 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.396      ;
; 0.272 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.273 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[7]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.399      ;
; 0.275 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.401      ;
; 0.276 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.400      ;
; 0.276 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.401      ;
; 0.278 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.403      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.403      ;
; 0.280 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.405      ;
; 0.283 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.407      ;
; 0.284 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.409      ;
; 0.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.410      ;
; 0.286 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.410      ;
; 0.286 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.410      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.832  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; Clk          ; Clk         ; 15.000       ; 0.004      ; 5.179      ;
; 9.832  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; Clk          ; Clk         ; 15.000       ; 0.004      ; 5.179      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; Clk          ; Clk         ; 15.000       ; 0.004      ; 5.166      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; Clk          ; Clk         ; 15.000       ; 0.004      ; 5.166      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; Clk          ; Clk         ; 15.000       ; 0.004      ; 5.166      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; Clk          ; Clk         ; 15.000       ; 0.017      ; 5.179      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; Clk          ; Clk         ; 15.000       ; 0.017      ; 5.179      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; Clk          ; Clk         ; 15.000       ; 0.017      ; 5.179      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; Clk          ; Clk         ; 15.000       ; 0.017      ; 5.179      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; Clk          ; Clk         ; 15.000       ; 0.017      ; 5.179      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; Clk          ; Clk         ; 15.000       ; 0.017      ; 5.179      ;
; 9.845  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; Clk          ; Clk         ; 15.000       ; 0.017      ; 5.179      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; Clk          ; Clk         ; 15.000       ; 0.019      ; 5.173      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; Clk          ; Clk         ; 15.000       ; 0.019      ; 5.173      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; Clk          ; Clk         ; 15.000       ; 0.019      ; 5.173      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; Clk          ; Clk         ; 15.000       ; 0.019      ; 5.173      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; Clk          ; Clk         ; 15.000       ; 0.019      ; 5.173      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; Clk          ; Clk         ; 15.000       ; 0.018      ; 5.172      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; Clk          ; Clk         ; 15.000       ; 0.018      ; 5.172      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; Clk          ; Clk         ; 15.000       ; 0.018      ; 5.172      ;
; 9.853  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; Clk          ; Clk         ; 15.000       ; 0.018      ; 5.172      ;
; 9.854  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; Clk          ; Clk         ; 15.000       ; 0.007      ; 5.160      ;
; 9.854  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; Clk          ; Clk         ; 15.000       ; 0.007      ; 5.160      ;
; 9.855  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[20]                                                                                                   ; Clk          ; Clk         ; 15.000       ; 0.005      ; 5.157      ;
; 9.855  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[22]                                                                                                   ; Clk          ; Clk         ; 15.000       ; 0.005      ; 5.157      ;
; 9.855  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; Clk          ; Clk         ; 15.000       ; 0.005      ; 5.157      ;
; 9.856  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpu_core_0_gpu_slave_translator|av_readdata_pre[25]                                ; Clk          ; Clk         ; 15.000       ; -0.002     ; 5.149      ;
; 9.857  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.003     ; 5.147      ;
; 9.857  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|software_reset_request                                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.003     ; 5.147      ;
; 9.858  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; Clk          ; Clk         ; 15.000       ; 0.020      ; 5.169      ;
; 9.858  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; Clk          ; Clk         ; 15.000       ; 0.020      ; 5.169      ;
; 9.858  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; Clk          ; Clk         ; 15.000       ; 0.020      ; 5.169      ;
; 9.858  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; Clk          ; Clk         ; 15.000       ; 0.020      ; 5.169      ;
; 9.858  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; Clk          ; Clk         ; 15.000       ; 0.020      ; 5.169      ;
; 9.861  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; Clk          ; Clk         ; 15.000       ; 0.003      ; 5.149      ;
; 9.991  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                            ; Clk          ; Clk         ; 15.000       ; 0.130      ; 5.114      ;
; 9.991  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                            ; Clk          ; Clk         ; 15.000       ; 0.130      ; 5.114      ;
; 9.991  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                            ; Clk          ; Clk         ; 15.000       ; 0.130      ; 5.114      ;
; 9.991  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                            ; Clk          ; Clk         ; 15.000       ; 0.130      ; 5.114      ;
; 9.991  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                            ; Clk          ; Clk         ; 15.000       ; 0.130      ; 5.114      ;
; 9.991  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                            ; Clk          ; Clk         ; 15.000       ; 0.130      ; 5.114      ;
; 9.991  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                            ; Clk          ; Clk         ; 15.000       ; 0.130      ; 5.114      ;
; 9.991  ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                            ; Clk          ; Clk         ; 15.000       ; 0.130      ; 5.114      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[3]                                                                                                         ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[5]                                                                                                         ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[7]                                                                                                         ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[8]                                                                                                         ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[9]                                                                                                         ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[10]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[11]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[12]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[14]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[15]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[18]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[19]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[20]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[21]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[24]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[25]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[26]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[27]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[2]                                                                                                         ; Clk          ; Clk         ; 15.000       ; 0.017      ; 4.976      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[2]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[4]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[5]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[6]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[7]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[8]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.019      ; 4.978      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[9]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.019      ; 4.978      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[10]                                                                                                          ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[11]                                                                                                          ; Clk          ; Clk         ; 15.000       ; 0.019      ; 4.978      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[12]                                                                                                          ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[18]                                                                                                          ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[25]                                                                                                          ; Clk          ; Clk         ; 15.000       ; 0.019      ; 4.978      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[0]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[13]                                                                                                  ; Clk          ; Clk         ; 15.000       ; 0.019      ; 4.978      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[11]                                                                                                  ; Clk          ; Clk         ; 15.000       ; 0.019      ; 4.978      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[12]                                                                                                  ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[3]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_pc[1]                                                                                                           ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.977      ;
; 10.048 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_alu_result[10]                                                                                                  ; Clk          ; Clk         ; 15.000       ; 0.019      ; 4.978      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[6]                                                                                                         ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.976      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[13]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.976      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[16]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.976      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[17]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.976      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[22]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.976      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[23]                                                                                                        ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.976      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src1[4]                                                                                                         ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.976      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; Clk          ; Clk         ; 15.000       ; 0.018      ; 4.976      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; Clk          ; Clk         ; 15.000       ; 0.015      ; 4.973      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; Clk          ; Clk         ; 15.000       ; 0.007      ; 4.965      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; Clk          ; Clk         ; 15.000       ; -0.002     ; 4.956      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; Clk          ; Clk         ; 15.000       ; -0.002     ; 4.956      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; Clk          ; Clk         ; 15.000       ; 0.001      ; 4.959      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; Clk          ; Clk         ; 15.000       ; 0.001      ; 4.959      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; Clk          ; Clk         ; 15.000       ; -0.002     ; 4.956      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; Clk          ; Clk         ; 15.000       ; -0.002     ; 4.956      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; Clk          ; Clk         ; 15.000       ; 0.001      ; 4.959      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; Clk          ; Clk         ; 15.000       ; -0.002     ; 4.956      ;
; 10.049 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; Clk          ; Clk         ; 15.000       ; -0.002     ; 4.956      ;
+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                    ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 12.396 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.546      ;
; 12.396 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.546      ;
; 12.396 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.546      ;
; 12.396 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.546      ;
; 12.396 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.546      ;
; 12.398 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.535      ;
; 12.398 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.535      ;
; 12.398 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.535      ;
; 12.398 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.535      ;
; 12.398 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.535      ;
; 12.399 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 2.518      ;
; 12.399 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 2.518      ;
; 12.399 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 2.518      ;
; 12.399 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 2.518      ;
; 12.399 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 2.518      ;
; 12.399 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 2.518      ;
; 12.400 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 2.463      ;
; 12.400 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 2.463      ;
; 12.401 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 2.451      ;
; 12.401 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 2.459      ;
; 12.401 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 2.459      ;
; 12.401 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 2.451      ;
; 12.401 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 2.527      ;
; 12.402 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 2.405      ;
; 12.402 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 2.405      ;
; 12.403 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 2.401      ;
; 12.403 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 2.393      ;
; 12.403 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 2.401      ;
; 12.403 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.540      ;
; 12.403 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.540      ;
; 12.403 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.540      ;
; 12.403 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.540      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.128     ; 2.428      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.541      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 2.542      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.540      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 2.542      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.541      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.541      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 2.542      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.541      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.541      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.540      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.062     ; 2.541      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 2.542      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.540      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.540      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.540      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.530      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 2.540      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.530      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.530      ;
; 12.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.073     ; 2.530      ;
; 12.406 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.083     ; 2.471      ;
; 12.406 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.083     ; 2.471      ;
; 12.406 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.086     ; 2.468      ;
; 12.406 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.182     ; 2.370      ;
; 12.406 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.535      ;
; 12.406 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.535      ;
; 12.406 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.535      ;
; 12.406 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.066     ; 2.535      ;
; 12.408 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 2.410      ;
; 12.410 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 2.447      ;
; 12.412 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 2.389      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 2.515      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.524      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 2.515      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.524      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.524      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 2.515      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 2.515      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.524      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.524      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.524      ;
; 12.413 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.524      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 2.512      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 2.512      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 2.511      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 2.513      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 2.511      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 2.522      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 2.522      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 2.522      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 2.522      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 2.522      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 2.522      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 2.513      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 2.513      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 2.513      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 2.513      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 2.512      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 2.513      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 2.511      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 2.512      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 2.511      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 2.512      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 2.512      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 2.522      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 2.511      ;
; 12.414 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 2.511      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 1.304      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 1.304      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 1.304      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 1.304      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 1.304      ;
; 28.872 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.019     ; 1.116      ;
; 28.872 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.019     ; 1.116      ;
; 28.872 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.019     ; 1.116      ;
; 28.872 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.019     ; 1.116      ;
; 28.872 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.019     ; 1.116      ;
; 28.872 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.019     ; 1.116      ;
; 28.872 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.019     ; 1.116      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 0.877      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.815      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 29.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.039     ; 0.811      ;
; 99.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 0.877      ;
; 99.090 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 0.877      ;
; 99.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 0.811      ;
; 99.157 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.039     ; 0.811      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.142      ;
; 49.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.142      ;
; 98.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.142      ;
; 98.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.142      ;
; 98.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.142      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.105      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.105      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.105      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.100      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.087      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.087      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.087      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.087      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.087      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.087      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.087      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.086      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.050      ;
; 98.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.037      ;
; 98.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.037      ;
; 98.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.037      ;
; 98.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.037      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.036      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.036      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.036      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.036      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.036      ;
; 98.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.998      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 98.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.980      ;
; 99.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.934      ;
; 99.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.934      ;
; 99.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.934      ;
; 99.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.934      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.889      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.889      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.889      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.889      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.889      ;
; 99.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.889      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.575   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.698      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.576   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.699      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.644   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.038      ; 0.766      ;
; 0.818   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 0.962      ;
; 0.818   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 0.962      ;
; 0.818   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 0.962      ;
; 0.818   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 0.962      ;
; 0.818   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 0.962      ;
; 0.818   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 0.962      ;
; 0.818   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 0.962      ;
; 0.988   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.111      ;
; 0.988   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.111      ;
; 0.988   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.111      ;
; 0.988   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.111      ;
; 0.988   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.111      ;
; 100.575 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.039      ; 0.698      ;
; 100.575 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.039      ; 0.698      ;
; 100.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.038      ; 0.766      ;
; 100.644 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.038      ; 0.766      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.661  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.686  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.686  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.811      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.852      ;
; 0.729  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.847      ;
; 0.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.901      ;
; 0.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.901      ;
; 0.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.901      ;
; 0.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.901      ;
; 0.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.901      ;
; 0.781  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.907      ;
; 0.781  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.907      ;
; 0.781  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.907      ;
; 0.781  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.907      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.923      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.931      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.931      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.802  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.934      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.950      ;
; 0.829  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.961      ;
; 0.829  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.961      ;
; 0.829  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.961      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.982      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.982      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.982      ;
; 50.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.366      ; 0.982      ;
; 50.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.366      ; 0.982      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.067      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.068      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.068      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.068      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.068      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.068      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.067      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.067      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.067      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.067      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.067      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.069      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.069      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.069      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.068      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.068      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.067      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.069      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.068      ;
; 1.727 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.067      ;
; 1.728 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[3]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 2.060      ;
; 1.728 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 2.060      ;
; 1.730 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 2.053      ;
; 1.730 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 2.053      ;
; 1.731 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 2.054      ;
; 1.731 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 2.054      ;
; 1.731 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 2.054      ;
; 1.738 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.060      ;
; 1.738 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.060      ;
; 1.738 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.060      ;
; 1.738 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.060      ;
; 1.738 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.073      ;
; 1.738 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.073      ;
; 1.933 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.045      ;
; 1.933 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.045      ;
; 1.933 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 2.045      ;
; 1.934 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.052      ;
; 1.934 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 2.034      ;
; 1.934 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.052      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.069      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.939 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.072      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.069      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][110]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90]                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.068      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.064      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.064      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.064      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.072      ;
; 1.940 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.064      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk'                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.096 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[14]        ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.259      ;
; 2.096 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[13]        ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.259      ;
; 2.096 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[11]        ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.259      ;
; 2.096 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[22]        ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.259      ;
; 2.096 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[21]        ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.259      ;
; 2.096 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[19]        ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.259      ;
; 2.096 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[18]        ; Clk          ; Clk         ; 0.000        ; 0.079      ; 2.259      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[0]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[1]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[2]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[3]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[4]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[5]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[6]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[7]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[8]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[15]        ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[12]        ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[10]        ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[9]         ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[0]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[3]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[1]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[2]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[4]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[5]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[6]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[9]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[7]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[8]               ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                 ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[0]           ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision       ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[23]        ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[20]        ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[17]        ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_data[16]        ; Clk          ; Clk         ; 0.000        ; 0.077      ; 2.258      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]           ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[6]           ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.097 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[7]           ; Clk          ; Clk         ; 0.000        ; 0.069      ; 2.250      ;
; 2.098 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[2]           ; Clk          ; Clk         ; 0.000        ; 0.067      ; 2.249      ;
; 2.098 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[3]           ; Clk          ; Clk         ; 0.000        ; 0.067      ; 2.249      ;
; 2.098 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[4]           ; Clk          ; Clk         ; 0.000        ; 0.067      ; 2.249      ;
; 2.098 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[5]           ; Clk          ; Clk         ; 0.000        ; 0.067      ; 2.249      ;
; 2.098 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[8]           ; Clk          ; Clk         ; 0.000        ; 0.067      ; 2.249      ;
; 2.098 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[9]           ; Clk          ; Clk         ; 0.000        ; 0.067      ; 2.249      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[6]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.039      ; 2.234      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[16]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.039      ; 2.234      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|control[7]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.038      ; 2.233      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|control[3]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.038      ; 2.233      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                      ; Clk          ; Clk         ; 0.000        ; 0.039      ; 2.234      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle ; Clk          ; Clk         ; 0.000        ; 0.039      ; 2.234      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[7]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.039      ; 2.234      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done_write                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.038      ; 2.233      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[1]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.039      ; 2.234      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|dma_ctl_readdata[3]                                                                          ; Clk          ; Clk         ; 0.000        ; 0.039      ; 2.234      ;
; 2.111 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_done_transaction                                                                          ; Clk          ; Clk         ; 0.000        ; 0.039      ; 2.234      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[0]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[1]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[14]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.032      ; 2.228      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[2]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.029      ; 2.225      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[3]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[4]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.030      ; 2.226      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[5]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[6]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[7]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[8]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[9]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[10]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[11]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.030      ; 2.226      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[12]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[13]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[18]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.032      ; 2.228      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[15]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.033      ; 2.229      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[16]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[17]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.032      ; 2.228      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[23]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[19]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.032      ; 2.228      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[20]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.032      ; 2.228      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[21]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.033      ; 2.229      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[22]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[27]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.029      ; 2.225      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[24]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.031      ; 2.227      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[25]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.032      ; 2.228      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[26]                                                                             ; Clk          ; Clk         ; 0.000        ; 0.032      ; 2.228      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|len                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.028      ; 2.224      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.036      ; 2.232      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[0]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.022      ; 2.218      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[17]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.027      ; 2.223      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[18]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.027      ; 2.223      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[19]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.027      ; 2.223      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[20]                                                                              ; Clk          ; Clk         ; 0.000        ; 0.027      ; 2.223      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength_eq_0                                                                             ; Clk          ; Clk         ; 0.000        ; 0.027      ; 2.223      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length[0]                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.022      ; 2.218      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length[16]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.022      ; 2.218      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length[17]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.022      ; 2.218      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length[18]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.022      ; 2.218      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length[19]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.022      ; 2.218      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|length[31]                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.022      ; 2.218      ;
; 2.112 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[1]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.034      ; 2.230      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
Worst Case Available Settling Time: 23.454 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+
; Clock                                ; Setup       ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+
; Worst-case Slack                     ; -106.866    ; 0.110 ; 5.646    ; 0.575   ; 6.870               ;
;  Clk                                 ; -106.866    ; 0.110 ; 5.646    ; 2.096   ; 6.870               ;
;  altera_reserved_tck                 ; 46.680      ; 0.181 ; 47.899   ; 0.661   ; 49.474              ;
;  final_subsystem|pll|sd1|pll7|clk[0] ; 4.208       ; 0.180 ; 10.102   ; 1.727   ; 7.185               ;
;  final_subsystem|pll|sd1|pll7|clk[2] ; 22.517      ; 0.141 ; 27.438   ; 0.575   ; 14.685              ;
; Design-wide TNS                      ; -188832.658 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                 ; -188832.658 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                 ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  final_subsystem|pll|sd1|pll7|clk[0] ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  final_subsystem|pll|sd1|pll7|clk[2] ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 1412         ; 0          ; 40       ; 3        ;
; Clk                                 ; altera_reserved_tck                 ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                 ; Clk                                 ; false path   ; false path ; 0        ; 0        ;
; Clk                                 ; Clk                                 ; > 2147483647 ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Clk                                 ; 224          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Clk                                 ; 1            ; 1          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Clk                                 ; 46           ; 1          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 235          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 34313        ; 0          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 20           ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 6970         ; 0          ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 1412         ; 0          ; 40       ; 3        ;
; Clk                                 ; altera_reserved_tck                 ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                 ; Clk                                 ; false path   ; false path ; 0        ; 0        ;
; Clk                                 ; Clk                                 ; > 2147483647 ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Clk                                 ; 224          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Clk                                 ; 1            ; 1          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Clk                                 ; 46           ; 1          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 235          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 34313        ; 0          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 20           ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 6970         ; 0          ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 69       ; 0        ; 2        ; 0        ;
; Clk                                 ; Clk                                 ; 1433     ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 679      ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 6        ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 47       ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 69       ; 0        ; 2        ; 0        ;
; Clk                                 ; Clk                                 ; 1433     ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 679      ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 6        ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 47       ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                ;
+-------------------------------------+-------------------------------------+-----------+-------------+
; Target                              ; Clock                               ; Type      ; Status      ;
+-------------------------------------+-------------------------------------+-----------+-------------+
; CLOCK_50                            ; Clk                                 ; Base      ; Constrained ;
; altera_reserved_tck                 ; altera_reserved_tck                 ; Base      ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[1] ; final_subsystem|pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; Generated ; Constrained ;
+-------------------------------------+-------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 09 21:51:52 2019
Info: Command: quartus_sta ece385_finalprj -c ece385_finalprj
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_rsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ece385_finalprj.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[0]} {final_subsystem|pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[1]} {final_subsystem|pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[2]} {final_subsystem|pll|sd1|pll7|clk[2]}
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/final_soc_NIOS2_cpu.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -106.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -106.866         -188832.658 Clk 
    Info (332119):     4.208               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    22.517               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    46.680               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 Clk 
    Info (332119):     0.363               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.403               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     0.404               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.646               0.000 Clk 
    Info (332119):    10.102               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    27.438               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    47.899               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.227               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     1.383               0.000 altera_reserved_tck 
    Info (332119):     3.319               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     4.078               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 6.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.988               0.000 Clk 
    Info (332119):     7.194               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.697               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.623               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
    Info (332114): Worst Case Available Settling Time: 17.631 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -94.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -94.901         -164211.148 Clk 
    Info (332119):     4.913               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    23.116               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    47.023               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.315               0.000 Clk 
    Info (332119):     0.333               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.352               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     0.356               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.642               0.000 Clk 
    Info (332119):    10.603               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    27.645               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    48.199               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.125               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     1.272               0.000 altera_reserved_tck 
    Info (332119):     2.948               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     3.700               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 7.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.027               0.000 Clk 
    Info (332119):     7.185               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.685               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.565               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
    Info (332114): Worst Case Available Settling Time: 18.499 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -45.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -45.664          -63964.329 Clk 
    Info (332119):     9.385               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    26.227               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    48.538               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.110               0.000 Clk 
    Info (332119):     0.141               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.180               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 9.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.832               0.000 Clk 
    Info (332119):    12.396               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    28.664               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.146               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.575               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.661               0.000 altera_reserved_tck 
    Info (332119):     1.727               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     2.096               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 6.870
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.870               0.000 Clk 
    Info (332119):     7.280               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.750               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.474               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
    Info (332114): Worst Case Available Settling Time: 23.454 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 6078 megabytes
    Info: Processing ended: Mon Dec 09 21:52:37 2019
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:04


