# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../multi32_float.srcs/sources_1/imports/Partial_reconfiguration/Module.vhd" \
"../../../../multi32_float.srcs/sim_1/imports/Partial_reconfiguration/tb.vhd" \

# Do not sort compile order
nosort
