Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: uarthandler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uarthandler.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uarthandler"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : uarthandler
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\signExtension.v" into library work
Parsing module <signExtension>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\RegisterBank.v" into library work
Parsing module <RegisterBank>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\mux.v" into library work
Parsing module <mux>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\ipcore_dir\rammemory.v" into library work
Parsing module <rammemory>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\ipcore_dir\pmem.v" into library work
Parsing module <pmem>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\GetRegAddr.v" into library work
Parsing module <GetRegAddr>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\ControlModule.v" into library work
Parsing module <ControlModule>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\branch_control.v" into library work
Parsing module <branch_control>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\alu_control.v" into library work
Parsing module <alu_control>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\adder_32b.v" into library work
Parsing module <adder_32b>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\wb.v" into library work
Parsing module <wb>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_if.v" into library work
Parsing module <stage_if>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_id.v" into library work
Parsing module <stage_id>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_exe.v" into library work
Parsing module <stage_exe>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\debuger_decodificator.v" into library work
Parsing module <debuger_decoder>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\debugersm.v" into library work
Parsing module <debugersm>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uarthandler.v" into library work
Parsing module <uarthandler>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uarthandler>.
WARNING:HDLCompiler:872 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uarthandler.v" Line 27: Using initial value of resetuart since it is never assigned

Elaborating module <uart>.

Elaborating module <fifo>.

Elaborating module <mod_m_counter(M=326,N=9)>.

Elaborating module <uart_rx(DBIT=8,SB_TICK=16)>.

Elaborating module <uart_tx(DBIT=8,SB_TICK=16)>.

Elaborating module <debuger_decoder>.

Elaborating module <stage_if>.

Elaborating module <pc>.

Elaborating module <pmem>.
WARNING:HDLCompiler:1499 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\ipcore_dir\pmem.v" Line 39: Empty module <pmem> remains a black box.
WARNING:HDLCompiler:189 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_if.v" Line 49: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <branch_control>.

Elaborating module <stage_id>.

Elaborating module <ControlModule>.

Elaborating module <RegisterBank>.

Elaborating module <signExtension>.

Elaborating module <GetRegAddr>.

Elaborating module <stage_exe>.

Elaborating module <adder_32b>.

Elaborating module <alu>.

Elaborating module <alu_control>.

Elaborating module <mem>.

Elaborating module <rammemory>.
WARNING:HDLCompiler:1499 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\ipcore_dir\rammemory.v" Line 39: Empty module <rammemory> remains a black box.
WARNING:HDLCompiler:189 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\mem.v" Line 40: Size mismatch in connection of port <addra>. Formal port size is 13-bit while actual signal size is 32-bit.

Elaborating module <wb>.

Elaborating module <mux>.

Elaborating module <debugersm>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uarthandler>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uarthandler.v".
INFO:Xst:3210 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uarthandler.v" line 34: Output port <wr_full> of the instance <uartt> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uarthandler> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uart.v".
        DBIT = 8
        SB_TICK = 16
        DVSR = 326
        DVSR_BIT = 9
INFO:Xst:3210 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uart.v" line 20: Output port <full> of the instance <buffarini> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uart.v" line 43: Output port <q> of the instance <baud_gen_unit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\fifo.v".
        B = 8
        W = 4
    Found 16x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 4-bit register for signal <r_ptr_reg>.
    Found 4-bit register for signal <w_ptr_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 4-bit adder for signal <w_ptr_succ> created at line 47.
    Found 4-bit adder for signal <r_ptr_succ> created at line 48.
    Found 4-bit comparator not equal for signal <r_ptr_reg[3]_w_ptr_reg[3]_equal_8_o> created at line 62
    Found 4-bit comparator not equal for signal <w_ptr_reg[3]_r_ptr_reg[3]_equal_10_o> created at line 72
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <fifo> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\mod_m_counter.v".
        N = 9
        M = 326
    Found 9-bit register for signal <r_reg>.
    Found 9-bit adder for signal <r_reg[8]_GND_5_o_add_2_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uart_rx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found 3-bit adder for signal <n_reg[2]_GND_6_o_add_16_OUT> created at line 83.
    Found 4-bit adder for signal <s_reg[3]_GND_6_o_add_29_OUT> created at line 98.
    Found 2-bit 4-to-1 multiplexer for signal <state_next> created at line 54.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 54.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_reg> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\uart_tx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found 1-bit register for signal <tx_reg>.
    Found 3-bit adder for signal <n_reg[2]_GND_7_o_add_17_OUT> created at line 99.
    Found 4-bit adder for signal <s_reg[3]_GND_7_o_add_30_OUT> created at line 117.
    Found 4x1-bit Read Only RAM for signal <busy>
    Found 2-bit 4-to-1 multiplexer for signal <state_next> created at line 58.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 58.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_reg> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <debuger_decoder>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\debuger_decodificator.v".
INFO:Xst:3210 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\debuger_decodificator.v" line 69: Output port <memRead> of the instance <ins_decoder> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <debuger_decoder> synthesized.

Synthesizing Unit <stage_if>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_if.v".
    Found 32-bit register for signal <iadd>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <stage_if> synthesized.

Synthesizing Unit <pc>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\pc.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc[31]_GND_11_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pc> synthesized.

Synthesizing Unit <branch_control>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\branch_control.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <branch_control> synthesized.

Synthesizing Unit <stage_id>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_id.v".
    Found 32-bit register for signal <extendedInstr>.
    Found 2-bit register for signal <wbi>.
    Found 1-bit register for signal <memWrite>.
    Found 1-bit register for signal <aluSrc>.
    Found 1-bit register for signal <regDst>.
    Found 5-bit register for signal <regAddr1>.
    Found 5-bit register for signal <regAddr2>.
    Found 32-bit register for signal <pc_ex>.
    Found 1-bit register for signal <isJump>.
    Found 1-bit register for signal <isNotConditional>.
    Found 1-bit register for signal <isEq>.
    Found 1-bit register for signal <memRead>.
    Found 4-bit register for signal <aluOp>.
    Summary:
	inferred  87 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <stage_id> synthesized.

Synthesizing Unit <ControlModule>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\ControlModule.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <ControlModule> synthesized.

Synthesizing Unit <RegisterBank>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\RegisterBank.v".
    Found 32-bit register for signal <registro2>.
    Found 1024-bit register for signal <n0050[1023:0]>.
    Found 32-bit register for signal <registro1>.
    Found 32-bit 32-to-1 multiplexer for signal <addr1[4]_data[31][31]_wide_mux_3_OUT> created at line 43.
    Found 32-bit 32-to-1 multiplexer for signal <addr2[4]_data[31][31]_wide_mux_4_OUT> created at line 44.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <RegisterBank> synthesized.

Synthesizing Unit <signExtension>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\signExtension.v".
    Summary:
	no macro.
Unit <signExtension> synthesized.

Synthesizing Unit <GetRegAddr>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\GetRegAddr.v".
WARNING:Xst:647 - Input <instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instr<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <GetRegAddr> synthesized.

Synthesizing Unit <stage_exe>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\stage_exe.v".
    Found 32-bit register for signal <jump_address>.
    Found 1-bit register for signal <is_jump_o>.
    Found 1-bit register for signal <branch_eq_o>.
    Found 1-bit register for signal <branch_inc_o>.
    Found 1-bit register for signal <zero>.
    Found 2-bit register for signal <wbi_o>.
    Found 1-bit register for signal <M_o>.
    Found 32-bit register for signal <data_b_o>.
    Found 5-bit register for signal <regaddr_o>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <stage_exe> synthesized.

Synthesizing Unit <adder_32b>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\adder_32b.v".
    Found 32-bit adder for signal <c> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_32b> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\alu.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_3_OUT> created at line 35.
    Found 32-bit adder for signal <a[31]_b[31]_add_1_OUT> created at line 34.
    Found 32-bit shifter logical left for signal <b[31]_a[31]_shift_left_10_OUT> created at line 41
    Found 32-bit shifter logical right for signal <b[31]_a[31]_shift_right_12_OUT> created at line 43
    Found 32-bit 11-to-1 multiplexer for signal <out> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\alu_control.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <mem>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\mem.v".
    Found 32-bit register for signal <datafromimm>.
    Found 32-bit register for signal <datafrommem>.
    Found 5-bit register for signal <regaddrout>.
    Found 2-bit register for signal <wbo>.
    Summary:
	inferred  71 D-type flip-flop(s).
Unit <mem> synthesized.

Synthesizing Unit <wb>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\wb.v".
    Summary:
	no macro.
Unit <wb> synthesized.

Synthesizing Unit <mux>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <debugersm>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\PracticoFinal_MIPS\MIPS\debugersm.v".
    Found 1-bit register for signal <rd_out>.
    Found 1-bit register for signal <wr_out>.
    Found 8-bit register for signal <w_data_out>.
    Found 32-bit register for signal <n0042[31:0]>.
    Found 3-bit register for signal <datasize>.
    Found 8-bit register for signal <r_data_out>.
    Found 2-bit register for signal <state_reg>.
    Found 3-bit subtractor for signal <n0047[2:0]> created at line 125.
    Found 3-bit adder for signal <n0056> created at line 105.
    Found 8-bit 4-to-1 multiplexer for signal <w_data_next> created at line 125.
    Found 2-bit 4-to-1 multiplexer for signal <state_next> created at line 89.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_reg> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <debugersm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit dual-port RAM                                : 2
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 14
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 4-bit adder                                           : 6
 9-bit adder                                           : 1
# Registers                                            : 57
 1-bit register                                        : 19
 1024-bit register                                     : 1
 2-bit register                                        : 6
 3-bit register                                        : 3
 32-bit register                                       : 12
 4-bit register                                        : 7
 5-bit register                                        : 4
 8-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 4
 4-bit comparator not equal                            : 4
# Multiplexers                                         : 99
 1-bit 2-to-1 multiplexer                              : 3
 2-bit 2-to-1 multiplexer                              : 18
 2-bit 4-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/pmem.ngc>.
Reading core <ipcore_dir/rammemory.ngc>.
Loading core <pmem> for timing and area information for instance <pmemory>.
Loading core <rammemory> for timing and area information for instance <memory>.

Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <r_ptr_reg>: 1 register on signal <r_ptr_reg>.
The following registers are absorbed into counter <w_ptr_reg>: 1 register on signal <w_ptr_reg>.
INFO:Xst:3231 - The small RAM <Mram_array_reg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <mod_m_counter>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <mod_m_counter> synthesized (advanced).

Synthesizing (advanced) Unit <pc>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
Unit <pc> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
INFO:Xst:3231 - The small RAM <Mram_busy> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state_reg>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <busy>          |          |
    -----------------------------------------------------------------------
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit dual-port distributed RAM                    : 2
 4x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 10
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 6
# Counters                                             : 8
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
 9-bit up counter                                      : 1
# Registers                                            : 1474
 Flip-Flops                                            : 1474
# Comparators                                          : 4
 4-bit comparator not equal                            : 4
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 18
 2-bit 4-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <extendedInstr_15> in Unit <stage_id> is equivalent to the following 16 FFs/Latches, which will be removed : <extendedInstr_16> <extendedInstr_17> <extendedInstr_18> <extendedInstr_19> <extendedInstr_20> <extendedInstr_21> <extendedInstr_22> <extendedInstr_23> <extendedInstr_24> <extendedInstr_25> <extendedInstr_26> <extendedInstr_27> <extendedInstr_28> <extendedInstr_29> <extendedInstr_30> <extendedInstr_31> 

Optimizing unit <mem> ...

Optimizing unit <uarthandler> ...

Optimizing unit <fifo> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Optimizing unit <debugersm> ...

Optimizing unit <debuger_decoder> ...

Optimizing unit <stage_if> ...

Optimizing unit <stage_id> ...

Optimizing unit <RegisterBank> ...

Optimizing unit <stage_exe> ...

Optimizing unit <alu> ...
WARNING:Xst:2677 - Node <decoder/ins_decoder/memRead> of sequential type is unconnected in block <uarthandler>.
INFO:Xst:2261 - The FF/Latch <decoder/ins_decoder/extendedInstr_11> in Unit <uarthandler> is equivalent to the following FF/Latch, which will be removed : <decoder/ins_decoder/regAddr1_0> 
INFO:Xst:2261 - The FF/Latch <decoder/ins_decoder/extendedInstr_12> in Unit <uarthandler> is equivalent to the following FF/Latch, which will be removed : <decoder/ins_decoder/regAddr1_1> 
INFO:Xst:2261 - The FF/Latch <decoder/ins_decoder/extendedInstr_13> in Unit <uarthandler> is equivalent to the following FF/Latch, which will be removed : <decoder/ins_decoder/regAddr1_2> 
INFO:Xst:2261 - The FF/Latch <decoder/ins_decoder/extendedInstr_14> in Unit <uarthandler> is equivalent to the following FF/Latch, which will be removed : <decoder/ins_decoder/regAddr1_3> 
INFO:Xst:2261 - The FF/Latch <decoder/ins_decoder/extendedInstr_15> in Unit <uarthandler> is equivalent to the following FF/Latch, which will be removed : <decoder/ins_decoder/regAddr1_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uarthandler, actual ratio is 38.
FlipFlop decoder/ins_decoder/aluSrc has been replicated 4 time(s)
FlipFlop decoder/ins_decoder/extendedInstr_0 has been replicated 1 time(s)
FlipFlop decoder/ins_decoder/extendedInstr_1 has been replicated 1 time(s)
FlipFlop decoder/ins_decoder/extendedInstr_15 has been replicated 2 time(s)
FlipFlop decoder/ins_decoder/extendedInstr_2 has been replicated 1 time(s)
FlipFlop decoder/ins_decoder/extendedInstr_5 has been replicated 1 time(s)
FlipFlop decoder/ins_decoder/registerBank/registro1_0 has been replicated 2 time(s)
FlipFlop decoder/ins_decoder/registerBank/registro1_1 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1531
 Flip-Flops                                            : 1531

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uarthandler.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3032
#      GND                         : 5
#      INV                         : 8
#      LUT1                        : 8
#      LUT2                        : 79
#      LUT3                        : 152
#      LUT4                        : 36
#      LUT5                        : 1266
#      LUT6                        : 1170
#      MUXCY                       : 101
#      MUXF7                       : 98
#      VCC                         : 4
#      XORCY                       : 105
# FlipFlops/Latches                : 1533
#      FD                          : 220
#      FDE                         : 91
#      FDR                         : 193
#      FDRE_1                      : 1024
#      FDS                         : 5
# RAMS                             : 25
#      RAM16X1D                    : 4
#      RAM32M                      : 2
#      RAMB16BWER                  : 18
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1533  out of  18224     8%  
 Number of Slice LUTs:                 2735  out of   9112    30%  
    Number used as Logic:              2719  out of   9112    29%  
    Number used as Memory:               16  out of   2176     0%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2916
   Number with an unused Flip Flop:    1383  out of   2916    47%  
   Number with an unused LUT:           181  out of   2916     6%  
   Number of fully used LUT-FF pairs:  1352  out of   2916    46%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     32    59%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)                                                                                                                                | Load  |
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                            | BUFGP                                                                                                                                                | 125   |
decoder/instr_fetch/clock_inv(decoder/instr_fetch/clock_inv1:O)| BUFG(*)(decoder/instr_fetch/pc_reg/pc_31)                                                                                                            | 32    |
decoder/clk(decoder/clk<5>1:O)                                 | BUFG(*)(decoder/instr_fetch/iadd_31)                                                                                                                 | 1401  |
decoder/instr_fetch/pmemory/N1                                 | NONE(decoder/instr_fetch/pmemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 4     |
decoder/stage_mem/memory/N1                                    | NONE(decoder/stage_mem/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)   | 15    |
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.850ns (Maximum Frequency: 112.999MHz)
   Minimum input arrival time before clock: 4.138ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.894ns (frequency: 145.061MHz)
  Total number of paths / destination ports: 3313 / 278
-------------------------------------------------------------------------
Delay:               6.894ns (Levels of Logic = 5)
  Source:            state_machine/r_data_out_1 (FF)
  Destination:       state_machine/datatosend_0_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_machine/r_data_out_1 to state_machine/datatosend_0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             84   0.447   2.000  state_machine/r_data_out_1 (state_machine/r_data_out_1)
     LUT3:I0->O           35   0.205   1.582  decoder/code[5]_GND_9_o_equal_14_o<5>11 (decoder/code[5]_GND_9_o_equal_14_o<5>1)
     LUT5:I1->O            1   0.203   0.580  decoder/_n0374<3>5 (decoder/_n0374<3>4)
     LUT5:I4->O            1   0.205   0.580  decoder/_n0374<3>6 (decoder/_n0374<3>5)
     LUT6:I5->O            1   0.205   0.580  decoder/_n0374<3>7 (decoder/_n0374<3>6)
     LUT4:I3->O            1   0.205   0.000  decoder/_n0374<3>10 (result<3>)
     FDE:D                     0.102          state_machine/datatosend_0_3
    ----------------------------------------
    Total                      6.894ns (1.572ns logic, 5.322ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decoder/instr_fetch/clock_inv'
  Clock period: 2.421ns (frequency: 413.095MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.421ns (Levels of Logic = 33)
  Source:            decoder/instr_fetch/pc_reg/pc_0 (FF)
  Destination:       decoder/instr_fetch/pc_reg/pc_31 (FF)
  Source Clock:      decoder/instr_fetch/clock_inv rising
  Destination Clock: decoder/instr_fetch/clock_inv rising

  Data Path: decoder/instr_fetch/pc_reg/pc_0 to decoder/instr_fetch/pc_reg/pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.745  decoder/instr_fetch/pc_reg/pc_0 (decoder/instr_fetch/pc_reg/pc_0)
     LUT6:I5->O            1   0.205   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_lut<0> (decoder/instr_fetch/pc_reg/Mcount_pc_lut<0>)
     MUXCY:S->O            1   0.172   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<0> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<1> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<2> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<3> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<4> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<5> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<6> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<7> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<8> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<9> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<10> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<11> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<12> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<13> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<14> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<15> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<16> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<17> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<18> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<19> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<20> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<21> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<22> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<23> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<24> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<25> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<26> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<27> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<28> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<29> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_cy<30> (decoder/instr_fetch/pc_reg/Mcount_pc_cy<30>)
     XORCY:CI->O           1   0.180   0.000  decoder/instr_fetch/pc_reg/Mcount_pc_xor<31> (decoder/instr_fetch/pc_reg/Mcount_pc31)
     FDR:D                     0.102          decoder/instr_fetch/pc_reg/pc_31
    ----------------------------------------
    Total                      2.421ns (1.676ns logic, 0.745ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decoder/clk'
  Clock period: 8.850ns (frequency: 112.999MHz)
  Total number of paths / destination ports: 59330 / 2728
-------------------------------------------------------------------------
Delay:               8.850ns (Levels of Logic = 8)
  Source:            decoder/ins_decoder/registerBank/registro1_31 (FF)
  Destination:       decoder/exe/zero (FF)
  Source Clock:      decoder/clk rising
  Destination Clock: decoder/clk rising

  Data Path: decoder/ins_decoder/registerBank/registro1_31 to decoder/exe/zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.079  decoder/ins_decoder/registerBank/registro1_31 (decoder/ins_decoder/registerBank/registro1_31)
     LUT6:I0->O            2   0.203   0.864  decoder/exe/arith_log_unit/out2 (decoder/exe/arith_log_unit/out1)
     LUT6:I2->O           19   0.203   1.072  decoder/exe/arith_log_unit/out7 (decoder/exe/arith_log_unit/_n0028)
     LUT6:I5->O            8   0.205   0.803  decoder/exe/arith_log_unit/Mmux_out102431_1 (decoder/exe/arith_log_unit/Mmux_out102431)
     LUT6:I5->O            2   0.205   0.617  decoder/exe/arith_log_unit/Mmux_out10212 (decoder/exe/arith_log_unit/Mmux_out10211)
     LUT6:I5->O            1   0.205   0.827  decoder/exe/arith_log_unit/zero2_SW0 (N53)
     LUT6:I2->O            1   0.203   0.827  decoder/exe/arith_log_unit/zero2 (decoder/exe/arith_log_unit/zero1)
     LUT6:I2->O            1   0.203   0.580  decoder/exe/arith_log_unit/zero3 (decoder/exe/arith_log_unit/zero2)
     LUT6:I5->O            1   0.205   0.000  decoder/exe/arith_log_unit/zero7 (decoder/exe/t_zero)
     FDR:D                     0.102          decoder/exe/zero
    ----------------------------------------
    Total                      8.850ns (2.181ns logic, 6.669ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.401ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       uartt/uart_rx_unit/state_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: rx to uartt/uart_rx_unit/state_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.745  rx_IBUF (rx_IBUF)
     LUT5:I4->O            1   0.205   0.924  uartt/uart_rx_unit/Mmux_state_next1_SW0 (N19)
     LUT5:I0->O            1   0.203   0.000  uartt/uart_rx_unit/Mmux_state_next1 (uartt/uart_rx_unit/state_next<0>)
     FD:D                      0.102          uartt/uart_rx_unit/state_reg_0
    ----------------------------------------
    Total                      3.401ns (1.732ns logic, 1.669ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decoder/instr_fetch/clock_inv'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.918ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       decoder/instr_fetch/pc_reg/pc_31 (FF)
  Destination Clock: decoder/instr_fetch/clock_inv rising

  Data Path: reset to decoder/instr_fetch/pc_reg/pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1248   1.222   2.266  reset_IBUF (reset_IBUF)
     FDR:R                     0.430          decoder/instr_fetch/pc_reg/pc_0
    ----------------------------------------
    Total                      3.918ns (1.652ns logic, 2.266ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decoder/clk'
  Total number of paths / destination ports: 1222 / 1222
-------------------------------------------------------------------------
Offset:              4.138ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       decoder/ins_decoder/aluOp_0 (FF)
  Destination Clock: decoder/clk rising

  Data Path: reset to decoder/ins_decoder/aluOp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1248   1.222   2.611  reset_IBUF (reset_IBUF)
     LUT6:I1->O            1   0.203   0.000  decoder/ins_decoder/Mmux_aluOp[3]_GND_14_o_mux_1_OUT1 (decoder/ins_decoder/aluOp[3]_GND_14_o_mux_1_OUT<0>)
     FD:D                      0.102          decoder/ins_decoder/aluOp_0
    ----------------------------------------
    Total                      4.138ns (1.527ns logic, 2.611ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            uartt/uart_tx_unit/tx_reg (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: uartt/uart_tx_unit/tx_reg to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  uartt/uart_tx_unit/tx_reg (uartt/uart_tx_unit/tx_reg)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.894|         |         |         |
decoder/clk    |    6.705|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock decoder/clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
decoder/clk                  |    8.850|    2.820|    3.900|         |
decoder/instr_fetch/clock_inv|    1.541|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decoder/instr_fetch/clock_inv
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
decoder/clk                  |    3.667|         |         |         |
decoder/instr_fetch/clock_inv|    2.421|         |         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.40 secs
 
--> 

Total memory usage is 271924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   14 (   0 filtered)

