// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd
 */

/dts-v1/;

#include "rk3399-evb-ind-r08.dtsi"
#include "rk3399-android.dtsi"

/ {
	model = "Rockchip RK3399 EVB IND LPDDR4 Board lvds (Android)";
	compatible = "rockchip,android", "rockchip,rk3399-evb-ind-lpddr4-android-r08", "rockchip,rk3399";
	chosen: chosen {
		//bootargs = "earlycon=uart8250,mmio32,0xff1a0000 console=ttyFIQ0 androidboot.baseband=N/A androidboot.veritymode=enforcing androidboot.hardware=rk30board androidboot.console=ttyFIQ0 init=/init initrd=0x62000001,0x00800000 coherent_pool=1m";
		bootargs = "androidboot.baseband=N/A androidboot.veritymode=enforcing androidboot.hardware=rk30board init=/init initrd=0x62000001,0x00800000 coherent_pool=1m";
	};

	iram: sram@ff8d0000 {
		compatible = "mmio-sram";
		reg = <0x0 0xff8d0000 0x0 0x20000>;
	};

	vcc_lcd: vcc-lcd {
		compatible = "regulator-fixed";
		regulator-name = "vcc_lcd";
		startup-delay-us = <20000>;
		enable-active-high;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		vin-supply = <&vcc_sys>;
	};

	test-power {
		status = "okay";
	};
};

&backlight {
	pwms = <&pwm0 0 10000 0>;
	enable-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default"; 
	pinctrl-0 = <&bl_en>; 
};

&dmac_bus {
	iram = <&iram>;
	rockchip,force-iram;
};

&dp_sound {
	status = "disabled";
};

&i2c1 {
	status = "okay";

	gc2155: gc2155@3c {
		status = "okay";
		compatible = "galaxycore,gc2155";
		
		reg = <0x3c>;

		clocks = <&cru SCLK_CIF_OUT>;
		clock-names = "xvclk";

		//avdd-supply = <&vcc2v8_dvp>;
		dovdd-supply = <&vcc1v8_dvp>;
		dvdd-supply = <&vcc1v8_dvp>;

		pwdn-gpios = <&gpio2 28 GPIO_ACTIVE_HIGH>;
		rockchip,camera-module-index = <1>;
		rockchip,camera-module-facing = "front";		//"front";
		rockchip,camera-module-name = "CameraKing";
		rockchip,camera-module-lens-name = "Largan";

		pinctrl-names = "rockchip,camera_default";
		pinctrl-0 = <&cif_clkout>;		

		port {			
			gc2155_out: endpoint {
				remote-endpoint = <&dvp_in_fcam>;
			};
		};
	};
};

&rkisp1_1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&cif_clkout &isp_dvp_d0d7>;

	port {
		#address-cells = <1>;
		#size-cells = <0>;
		dvp_in_fcam: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&gc2155_out>;
		};
	};
};

&i2s2 {
	#sound-dai-cells = <0>;
	status = "okay";
};

&hdmi_sound {
	status = "okay";
};

&hdmi_in_vopl {
	status = "okay";
};

&hdmi_in_vopb {
	status = "disabled";
};

&route_hdmi {
	status = "okay";
	connect = <&vopl_out_hdmi>;
};

&i2s1 {
	#sound-dai-cells = <0>;
	status = "okay";
};

&es8316_sound {
	status = "okay";
};

&es8316 {
	status = "okay";
	spk_volume = <0x33>;//44-2.2w 33-1.59w
};
/*
 * if enable dp_sound, should disable spdif_sound and spdif_out
 */
&spdif_out {
	status = "disabled";
};

&spdif_sound {
	status = "disabled";
};

&i2s0 {
	#sound-dai-cells = <0>;
	status = "okay";
};

&dsi {
	status = "okay";
	//rockchip,lane-rate = <750>;
	reset-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
	panel@0 {
		compatible ="simple-panel-dsi";
		reg = <0>;
		backlight = <&backlight>;
		//power-supply = <&vcc3v3_s0>;
		enable-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;		
		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
			      MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
		dsi,format = <MIPI_DSI_FMT_RGB888>;
		dsi,lanes  = <4>;
		//add by rocky.sun for resume suspend display problem
		reset-delay-ms = <60>;
		enable-delay-ms = <60>;
		prepare-delay-ms = <60>;
		unprepare-delay-ms = <60>;
		disable-delay-ms = <60>;

		panel-init-sequence = [
			29 05 06 14 01 08 00 00 00
			29 05 06 3c 01 0c 00 0a 00
			29 05 06 64 01 0c 00 00 00
			29 05 06 68 01 0c 00 00 00
			29 05 06 6c 01 0c 00 00 00
			29 05 06 70 01 0c 00 00 00
			29 05 06 34 01 1f 00 00 00
			29 05 06 10 02 1f 00 00 00
			29 05 06 04 01 01 00 00 00
			29 05 06 04 02 01 00 00 00
			29 05 06 50 04 00 01 f0 03
			29 05 06 54 04 14 00 64 00
			29 05 06 58 04 80 07 a0 00
			29 05 06 5c 04 0a 00 19 00
			29 05 06 60 04 38 04 0a 00
			29 05 06 64 04 01 00 00 00
			29 05 06 a0 04 06 c4 00 00
			29 05 06 a0 04 06 c4 00 00
			29 05 06 04 05 04 00 00 00
			29 05 06 80 04 00 01 02 03
			29 05 06 84 04 04 07 05 08
			29 05 06 88 04 09 0a 0e 0f
			29 05 06 8c 04 0b 0c 0d 10
			29 05 06 90 04 16 17 11 12
			29 05 06 94 04 13 14 15 1b
			29 14 06 98 04 18 19 1a 06
			29 78 06 9c 04 33 04 00 00	
		    ]; 
			
		/*panel-exit-sequence = [
			05 00 01 28
			05 00 01 10
		];*/			
		display-timings {
			native-mode = <&timing0>;

			timing0: timing0 {
				clock-frequency = <148500000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <100>;
				hsync-len = <20>;
				hfront-porch = <160>;
				vback-porch = <25>;
				vfront-porch = <10>;
				vsync-len = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
		};

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				panel_in_dsi: endpoint {
					remote-endpoint = <&dsi_out_panel>;
				};
			};
		};
	};

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@1 {
			reg = <1>;
			dsi_out_panel: endpoint {
				remote-endpoint = <&panel_in_dsi>;
			};
		};
	};
};

&route_dsi {
	status = "okay";
	connect = <&vopb_out_dsi>;
};

&dsi_in_vopl {
	status = "disabled";
};

&dsi_in_vopb {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&fiq_debugger {
	status = "disabled";
};

&bma2x2 {
	layout = <2>;
};

&kxt {
	layout = <2>;
};

&pinctrl {
	lcd-panel {
		/*lcd_panel_reset: lcd-panel-reset {
			rockchip,pins = <1 RK_PC7 RK_FUNC_GPIO &pcfg_pull_up>;
		};*/
		lcd_en: lcd-en {
			rockchip,pins = <1 3 RK_FUNC_GPIO &pcfg_pull_up>;
		};
		bl_en: bl-en {
			rockchip,pins = <1 10 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};
};

