
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.379 ; gain = 2.016 ; free physical = 19766 ; free virtual = 329627
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d" "*.svh"]] 
# }
# synth_design -top top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16915
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:385]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:260]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:254]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:248]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:241]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:237]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:5]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:128]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:129]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:144]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:149]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:156]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:158]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:160]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:206]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:209]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:210]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:211]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:212]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:213]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:214]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:215]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:216]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:217]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:218]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:219]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:221]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:225]
WARNING: [Synth 8-1652] attribute target identifier pad not found in this scope [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:236]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.527 ; gain = 0.000 ; free physical = 2239 ; free virtual = 298098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:2]
INFO: [Synth 8-6157] synthesizing module 'CONTROL' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/control.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/control.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/control.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/control.v:128]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/control.v:1]
INFO: [Synth 8-6157] synthesizing module 'conv2d' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:2]
	Parameter RAM_DEPTH bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ksa' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa.v:1]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ksa' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:398]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:527]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:610]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:653]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:845]
INFO: [Synth 8-6157] synthesizing module 'ksa__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa.v:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ksa__parameterized0' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa.v:1]
INFO: [Synth 8-6157] synthesizing module 'ksa__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ksa__parameterized1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa.v:1]
INFO: [Synth 8-6157] synthesizing module 'ksa__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa.v:1]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ksa__parameterized2' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa.v:1]
INFO: [Synth 8-6157] synthesizing module 'ksa1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa1.v:1]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ksa1' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/ksa1.v:1]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:1142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:1142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:1015]
WARNING: [Synth 8-7137] Register i_tcdm2_raddr_reg in module conv2d has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:311]
WARNING: [Synth 8-7137] Register i_tcdm2_waddr_reg in module conv2d has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:293]
WARNING: [Synth 8-7137] Register i_tcdm3_raddr_reg in module conv2d has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:306]
WARNING: [Synth 8-7137] Register i_tcdm1_addr_reg in module conv2d has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:799]
INFO: [Synth 8-6155] done synthesizing module 'conv2d' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/conv2d.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/tfl.v:2]
WARNING: [Synth 8-3917] design top has port m2_osel driven by constant 0
WARNING: [Synth 8-3917] design top has port m1_osel driven by constant 0
WARNING: [Synth 8-3917] design top has port m2_rnd driven by constant 0
WARNING: [Synth 8-3917] design top has port m1_rnd driven by constant 0
WARNING: [Synth 8-3917] design top has port tcdm_req_p0 driven by constant 0
WARNING: [Synth 8-3917] design top has port tcdm_wen_p0 driven by constant 1
WARNING: [Synth 8-7129] Port width[8] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[7] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[6] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[5] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[4] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[3] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[2] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[1] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[0] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[8] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[7] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[6] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[5] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[4] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[3] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[2] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[1] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[0] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_rdata[31] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_rdata[30] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_rdata[29] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_rdata[28] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_rdata[27] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_rdata[26] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_rdata[25] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port bias_rdata[24] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[31] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[30] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[29] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[28] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[27] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[26] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[25] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[24] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[23] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[22] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[21] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[20] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[19] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[18] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[17] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[16] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[15] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[14] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[13] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[12] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[11] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[10] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[9] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[8] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[7] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[6] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[5] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[4] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[3] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[2] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[1] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef2_rdata[0] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[31] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[30] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[29] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[28] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[27] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[26] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[25] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[24] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[23] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[22] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[21] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[20] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[19] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[18] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[17] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[16] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[15] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[14] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[13] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[12] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[11] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[10] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[9] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[8] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[7] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[6] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[5] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[4] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[3] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[2] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[1] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port coef1_rdata[0] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift[2] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port tcdm_valid_p0 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port tcdm_gnt_p0 in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2853.527 ; gain = 0.000 ; free physical = 19822 ; free virtual = 315743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2853.527 ; gain = 0.000 ; free physical = 18816 ; free virtual = 314766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 18740 ; free virtual = 314694
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_ctl_reg' in module 'CONTROL'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_getfilters_reg' in module 'conv2d'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_getbias_reg' in module 'conv2d'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_loadacc_reg' in module 'conv2d'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_writechannels_reg' in module 'conv2d'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_getpixels_reg' in module 'conv2d'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_conv2d_reg' in module 'conv2d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                fsm_IDLE |                               00 |                              000
                fsm_READ |                               01 |                              010
                fsm_WAIT |                               10 |                              011
               fsm_WRITE |                               11 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_ctl_reg' using encoding 'sequential' in module 'CONTROL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wcIDLE |                              000 |                             0000
                wcSTART1 |                              001 |                             0101
                wcSTART2 |                              010 |                             0110
                wcSTART3 |                              011 |                             0111
                wcWRITE1 |                              100 |                             0010
                 wcWAIT2 |                              101 |                             0011
                wcWRITE2 |                              110 |                             0100
                  wcWAIT |                              111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_writechannels_reg' using encoding 'sequential' in module 'conv2d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  gbIDLE |                              001 |                              000
                  gbLOAD |                              010 |                              001
                  gbDONE |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_getbias_reg' using encoding 'one-hot' in module 'conv2d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  gfIDLE |                               00 |                              000
                  gfLOAD |                               01 |                              001
                  gfDONE |                               10 |                              010
              gfLOADMORE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_getfilters_reg' using encoding 'sequential' in module 'conv2d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  gpIDLE |                               00 |                              000
                  gpLOAD |                               01 |                              001
                  gpDONE |                               10 |                              010
                  gpWAIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_getpixels_reg' using encoding 'sequential' in module 'conv2d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                fsm_IDLE |                             0000 |                            00000
               fsm_WAIT2 |                             0001 |                            00110
                 fsm_SOP |                             0010 |                            00001
                fsm_SOP8 |                             0011 |                            00010
               fsm_SOP16 |                             0100 |                            00011
               fsm_SOP24 |                             0101 |                            00100
                fsm_SOP1 |                             0110 |                            01000
               fsm_FRAC1 |                             0111 |                            01001
               fsm_FRAC2 |                             1000 |                            01010
                fsm_NEXT |                             1001 |                            00111
                fsm_DONE |                             1010 |                            00101
               fsm_DONE2 |                             1011 |                            01100
                  iSTATE |                             1100 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_conv2d_reg' using encoding 'sequential' in module 'conv2d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  laIDLE |                             0000 |                             0000
                  laWAIT |                             0001 |                             1101
                   laST1 |                             0010 |                             0001
                   laST2 |                             0011 |                             0010
                   laST3 |                             0100 |                             0011
                   laST4 |                             0101 |                             0100
                   laST5 |                             0110 |                             0101
                   laST6 |                             0111 |                             0110
                   laST7 |                             1000 |                             0111
                   laST8 |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_loadacc_reg' using encoding 'sequential' in module 'conv2d'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 12198 ; free virtual = 308441
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     24 Bit         XORs := 8     
	   2 Input     20 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 8     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 385   
+---Registers : 
	               32 Bit    Registers := 13    
	               24 Bit    Registers := 17    
	               20 Bit    Registers := 14    
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	  20 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 7     
	   8 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	  13 Input   24 Bit        Muxes := 9     
	  10 Input   24 Bit        Muxes := 8     
	   4 Input   20 Bit        Muxes := 3     
	   2 Input   20 Bit        Muxes := 12    
	   8 Input   20 Bit        Muxes := 2     
	   3 Input   20 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	  13 Input   16 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   8 Input   13 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 12    
	  13 Input   12 Bit        Muxes := 2     
	  10 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 3     
	  13 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	  13 Input    6 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	  10 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 6     
	  13 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 68    
	  20 Input    1 Bit        Muxes := 18    
	  21 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 52    
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 11    
	  13 Input    1 Bit        Muxes := 30    
	  10 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port m2_osel driven by constant 0
WARNING: [Synth 8-3917] design top has port m1_osel driven by constant 0
WARNING: [Synth 8-3917] design top has port m2_rnd driven by constant 0
WARNING: [Synth 8-3917] design top has port m1_rnd driven by constant 0
WARNING: [Synth 8-3917] design top has port tcdm_req_p0 driven by constant 0
WARNING: [Synth 8-3917] design top has port tcdm_wen_p0 driven by constant 1
WARNING: [Synth 8-7129] Port width[8] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[7] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[6] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[5] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[4] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[3] in module conv2d is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[2] in module conv2d is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 18488 ; free virtual = 315019
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 19838 ; free virtual = 316391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22014 ; free virtual = 318575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22321 ; free virtual = 318938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22276 ; free virtual = 318893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22125 ; free virtual = 318744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22211 ; free virtual = 318830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22336 ; free virtual = 318954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22417 ; free virtual = 319036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    93|
|3     |LUT1   |    41|
|4     |LUT2   |   353|
|5     |LUT3   |   576|
|6     |LUT4   |   349|
|7     |LUT5   |   466|
|8     |LUT6   |   547|
|9     |MUXF7  |     9|
|10    |FDCE   |  1356|
|11    |FDPE   |   111|
|12    |LDC    |    80|
|13    |IBUF   |   338|
|14    |OBUF   |   532|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |  4852|
|2     |  u_conv2d |conv2d  |  3095|
|3     |  u_ctl    |CONTROL |   886|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22453 ; free virtual = 319072
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 233 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22575 ; free virtual = 319195
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2861.387 ; gain = 7.859 ; free physical = 22600 ; free virtual = 319220
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2882.488 ; gain = 0.000 ; free physical = 21335 ; free virtual = 317972
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.488 ; gain = 0.000 ; free physical = 16835 ; free virtual = 313563
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  LDC => LDCE: 80 instances

Synth Design complete, checksum: 2733687c
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 2882.488 ; gain = 29.109 ; free physical = 18213 ; free virtual = 314945
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/util_temp_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/timing_temp_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.156 ; gain = 97.668 ; free physical = 17155 ; free virtual = 314068
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/power_temp_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/conv2d/power_temp_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:01:32 2022...
real 116.15
user 110.45
sys 16.90
