; Test Program 3: Store → Load → Halt Cycle
; This program demonstrates a complete memory cycle

        LOC     300         ; Start at address 300
        
        ; Initialize test data
        DATA    123         ; Store 123 at address 300
        DATA    456         ; Store 456 at address 301
        DATA    789         ; Store 789 at address 302
        
        ; Load values into registers
        LDR     0,0,300     ; R0 = 123
        LDR     1,0,301     ; R1 = 456
        LDR     2,0,302     ; R2 = 789
        
        ; Store registers to new locations
        STR     0,0,310     ; Memory[310] = R0 (123)
        STR     1,0,311     ; Memory[311] = R1 (456)
        STR     2,0,312     ; Memory[312] = R2 (789)
        
        ; Load back to verify
        LDR     3,0,310     ; R3 = Memory[310] (should be 123)
        
        ; Halt
        HLT                 ; Stop execution
