evL7L6CD.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devL7L6CD : device CLMA
{

    parameter
    (
        config bit CP_INITC[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEC = "LUT6",
        config string CP_CR2PREMUX_SEL := "MF",
        config string CP_CR2POSTMUX_SEL := "CX",
        config bit CP_INITD[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODED = "LUT6"
    );
    port
    (
        input M1,
        input C0,
        input C1,
        input C2,
        input C3,
        input C4,
        input C5,
        output Y2,
        output CR2,
        input D0,
        input D1,
        input D2,
        input D3,
        input D4,
        input D5,
        output Y3
    );
}; // end of device devL7L6CD


structure netlist of devL7L6CD
{

    wire        ntM1       ;
    wire        ntC5       ;
    wire        ntC4       ;
    wire        ntC3       ;
    wire        ntC2       ;
    wire        ntC1       ;
    wire        ntC0       ;
    wire        ntL6C      ;
    wire        ntQC2      ;
    wire        ntCR2      ;
    wire        ntD5       ;
    wire        ntD4       ;
    wire        ntD3       ;
    wire        ntD2       ;
    wire        ntD1       ;
    wire        ntD0       ;
    wire        ntL6D      ;
    wire        ntL7CD     ;
    
    ntM1        <= M1      ;
    ntC5        <= C5      ;
    ntC4        <= C4      ;
    ntC3        <= C3      ;
    ntC2        <= C2      ;
    ntC1        <= C1      ;
    ntC0        <= C0      ;
    Y2          <= ntL6C   ;
    CR2         <= ntCR2   ;
    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    Y3          <= ntL6D   ;

    device LUT6 FYC
    parameter map
    (
        CP_INIT              =>    CP_INITC,
        CP_MODE              =>    CP_MODEC
    )
    port map
    (
        A0                   =>    ntC0,
        A1                   =>    ntC1,
        A2                   =>    ntC2,
        A3                   =>    ntC3,
        A4                   =>    ntC4,
        A5                   =>    ntC5,
        L6                   =>    ntL6C
    );

    device LUT6 FYD
    parameter map
    (
        CP_INIT              =>    CP_INITD,
        CP_MODE              =>    CP_MODED
    )
    port map
    (
        A0                   =>    ntD0,
        A1                   =>    ntD1,
        A2                   =>    ntD2,
        A3                   =>    ntD3,
        A4                   =>    ntD4,
        A5                   =>    ntD5,
        L6                   =>    ntL6D
    );

    device MUX2 L7CDMUX
    port map
    (
        DOUT                 =>    ntL7CD   ,
        SEL                  =>    ntM1     ,
        DI1                  =>    ntL6D    ,
        DI0                  =>    ntL6C
    );
    device CRPREMUX CR2PREMUX
    parameter map
    (
        CP_CRPREMUX_SEL      =>    CP_CR2PREMUX_SEL
    )
    port map
    (
        MF                   =>    ntL7CD,
        Q                    =>    ntQC2
    );

    device CRPOSTMUX CR2POSTMUX
    parameter map
    (
        CP_CRPOSTMUX_SEL     =>    CP_CR2POSTMUX_SEL
    )
    port map
    (
        CX                   =>    ntQC2,
        Q                    =>    ntCR2
    );

}; // end of structure netlist of devL7L6CD



