Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Reference
Name "a"
SID "1"
Ports [1, 1]
SourceBlock "simulink/Discrete/Transfer Fcn\nLead or Lag"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
OutValues "[548654738.857959, 547923453.837447]"
tsamp "-1"
OutMin "[]"
OutMax "[]"
OutDataType "fixdt(0,8)"
ConRadixGroup "Best Precision: Vector-wise"
OutScaling "2^-12"
LockScale off
}
Block {
BlockType SubSystem
Name "c"
SID "3"
Ports [1, 2]
RequestExecContextInheritance off
System {
Name "c"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "10"
}
Block {
BlockType Inport
Name "d"
SID "16"
Port "2"
}
Block {
BlockType Inport
Name "b"
SID "17"
Port "3"
}
Block {
BlockType Inport
Name "m"
SID "18"
Port "3"
}
Block {
BlockType DiscreteFilter
Name "h"
SID "12"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType DiscreteIntegrator
Name "i"
SID "13"
Ports [1, 1]
}
Block {
BlockType Delay
Name "k"
SID "14"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType DiscreteIntegrator
Name "d"
SID "13"
Ports [1, 1]
}
Block {
BlockType Delay
Name "e"
SID "14"
Ports [2, 1]
InputPortMap "u0,e6"
ShowEnablePort on
SampleTime "1"
}
Block {
BlockType DiscreteIntegrator
Name "f"
SID "15"
Ports [1, 1]
}
Block {
BlockType Sum
Name "g"
SID "16"
Ports [1, 1]
IconShape "rectangular"
Inputs "+"
}
Block {
BlockType Rounding
Name "h"
SID "17"
}
Block {
BlockType Delay
Name "i"
SID "18"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Outport
Name "b"
SID "10"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "k"
SID "17"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 2
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "c"
DstPort 1
}
}
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "e"
DstPort 1
}
}
}