----------------------------------------------------------------------------------
                                  README
----------------------------------------------------------------------------------

UVM is a Hardware Verification Language Methodology built on System Verilog and is 
one of the most popular and leading HVLs used in the industry.

You may download the base class libraries, source code, and reference guide from :
http://accellera.org/downloads/standards/uvm

This repo will host many code examples to illustrate different features and general
usage in UVM. Visit ChipVerify (www.chipverify.com) to learn more and post questions
in our forum !

