#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x146e45920 .scope module, "posit_add_tb" "posit_add_tb" 2 5;
 .timescale -9 -12;
P_0x146e44580 .param/l "Bs" 0 2 18, C4<00000000000000000000000000000101>;
P_0x146e445c0 .param/l "N" 0 2 17, +C4<00000000000000000000000000100000>;
P_0x146e44600 .param/l "es" 0 2 19, +C4<00000000000000000000000000000010>;
v0x146f616d0_0 .var "clk", 0 0;
v0x146f61780_0 .net "done", 0 0, L_0x146f8fec0;  1 drivers
v0x146f61820_0 .var "in1", 31 0;
v0x146f618d0_0 .var "in2", 31 0;
v0x146f61980_0 .net "inf", 0 0, L_0x146f63690;  1 drivers
v0x146f61a50_0 .net "out", 31 0, L_0x146f8f690;  1 drivers
v0x146f61b00_0 .var "start", 0 0;
v0x146f61bb0_0 .net "zero", 0 0, L_0x146f63780;  1 drivers
S_0x146e452a0 .scope function.vec4.s32, "log2" "log2" 2 7, 2 7 0, S_0x146e45920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e452a0
v0x146e70850_0 .var "value", 31 0;
TD_posit_add_tb.log2 ;
    %load/vec4 v0x146e70850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e70850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x146e70850_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x146e70850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e70850_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x146ebb500 .scope module, "uut" "posit_add" 2 31, 3 2 0, S_0x146e45920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x146e6c700 .param/l "Bs" 0 3 14, C4<00000000000000000000000000000101>;
P_0x146e6c740 .param/l "N" 0 3 13, +C4<00000000000000000000000000100000>;
P_0x146e6c780 .param/l "es" 0 3 15, +C4<00000000000000000000000000000010>;
L_0x146f626a0 .functor BUFZ 1, v0x146f61b00_0, C4<0>, C4<0>, C4<0>;
L_0x146f62d80 .functor NOT 1, L_0x146f629b0, C4<0>, C4<0>, C4<0>;
L_0x146f62df0 .functor AND 1, L_0x146f62c60, L_0x146f62d80, C4<1>, C4<1>;
L_0x146f63020 .functor NOT 1, L_0x146f62b30, C4<0>, C4<0>, C4<0>;
L_0x146f63090 .functor AND 1, L_0x146f62ea0, L_0x146f63020, C4<1>, C4<1>;
L_0x146f63250 .functor OR 1, L_0x146f631b0, L_0x146f629b0, C4<0>, C4<0>;
L_0x146f63300 .functor NOT 1, L_0x146f63250, C4<0>, C4<0>, C4<0>;
L_0x146f63500 .functor OR 1, L_0x146f633f0, L_0x146f62b30, C4<0>, C4<0>;
L_0x146f63590 .functor NOT 1, L_0x146f63500, C4<0>, C4<0>, C4<0>;
L_0x146f63690 .functor OR 1, L_0x146f62df0, L_0x146f63090, C4<0>, C4<0>;
L_0x146f63780 .functor AND 1, L_0x146f63300, L_0x146f63590, C4<1>, C4<1>;
L_0x146f7c0d0 .functor XNOR 1, L_0x146f62750, L_0x146f62830, C4<0>, C4<0>;
L_0x146f7de20 .functor BUFZ 5, L_0x146f7db30, C4<00000>, C4<00000>, C4<00000>;
L_0x146f7f9f0 .functor OR 1, L_0x146f7dcf0, L_0x146f7fb30, C4<0>, C4<0>;
L_0x146f8e160 .functor OR 1, L_0x146f8e020, L_0x146f8e420, C4<0>, C4<0>;
L_0x146f7df10 .functor AND 1, L_0x146f8bcf0, L_0x146f8e160, C4<1>, C4<1>;
L_0x146f8e5c0 .functor AND 1, L_0x146f8bc50, L_0x146f8bcf0, C4<1>, C4<1>;
L_0x146f8e700 .functor OR 1, L_0x146f8e020, L_0x146f8e420, C4<0>, C4<0>;
L_0x146f8e4c0 .functor NOT 1, L_0x146f8e700, C4<0>, C4<0>, C4<0>;
L_0x146f8e850 .functor AND 1, L_0x146f8e5c0, L_0x146f8e4c0, C4<1>, C4<1>;
L_0x146f8e8c0 .functor OR 1, L_0x146f7df10, L_0x146f8e850, C4<0>, C4<0>;
L_0x146f8f730 .functor OR 1, L_0x146f63690, L_0x146f63780, C4<0>, C4<0>;
L_0x146f8f840 .functor NOT 1, L_0x146f8f7a0, C4<0>, C4<0>, C4<0>;
L_0x146f8f9b0 .functor OR 1, L_0x146f8f730, L_0x146f8f840, C4<0>, C4<0>;
L_0x146f8fec0 .functor BUFZ 1, L_0x146f626a0, C4<0>, C4<0>, C4<0>;
v0x146f5c1d0_0 .net "DSR_e_diff", 4 0, L_0x146f7de20;  1 drivers
v0x146f5c280_0 .net "DSR_left_out", 31 0, L_0x146f8aff0;  1 drivers
v0x146f5c320_0 .net "DSR_left_out_t", 31 0, L_0x146f8adc0;  1 drivers
v0x146f5c3f0_0 .net "DSR_right_in", 31 0, L_0x146f61c80;  1 drivers
v0x146f5c4a0_0 .net "DSR_right_out", 31 0, L_0x146f7f080;  1 drivers
v0x146f5c5f0_0 .net "G", 0 0, L_0x146f8bcf0;  1 drivers
v0x146f5c680_0 .net "L", 0 0, L_0x146f8bc50;  1 drivers
v0x146f5c710_0 .net "LOD_in", 31 0, L_0x146f7fd20;  1 drivers
v0x146f5c7b0_0 .net "R", 0 0, L_0x146f8e020;  1 drivers
v0x146f5c8c0_0 .net "St", 0 0, L_0x146f8e420;  1 drivers
v0x146f5c950_0 .net *"_ivl_10", 30 0, L_0x146f62910;  1 drivers
v0x146f5ca00_0 .net *"_ivl_100", 0 0, L_0x146f7d8c0;  1 drivers
L_0x148079138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x146f5caa0_0 .net/2u *"_ivl_101", 4 0, L_0x148079138;  1 drivers
v0x146f5cb50_0 .net *"_ivl_104", 4 0, L_0x146f7dc50;  1 drivers
v0x146f5cc00_0 .net *"_ivl_112", 0 0, L_0x146f7dcf0;  1 drivers
v0x146f5ccb0_0 .net *"_ivl_114", 0 0, L_0x146f7fb30;  1 drivers
v0x146f5cd60_0 .net *"_ivl_115", 0 0, L_0x146f7f9f0;  1 drivers
v0x146f5cef0_0 .net *"_ivl_118", 30 0, L_0x146f7fa60;  1 drivers
v0x146f5cf80_0 .net *"_ivl_124", 0 0, L_0x146f8af50;  1 drivers
v0x146f5d030_0 .net *"_ivl_126", 30 0, L_0x146f7fdc0;  1 drivers
L_0x1480799a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f5d0e0_0 .net/2u *"_ivl_127", 0 0, L_0x1480799a8;  1 drivers
v0x146f5d190_0 .net *"_ivl_129", 31 0, L_0x146f8b160;  1 drivers
L_0x148079a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x146f5d240_0 .net/2u *"_ivl_135", 2 0, L_0x148079a80;  1 drivers
v0x146f5d2f0_0 .net *"_ivl_14", 30 0, L_0x146f62a90;  1 drivers
L_0x148079d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f5d3a0_0 .net/2u *"_ivl_143", 31 0, L_0x148079d08;  1 drivers
v0x146f5d450_0 .net *"_ivl_154", 33 0, L_0x146f8e0c0;  1 drivers
v0x146f5d500_0 .net *"_ivl_157", 0 0, L_0x146f8e160;  1 drivers
v0x146f5d5b0_0 .net *"_ivl_159", 0 0, L_0x146f7df10;  1 drivers
v0x146f5d660_0 .net *"_ivl_161", 0 0, L_0x146f8e5c0;  1 drivers
v0x146f5d710_0 .net *"_ivl_163", 0 0, L_0x146f8e700;  1 drivers
v0x146f5d7c0_0 .net *"_ivl_165", 0 0, L_0x146f8e4c0;  1 drivers
v0x146f5d870_0 .net *"_ivl_167", 0 0, L_0x146f8e850;  1 drivers
L_0x148079d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f5d920_0 .net/2u *"_ivl_171", 30 0, L_0x148079d50;  1 drivers
v0x146f5ce10_0 .net *"_ivl_177", 31 0, L_0x146f8ef60;  1 drivers
v0x146f5dbb0_0 .net *"_ivl_18", 0 0, L_0x146f62c60;  1 drivers
L_0x148079e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f5dc40_0 .net *"_ivl_180", 26 0, L_0x148079e28;  1 drivers
L_0x148079e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x146f5dce0_0 .net/2u *"_ivl_181", 31 0, L_0x148079e70;  1 drivers
v0x146f5dd90_0 .net *"_ivl_183", 0 0, L_0x146f8eb20;  1 drivers
v0x146f5de30_0 .net *"_ivl_186", 31 0, L_0x146f8ec40;  1 drivers
v0x146f5dee0_0 .net *"_ivl_188", 31 0, L_0x146f8f000;  1 drivers
v0x146f5df90_0 .net *"_ivl_19", 0 0, L_0x146f62d80;  1 drivers
L_0x148079eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f5e040_0 .net *"_ivl_191", 31 0, L_0x148079eb8;  1 drivers
v0x146f5e0f0_0 .net *"_ivl_194", 31 0, L_0x146f8f270;  1 drivers
v0x146f5e1a0_0 .net *"_ivl_197", 0 0, L_0x146f8f730;  1 drivers
v0x146f5e250_0 .net *"_ivl_200", 0 0, L_0x146f8f7a0;  1 drivers
v0x146f5e300_0 .net *"_ivl_201", 0 0, L_0x146f8f840;  1 drivers
v0x146f5e3b0_0 .net *"_ivl_203", 0 0, L_0x146f8f9b0;  1 drivers
L_0x148079f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f5e460_0 .net/2u *"_ivl_205", 30 0, L_0x148079f00;  1 drivers
v0x146f5e510_0 .net *"_ivl_207", 31 0, L_0x146f8fa20;  1 drivers
v0x146f5e5c0_0 .net *"_ivl_210", 30 0, L_0x146f8f510;  1 drivers
v0x146f5e670_0 .net *"_ivl_211", 31 0, L_0x146f8f5b0;  1 drivers
v0x146f5e720_0 .net *"_ivl_24", 0 0, L_0x146f62ea0;  1 drivers
v0x146f5e7d0_0 .net *"_ivl_25", 0 0, L_0x146f63020;  1 drivers
v0x146f5e880_0 .net *"_ivl_30", 0 0, L_0x146f631b0;  1 drivers
v0x146f5e930_0 .net *"_ivl_31", 0 0, L_0x146f63250;  1 drivers
v0x146f5e9e0_0 .net *"_ivl_36", 0 0, L_0x146f633f0;  1 drivers
v0x146f5ea90_0 .net *"_ivl_37", 0 0, L_0x146f63500;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f5eb40_0 .net *"_ivl_45", 31 0, L_0x1480780e8;  1 drivers
v0x146f5ebf0_0 .net *"_ivl_48", 31 0, L_0x146f63910;  1 drivers
L_0x148078130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f5eca0_0 .net *"_ivl_51", 31 0, L_0x148078130;  1 drivers
v0x146f5ed50_0 .net *"_ivl_54", 31 0, L_0x146f63bb0;  1 drivers
v0x146f5ee00_0 .net *"_ivl_62", 30 0, L_0x146f7bcc0;  1 drivers
v0x146f5eeb0_0 .net *"_ivl_64", 30 0, L_0x146f7bd60;  1 drivers
v0x146f5ef60_0 .net *"_ivl_65", 0 0, L_0x146f7bc20;  1 drivers
L_0x148078e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x146f5f000_0 .net/2u *"_ivl_67", 0 0, L_0x148078e68;  1 drivers
L_0x148078eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f5d9d0_0 .net/2u *"_ivl_69", 0 0, L_0x148078eb0;  1 drivers
v0x146f5da80_0 .net *"_ivl_98", 2 0, L_0x146f7da10;  1 drivers
v0x146f5f090_0 .net "add_m", 32 0, L_0x146f7f770;  1 drivers
v0x146f5f120_0 .net "add_m_in1", 31 0, L_0x146f61dc0;  1 drivers
v0x146f5f1b0_0 .net "diff", 8 0, L_0x146f7d6e0;  1 drivers
v0x146f5f240_0 .net "done", 0 0, L_0x146f8fec0;  alias, 1 drivers
v0x146f5f2d0_0 .net "e1", 1 0, L_0x146f6f980;  1 drivers
v0x146f5f360_0 .net "e2", 1 0, L_0x146f7b790;  1 drivers
v0x146f5f3f0_0 .net "e_o", 1 0, L_0x146f8b860;  1 drivers
v0x146f5f480_0 .net "exp_diff", 4 0, L_0x146f7db30;  1 drivers
v0x146f5f510_0 .net "in1", 31 0, v0x146f61820_0;  1 drivers
v0x146f5f5b0_0 .net "in1_gt_in2", 0 0, L_0x146f7bf30;  1 drivers
v0x146f5f650_0 .net "in2", 31 0, v0x146f618d0_0;  1 drivers
v0x146f5f700_0 .net "inf", 0 0, L_0x146f63690;  alias, 1 drivers
v0x146f5f7a0_0 .net "inf1", 0 0, L_0x146f62df0;  1 drivers
v0x146f5f840_0 .net "inf2", 0 0, L_0x146f63090;  1 drivers
v0x146f5f8e0_0 .net "le", 1 0, L_0x146f7c730;  1 drivers
v0x146f5f990_0 .net "le_o", 8 0, L_0x146f8b9f0;  1 drivers
v0x146f5fa50_0 .net "le_o_tmp", 8 0, L_0x146f8b5c0;  1 drivers
v0x146f5fae0_0 .net "left_shift", 4 0, L_0x146f89770;  1 drivers
v0x146f5fb80_0 .net "lm", 30 0, L_0x146f7ca40;  1 drivers
v0x146f5fc30_0 .net "lr", 4 0, L_0x146f7c470;  1 drivers
v0x146f5fcf0_0 .net "lr_N", 5 0, L_0x146f7cea0;  1 drivers
v0x146f5fda0_0 .net "lrc", 0 0, L_0x146f7c280;  1 drivers
v0x146f5fe50_0 .net "ls", 0 0, L_0x146f7be80;  1 drivers
v0x146f5fee0_0 .net "m1", 30 0, L_0x146f7b9e0;  1 drivers
v0x146f5ff80_0 .net "m2", 30 0, L_0x146f7bb00;  1 drivers
v0x146f60030_0 .net "mant1", 29 0, L_0x146f6fab0;  1 drivers
v0x146f600f0_0 .net "mant2", 29 0, L_0x146f7b8c0;  1 drivers
v0x146f601a0_0 .net "mant_ovf", 1 0, L_0x146f7f950;  1 drivers
v0x146f60240_0 .net "op", 0 0, L_0x146f7c0d0;  1 drivers
v0x146f602f0_0 .net "out", 31 0, L_0x146f8f690;  alias, 1 drivers
v0x146f60390_0 .net "r_o", 4 0, L_0x146f8c890;  1 drivers
v0x146f60470_0 .net "rc1", 0 0, L_0x146f63e90;  1 drivers
v0x146f60500_0 .net "rc2", 0 0, L_0x146f6fc40;  1 drivers
v0x146f605b0_0 .net "regime1", 4 0, L_0x146f6e1a0;  1 drivers
v0x146f60660_0 .net "regime2", 4 0, L_0x146f79f70;  1 drivers
v0x146f60710_0 .net "rnd_ulp", 31 0, L_0x146f8e7b0;  1 drivers
v0x146f607c0_0 .net "s1", 0 0, L_0x146f62750;  1 drivers
v0x146f60850_0 .net "s2", 0 0, L_0x146f62830;  1 drivers
v0x146f608e0_0 .net "se", 1 0, L_0x146f7c510;  1 drivers
v0x146f60990_0 .net "sm", 30 0, L_0x146f7c7d0;  1 drivers
v0x146f60a40_0 .net "sr", 4 0, L_0x146f7c320;  1 drivers
v0x146f60b00_0 .net "sr_N", 5 0, L_0x146f7d340;  1 drivers
v0x146f60bb0_0 .net "src", 0 0, L_0x146f7bfd0;  1 drivers
v0x146f60c60_0 .net "start", 0 0, v0x146f61b00_0;  1 drivers
v0x146f60cf0_0 .net "start0", 0 0, L_0x146f626a0;  1 drivers
v0x146f60d80_0 .net "tmp1_o", 98 0, L_0x146f8de10;  1 drivers
v0x146f60e40_0 .net "tmp1_oN", 31 0, L_0x146f8f350;  1 drivers
v0x146f60ee0_0 .net "tmp1_o_rnd", 31 0, L_0x146f8f470;  1 drivers
v0x146f60f90_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x146f8ed80;  1 drivers
v0x146f61070_0 .net "tmp_o", 66 0, L_0x146f62440;  1 drivers
v0x146f61120_0 .net "ulp", 0 0, L_0x146f8e8c0;  1 drivers
v0x146f611c0_0 .net "xin1", 31 0, L_0x146f63a10;  1 drivers
v0x146f61260_0 .net "xin2", 31 0, L_0x146f63cb0;  1 drivers
v0x146f61310_0 .net "zero", 0 0, L_0x146f63780;  alias, 1 drivers
v0x146f613a0_0 .net "zero1", 0 0, L_0x146f63300;  1 drivers
v0x146f61440_0 .net "zero2", 0 0, L_0x146f63590;  1 drivers
v0x146f614e0_0 .net "zero_tmp1", 0 0, L_0x146f629b0;  1 drivers
v0x146f61580_0 .net "zero_tmp2", 0 0, L_0x146f62b30;  1 drivers
L_0x146f61f00 .part L_0x146f8b9f0, 7, 1;
L_0x146f62320 .part L_0x146f8b9f0, 7, 1;
L_0x146f62260 .part L_0x146f8aff0, 0, 31;
L_0x146f62750 .part v0x146f61820_0, 31, 1;
L_0x146f62830 .part v0x146f618d0_0, 31, 1;
L_0x146f62910 .part v0x146f61820_0, 0, 31;
L_0x146f629b0 .reduce/or L_0x146f62910;
L_0x146f62a90 .part v0x146f618d0_0, 0, 31;
L_0x146f62b30 .reduce/or L_0x146f62a90;
L_0x146f62c60 .part v0x146f61820_0, 31, 1;
L_0x146f62ea0 .part v0x146f618d0_0, 31, 1;
L_0x146f631b0 .part v0x146f61820_0, 31, 1;
L_0x146f633f0 .part v0x146f618d0_0, 31, 1;
L_0x146f63910 .arith/sub 32, L_0x1480780e8, v0x146f61820_0;
L_0x146f63a10 .functor MUXZ 32, v0x146f61820_0, L_0x146f63910, L_0x146f62750, C4<>;
L_0x146f63bb0 .arith/sub 32, L_0x148078130, v0x146f618d0_0;
L_0x146f63cb0 .functor MUXZ 32, v0x146f618d0_0, L_0x146f63bb0, L_0x146f62830, C4<>;
L_0x146f7b9e0 .concat [ 30 1 0 0], L_0x146f6fab0, L_0x146f629b0;
L_0x146f7bb00 .concat [ 30 1 0 0], L_0x146f7b8c0, L_0x146f62b30;
L_0x146f7bcc0 .part L_0x146f63a10, 0, 31;
L_0x146f7bd60 .part L_0x146f63cb0, 0, 31;
L_0x146f7bc20 .cmp/ge 31, L_0x146f7bcc0, L_0x146f7bd60;
L_0x146f7bf30 .functor MUXZ 1, L_0x148078eb0, L_0x148078e68, L_0x146f7bc20, C4<>;
L_0x146f7be80 .functor MUXZ 1, L_0x146f62830, L_0x146f62750, L_0x146f7bf30, C4<>;
L_0x146f7c280 .functor MUXZ 1, L_0x146f6fc40, L_0x146f63e90, L_0x146f7bf30, C4<>;
L_0x146f7bfd0 .functor MUXZ 1, L_0x146f63e90, L_0x146f6fc40, L_0x146f7bf30, C4<>;
L_0x146f7c470 .functor MUXZ 5, L_0x146f79f70, L_0x146f6e1a0, L_0x146f7bf30, C4<>;
L_0x146f7c320 .functor MUXZ 5, L_0x146f6e1a0, L_0x146f79f70, L_0x146f7bf30, C4<>;
L_0x146f7c730 .functor MUXZ 2, L_0x146f7b790, L_0x146f6f980, L_0x146f7bf30, C4<>;
L_0x146f7c510 .functor MUXZ 2, L_0x146f6f980, L_0x146f7b790, L_0x146f7bf30, C4<>;
L_0x146f7ca40 .functor MUXZ 31, L_0x146f7bb00, L_0x146f7b9e0, L_0x146f7bf30, C4<>;
L_0x146f7c7d0 .functor MUXZ 31, L_0x146f7b9e0, L_0x146f7bb00, L_0x146f7bf30, C4<>;
L_0x146f7d7e0 .concat [ 2 6 0 0], L_0x146f7c730, L_0x146f7cea0;
L_0x146f7cae0 .concat [ 2 6 0 0], L_0x146f7c510, L_0x146f7d340;
L_0x146f7da10 .part L_0x146f7d6e0, 5, 3;
L_0x146f7d8c0 .reduce/or L_0x146f7da10;
L_0x146f7dc50 .part L_0x146f7d6e0, 0, 5;
L_0x146f7db30 .functor MUXZ 5, L_0x146f7dc50, L_0x148079138, L_0x146f7d8c0, C4<>;
L_0x146f7f950 .part L_0x146f7f770, 31, 2;
L_0x146f7dcf0 .part L_0x146f7f770, 32, 1;
L_0x146f7fb30 .part L_0x146f7f770, 31, 1;
L_0x146f7fa60 .part L_0x146f7f770, 0, 31;
L_0x146f7fd20 .concat [ 31 1 0 0], L_0x146f7fa60, L_0x146f7f9f0;
L_0x146f8aeb0 .part L_0x146f7f770, 1, 32;
L_0x146f8af50 .part L_0x146f8adc0, 31, 1;
L_0x146f7fdc0 .part L_0x146f8adc0, 0, 31;
L_0x146f8b160 .concat [ 1 31 0 0], L_0x1480799a8, L_0x146f7fdc0;
L_0x146f8aff0 .functor MUXZ 32, L_0x146f8b160, L_0x146f8adc0, L_0x146f8af50, C4<>;
L_0x146f8b740 .concat [ 2 6 0 0], L_0x146f7c730, L_0x146f7cea0;
L_0x146f8b200 .concat [ 5 3 0 0], L_0x146f89770, L_0x148079a80;
L_0x146f8bb70 .part L_0x146f7f950, 1, 1;
L_0x146f8c970 .part L_0x146f8b9f0, 0, 8;
L_0x146f8df00 .concat [ 32 67 0 0], L_0x148079d08, L_0x146f62440;
L_0x146f8bc50 .part L_0x146f8de10, 36, 1;
L_0x146f8bcf0 .part L_0x146f8de10, 35, 1;
L_0x146f8e020 .part L_0x146f8de10, 34, 1;
L_0x146f8e0c0 .part L_0x146f8de10, 0, 34;
L_0x146f8e420 .reduce/or L_0x146f8e0c0;
L_0x146f8e7b0 .concat [ 1 31 0 0], L_0x146f8e8c0, L_0x148079d50;
L_0x146f8ee80 .part L_0x146f8de10, 35, 32;
L_0x146f8ef60 .concat [ 5 27 0 0], L_0x146f8c890, L_0x148079e28;
L_0x146f8eb20 .cmp/gt 32, L_0x148079e70, L_0x146f8ef60;
L_0x146f8ec40 .part L_0x146f8ed80, 0, 32;
L_0x146f8f000 .part L_0x146f8de10, 35, 32;
L_0x146f8f470 .functor MUXZ 32, L_0x146f8f000, L_0x146f8ec40, L_0x146f8eb20, C4<>;
L_0x146f8f270 .arith/sub 32, L_0x148079eb8, L_0x146f8f470;
L_0x146f8f350 .functor MUXZ 32, L_0x146f8f470, L_0x146f8f270, L_0x146f7be80, C4<>;
L_0x146f8f7a0 .part L_0x146f8aff0, 31, 1;
L_0x146f8fa20 .concat [ 31 1 0 0], L_0x148079f00, L_0x146f63690;
L_0x146f8f510 .part L_0x146f8f350, 1, 31;
L_0x146f8f5b0 .concat [ 31 1 0 0], L_0x146f8f510, L_0x146f7be80;
L_0x146f8f690 .functor MUXZ 32, L_0x146f8f5b0, L_0x146f8fa20, L_0x146f8f9b0, C4<>;
S_0x146efb070 .scope module, "dsl1" "DSR_left_N_S" 3 108, 3 285 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x146e69ce0 .param/l "N" 0 3 286, +C4<00000000000000000000000000100000>;
P_0x146e69d20 .param/l "S" 0 3 287, C4<00000000000000000000000000000101>;
L_0x146f8adc0 .functor BUFZ 32, L_0x146f8a830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148079960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146edc0d0_0 .net *"_ivl_11", 0 0, L_0x148079960;  1 drivers
v0x146ee17a0_0 .net *"_ivl_6", 0 0, L_0x146f8a950;  1 drivers
v0x146ee00c0_0 .net *"_ivl_7", 31 0, L_0x146f8aac0;  1 drivers
v0x146eec0e0_0 .net *"_ivl_9", 30 0, L_0x146f8aa20;  1 drivers
v0x146ee7fa0_0 .net "a", 31 0, L_0x146f8aeb0;  1 drivers
v0x146ee5580_0 .net "b", 4 0, L_0x146f89770;  alias, 1 drivers
v0x146eeac50_0 .net "c", 31 0, L_0x146f8adc0;  alias, 1 drivers
v0x146ee9570 .array "tmp", 0 4;
v0x146ee9570_0 .net v0x146ee9570 0, 31 0, L_0x146f8ac60; 1 drivers
v0x146ee9570_1 .net v0x146ee9570 1, 31 0, L_0x146f89bb0; 1 drivers
v0x146ee9570_2 .net v0x146ee9570 2, 31 0, L_0x146f89f90; 1 drivers
v0x146ee9570_3 .net v0x146ee9570 3, 31 0, L_0x146f8a3b0; 1 drivers
v0x146ee9570_4 .net v0x146ee9570 4, 31 0, L_0x146f8a830; 1 drivers
L_0x146f89910 .part L_0x146f89770, 1, 1;
L_0x146f89d10 .part L_0x146f89770, 2, 1;
L_0x146f8a0b0 .part L_0x146f89770, 3, 1;
L_0x146f8a4d0 .part L_0x146f89770, 4, 1;
L_0x146f8a950 .part L_0x146f89770, 0, 1;
L_0x146f8aa20 .part L_0x146f8aeb0, 0, 31;
L_0x146f8aac0 .concat [ 1 31 0 0], L_0x148079960, L_0x146f8aa20;
L_0x146f8ac60 .functor MUXZ 32, L_0x146f8aeb0, L_0x146f8aac0, L_0x146f8a950, C4<>;
S_0x146eb1400 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 296, 3 296 0, S_0x146efb070;
 .timescale -9 -12;
P_0x146e76380 .param/l "i" 1 3 296, +C4<01>;
v0x146ec52f0_0 .net *"_ivl_1", 0 0, L_0x146f89910;  1 drivers
v0x146edaa80_0 .net *"_ivl_3", 31 0, L_0x146f89a50;  1 drivers
v0x146ed0140_0 .net *"_ivl_5", 29 0, L_0x146f899b0;  1 drivers
L_0x148079840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146ecacc0_0 .net *"_ivl_7", 1 0, L_0x148079840;  1 drivers
L_0x146f899b0 .part L_0x146f8ac60, 0, 30;
L_0x146f89a50 .concat [ 2 30 0 0], L_0x148079840, L_0x146f899b0;
L_0x146f89bb0 .functor MUXZ 32, L_0x146f8ac60, L_0x146f89a50, L_0x146f89910, C4<>;
S_0x146e7ded0 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 296, 3 296 0, S_0x146efb070;
 .timescale -9 -12;
P_0x146ed01d0 .param/l "i" 1 3 296, +C4<010>;
v0x146ec82a0_0 .net *"_ivl_1", 0 0, L_0x146f89d10;  1 drivers
v0x146ecd970_0 .net *"_ivl_3", 31 0, L_0x146f89e50;  1 drivers
v0x146ecc290_0 .net *"_ivl_5", 27 0, L_0x146f89db0;  1 drivers
L_0x148079888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x146ed82b0_0 .net *"_ivl_7", 3 0, L_0x148079888;  1 drivers
L_0x146f89db0 .part L_0x146f89bb0, 0, 28;
L_0x146f89e50 .concat [ 4 28 0 0], L_0x148079888, L_0x146f89db0;
L_0x146f89f90 .functor MUXZ 32, L_0x146f89bb0, L_0x146f89e50, L_0x146f89d10, C4<>;
S_0x146e82ef0 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 296, 3 296 0, S_0x146efb070;
 .timescale -9 -12;
P_0x146ecc340 .param/l "i" 1 3 296, +C4<011>;
v0x146ed4170_0 .net *"_ivl_1", 0 0, L_0x146f8a0b0;  1 drivers
v0x146ed1750_0 .net *"_ivl_3", 31 0, L_0x146f8a250;  1 drivers
v0x146ed6e20_0 .net *"_ivl_5", 23 0, L_0x146f8a150;  1 drivers
L_0x1480798d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x146ed5740_0 .net *"_ivl_7", 7 0, L_0x1480798d0;  1 drivers
L_0x146f8a150 .part L_0x146f89f90, 0, 24;
L_0x146f8a250 .concat [ 8 24 0 0], L_0x1480798d0, L_0x146f8a150;
L_0x146f8a3b0 .functor MUXZ 32, L_0x146f89f90, L_0x146f8a250, L_0x146f8a0b0, C4<>;
S_0x146e88390 .scope generate, "loop_blk[4]" "loop_blk[4]" 3 296, 3 296 0, S_0x146efb070;
 .timescale -9 -12;
P_0x146ed57e0 .param/l "i" 1 3 296, +C4<0100>;
v0x146eed590_0 .net *"_ivl_1", 0 0, L_0x146f8a4d0;  1 drivers
v0x146eed440_0 .net *"_ivl_3", 31 0, L_0x146f8a710;  1 drivers
v0x146ee3f70_0 .net *"_ivl_5", 15 0, L_0x146f8a670;  1 drivers
L_0x148079918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146edeaf0_0 .net *"_ivl_7", 15 0, L_0x148079918;  1 drivers
L_0x146f8a670 .part L_0x146f8a3b0, 0, 16;
L_0x146f8a710 .concat [ 16 16 0 0], L_0x148079918, L_0x146f8a670;
L_0x146f8a830 .functor MUXZ 32, L_0x146f8a3b0, L_0x146f8a710, L_0x146f8a4d0, C4<>;
S_0x146e8c3a0 .scope module, "dsr1" "DSR_right_N_S" 3 86, 3 306 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x146eec170 .param/l "N" 0 3 307, +C4<00000000000000000000000000100000>;
P_0x146eec1b0 .param/l "S" 0 3 308, C4<00000000000000000000000000000101>;
L_0x146f7f080 .functor BUFZ 32, L_0x146f7eb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1480792a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146eb5350_0 .net *"_ivl_11", 0 0, L_0x1480792a0;  1 drivers
v0x146eb53e0_0 .net *"_ivl_6", 0 0, L_0x146f7ec80;  1 drivers
v0x146eb4f40_0 .net *"_ivl_7", 31 0, L_0x146f7edc0;  1 drivers
v0x146eb4fd0_0 .net *"_ivl_9", 30 0, L_0x146f7ed20;  1 drivers
v0x146eb4b30_0 .net "a", 31 0, L_0x146f61c80;  alias, 1 drivers
v0x146eb4bc0_0 .net "b", 4 0, L_0x146f7de20;  alias, 1 drivers
v0x146eb4720_0 .net "c", 31 0, L_0x146f7f080;  alias, 1 drivers
v0x146eb47b0 .array "tmp", 0 4;
v0x146eb47b0_0 .net v0x146eb47b0 0, 31 0, L_0x146f7ef20; 1 drivers
v0x146eb47b0_1 .net v0x146eb47b0 1, 31 0, L_0x146f7e1a0; 1 drivers
v0x146eb47b0_2 .net v0x146eb47b0 2, 31 0, L_0x146f7e5e0; 1 drivers
v0x146eb47b0_3 .net v0x146eb47b0 3, 31 0, L_0x146f73d80; 1 drivers
v0x146eb47b0_4 .net v0x146eb47b0 4, 31 0, L_0x146f7eb60; 1 drivers
L_0x146f7df80 .part L_0x146f7de20, 1, 1;
L_0x146f7e300 .part L_0x146f7de20, 2, 1;
L_0x146f7e700 .part L_0x146f7de20, 3, 1;
L_0x146f7e8c0 .part L_0x146f7de20, 4, 1;
L_0x146f7ec80 .part L_0x146f7de20, 0, 1;
L_0x146f7ed20 .part L_0x146f61c80, 1, 31;
L_0x146f7edc0 .concat [ 31 1 0 0], L_0x146f7ed20, L_0x1480792a0;
L_0x146f7ef20 .functor MUXZ 32, L_0x146f61c80, L_0x146f7edc0, L_0x146f7ec80, C4<>;
S_0x146e92d20 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 317, 3 317 0, S_0x146e8c3a0;
 .timescale -9 -12;
P_0x146eed620 .param/l "i" 1 3 317, +C4<01>;
v0x146e42380_0 .net *"_ivl_1", 0 0, L_0x146f7df80;  1 drivers
v0x146e41c10_0 .net *"_ivl_3", 31 0, L_0x146f7e0c0;  1 drivers
v0x146eff460_0 .net *"_ivl_5", 29 0, L_0x146f7e020;  1 drivers
L_0x148079180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146ec2870_0 .net *"_ivl_7", 1 0, L_0x148079180;  1 drivers
L_0x146f7e020 .part L_0x146f7ef20, 2, 30;
L_0x146f7e0c0 .concat [ 30 2 0 0], L_0x146f7e020, L_0x148079180;
L_0x146f7e1a0 .functor MUXZ 32, L_0x146f7ef20, L_0x146f7e0c0, L_0x146f7df80, C4<>;
S_0x146e96d20 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 317, 3 317 0, S_0x146e8c3a0;
 .timescale -9 -12;
P_0x146eff530 .param/l "i" 1 3 317, +C4<010>;
v0x146ebc160_0 .net *"_ivl_1", 0 0, L_0x146f7e300;  1 drivers
v0x146ef6c00_0 .net *"_ivl_3", 31 0, L_0x146f7e4c0;  1 drivers
v0x146ef0530_0 .net *"_ivl_5", 27 0, L_0x146f7e420;  1 drivers
L_0x1480791c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x146f0b070_0 .net *"_ivl_7", 3 0, L_0x1480791c8;  1 drivers
L_0x146f7e420 .part L_0x146f7e1a0, 4, 28;
L_0x146f7e4c0 .concat [ 28 4 0 0], L_0x146f7e420, L_0x1480791c8;
L_0x146f7e5e0 .functor MUXZ 32, L_0x146f7e1a0, L_0x146f7e4c0, L_0x146f7e300, C4<>;
S_0x146e9c1c0 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 317, 3 317 0, S_0x146e8c3a0;
 .timescale -9 -12;
P_0x146ebc1f0 .param/l "i" 1 3 317, +C4<011>;
v0x146f0a9e0_0 .net *"_ivl_1", 0 0, L_0x146f7e700;  1 drivers
v0x146f09c40_0 .net *"_ivl_3", 31 0, L_0x146f73c60;  1 drivers
v0x146f0a870_0 .net *"_ivl_5", 23 0, L_0x146f7e7a0;  1 drivers
L_0x148079210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x146f0a900_0 .net *"_ivl_7", 7 0, L_0x148079210;  1 drivers
L_0x146f7e7a0 .part L_0x146f7e5e0, 8, 24;
L_0x146f73c60 .concat [ 24 8 0 0], L_0x146f7e7a0, L_0x148079210;
L_0x146f73d80 .functor MUXZ 32, L_0x146f7e5e0, L_0x146f73c60, L_0x146f7e700, C4<>;
S_0x146ea01d0 .scope generate, "loop_blk[4]" "loop_blk[4]" 3 317, 3 317 0, S_0x146e8c3a0;
 .timescale -9 -12;
P_0x146ed4200 .param/l "i" 1 3 317, +C4<0100>;
v0x146effed0_0 .net *"_ivl_1", 0 0, L_0x146f7e8c0;  1 drivers
v0x146efff60_0 .net *"_ivl_3", 31 0, L_0x146f7ea40;  1 drivers
v0x146eb5760_0 .net *"_ivl_5", 15 0, L_0x146f7e960;  1 drivers
L_0x148079258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146eb57f0_0 .net *"_ivl_7", 15 0, L_0x148079258;  1 drivers
L_0x146f7e960 .part L_0x146f73d80, 16, 16;
L_0x146f7ea40 .concat [ 16 16 0 0], L_0x146f7e960, L_0x148079258;
L_0x146f7eb60 .functor MUXZ 32, L_0x146f73d80, L_0x146f7ea40, L_0x146f7e8c0, C4<>;
S_0x146eac940 .scope module, "dsr2" "DSR_right_N_S" 3 134, 3 306 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x146eb4310 .param/l "N" 0 3 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x146eb4350 .param/l "S" 0 3 308, C4<00000000000000000000000000000101>;
L_0x146f8de10 .functor BUFZ 99, L_0x146f8d830, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x148079cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146eb9940_0 .net *"_ivl_11", 0 0, L_0x148079cc0;  1 drivers
v0x146eb10a0_0 .net *"_ivl_6", 0 0, L_0x146f8d950;  1 drivers
v0x146e804d0_0 .net *"_ivl_7", 98 0, L_0x146f8db90;  1 drivers
v0x146e80560_0 .net *"_ivl_9", 97 0, L_0x146f8daf0;  1 drivers
v0x146e85830_0 .net "a", 98 0, L_0x146f8df00;  1 drivers
v0x146e858d0_0 .net "b", 4 0, L_0x146f8c890;  alias, 1 drivers
v0x146e844d0_0 .net "c", 98 0, L_0x146f8de10;  alias, 1 drivers
v0x146e90170 .array "tmp", 0 4;
v0x146e90170_0 .net v0x146e90170 0, 98 0, L_0x146f8dcb0; 1 drivers
v0x146e90170_1 .net v0x146e90170 1, 98 0, L_0x146f8ccb0; 1 drivers
v0x146e90170_2 .net v0x146e90170 2, 98 0, L_0x146f8d0b0; 1 drivers
v0x146e90170_3 .net v0x146e90170 3, 98 0, L_0x146f8d470; 1 drivers
v0x146e90170_4 .net v0x146e90170 4, 98 0, L_0x146f8d830; 1 drivers
L_0x146f8ca10 .part L_0x146f8c890, 1, 1;
L_0x146f8ce10 .part L_0x146f8c890, 2, 1;
L_0x146f8d1d0 .part L_0x146f8c890, 3, 1;
L_0x146f8d590 .part L_0x146f8c890, 4, 1;
L_0x146f8d950 .part L_0x146f8c890, 0, 1;
L_0x146f8daf0 .part L_0x146f8df00, 1, 98;
L_0x146f8db90 .concat [ 98 1 0 0], L_0x146f8daf0, L_0x148079cc0;
L_0x146f8dcb0 .functor MUXZ 99, L_0x146f8df00, L_0x146f8db90, L_0x146f8d950, C4<>;
S_0x146eab220 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 317, 3 317 0, S_0x146eac940;
 .timescale -9 -12;
P_0x146eb3f50 .param/l "i" 1 3 317, +C4<01>;
v0x146eb3af0_0 .net *"_ivl_1", 0 0, L_0x146f8ca10;  1 drivers
v0x146eb3b80_0 .net *"_ivl_3", 98 0, L_0x146f8cbd0;  1 drivers
v0x146eb3700_0 .net *"_ivl_5", 96 0, L_0x146f8cb30;  1 drivers
L_0x148079ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146eb3790_0 .net *"_ivl_7", 1 0, L_0x148079ba0;  1 drivers
L_0x146f8cb30 .part L_0x146f8dcb0, 2, 97;
L_0x146f8cbd0 .concat [ 97 2 0 0], L_0x146f8cb30, L_0x148079ba0;
L_0x146f8ccb0 .functor MUXZ 99, L_0x146f8dcb0, L_0x146f8cbd0, L_0x146f8ca10, C4<>;
S_0x146e7db20 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 317, 3 317 0, S_0x146eac940;
 .timescale -9 -12;
P_0x146e44aa0 .param/l "i" 1 3 317, +C4<010>;
v0x146eb3340_0 .net *"_ivl_1", 0 0, L_0x146f8ce10;  1 drivers
v0x146eb1ad0_0 .net *"_ivl_3", 98 0, L_0x146f8cf90;  1 drivers
v0x146eb1b60_0 .net *"_ivl_5", 94 0, L_0x146f8ceb0;  1 drivers
L_0x148079be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x146eb1720_0 .net *"_ivl_7", 3 0, L_0x148079be8;  1 drivers
L_0x146f8ceb0 .part L_0x146f8ccb0, 4, 95;
L_0x146f8cf90 .concat [ 95 4 0 0], L_0x146f8ceb0, L_0x148079be8;
L_0x146f8d0b0 .functor MUXZ 99, L_0x146f8ccb0, L_0x146f8cf90, L_0x146f8ce10, C4<>;
S_0x146e4a5f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 317, 3 317 0, S_0x146eac940;
 .timescale -9 -12;
P_0x146eb1800 .param/l "i" 1 3 317, +C4<011>;
v0x146e48b80_0 .net *"_ivl_1", 0 0, L_0x146f8d1d0;  1 drivers
v0x146e48790_0 .net *"_ivl_3", 98 0, L_0x146f8d350;  1 drivers
v0x146e48820_0 .net *"_ivl_5", 90 0, L_0x146f8d270;  1 drivers
L_0x148079c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x146efea10_0 .net *"_ivl_7", 7 0, L_0x148079c30;  1 drivers
L_0x146f8d270 .part L_0x146f8d0b0, 8, 91;
L_0x146f8d350 .concat [ 91 8 0 0], L_0x146f8d270, L_0x148079c30;
L_0x146f8d470 .functor MUXZ 99, L_0x146f8d0b0, L_0x146f8d350, L_0x146f8d1d0, C4<>;
S_0x146e4f610 .scope generate, "loop_blk[4]" "loop_blk[4]" 3 317, 3 317 0, S_0x146eac940;
 .timescale -9 -12;
P_0x146efeaf0 .param/l "i" 1 3 317, +C4<0100>;
v0x146ef9820_0 .net *"_ivl_1", 0 0, L_0x146f8d590;  1 drivers
v0x146efe480_0 .net *"_ivl_3", 98 0, L_0x146f8d710;  1 drivers
v0x146efe510_0 .net *"_ivl_5", 82 0, L_0x146f8d630;  1 drivers
L_0x148079c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146eb98b0_0 .net *"_ivl_7", 15 0, L_0x148079c78;  1 drivers
L_0x146f8d630 .part L_0x146f8d470, 16, 83;
L_0x146f8d710 .concat [ 83 16 0 0], L_0x146f8d630, L_0x148079c78;
L_0x146f8d830 .functor MUXZ 99, L_0x146f8d470, L_0x146f8d710, L_0x146f8d590, C4<>;
S_0x146e54ab0 .scope generate, "genblk1" "genblk1" 3 78, 3 78 0, S_0x146ebb500;
 .timescale -9 -12;
L_0x148078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e89980_0 .net/2u *"_ivl_0", 0 0, L_0x148078010;  1 drivers
L_0x146f61c80 .concat [ 1 31 0 0], L_0x148078010, L_0x146f7c7d0;
S_0x146e58ac0 .scope generate, "genblk2" "genblk2" 3 91, 3 91 0, S_0x146ebb500;
 .timescale -9 -12;
L_0x148078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e8ece0_0 .net/2u *"_ivl_0", 0 0, L_0x148078058;  1 drivers
L_0x146f61dc0 .concat [ 1 31 0 0], L_0x148078058, L_0x146f7ca40;
S_0x146e5f440 .scope generate, "genblk3" "genblk3" 3 124, 3 124 0, S_0x146ebb500;
 .timescale -9 -12;
L_0x146f62000 .functor NOT 1, L_0x146f61f00, C4<0>, C4<0>, C4<0>;
v0x146e8d970_0 .net *"_ivl_0", 0 0, L_0x146f61f00;  1 drivers
v0x146e8da00_0 .net *"_ivl_1", 0 0, L_0x146f62000;  1 drivers
v0x146e94300_0 .net *"_ivl_3", 31 0, L_0x146f620b0;  1 drivers
v0x146e94390_0 .net *"_ivl_5", 0 0, L_0x146f62320;  1 drivers
v0x146e99660_0 .net *"_ivl_6", 30 0, L_0x146f62260;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e982f0_0 .net/2u *"_ivl_7", 0 0, L_0x1480780a0;  1 drivers
LS_0x146f620b0_0_0 .concat [ 1 1 1 1], L_0x146f62000, L_0x146f62000, L_0x146f62000, L_0x146f62000;
LS_0x146f620b0_0_4 .concat [ 1 1 1 1], L_0x146f62000, L_0x146f62000, L_0x146f62000, L_0x146f62000;
LS_0x146f620b0_0_8 .concat [ 1 1 1 1], L_0x146f62000, L_0x146f62000, L_0x146f62000, L_0x146f62000;
LS_0x146f620b0_0_12 .concat [ 1 1 1 1], L_0x146f62000, L_0x146f62000, L_0x146f62000, L_0x146f62000;
LS_0x146f620b0_0_16 .concat [ 1 1 1 1], L_0x146f62000, L_0x146f62000, L_0x146f62000, L_0x146f62000;
LS_0x146f620b0_0_20 .concat [ 1 1 1 1], L_0x146f62000, L_0x146f62000, L_0x146f62000, L_0x146f62000;
LS_0x146f620b0_0_24 .concat [ 1 1 1 1], L_0x146f62000, L_0x146f62000, L_0x146f62000, L_0x146f62000;
LS_0x146f620b0_0_28 .concat [ 1 1 1 1], L_0x146f62000, L_0x146f62000, L_0x146f62000, L_0x146f62000;
LS_0x146f620b0_1_0 .concat [ 4 4 4 4], LS_0x146f620b0_0_0, LS_0x146f620b0_0_4, LS_0x146f620b0_0_8, LS_0x146f620b0_0_12;
LS_0x146f620b0_1_4 .concat [ 4 4 4 4], LS_0x146f620b0_0_16, LS_0x146f620b0_0_20, LS_0x146f620b0_0_24, LS_0x146f620b0_0_28;
L_0x146f620b0 .concat [ 16 16 0 0], LS_0x146f620b0_1_0, LS_0x146f620b0_1_4;
LS_0x146f62440_0_0 .concat [ 1 31 2 1], L_0x1480780a0, L_0x146f62260, L_0x146f8b860, L_0x146f62320;
LS_0x146f62440_0_4 .concat [ 32 0 0 0], L_0x146f620b0;
L_0x146f62440 .concat [ 35 32 0 0], LS_0x146f62440_0_0, LS_0x146f62440_0_4;
S_0x146e63440 .scope module, "l2" "LOD_N" 3 104, 3 327 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x146e98380 .param/l "N" 0 3 338, +C4<00000000000000000000000000100000>;
P_0x146e983c0 .param/l "S" 0 3 339, C4<00000000000000000000000000000101>;
v0x156e3b860_0 .net "in", 31 0, L_0x146f7fd20;  alias, 1 drivers
v0x156e3b8f0_0 .net "out", 4 0, L_0x146f89770;  alias, 1 drivers
v0x156e3b9c0_0 .net "vld", 0 0, L_0x146f894a0;  1 drivers
S_0x146e688e0 .scope module, "l1" "LOD" 3 344, 3 348 0, S_0x146e63440;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ea3fe0 .param/l "N" 0 3 360, +C4<00000000000000000000000000100000>;
P_0x146ea4020 .param/l "S" 0 3 361, C4<00000000000000000000000000000101>;
v0x156e3e3d0_0 .net "in", 31 0, L_0x146f7fd20;  alias, 1 drivers
v0x156e3e460_0 .net "out", 4 0, L_0x146f89770;  alias, 1 drivers
v0x156e3e520_0 .net "vld", 0 0, L_0x146f894a0;  alias, 1 drivers
L_0x146f847f0 .part L_0x146f7fd20, 0, 16;
L_0x146f89400 .part L_0x146f7fd20, 16, 16;
S_0x146e6c8f0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146e688e0;
 .timescale -9 -12;
L_0x146f894a0 .functor OR 1, L_0x146f843e0, L_0x146f88ff0, C4<0>, C4<0>;
L_0x1480797f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x156e2d740_0 .net/2u *"_ivl_4", 0 0, L_0x1480797f8;  1 drivers
v0x156e32b00_0 .net *"_ivl_6", 4 0, L_0x146f89550;  1 drivers
v0x156e32b90_0 .net *"_ivl_8", 4 0, L_0x146f89630;  1 drivers
v0x156e32c20_0 .net "out_h", 3 0, L_0x146f892a0;  1 drivers
v0x156e32ce0_0 .net "out_l", 3 0, L_0x146f84690;  1 drivers
v0x156e33990_0 .net "out_vh", 0 0, L_0x146f88ff0;  1 drivers
v0x156e33a20_0 .net "out_vl", 0 0, L_0x146f843e0;  1 drivers
L_0x146f89550 .concat [ 4 1 0 0], L_0x146f892a0, L_0x1480797f8;
L_0x146f89630 .concat [ 4 1 0 0], L_0x146f84690, L_0x146f843e0;
L_0x146f89770 .functor MUXZ 5, L_0x146f89630, L_0x146f89550, L_0x146f88ff0, C4<>;
S_0x146e79060 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146e6c8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e9d840 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x146e9d880 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x146e5c2b0_0 .net "in", 15 0, L_0x146f89400;  1 drivers
v0x146e5c340_0 .net "out", 3 0, L_0x146f892a0;  alias, 1 drivers
v0x146e598b0_0 .net "vld", 0 0, L_0x146f88ff0;  alias, 1 drivers
L_0x146f86b80 .part L_0x146f89400, 0, 8;
L_0x146f88f10 .part L_0x146f89400, 8, 8;
S_0x146e77940 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146e79060;
 .timescale -9 -12;
L_0x146f88ff0 .functor OR 1, L_0x146f86770, L_0x146f88b00, C4<0>, C4<0>;
L_0x1480797b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e51990_0 .net/2u *"_ivl_4", 0 0, L_0x1480797b0;  1 drivers
v0x146e51a30_0 .net *"_ivl_6", 3 0, L_0x146f890a0;  1 drivers
v0x146e5d740_0 .net *"_ivl_8", 3 0, L_0x146f89180;  1 drivers
v0x146e5d7d0_0 .net "out_h", 2 0, L_0x146f88db0;  1 drivers
v0x146e582c0_0 .net "out_l", 2 0, L_0x146f86a20;  1 drivers
v0x146e58390_0 .net "out_vh", 0 0, L_0x146f88b00;  1 drivers
v0x146e558e0_0 .net "out_vl", 0 0, L_0x146f86770;  1 drivers
L_0x146f890a0 .concat [ 3 1 0 0], L_0x146f88db0, L_0x1480797b0;
L_0x146f89180 .concat [ 3 1 0 0], L_0x146f86a20, L_0x146f86770;
L_0x146f892a0 .functor MUXZ 4, L_0x146f89180, L_0x146f890a0, L_0x146f88b00, C4<>;
S_0x146ecaeb0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146e77940;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ea1830 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146ea1870 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146ea8640_0 .net "in", 7 0, L_0x146f88f10;  1 drivers
v0x146ea7770_0 .net "out", 2 0, L_0x146f88db0;  alias, 1 drivers
v0x146ea7800_0 .net "vld", 0 0, L_0x146f88b00;  alias, 1 drivers
L_0x146f87ad0 .part L_0x146f88f10, 0, 4;
L_0x146f88a20 .part L_0x146f88f10, 4, 4;
S_0x146ed0350 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146ecaeb0;
 .timescale -9 -12;
L_0x146f88b00 .functor OR 1, L_0x146f876a0, L_0x146f885f0, C4<0>, C4<0>;
L_0x148079768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146eb9520_0 .net/2u *"_ivl_4", 0 0, L_0x148079768;  1 drivers
v0x146eb8dd0_0 .net *"_ivl_6", 2 0, L_0x146f88bb0;  1 drivers
v0x146eb8e60_0 .net *"_ivl_8", 2 0, L_0x146f88c90;  1 drivers
v0x146e7e910_0 .net "out_h", 1 0, L_0x146f888a0;  1 drivers
v0x146e7e9a0_0 .net "out_l", 1 0, L_0x146f87950;  1 drivers
v0x146eb0d70_0 .net "out_vh", 0 0, L_0x146f885f0;  1 drivers
v0x146eb0e00_0 .net "out_vl", 0 0, L_0x146f876a0;  1 drivers
L_0x146f88bb0 .concat [ 2 1 0 0], L_0x146f888a0, L_0x148079768;
L_0x146f88c90 .concat [ 2 1 0 0], L_0x146f87950, L_0x146f876a0;
L_0x146f88db0 .functor MUXZ 3, L_0x146f88c90, L_0x146f88bb0, L_0x146f885f0, C4<>;
S_0x146ed4360 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146ed0350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e4cc80 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146e4ccc0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146ed5930_0 .net "in", 3 0, L_0x146f88a20;  1 drivers
v0x146ed59c0_0 .net "out", 1 0, L_0x146f888a0;  alias, 1 drivers
v0x146edc2c0_0 .net "vld", 0 0, L_0x146f885f0;  alias, 1 drivers
L_0x146f87fb0 .part L_0x146f88a20, 0, 2;
L_0x146f884d0 .part L_0x146f88a20, 2, 2;
S_0x146edace0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146ed4360;
 .timescale -9 -12;
L_0x146f885f0 .functor OR 1, L_0x146f87b70, L_0x146f880d0, C4<0>, C4<0>;
L_0x148079720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146ec84f0_0 .net/2u *"_ivl_4", 0 0, L_0x148079720;  1 drivers
v0x146ecd7f0_0 .net *"_ivl_6", 1 0, L_0x146f88660;  1 drivers
v0x146ecd880_0 .net *"_ivl_8", 1 0, L_0x146f88760;  1 drivers
v0x146ecc480_0 .net "out_h", 0 0, L_0x146f883a0;  1 drivers
v0x146ecc530_0 .net "out_l", 0 0, L_0x146f87e80;  1 drivers
v0x146ed8170_0 .net "out_vh", 0 0, L_0x146f880d0;  1 drivers
v0x146ed1940_0 .net "out_vl", 0 0, L_0x146f87b70;  1 drivers
L_0x146f88660 .concat [ 1 1 0 0], L_0x146f883a0, L_0x148079720;
L_0x146f88760 .concat [ 1 1 0 0], L_0x146f87e80, L_0x146f87b70;
L_0x146f888a0 .functor MUXZ 2, L_0x146f88760, L_0x146f88660, L_0x146f880d0, C4<>;
S_0x146edece0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146edace0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e50c70 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e50cb0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146e65e10_0 .net "in", 1 0, L_0x146f884d0;  1 drivers
v0x146e64a20_0 .net "out", 0 0, L_0x146f883a0;  alias, 1 drivers
v0x146e706c0_0 .net "vld", 0 0, L_0x146f880d0;  alias, 1 drivers
L_0x146f88170 .part L_0x146f884d0, 1, 1;
L_0x146f88300 .part L_0x146f884d0, 0, 1;
S_0x146ee4180 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146edece0;
 .timescale -9 -12;
L_0x146f88250 .functor NOT 1, L_0x146f88170, C4<0>, C4<0>, C4<0>;
L_0x146f883a0 .functor AND 1, L_0x146f88250, L_0x146f88300, C4<1>, C4<1>;
v0x146e5a090_0 .net *"_ivl_2", 0 0, L_0x146f88170;  1 drivers
v0x146e5a120_0 .net *"_ivl_3", 0 0, L_0x146f88250;  1 drivers
v0x146e60a20_0 .net *"_ivl_5", 0 0, L_0x146f88300;  1 drivers
L_0x146f880d0 .reduce/or L_0x146f884d0;
S_0x146ee8190 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146edece0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ee8190
v0x146e65d80_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146e65d80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e65d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x146e65d80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x146e65d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e65d80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x146ebeee0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146edace0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e69ed0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e69f10 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146ec3b00_0 .net "in", 1 0, L_0x146f87fb0;  1 drivers
v0x146ef9290_0 .net "out", 0 0, L_0x146f87e80;  alias, 1 drivers
v0x146ef9330_0 .net "vld", 0 0, L_0x146f87b70;  alias, 1 drivers
L_0x146f87c50 .part L_0x146f87fb0, 1, 1;
L_0x146f87de0 .part L_0x146f87fb0, 0, 1;
S_0x146ebd7c0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146ebeee0;
 .timescale -9 -12;
L_0x146f87d30 .functor NOT 1, L_0x146f87c50, C4<0>, C4<0>, C4<0>;
L_0x146f87e80 .functor AND 1, L_0x146f87d30, L_0x146f87de0, C4<1>, C4<1>;
v0x146e6dec0_0 .net *"_ivl_2", 0 0, L_0x146f87c50;  1 drivers
v0x146e6df50_0 .net *"_ivl_3", 0 0, L_0x146f87d30;  1 drivers
v0x146ec4d30_0 .net *"_ivl_5", 0 0, L_0x146f87de0;  1 drivers
L_0x146f87b70 .reduce/or L_0x146f87fb0;
S_0x146ef3270 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146ebeee0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ef3270
v0x146ec3a70_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146ec3a70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ec3a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x146ec3a70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x146ec3a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ec3a70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x146ef1b50 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146ed4360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ef1b50
v0x146ed6d30_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146ed6d30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ed6d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0x146ed6d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x146ed6d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ed6d30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0x146f13610 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146ed0350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ee1620 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146ee1660 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146efb5d0_0 .net "in", 3 0, L_0x146f87ad0;  1 drivers
v0x146efb660_0 .net "out", 1 0, L_0x146f87950;  alias, 1 drivers
v0x146eb9490_0 .net "vld", 0 0, L_0x146f876a0;  alias, 1 drivers
L_0x146f87060 .part L_0x146f87ad0, 0, 2;
L_0x146f87580 .part L_0x146f87ad0, 2, 2;
S_0x146f0f350 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f13610;
 .timescale -9 -12;
L_0x146f876a0 .functor OR 1, L_0x146f86c20, L_0x146f87180, C4<0>, C4<0>;
L_0x1480796d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e49670_0 .net/2u *"_ivl_4", 0 0, L_0x1480796d8;  1 drivers
v0x146e49700_0 .net *"_ivl_6", 1 0, L_0x146f87710;  1 drivers
v0x146e462f0_0 .net *"_ivl_8", 1 0, L_0x146f87810;  1 drivers
v0x146e46380_0 .net "out_h", 0 0, L_0x146f87450;  1 drivers
v0x146ef80c0_0 .net "out_l", 0 0, L_0x146f86f30;  1 drivers
v0x146ef8150_0 .net "out_vh", 0 0, L_0x146f87180;  1 drivers
v0x146ec6900_0 .net "out_vl", 0 0, L_0x146f86c20;  1 drivers
L_0x146f87710 .concat [ 1 1 0 0], L_0x146f87450, L_0x1480796d8;
L_0x146f87810 .concat [ 1 1 0 0], L_0x146f86f30, L_0x146f86c20;
L_0x146f87950 .functor MUXZ 2, L_0x146f87810, L_0x146f87710, L_0x146f87180, C4<>;
S_0x146f0b860 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f0f350;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ee16a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146ee16e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f0e9b0_0 .net "in", 1 0, L_0x146f87580;  1 drivers
v0x146eb9df0_0 .net "out", 0 0, L_0x146f87450;  alias, 1 drivers
v0x146eb9ea0_0 .net "vld", 0 0, L_0x146f87180;  alias, 1 drivers
L_0x146f87220 .part L_0x146f87580, 1, 1;
L_0x146f873b0 .part L_0x146f87580, 0, 1;
S_0x146f062b0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f0b860;
 .timescale -9 -12;
L_0x146f87300 .functor NOT 1, L_0x146f87220, C4<0>, C4<0>, C4<0>;
L_0x146f87450 .functor AND 1, L_0x146f87300, L_0x146f873b0, C4<1>, C4<1>;
v0x146eeaad0_0 .net *"_ivl_2", 0 0, L_0x146f87220;  1 drivers
v0x146eeab60_0 .net *"_ivl_3", 0 0, L_0x146f87300;  1 drivers
v0x146ee9760_0 .net *"_ivl_5", 0 0, L_0x146f873b0;  1 drivers
L_0x146f87180 .reduce/or L_0x146f87580;
S_0x146f04ba0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f0b860;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f04ba0
v0x146f0e920_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f0e920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f0e920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0x146f0e920_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0x146f0e920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f0e920_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0x146e7eed0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f0f350;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e484a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e484e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146eb2f00_0 .net "in", 1 0, L_0x146f87060;  1 drivers
v0x146eb2f90_0 .net "out", 0 0, L_0x146f86f30;  alias, 1 drivers
v0x146e4a180_0 .net "vld", 0 0, L_0x146f86c20;  alias, 1 drivers
L_0x146f86d00 .part L_0x146f87060, 1, 1;
L_0x146f86e90 .part L_0x146f87060, 0, 1;
S_0x146ead3c0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146e7eed0;
 .timescale -9 -12;
L_0x146f86de0 .functor NOT 1, L_0x146f86d00, C4<0>, C4<0>, C4<0>;
L_0x146f86f30 .functor AND 1, L_0x146f86de0, L_0x146f86e90, C4<1>, C4<1>;
v0x146e46e90_0 .net *"_ivl_2", 0 0, L_0x146f86d00;  1 drivers
v0x146efba70_0 .net *"_ivl_3", 0 0, L_0x146f86de0;  1 drivers
v0x146efbb00_0 .net *"_ivl_5", 0 0, L_0x146f86e90;  1 drivers
L_0x146f86c20 .reduce/or L_0x146f87060;
S_0x146e4b5f0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e7eed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e4b5f0
v0x146f0a5c0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f0a5c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f0a5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0x146f0a5c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x146f0a5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f0a5c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0x146e79ae0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f13610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e79ae0
v0x146ebb140_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146ebb140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ebb140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0x146ebb140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0x146ebb140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ebb140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0x146ec6e90 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146ecaeb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ec6e90
v0x146ea85b0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146ea85b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ea85b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v0x146ea85b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0x146ea85b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ea85b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0x146ebf960 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146e77940;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e924b0 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146e924f0 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146e52e90_0 .net "in", 7 0, L_0x146f86b80;  1 drivers
v0x146e50400_0 .net "out", 2 0, L_0x146f86a20;  alias, 1 drivers
v0x146e50490_0 .net "vld", 0 0, L_0x146f86770;  alias, 1 drivers
L_0x146f85760 .part L_0x146f86b80, 0, 4;
L_0x146f86690 .part L_0x146f86b80, 4, 4;
S_0x146ef3cf0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146ebf960;
 .timescale -9 -12;
L_0x146f86770 .functor OR 1, L_0x146f85350, L_0x146f86280, C4<0>, C4<0>;
L_0x148079690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e5ec70_0 .net/2u *"_ivl_4", 0 0, L_0x148079690;  1 drivers
v0x146e54290_0 .net *"_ivl_6", 2 0, L_0x146f86820;  1 drivers
v0x146e54330_0 .net *"_ivl_8", 2 0, L_0x146f86900;  1 drivers
v0x146e4ee10_0 .net "out_h", 1 0, L_0x146f86530;  1 drivers
v0x146e4eec0_0 .net "out_l", 1 0, L_0x146f85600;  1 drivers
v0x146e4c450_0 .net "out_vh", 0 0, L_0x146f86280;  1 drivers
v0x146e4c4e0_0 .net "out_vl", 0 0, L_0x146f85350;  1 drivers
L_0x146f86820 .concat [ 2 1 0 0], L_0x146f86530, L_0x148079690;
L_0x146f86900 .concat [ 2 1 0 0], L_0x146f85600, L_0x146f85350;
L_0x146f86a20 .functor MUXZ 3, L_0x146f86900, L_0x146f86820, L_0x146f86280, C4<>;
S_0x146f06d30 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146ef3cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e92570 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146e925b0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146e9a510_0 .net "in", 3 0, L_0x146f86690;  1 drivers
v0x146e9a5a0_0 .net "out", 1 0, L_0x146f86530;  alias, 1 drivers
v0x146e97b10_0 .net "vld", 0 0, L_0x146f86280;  alias, 1 drivers
L_0x146f85c40 .part L_0x146f86690, 0, 2;
L_0x146f86160 .part L_0x146f86690, 2, 2;
S_0x146e442a0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f06d30;
 .timescale -9 -12;
L_0x146f86280 .functor OR 1, L_0x146f85800, L_0x146f85d60, C4<0>, C4<0>;
L_0x148079648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146ea62e0_0 .net/2u *"_ivl_4", 0 0, L_0x148079648;  1 drivers
v0x146ea6390_0 .net *"_ivl_6", 1 0, L_0x146f86330;  1 drivers
v0x146e9b9a0_0 .net *"_ivl_8", 1 0, L_0x146f86410;  1 drivers
v0x146e9ba40_0 .net "out_h", 0 0, L_0x146f86030;  1 drivers
v0x146e96520_0 .net "out_l", 0 0, L_0x146f85b10;  1 drivers
v0x146e965f0_0 .net "out_vh", 0 0, L_0x146f85d60;  1 drivers
v0x146e93b40_0 .net "out_vl", 0 0, L_0x146f85800;  1 drivers
L_0x146f86330 .concat [ 1 1 0 0], L_0x146f86030, L_0x148079648;
L_0x146f86410 .concat [ 1 1 0 0], L_0x146f85b10, L_0x146f85800;
L_0x146f86530 .functor MUXZ 2, L_0x146f86410, L_0x146f86330, L_0x146f85d60, C4<>;
S_0x146eaeac0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146e442a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e82730 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e82770 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146e85300_0 .net "in", 1 0, L_0x146f86160;  1 drivers
v0x146e91020_0 .net "out", 0 0, L_0x146f86030;  alias, 1 drivers
v0x146e910b0_0 .net "vld", 0 0, L_0x146f85d60;  alias, 1 drivers
L_0x146f85e00 .part L_0x146f86160, 1, 1;
L_0x146f85f90 .part L_0x146f86160, 0, 1;
S_0x146eadfc0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146eaeac0;
 .timescale -9 -12;
L_0x146f85ee0 .functor NOT 1, L_0x146f85e00, C4<0>, C4<0>, C4<0>;
L_0x146f86030 .functor AND 1, L_0x146f85ee0, L_0x146f85f90, C4<1>, C4<1>;
v0x146e866e0_0 .net *"_ivl_2", 0 0, L_0x146f85e00;  1 drivers
v0x146e86770_0 .net *"_ivl_3", 0 0, L_0x146f85ee0;  1 drivers
v0x146e83ce0_0 .net *"_ivl_5", 0 0, L_0x146f85f90;  1 drivers
L_0x146f85d60 .reduce/or L_0x146f86160;
S_0x146eabcc0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146eaeac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146eabcc0
v0x146e85270_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146e85270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e85270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v0x146e85270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0x146e85270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e85270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0x146eaa5e0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146e442a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e8bbf0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e8bc30 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146e8d220_0 .net "in", 1 0, L_0x146f85c40;  1 drivers
v0x146e8e720_0 .net "out", 0 0, L_0x146f85b10;  alias, 1 drivers
v0x146e8e7b0_0 .net "vld", 0 0, L_0x146f85800;  alias, 1 drivers
L_0x146f858e0 .part L_0x146f85c40, 1, 1;
L_0x146f85a70 .part L_0x146f85c40, 0, 1;
S_0x146e7b1e0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146eaa5e0;
 .timescale -9 -12;
L_0x146f859c0 .functor NOT 1, L_0x146f858e0, C4<0>, C4<0>, C4<0>;
L_0x146f85b10 .functor AND 1, L_0x146f859c0, L_0x146f85a70, C4<1>, C4<1>;
v0x146e8a730_0 .net *"_ivl_2", 0 0, L_0x146f858e0;  1 drivers
v0x146e8a7c0_0 .net *"_ivl_3", 0 0, L_0x146f859c0;  1 drivers
v0x146e8fb90_0 .net *"_ivl_5", 0 0, L_0x146f85a70;  1 drivers
L_0x146f85800 .reduce/or L_0x146f85c40;
S_0x146e7a6e0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146eaa5e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e7a6e0
v0x146e8d190_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146e8d190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e8d190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v0x146e8d190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0x146e8d190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e8d190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0x146e783e0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f06d30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e783e0
v0x146e95140_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146e95140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e95140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v0x146e95140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v0x146e95140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e95140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_0x146e76d00 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146ef3cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e97bf0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146e97c30 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146e73e90_0 .net "in", 3 0, L_0x146f85760;  1 drivers
v0x146e73f20_0 .net "out", 1 0, L_0x146f85600;  alias, 1 drivers
v0x146e5ebd0_0 .net "vld", 0 0, L_0x146f85350;  alias, 1 drivers
L_0x146f84d10 .part L_0x146f85760, 0, 2;
L_0x146f85230 .part L_0x146f85760, 2, 2;
S_0x146ec1060 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146e76d00;
 .timescale -9 -12;
L_0x146f85350 .functor OR 1, L_0x146f84910, L_0x146f84e30, C4<0>, C4<0>;
L_0x148079600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146eaa7b0_0 .net/2u *"_ivl_4", 0 0, L_0x148079600;  1 drivers
v0x146eaa870_0 .net *"_ivl_6", 1 0, L_0x146f85400;  1 drivers
v0x146e4b030_0 .net *"_ivl_8", 1 0, L_0x146f854e0;  1 drivers
v0x146e4b0e0_0 .net "out_h", 0 0, L_0x146f85100;  1 drivers
v0x146e7d4b0_0 .net "out_l", 0 0, L_0x146f84be0;  1 drivers
v0x146e755a0_0 .net "out_vh", 0 0, L_0x146f84e30;  1 drivers
v0x146e75630_0 .net "out_vl", 0 0, L_0x146f84910;  1 drivers
L_0x146f85400 .concat [ 1 1 0 0], L_0x146f85100, L_0x148079600;
L_0x146f854e0 .concat [ 1 1 0 0], L_0x146f84be0, L_0x146f84910;
L_0x146f85600 .functor MUXZ 2, L_0x146f854e0, L_0x146f85400, L_0x146f84e30, C4<>;
S_0x146ec0560 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146ec1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e990e0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e99120 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146ea3a50_0 .net "in", 1 0, L_0x146f85230;  1 drivers
v0x146ea0fc0_0 .net "out", 0 0, L_0x146f85100;  alias, 1 drivers
v0x146ea1050_0 .net "vld", 0 0, L_0x146f84e30;  alias, 1 drivers
L_0x146f84ed0 .part L_0x146f85230, 1, 1;
L_0x146f85060 .part L_0x146f85230, 0, 1;
S_0x146ebe260 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146ec0560;
 .timescale -9 -12;
L_0x146f84fb0 .functor NOT 1, L_0x146f84ed0, C4<0>, C4<0>, C4<0>;
L_0x146f85100 .functor AND 1, L_0x146f84fb0, L_0x146f85060, C4<1>, C4<1>;
v0x146e9cfd0_0 .net *"_ivl_2", 0 0, L_0x146f84ed0;  1 drivers
v0x146e9d060_0 .net *"_ivl_3", 0 0, L_0x146f84fb0;  1 drivers
v0x146e9e560_0 .net *"_ivl_5", 0 0, L_0x146f85060;  1 drivers
L_0x146f84e30 .reduce/or L_0x146f85230;
S_0x146ebcb80 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146ec0560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ebcb80
v0x146ea39c0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146ea39c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ea39c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v0x146ea39c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v0x146ea39c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ea39c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_0x146ef53f0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146ec1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ea25a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146ea25e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146ead610_0 .net "in", 1 0, L_0x146f84d10;  1 drivers
v0x146eabe90_0 .net "out", 0 0, L_0x146f84be0;  alias, 1 drivers
v0x146eabf20_0 .net "vld", 0 0, L_0x146f84910;  alias, 1 drivers
L_0x146f849b0 .part L_0x146f84d10, 1, 1;
L_0x146f84b40 .part L_0x146f84d10, 0, 1;
S_0x146ef48f0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146ef53f0;
 .timescale -9 -12;
L_0x146f84a90 .functor NOT 1, L_0x146f849b0, C4<0>, C4<0>, C4<0>;
L_0x146f84be0 .functor AND 1, L_0x146f84a90, L_0x146f84b40, C4<1>, C4<1>;
v0x146eafe90_0 .net *"_ivl_2", 0 0, L_0x146f849b0;  1 drivers
v0x146eaff20_0 .net *"_ivl_3", 0 0, L_0x146f84a90;  1 drivers
v0x146eaec90_0 .net *"_ivl_5", 0 0, L_0x146f84b40;  1 drivers
L_0x146f84910 .reduce/or L_0x146f84d10;
S_0x146ef25f0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146ef53f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ef25f0
v0x146ead580_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146ead580_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ead580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v0x146ead580_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v0x146ead580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ead580_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_0x146ef0f10 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e76d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ef0f10
v0x146e74d60_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146e74d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e74d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v0x146e74d60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v0x146e74d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e74d60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_0x146f08430 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146ebf960;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f08430
v0x146e52e00_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146e52e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e52e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v0x146e52e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v0x146e52e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e52e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_0x146f07930 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e79060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f07930
v0x146e56ee0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x146e56ee0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e56ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v0x146e56ee0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v0x146e56ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e56ee0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_0x146f05630 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146e6c8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e59990 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x146e599d0 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x156e2d590_0 .net "in", 15 0, L_0x146f847f0;  1 drivers
v0x156e2d620_0 .net "out", 3 0, L_0x146f84690;  alias, 1 drivers
v0x156e2d6b0_0 .net "vld", 0 0, L_0x146f843e0;  alias, 1 drivers
L_0x146f82030 .part L_0x146f847f0, 0, 8;
L_0x146f84300 .part L_0x146f847f0, 8, 8;
S_0x146ea6910 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f05630;
 .timescale -9 -12;
L_0x146f843e0 .functor OR 1, L_0x146f81c20, L_0x146f83ef0, C4<0>, C4<0>;
L_0x1480795b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f09890_0 .net/2u *"_ivl_4", 0 0, L_0x1480795b8;  1 drivers
v0x146f08600_0 .net *"_ivl_6", 3 0, L_0x146f84490;  1 drivers
v0x146f08690_0 .net *"_ivl_8", 3 0, L_0x146f84570;  1 drivers
v0x146f06ef0_0 .net "out_h", 2 0, L_0x146f841a0;  1 drivers
v0x146f06f80_0 .net "out_l", 2 0, L_0x146f81ed0;  1 drivers
v0x146f05800_0 .net "out_vh", 0 0, L_0x146f83ef0;  1 drivers
v0x146f05890_0 .net "out_vl", 0 0, L_0x146f81c20;  1 drivers
L_0x146f84490 .concat [ 3 1 0 0], L_0x146f841a0, L_0x1480795b8;
L_0x146f84570 .concat [ 3 1 0 0], L_0x146f81ed0, L_0x146f81c20;
L_0x146f84690 .functor MUXZ 4, L_0x146f84570, L_0x146f84490, L_0x146f83ef0, C4<>;
S_0x146e91650 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146ea6910;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e5ae80 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146e5aec0 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146eca740_0 .net "in", 7 0, L_0x146f84300;  1 drivers
v0x146ec7cb0_0 .net "out", 2 0, L_0x146f841a0;  alias, 1 drivers
v0x146ec7d40_0 .net "vld", 0 0, L_0x146f83ef0;  alias, 1 drivers
L_0x146f82f20 .part L_0x146f84300, 0, 4;
L_0x146f83e10 .part L_0x146f84300, 4, 4;
S_0x146e73030 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146e91650;
 .timescale -9 -12;
L_0x146f83ef0 .functor OR 1, L_0x146f82b50, L_0x146f83a40, C4<0>, C4<0>;
L_0x148079570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146ef87b0_0 .net/2u *"_ivl_4", 0 0, L_0x148079570;  1 drivers
v0x146ef8860_0 .net *"_ivl_6", 2 0, L_0x146f83fa0;  1 drivers
v0x146eef730_0 .net *"_ivl_8", 2 0, L_0x146f84080;  1 drivers
v0x146eef7d0_0 .net "out_h", 1 0, L_0x146f83cb0;  1 drivers
v0x146eda470_0 .net "out_l", 1 0, L_0x146f82dc0;  1 drivers
v0x146eda540_0 .net "out_vh", 0 0, L_0x146f83a40;  1 drivers
v0x146ecfb50_0 .net "out_vl", 0 0, L_0x146f82b50;  1 drivers
L_0x146f83fa0 .concat [ 2 1 0 0], L_0x146f83cb0, L_0x148079570;
L_0x146f84080 .concat [ 2 1 0 0], L_0x146f82dc0, L_0x146f82b50;
L_0x146f841a0 .functor MUXZ 3, L_0x146f84080, L_0x146f83fa0, L_0x146f83a40, C4<>;
S_0x146e5dd70 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146e73030;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e917c0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146e91800 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146e6ec70_0 .net "in", 3 0, L_0x146f83e10;  1 drivers
v0x146e6ed00_0 .net "out", 1 0, L_0x146f83cb0;  alias, 1 drivers
v0x146e7c830_0 .net "vld", 0 0, L_0x146f83a40;  alias, 1 drivers
L_0x146f83400 .part L_0x146f83e10, 0, 2;
L_0x146f83920 .part L_0x146f83e10, 2, 2;
S_0x146eee8d0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146e5dd70;
 .timescale -9 -12;
L_0x146f83a40 .functor OR 1, L_0x146f82fc0, L_0x146f83520, C4<0>, C4<0>;
L_0x148079528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e696f0_0 .net/2u *"_ivl_4", 0 0, L_0x148079528;  1 drivers
v0x146e69780_0 .net *"_ivl_6", 1 0, L_0x146f83ab0;  1 drivers
v0x146e6ac80_0 .net *"_ivl_8", 1 0, L_0x146f83b90;  1 drivers
v0x146e6ad10_0 .net "out_h", 0 0, L_0x146f837f0;  1 drivers
v0x146e700e0_0 .net "out_l", 0 0, L_0x146f832d0;  1 drivers
v0x146e70170_0 .net "out_vh", 0 0, L_0x146f83520;  1 drivers
v0x146e6d6e0_0 .net "out_vl", 0 0, L_0x146f82fc0;  1 drivers
L_0x146f83ab0 .concat [ 1 1 0 0], L_0x146f837f0, L_0x148079528;
L_0x146f83b90 .concat [ 1 1 0 0], L_0x146f832d0, L_0x146f82fc0;
L_0x146f83cb0 .functor MUXZ 2, L_0x146f83b90, L_0x146f83ab0, L_0x146f83520, C4<>;
S_0x146ed9610 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146eee8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e5dee0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e5df20 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146e61860_0 .net "in", 1 0, L_0x146f83920;  1 drivers
v0x146e66c30_0 .net "out", 0 0, L_0x146f837f0;  alias, 1 drivers
v0x146e66cc0_0 .net "vld", 0 0, L_0x146f83520;  alias, 1 drivers
L_0x146f835c0 .part L_0x146f83920, 1, 1;
L_0x146f83750 .part L_0x146f83920, 0, 1;
S_0x146e86cc0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146ed9610;
 .timescale -9 -12;
L_0x146f836a0 .functor NOT 1, L_0x146f835c0, C4<0>, C4<0>, C4<0>;
L_0x146f837f0 .functor AND 1, L_0x146f836a0, L_0x146f83750, C4<1>, C4<1>;
v0x146e86e30_0 .net *"_ivl_2", 0 0, L_0x146f835c0;  1 drivers
v0x146e60240_0 .net *"_ivl_3", 0 0, L_0x146f836a0;  1 drivers
v0x146e602d0_0 .net *"_ivl_5", 0 0, L_0x146f83750;  1 drivers
L_0x146f83520 .reduce/or L_0x146f83920;
S_0x146e81840 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146ed9610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e81840
v0x146e617d0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146e617d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e617d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v0x146e617d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v0x146e617d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e617d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_0x146e8acf0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146eee8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e62d20 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e62d60 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146e71600_0 .net "in", 1 0, L_0x146f83400;  1 drivers
v0x146e6c0f0_0 .net "out", 0 0, L_0x146f832d0;  alias, 1 drivers
v0x146e6c180_0 .net "vld", 0 0, L_0x146f82fc0;  alias, 1 drivers
L_0x146f830a0 .part L_0x146f83400, 1, 1;
L_0x146f83230 .part L_0x146f83400, 0, 1;
S_0x146e9aaf0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146e8acf0;
 .timescale -9 -12;
L_0x146f83180 .functor NOT 1, L_0x146f830a0, C4<0>, C4<0>, C4<0>;
L_0x146f832d0 .functor AND 1, L_0x146f83180, L_0x146f83230, C4<1>, C4<1>;
v0x146e9ac60_0 .net *"_ivl_2", 0 0, L_0x146f830a0;  1 drivers
v0x146e657c0_0 .net *"_ivl_3", 0 0, L_0x146f83180;  1 drivers
v0x146e65850_0 .net *"_ivl_5", 0 0, L_0x146f83230;  1 drivers
L_0x146f82fc0 .reduce/or L_0x146f83400;
S_0x146e95670 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e8acf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e95670
v0x146e71570_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146e71570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e71570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.34 ;
    %load/vec4 v0x146e71570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v0x146e71570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e71570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.34;
T_17.35 ;
    %end;
S_0x146e9eb20 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e5dd70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e9eb20
v0x146e9ec90_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146e9ec90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e9ec90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.36 ;
    %load/vec4 v0x146e9ec90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v0x146e9ec90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e9ec90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.36;
T_18.37 ;
    %end;
S_0x146e533e0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146e73030;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e7c8c0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146e7c900 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146eb6fc0_0 .net "in", 3 0, L_0x146f82f20;  1 drivers
v0x146ef8e70_0 .net "out", 1 0, L_0x146f82dc0;  alias, 1 drivers
v0x146ef8f00_0 .net "vld", 0 0, L_0x146f82b50;  alias, 1 drivers
L_0x146f82510 .part L_0x146f82f20, 0, 2;
L_0x146f82a30 .part L_0x146f82f20, 2, 2;
S_0x146e4df60 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146e533e0;
 .timescale -9 -12;
L_0x146f82b50 .functor OR 1, L_0x146f820d0, L_0x146f82630, C4<0>, C4<0>;
L_0x1480794e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146ec36e0_0 .net/2u *"_ivl_4", 0 0, L_0x1480794e0;  1 drivers
v0x146ec2f90_0 .net *"_ivl_6", 1 0, L_0x146f82bc0;  1 drivers
v0x146ec3020_0 .net *"_ivl_8", 1 0, L_0x146f82ca0;  1 drivers
v0x146efa6e0_0 .net "out_h", 0 0, L_0x146f82900;  1 drivers
v0x146efa770_0 .net "out_l", 0 0, L_0x146f823e0;  1 drivers
v0x146eb8710_0 .net "out_vh", 0 0, L_0x146f82630;  1 drivers
v0x146eb87a0_0 .net "out_vl", 0 0, L_0x146f820d0;  1 drivers
L_0x146f82bc0 .concat [ 1 1 0 0], L_0x146f82900, L_0x1480794e0;
L_0x146f82ca0 .concat [ 1 1 0 0], L_0x146f823e0, L_0x146f820d0;
L_0x146f82dc0 .functor MUXZ 2, L_0x146f82ca0, L_0x146f82bc0, L_0x146f82630, C4<>;
S_0x146e57410 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146e4df60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e53550 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e53590 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146e79d30_0 .net "in", 1 0, L_0x146f82a30;  1 drivers
v0x146e785b0_0 .net "out", 0 0, L_0x146f82900;  alias, 1 drivers
v0x146e78640_0 .net "vld", 0 0, L_0x146f82630;  alias, 1 drivers
L_0x146f826d0 .part L_0x146f82a30, 1, 1;
L_0x146f82860 .part L_0x146f82a30, 0, 1;
S_0x146e67210 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146e57410;
 .timescale -9 -12;
L_0x146f827b0 .functor NOT 1, L_0x146f826d0, C4<0>, C4<0>, C4<0>;
L_0x146f82900 .functor AND 1, L_0x146f827b0, L_0x146f82860, C4<1>, C4<1>;
v0x146e67380_0 .net *"_ivl_2", 0 0, L_0x146f826d0;  1 drivers
v0x146e7b3b0_0 .net *"_ivl_3", 0 0, L_0x146f827b0;  1 drivers
v0x146e7b440_0 .net *"_ivl_5", 0 0, L_0x146f82860;  1 drivers
L_0x146f82630 .reduce/or L_0x146f82a30;
S_0x146e61d90 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e57410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146e61d90
v0x146e79ca0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146e79ca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e79ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.38 ;
    %load/vec4 v0x146e79ca0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v0x146e79ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e79ca0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.38;
T_19.39 ;
    %end;
S_0x146e6b240 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146e4df60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146e67410 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146e67450 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146ec4250_0 .net "in", 1 0, L_0x146f82510;  1 drivers
v0x146ec42e0_0 .net "out", 0 0, L_0x146f823e0;  alias, 1 drivers
v0x146ec3650_0 .net "vld", 0 0, L_0x146f820d0;  alias, 1 drivers
L_0x146f821b0 .part L_0x146f82510, 1, 1;
L_0x146f82340 .part L_0x146f82510, 0, 1;
S_0x146ecec80 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146e6b240;
 .timescale -9 -12;
L_0x146f82290 .functor NOT 1, L_0x146f821b0, C4<0>, C4<0>, C4<0>;
L_0x146f823e0 .functor AND 1, L_0x146f82290, L_0x146f82340, C4<1>, C4<1>;
v0x146e76f90_0 .net *"_ivl_2", 0 0, L_0x146f821b0;  1 drivers
v0x146ecedf0_0 .net *"_ivl_3", 0 0, L_0x146f82290;  1 drivers
v0x146ec4910_0 .net *"_ivl_5", 0 0, L_0x146f82340;  1 drivers
L_0x146f820d0 .reduce/or L_0x146f82510;
S_0x146ec9800 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e6b240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ec9800
v0x146ec9970_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146ec9970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ec9970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.40 ;
    %load/vec4 v0x146ec9970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v0x146ec9970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ec9970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.40;
T_20.41 ;
    %end;
S_0x146ed2cb0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e533e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ed2cb0
v0x146eb6f30_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146eb6f30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146eb6f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.42 ;
    %load/vec4 v0x146eb6f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.43, 5;
    %load/vec4 v0x146eb6f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146eb6f30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.42;
T_21.43 ;
    %end;
S_0x146ee2ab0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e91650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146ee2ab0
v0x146eca6b0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146eca6b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146eca6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.44 ;
    %load/vec4 v0x146eca6b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.45, 5;
    %load/vec4 v0x146eca6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146eca6b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.44;
T_22.45 ;
    %end;
S_0x146edd630 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146ea6910;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146edd7a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146edd7e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f09a80_0 .net "in", 7 0, L_0x146f82030;  1 drivers
v0x146f09b10_0 .net "out", 2 0, L_0x146f81ed0;  alias, 1 drivers
v0x146f09800_0 .net "vld", 0 0, L_0x146f81c20;  alias, 1 drivers
L_0x146f80c50 .part L_0x146f82030, 0, 4;
L_0x146f81b40 .part L_0x146f82030, 4, 4;
S_0x146ee6ae0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146edd630;
 .timescale -9 -12;
L_0x146f81c20 .functor OR 1, L_0x146f80880, L_0x146f81770, C4<0>, C4<0>;
L_0x148079498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f105a0_0 .net/2u *"_ivl_4", 0 0, L_0x148079498;  1 drivers
v0x146f10630_0 .net *"_ivl_6", 2 0, L_0x146f81cd0;  1 drivers
v0x146f0d760_0 .net *"_ivl_8", 2 0, L_0x146f81db0;  1 drivers
v0x146f0d7f0_0 .net "out_h", 1 0, L_0x146f819e0;  1 drivers
v0x146f0cf10_0 .net "out_l", 1 0, L_0x146f80af0;  1 drivers
v0x146f0cfa0_0 .net "out_vh", 0 0, L_0x146f81770;  1 drivers
v0x146f0e500_0 .net "out_vl", 0 0, L_0x146f80880;  1 drivers
L_0x146f81cd0 .concat [ 2 1 0 0], L_0x146f819e0, L_0x148079498;
L_0x146f81db0 .concat [ 2 1 0 0], L_0x146f80af0, L_0x146f80880;
L_0x146f81ed0 .functor MUXZ 3, L_0x146f81db0, L_0x146f81cd0, L_0x146f81770, C4<>;
S_0x146f15430 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146ee6ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ec9240 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146ec9280 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146eece10_0 .net "in", 3 0, L_0x146f81b40;  1 drivers
v0x146eecea0_0 .net "out", 1 0, L_0x146f819e0;  alias, 1 drivers
v0x146ee7990_0 .net "vld", 0 0, L_0x146f81770;  alias, 1 drivers
L_0x146f81130 .part L_0x146f81b40, 0, 2;
L_0x146f81650 .part L_0x146f81b40, 2, 2;
S_0x146f155a0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f15430;
 .timescale -9 -12;
L_0x146f81770 .functor OR 1, L_0x146f80cf0, L_0x146f81250, C4<0>, C4<0>;
L_0x148079450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146edbae0_0 .net/2u *"_ivl_4", 0 0, L_0x148079450;  1 drivers
v0x146edbb70_0 .net *"_ivl_6", 1 0, L_0x146f817e0;  1 drivers
v0x146edd070_0 .net *"_ivl_8", 1 0, L_0x146f818c0;  1 drivers
v0x146edd100_0 .net "out_h", 0 0, L_0x146f81520;  1 drivers
v0x146ee24d0_0 .net "out_l", 0 0, L_0x146f81000;  1 drivers
v0x146ee25a0_0 .net "out_vh", 0 0, L_0x146f81250;  1 drivers
v0x146edfad0_0 .net "out_vl", 0 0, L_0x146f80cf0;  1 drivers
L_0x146f817e0 .concat [ 1 1 0 0], L_0x146f81520, L_0x148079450;
L_0x146f818c0 .concat [ 1 1 0 0], L_0x146f81000, L_0x146f80cf0;
L_0x146f819e0 .functor MUXZ 2, L_0x146f818c0, L_0x146f817e0, L_0x146f81250, C4<>;
S_0x156e2f060 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f155a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ee6ce0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146ee6d20 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146ed11f0_0 .net "in", 1 0, L_0x146f81650;  1 drivers
v0x146ed26f0_0 .net "out", 0 0, L_0x146f81520;  alias, 1 drivers
v0x146ed2780_0 .net "vld", 0 0, L_0x146f81250;  alias, 1 drivers
L_0x146f812f0 .part L_0x146f81650, 1, 1;
L_0x146f81480 .part L_0x146f81650, 0, 1;
S_0x156e2f1d0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x156e2f060;
 .timescale -9 -12;
L_0x146f813d0 .functor NOT 1, L_0x146f812f0, C4<0>, C4<0>, C4<0>;
L_0x146f81520 .functor AND 1, L_0x146f813d0, L_0x146f81480, C4<1>, C4<1>;
v0x146ed8fe0_0 .net *"_ivl_2", 0 0, L_0x146f812f0;  1 drivers
v0x146ed9070_0 .net *"_ivl_3", 0 0, L_0x146f813d0;  1 drivers
v0x146ed3b60_0 .net *"_ivl_5", 0 0, L_0x146f81480;  1 drivers
L_0x146f81250 .reduce/or L_0x146f81650;
S_0x156e2b8e0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x156e2f060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e2b8e0
v0x146ed1160_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146ed1160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ed1160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.46 ;
    %load/vec4 v0x146ed1160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.47, 5;
    %load/vec4 v0x146ed1160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ed1160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.46;
T_23.47 ;
    %end;
S_0x156e2ba50 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f155a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ed7ba0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146ed7be0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146ee39f0_0 .net "in", 1 0, L_0x146f81130;  1 drivers
v0x146ede4e0_0 .net "out", 0 0, L_0x146f81000;  alias, 1 drivers
v0x146ede570_0 .net "vld", 0 0, L_0x146f80cf0;  alias, 1 drivers
L_0x146f80dd0 .part L_0x146f81130, 1, 1;
L_0x146f80f60 .part L_0x146f81130, 0, 1;
S_0x156e35840 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x156e2ba50;
 .timescale -9 -12;
L_0x146f80eb0 .functor NOT 1, L_0x146f80dd0, C4<0>, C4<0>, C4<0>;
L_0x146f81000 .functor AND 1, L_0x146f80eb0, L_0x146f80f60, C4<1>, C4<1>;
v0x146ed66e0_0 .net *"_ivl_2", 0 0, L_0x146f80dd0;  1 drivers
v0x146ed6770_0 .net *"_ivl_3", 0 0, L_0x146f80eb0;  1 drivers
v0x146eee2a0_0 .net *"_ivl_5", 0 0, L_0x146f80f60;  1 drivers
L_0x146f80cf0 .reduce/or L_0x146f81130;
S_0x156e359b0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x156e2ba50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e359b0
v0x146ee3960_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146ee3960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ee3960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.48 ;
    %load/vec4 v0x146ee3960_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.49, 5;
    %load/vec4 v0x146ee3960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ee3960_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.48;
T_24.49 ;
    %end;
S_0x156e45be0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f15430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e45be0
v0x146ee10f0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146ee10f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ee10f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.50 ;
    %load/vec4 v0x146ee10f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.51, 5;
    %load/vec4 v0x146ee10f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ee10f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.50;
T_25.51 ;
    %end;
S_0x156e45d50 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146ee6ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ee7a70 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146ee7ab0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f13250_0 .net "in", 3 0, L_0x146f80c50;  1 drivers
v0x146f110f0_0 .net "out", 1 0, L_0x146f80af0;  alias, 1 drivers
v0x146f11180_0 .net "vld", 0 0, L_0x146f80880;  alias, 1 drivers
L_0x146f80240 .part L_0x146f80c50, 0, 2;
L_0x146f80760 .part L_0x146f80c50, 2, 2;
S_0x156e07490 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x156e45d50;
 .timescale -9 -12;
L_0x146f80880 .functor OR 1, L_0x146f7fbd0, L_0x146f80360, C4<0>, C4<0>;
L_0x148079408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146ef6850_0 .net/2u *"_ivl_4", 0 0, L_0x148079408;  1 drivers
v0x146ef55c0_0 .net *"_ivl_6", 1 0, L_0x146f808f0;  1 drivers
v0x146ef5650_0 .net *"_ivl_8", 1 0, L_0x146f809d0;  1 drivers
v0x146ef3eb0_0 .net "out_h", 0 0, L_0x146f80630;  1 drivers
v0x146ef3f40_0 .net "out_l", 0 0, L_0x146f80110;  1 drivers
v0x146ef27c0_0 .net "out_vh", 0 0, L_0x146f80360;  1 drivers
v0x146ef2850_0 .net "out_vl", 0 0, L_0x146f7fbd0;  1 drivers
L_0x146f808f0 .concat [ 1 1 0 0], L_0x146f80630, L_0x148079408;
L_0x146f809d0 .concat [ 1 1 0 0], L_0x146f80110, L_0x146f7fbd0;
L_0x146f80af0 .functor MUXZ 2, L_0x146f809d0, L_0x146f808f0, L_0x146f80360, C4<>;
S_0x156e07600 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x156e07490;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ee4fd0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146ee5010 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146e43eb0_0 .net "in", 1 0, L_0x146f80760;  1 drivers
v0x146ec26b0_0 .net "out", 0 0, L_0x146f80630;  alias, 1 drivers
v0x146ec2740_0 .net "vld", 0 0, L_0x146f80360;  alias, 1 drivers
L_0x146f80400 .part L_0x146f80760, 1, 1;
L_0x146f80590 .part L_0x146f80760, 0, 1;
S_0x156e260a0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x156e07600;
 .timescale -9 -12;
L_0x146f804e0 .functor NOT 1, L_0x146f80400, C4<0>, C4<0>, C4<0>;
L_0x146f80630 .functor AND 1, L_0x146f804e0, L_0x146f80590, C4<1>, C4<1>;
v0x146ee8f80_0 .net *"_ivl_2", 0 0, L_0x146f80400;  1 drivers
v0x146ee9020_0 .net *"_ivl_3", 0 0, L_0x146f804e0;  1 drivers
v0x146eea510_0 .net *"_ivl_5", 0 0, L_0x146f80590;  1 drivers
L_0x146f80360 .reduce/or L_0x146f80760;
S_0x156e26210 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x156e07600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e26210
v0x146e43e20_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146e43e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e43e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.52 ;
    %load/vec4 v0x146e43e20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.53, 5;
    %load/vec4 v0x146e43e20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e43e20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.52;
T_26.53 ;
    %end;
S_0x156e34b70 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x156e07490;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146ec24a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146ec24e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146ef6a40_0 .net "in", 1 0, L_0x146f80240;  1 drivers
v0x146ef6ad0_0 .net "out", 0 0, L_0x146f80110;  alias, 1 drivers
v0x146ef67c0_0 .net "vld", 0 0, L_0x146f7fbd0;  alias, 1 drivers
L_0x146f7ff20 .part L_0x146f80240, 1, 1;
L_0x146f80070 .part L_0x146f80240, 0, 1;
S_0x156e34ce0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x156e34b70;
 .timescale -9 -12;
L_0x146f7ffc0 .functor NOT 1, L_0x146f7ff20, C4<0>, C4<0>, C4<0>;
L_0x146f80110 .functor AND 1, L_0x146f7ffc0, L_0x146f80070, C4<1>, C4<1>;
v0x146ebfb70_0 .net *"_ivl_2", 0 0, L_0x146f7ff20;  1 drivers
v0x146ebe430_0 .net *"_ivl_3", 0 0, L_0x146f7ffc0;  1 drivers
v0x146ebe4c0_0 .net *"_ivl_5", 0 0, L_0x146f80070;  1 drivers
L_0x146f7fbd0 .reduce/or L_0x146f80240;
S_0x156e30d80 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x156e34b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e30d80
v0x146ebcde0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146ebcde0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146ebcde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.54 ;
    %load/vec4 v0x146ebcde0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.55, 5;
    %load/vec4 v0x146ebcde0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146ebcde0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.54;
T_27.55 ;
    %end;
S_0x156e30ef0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x156e45d50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e30ef0
v0x146f131c0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f131c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f131c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.56 ;
    %load/vec4 v0x146f131c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.57, 5;
    %load/vec4 v0x146f131c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f131c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.56;
T_28.57 ;
    %end;
S_0x156e2fe90 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146edd630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e2fe90
v0x146f0ded0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f0ded0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f0ded0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.58 ;
    %load/vec4 v0x146f0ded0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.59, 5;
    %load/vec4 v0x146f0ded0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f0ded0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.58;
T_29.59 ;
    %end;
S_0x156e30000 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f05630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e30000
v0x156e2d500_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x156e2d500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x156e2d500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.60 ;
    %load/vec4 v0x156e2d500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.61, 5;
    %load/vec4 v0x156e2d500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x156e2d500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.60;
T_30.61 ;
    %end;
S_0x156e33ab0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146e688e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e33ab0
v0x156e3e340_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.l1.log2 ;
    %load/vec4 v0x156e3e340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x156e3e340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.62 ;
    %load/vec4 v0x156e3e340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.63, 5;
    %load/vec4 v0x156e3e340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x156e3e340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.62;
T_31.63 ;
    %end;
S_0x156e40700 .scope function.vec4.s32, "log2" "log2" 3 329, 3 329 0, S_0x146e63440;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e40700
v0x156e3b7d0_0 .var "value", 31 0;
TD_posit_add_tb.uut.l2.log2 ;
    %load/vec4 v0x156e3b7d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x156e3b7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.64 ;
    %load/vec4 v0x156e3b7d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.65, 5;
    %load/vec4 v0x156e3b7d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x156e3b7d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.64;
T_32.65 ;
    %end;
S_0x156e38d00 .scope function.vec4.s32, "log2" "log2" 3 4, 3 4 0, S_0x146ebb500;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x156e38d00
v0x156e38f10_0 .var "value", 31 0;
TD_posit_add_tb.uut.log2 ;
    %load/vec4 v0x156e38f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x156e38f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.66 ;
    %load/vec4 v0x156e38f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.67, 5;
    %load/vec4 v0x156e38f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x156e38f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.66;
T_33.67 ;
    %end;
S_0x146f15a60 .scope module, "sub3" "sub_N" 3 114, 3 194 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x146e89a70 .param/l "N" 0 3 195, C4<0000000000000000000000000000001000>;
L_0x1480799f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f162a0_0 .net/2u *"_ivl_0", 0 0, L_0x1480799f0;  1 drivers
L_0x148079a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f16360_0 .net/2u *"_ivl_4", 0 0, L_0x148079a38;  1 drivers
v0x146f16400_0 .net "a", 7 0, L_0x146f8b740;  1 drivers
v0x146f164b0_0 .net "ain", 8 0, L_0x146f8b380;  1 drivers
v0x146f16570_0 .net "b", 7 0, L_0x146f8b200;  1 drivers
v0x146f16650_0 .net "bin", 8 0, L_0x146f8b4a0;  1 drivers
v0x146f166f0_0 .net "c", 8 0, L_0x146f8b5c0;  alias, 1 drivers
L_0x146f8b380 .concat [ 8 1 0 0], L_0x146f8b740, L_0x1480799f0;
L_0x146f8b4a0 .concat [ 8 1 0 0], L_0x146f8b200, L_0x148079a38;
S_0x146f15dc0 .scope module, "s1" "sub_N_in" 3 200, 3 214 0, S_0x146f15a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x146f15f90 .param/l "N" 0 3 215, C4<0000000000000000000000000000001000>;
v0x146f15c90_0 .net "a", 8 0, L_0x146f8b380;  alias, 1 drivers
v0x146f160e0_0 .net "b", 8 0, L_0x146f8b4a0;  alias, 1 drivers
v0x146f16190_0 .net "c", 8 0, L_0x146f8b5c0;  alias, 1 drivers
L_0x146f8b5c0 .arith/sub 9, L_0x146f8b380, L_0x146f8b4a0;
S_0x146f167e0 .scope module, "uut_abs_regime1" "abs_regime" 3 70, 3 252 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x146f169a0 .param/l "N" 0 3 253, C4<00000000000000000000000000000101>;
L_0x148078ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f16b10_0 .net/2u *"_ivl_0", 0 0, L_0x148078ef8;  1 drivers
v0x146f16bd0_0 .net *"_ivl_11", 5 0, L_0x146f7cda0;  1 drivers
v0x146f16c70_0 .net *"_ivl_2", 5 0, L_0x146f7cbe0;  1 drivers
L_0x148078f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f16d00_0 .net/2u *"_ivl_4", 0 0, L_0x148078f40;  1 drivers
v0x146f16d90_0 .net *"_ivl_6", 5 0, L_0x146f7cc80;  1 drivers
L_0x148078f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x146f16e60_0 .net *"_ivl_8", 5 0, L_0x148078f88;  1 drivers
v0x146f16f10_0 .net "rc", 0 0, L_0x146f7c280;  alias, 1 drivers
v0x146f16fb0_0 .net "regime", 4 0, L_0x146f7c470;  alias, 1 drivers
v0x146f17060_0 .net "regime_N", 5 0, L_0x146f7cea0;  alias, 1 drivers
L_0x146f7cbe0 .concat [ 5 1 0 0], L_0x146f7c470, L_0x148078ef8;
L_0x146f7cc80 .concat [ 5 1 0 0], L_0x146f7c470, L_0x148078f40;
L_0x146f7cda0 .arith/sub 6, L_0x148078f88, L_0x146f7cc80;
L_0x146f7cea0 .functor MUXZ 6, L_0x146f7cda0, L_0x146f7cbe0, L_0x146f7c280, C4<>;
S_0x146f171c0 .scope module, "uut_abs_regime2" "abs_regime" 3 71, 3 252 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x146f16e20 .param/l "N" 0 3 253, C4<00000000000000000000000000000101>;
L_0x148078fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f174b0_0 .net/2u *"_ivl_0", 0 0, L_0x148078fd0;  1 drivers
v0x146f17570_0 .net *"_ivl_11", 5 0, L_0x146f7d200;  1 drivers
v0x146f17610_0 .net *"_ivl_2", 5 0, L_0x146f7d000;  1 drivers
L_0x148079018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f176a0_0 .net/2u *"_ivl_4", 0 0, L_0x148079018;  1 drivers
v0x146f17730_0 .net *"_ivl_6", 5 0, L_0x146f7d0e0;  1 drivers
L_0x148079060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x146f17800_0 .net *"_ivl_8", 5 0, L_0x148079060;  1 drivers
v0x146f178b0_0 .net "rc", 0 0, L_0x146f7bfd0;  alias, 1 drivers
v0x146f17950_0 .net "regime", 4 0, L_0x146f7c320;  alias, 1 drivers
v0x146f17a00_0 .net "regime_N", 5 0, L_0x146f7d340;  alias, 1 drivers
L_0x146f7d000 .concat [ 5 1 0 0], L_0x146f7c320, L_0x148078fd0;
L_0x146f7d0e0 .concat [ 5 1 0 0], L_0x146f7c320, L_0x148079018;
L_0x146f7d200 .arith/sub 6, L_0x148079060, L_0x146f7d0e0;
L_0x146f7d340 .functor MUXZ 6, L_0x146f7d200, L_0x146f7d000, L_0x146f7bfd0, C4<>;
S_0x146f17b60 .scope module, "uut_add_mantovf" "add_1" 3 115, 3 243 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x146f177c0 .param/l "N" 0 3 244, C4<0000000000000000000000000000001000>;
v0x146f17d60_0 .net *"_ivl_0", 8 0, L_0x146f8b2a0;  1 drivers
L_0x148079ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x146f17ea0_0 .net *"_ivl_3", 7 0, L_0x148079ac8;  1 drivers
v0x146f17f50_0 .net "a", 8 0, L_0x146f8b5c0;  alias, 1 drivers
v0x146f18040_0 .net "c", 8 0, L_0x146f8b9f0;  alias, 1 drivers
v0x146f180f0_0 .net "mant_ovf", 0 0, L_0x146f8bb70;  1 drivers
L_0x146f8b2a0 .concat [ 1 8 0 0], L_0x146f8bb70, L_0x148079ac8;
L_0x146f8b9f0 .arith/sum 9, L_0x146f8b5c0, L_0x146f8b2a0;
S_0x146f181e0 .scope module, "uut_add_sub_N" "add_sub_N" 3 98, 3 230 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x146f183a0 .param/l "N" 0 3 231, +C4<00000000000000000000000000100000>;
v0x146f19f80_0 .net "a", 31 0, L_0x146f61dc0;  alias, 1 drivers
v0x146f1a070_0 .net "b", 31 0, L_0x146f7f080;  alias, 1 drivers
v0x146f1a100_0 .net "c", 32 0, L_0x146f7f770;  alias, 1 drivers
v0x146f1a190_0 .net "c_add", 32 0, L_0x146f7f370;  1 drivers
v0x146f1a270_0 .net "c_sub", 32 0, L_0x146f7f670;  1 drivers
v0x146f1a380_0 .net "op", 0 0, L_0x146f7c0d0;  alias, 1 drivers
L_0x146f7f770 .functor MUXZ 33, L_0x146f7f670, L_0x146f7f370, L_0x146f7c0d0, C4<>;
S_0x146f18520 .scope module, "a11" "add_N" 3 237, 3 204 0, S_0x146f181e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x146f186f0 .param/l "N" 0 3 205, +C4<00000000000000000000000000100000>;
L_0x1480792e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f18ce0_0 .net/2u *"_ivl_0", 0 0, L_0x1480792e8;  1 drivers
L_0x148079330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f18da0_0 .net/2u *"_ivl_4", 0 0, L_0x148079330;  1 drivers
v0x146f18e40_0 .net "a", 31 0, L_0x146f61dc0;  alias, 1 drivers
v0x146f18ef0_0 .net "ain", 32 0, L_0x146f7f130;  1 drivers
v0x146f18fb0_0 .net "b", 31 0, L_0x146f7f080;  alias, 1 drivers
v0x146f19080_0 .net "bin", 32 0, L_0x146f7f250;  1 drivers
v0x146f19130_0 .net "c", 32 0, L_0x146f7f370;  alias, 1 drivers
L_0x146f7f130 .concat [ 32 1 0 0], L_0x146f61dc0, L_0x1480792e8;
L_0x146f7f250 .concat [ 32 1 0 0], L_0x146f7f080, L_0x148079330;
S_0x146f18800 .scope module, "a1" "add_N_in" 3 210, 3 222 0, S_0x146f18520;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x146f189d0 .param/l "N" 0 3 223, +C4<00000000000000000000000000100000>;
v0x146f18ae0_0 .net "a", 32 0, L_0x146f7f130;  alias, 1 drivers
v0x146f18ba0_0 .net "b", 32 0, L_0x146f7f250;  alias, 1 drivers
v0x146f18c40_0 .net "c", 32 0, L_0x146f7f370;  alias, 1 drivers
L_0x146f7f370 .arith/sum 33, L_0x146f7f130, L_0x146f7f250;
S_0x146f19220 .scope module, "s11" "sub_N" 3 238, 3 194 0, S_0x146f181e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x146f193f0 .param/l "N" 0 3 195, +C4<00000000000000000000000000100000>;
L_0x148079378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f19a30_0 .net/2u *"_ivl_0", 0 0, L_0x148079378;  1 drivers
L_0x1480793c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f19af0_0 .net/2u *"_ivl_4", 0 0, L_0x1480793c0;  1 drivers
v0x146f19b90_0 .net "a", 31 0, L_0x146f61dc0;  alias, 1 drivers
v0x146f19c60_0 .net "ain", 32 0, L_0x146f7f470;  1 drivers
v0x146f19d10_0 .net "b", 31 0, L_0x146f7f080;  alias, 1 drivers
v0x146f19e20_0 .net "bin", 32 0, L_0x146f7f550;  1 drivers
v0x146f19eb0_0 .net "c", 32 0, L_0x146f7f670;  alias, 1 drivers
L_0x146f7f470 .concat [ 32 1 0 0], L_0x146f61dc0, L_0x148079378;
L_0x146f7f550 .concat [ 32 1 0 0], L_0x146f7f080, L_0x1480793c0;
S_0x146f19560 .scope module, "s1" "sub_N_in" 3 200, 3 214 0, S_0x146f19220;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x146f19720 .param/l "N" 0 3 215, +C4<00000000000000000000000000100000>;
v0x146f19830_0 .net "a", 32 0, L_0x146f7f470;  alias, 1 drivers
v0x146f198f0_0 .net "b", 32 0, L_0x146f7f550;  alias, 1 drivers
v0x146f19990_0 .net "c", 32 0, L_0x146f7f670;  alias, 1 drivers
L_0x146f7f670 .arith/sub 33, L_0x146f7f470, L_0x146f7f550;
S_0x146f1a430 .scope module, "uut_add_ulp" "add_N" 3 143, 3 204 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x146f1a5f0 .param/l "N" 0 3 205, +C4<00000000000000000000000000100000>;
L_0x148079d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f1ac40_0 .net/2u *"_ivl_0", 0 0, L_0x148079d98;  1 drivers
L_0x148079de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f1ad00_0 .net/2u *"_ivl_4", 0 0, L_0x148079de0;  1 drivers
v0x146f1ada0_0 .net "a", 31 0, L_0x146f8ee80;  1 drivers
v0x146f1ae50_0 .net "ain", 32 0, L_0x146f8e250;  1 drivers
v0x146f1af10_0 .net "b", 31 0, L_0x146f8e7b0;  alias, 1 drivers
v0x146f1aff0_0 .net "bin", 32 0, L_0x146f8e370;  1 drivers
v0x146f1b090_0 .net "c", 32 0, L_0x146f8ed80;  alias, 1 drivers
L_0x146f8e250 .concat [ 32 1 0 0], L_0x146f8ee80, L_0x148079d98;
L_0x146f8e370 .concat [ 32 1 0 0], L_0x146f8e7b0, L_0x148079de0;
S_0x146f1a760 .scope module, "a1" "add_N_in" 3 210, 3 222 0, S_0x146f1a430;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x146f1a930 .param/l "N" 0 3 223, +C4<00000000000000000000000000100000>;
v0x146f1aa40_0 .net "a", 32 0, L_0x146f8e250;  alias, 1 drivers
v0x146f1ab00_0 .net "b", 32 0, L_0x146f8e370;  alias, 1 drivers
v0x146f1aba0_0 .net "c", 32 0, L_0x146f8ed80;  alias, 1 drivers
L_0x146f8ed80 .arith/sum 33, L_0x146f8e250, L_0x146f8e370;
S_0x146f1b180 .scope module, "uut_de1" "data_extract_v1" 3 42, 3 155 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x146f1b340 .param/l "Bs" 0 3 166, C4<00000000000000000000000000000101>;
P_0x146f1b380 .param/l "N" 0 3 165, +C4<00000000000000000000000000100000>;
P_0x146f1b3c0 .param/l "es" 0 3 167, +C4<00000000000000000000000000000010>;
L_0x146f63e20 .functor BUFZ 32, L_0x146f63a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146f63fb0 .functor NOT 32, L_0x146f63e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1480785b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x146f6de50 .functor XOR 1, L_0x146f63e90, L_0x1480785b0, C4<0>, C4<0>;
v0x146f39c10_0 .net/2u *"_ivl_10", 0 0, L_0x1480785b0;  1 drivers
v0x146f39cc0_0 .net *"_ivl_12", 0 0, L_0x146f6de50;  1 drivers
L_0x1480785f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x146f39d70_0 .net/2u *"_ivl_16", 4 0, L_0x1480785f8;  1 drivers
v0x146f39e30_0 .net *"_ivl_18", 4 0, L_0x146f6e0a0;  1 drivers
v0x146f39ee0_0 .net *"_ivl_23", 29 0, L_0x146f6f780;  1 drivers
L_0x1480787a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f39fd0_0 .net/2u *"_ivl_24", 1 0, L_0x1480787a8;  1 drivers
v0x146f3a080_0 .net *"_ivl_4", 31 0, L_0x146f63fb0;  1 drivers
v0x146f3a130_0 .net *"_ivl_9", 30 0, L_0x146f6ddb0;  1 drivers
v0x146f3a1e0_0 .net "exp", 1 0, L_0x146f6f980;  alias, 1 drivers
v0x146f3a2f0_0 .net "in", 31 0, L_0x146f63a10;  alias, 1 drivers
v0x146f3a3a0_0 .net "k", 4 0, L_0x146f6dc10;  1 drivers
v0x146f3a440_0 .net "mant", 29 0, L_0x146f6fab0;  alias, 1 drivers
v0x146f3a4f0_0 .net "rc", 0 0, L_0x146f63e90;  alias, 1 drivers
v0x146f3a590_0 .net "regime", 4 0, L_0x146f6e1a0;  alias, 1 drivers
v0x146f3a640_0 .net "xin", 31 0, L_0x146f63e20;  1 drivers
v0x146f3a6f0_0 .net "xin_r", 31 0, L_0x146f64020;  1 drivers
v0x146f3a7a0_0 .net "xin_tmp", 31 0, L_0x146f6f690;  1 drivers
L_0x146f63e90 .part L_0x146f63e20, 30, 1;
L_0x146f64020 .functor MUXZ 32, L_0x146f63e20, L_0x146f63fb0, L_0x146f63e90, C4<>;
L_0x146f6ddb0 .part L_0x146f64020, 0, 31;
L_0x146f6df40 .concat [ 1 31 0 0], L_0x146f6de50, L_0x146f6ddb0;
L_0x146f6e0a0 .arith/sub 5, L_0x146f6dc10, L_0x1480785f8;
L_0x146f6e1a0 .functor MUXZ 5, L_0x146f6dc10, L_0x146f6e0a0, L_0x146f63e90, C4<>;
L_0x146f6f780 .part L_0x146f63e20, 0, 30;
L_0x146f6f860 .concat [ 2 30 0 0], L_0x1480787a8, L_0x146f6f780;
L_0x146f6f980 .part L_0x146f6f690, 30, 2;
L_0x146f6fab0 .part L_0x146f6f690, 0, 30;
S_0x146f1b5b0 .scope function.vec4.s32, "log2" "log2" 3 156, 3 156 0, S_0x146f1b180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f1b5b0
v0x146f1b840_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.log2 ;
    %load/vec4 v0x146f1b840_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f1b840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.68 ;
    %load/vec4 v0x146f1b840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.69, 5;
    %load/vec4 v0x146f1b840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f1b840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.68;
T_34.69 ;
    %end;
S_0x146f1b8f0 .scope module, "ls" "DSR_left_N_S" 3 186, 3 285 0, S_0x146f1b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x146f1bac0 .param/l "N" 0 3 286, +C4<00000000000000000000000000100000>;
P_0x146f1bb00 .param/l "S" 0 3 287, C4<00000000000000000000000000000101>;
L_0x146f6f690 .functor BUFZ 32, L_0x146f6f120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148078760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f1d180_0 .net *"_ivl_11", 0 0, L_0x148078760;  1 drivers
v0x146f1d240_0 .net *"_ivl_6", 0 0, L_0x146f6f240;  1 drivers
v0x146f1d2f0_0 .net *"_ivl_7", 31 0, L_0x146f6f3b0;  1 drivers
v0x146f1d3b0_0 .net *"_ivl_9", 30 0, L_0x146f6f310;  1 drivers
v0x146f1d460_0 .net "a", 31 0, L_0x146f6f860;  1 drivers
v0x146f1d550_0 .net "b", 4 0, L_0x146f6dc10;  alias, 1 drivers
v0x146f1d600_0 .net "c", 31 0, L_0x146f6f690;  alias, 1 drivers
v0x146f1d6b0 .array "tmp", 0 4;
v0x146f1d6b0_0 .net v0x146f1d6b0 0, 31 0, L_0x146f6f530; 1 drivers
v0x146f1d6b0_1 .net v0x146f1d6b0 1, 31 0, L_0x146f6e520; 1 drivers
v0x146f1d6b0_2 .net v0x146f1d6b0 2, 31 0, L_0x146f6e9a0; 1 drivers
v0x146f1d6b0_3 .net v0x146f1d6b0 3, 31 0, L_0x146f6ed60; 1 drivers
v0x146f1d6b0_4 .net v0x146f1d6b0 4, 31 0, L_0x146f6f120; 1 drivers
L_0x146f6e2c0 .part L_0x146f6dc10, 1, 1;
L_0x146f6e680 .part L_0x146f6dc10, 2, 1;
L_0x146f6eac0 .part L_0x146f6dc10, 3, 1;
L_0x146f6ee80 .part L_0x146f6dc10, 4, 1;
L_0x146f6f240 .part L_0x146f6dc10, 0, 1;
L_0x146f6f310 .part L_0x146f6f860, 0, 31;
L_0x146f6f3b0 .concat [ 1 31 0 0], L_0x148078760, L_0x146f6f310;
L_0x146f6f530 .functor MUXZ 32, L_0x146f6f860, L_0x146f6f3b0, L_0x146f6f240, C4<>;
S_0x146f1bcf0 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 296, 3 296 0, S_0x146f1b8f0;
 .timescale -9 -12;
P_0x146f1bec0 .param/l "i" 1 3 296, +C4<01>;
v0x146f1bf60_0 .net *"_ivl_1", 0 0, L_0x146f6e2c0;  1 drivers
v0x146f1bff0_0 .net *"_ivl_3", 31 0, L_0x146f6e400;  1 drivers
v0x146f1c080_0 .net *"_ivl_5", 29 0, L_0x146f6e360;  1 drivers
L_0x148078640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f1c110_0 .net *"_ivl_7", 1 0, L_0x148078640;  1 drivers
L_0x146f6e360 .part L_0x146f6f530, 0, 30;
L_0x146f6e400 .concat [ 2 30 0 0], L_0x148078640, L_0x146f6e360;
L_0x146f6e520 .functor MUXZ 32, L_0x146f6f530, L_0x146f6e400, L_0x146f6e2c0, C4<>;
S_0x146f1c1b0 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 296, 3 296 0, S_0x146f1b8f0;
 .timescale -9 -12;
P_0x146f1c390 .param/l "i" 1 3 296, +C4<010>;
v0x146f1c420_0 .net *"_ivl_1", 0 0, L_0x146f6e680;  1 drivers
v0x146f1c4d0_0 .net *"_ivl_3", 31 0, L_0x146f6e8c0;  1 drivers
v0x146f1c580_0 .net *"_ivl_5", 27 0, L_0x146f6e820;  1 drivers
L_0x148078688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x146f1c640_0 .net *"_ivl_7", 3 0, L_0x148078688;  1 drivers
L_0x146f6e820 .part L_0x146f6e520, 0, 28;
L_0x146f6e8c0 .concat [ 4 28 0 0], L_0x148078688, L_0x146f6e820;
L_0x146f6e9a0 .functor MUXZ 32, L_0x146f6e520, L_0x146f6e8c0, L_0x146f6e680, C4<>;
S_0x146f1c6f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 296, 3 296 0, S_0x146f1b8f0;
 .timescale -9 -12;
P_0x146f1c8e0 .param/l "i" 1 3 296, +C4<011>;
v0x146f1c970_0 .net *"_ivl_1", 0 0, L_0x146f6eac0;  1 drivers
v0x146f1ca20_0 .net *"_ivl_3", 31 0, L_0x146f6ec40;  1 drivers
v0x146f1cad0_0 .net *"_ivl_5", 23 0, L_0x146f6eb60;  1 drivers
L_0x1480786d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x146f1cb90_0 .net *"_ivl_7", 7 0, L_0x1480786d0;  1 drivers
L_0x146f6eb60 .part L_0x146f6e9a0, 0, 24;
L_0x146f6ec40 .concat [ 8 24 0 0], L_0x1480786d0, L_0x146f6eb60;
L_0x146f6ed60 .functor MUXZ 32, L_0x146f6e9a0, L_0x146f6ec40, L_0x146f6eac0, C4<>;
S_0x146f1cc40 .scope generate, "loop_blk[4]" "loop_blk[4]" 3 296, 3 296 0, S_0x146f1b8f0;
 .timescale -9 -12;
P_0x146f1ce10 .param/l "i" 1 3 296, +C4<0100>;
v0x146f1ceb0_0 .net *"_ivl_1", 0 0, L_0x146f6ee80;  1 drivers
v0x146f1cf60_0 .net *"_ivl_3", 31 0, L_0x146f6f000;  1 drivers
v0x146f1d010_0 .net *"_ivl_5", 15 0, L_0x146f6ef20;  1 drivers
L_0x148078718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f1d0d0_0 .net *"_ivl_7", 15 0, L_0x148078718;  1 drivers
L_0x146f6ef20 .part L_0x146f6ed60, 0, 16;
L_0x146f6f000 .concat [ 16 16 0 0], L_0x148078718, L_0x146f6ef20;
L_0x146f6f120 .functor MUXZ 32, L_0x146f6ed60, L_0x146f6f000, L_0x146f6ee80, C4<>;
S_0x146f1d800 .scope module, "xinst_k" "LOD_N" 3 181, 3 327 0, S_0x146f1b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x146f1d9c0 .param/l "N" 0 3 338, +C4<00000000000000000000000000100000>;
P_0x146f1da00 .param/l "S" 0 3 339, C4<00000000000000000000000000000101>;
v0x146f399b0_0 .net "in", 31 0, L_0x146f6df40;  1 drivers
v0x146f39a80_0 .net "out", 4 0, L_0x146f6dc10;  alias, 1 drivers
v0x146f39b50_0 .net "vld", 0 0, L_0x146f6d960;  1 drivers
S_0x146f1dbb0 .scope module, "l1" "LOD" 3 344, 3 348 0, S_0x146f1d800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f1da80 .param/l "N" 0 3 360, +C4<00000000000000000000000000100000>;
P_0x146f1dac0 .param/l "S" 0 3 361, C4<00000000000000000000000000000101>;
v0x146f39430_0 .net "in", 31 0, L_0x146f6df40;  alias, 1 drivers
v0x146f394f0_0 .net "out", 4 0, L_0x146f6dc10;  alias, 1 drivers
v0x146f395b0_0 .net "vld", 0 0, L_0x146f6d960;  alias, 1 drivers
L_0x146f68c70 .part L_0x146f6df40, 0, 16;
L_0x146f6d8c0 .part L_0x146f6df40, 16, 16;
S_0x146f1df30 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f1dbb0;
 .timescale -9 -12;
L_0x146f6d960 .functor OR 1, L_0x146f68860, L_0x146f6d4b0, C4<0>, C4<0>;
L_0x148078568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f38c30_0 .net/2u *"_ivl_4", 0 0, L_0x148078568;  1 drivers
v0x146f38cf0_0 .net *"_ivl_6", 4 0, L_0x146f6da10;  1 drivers
v0x146f38d90_0 .net *"_ivl_8", 4 0, L_0x146f6daf0;  1 drivers
v0x146f38e40_0 .net "out_h", 3 0, L_0x146f6d760;  1 drivers
v0x146f38f00_0 .net "out_l", 3 0, L_0x146f68b10;  1 drivers
v0x146f38fd0_0 .net "out_vh", 0 0, L_0x146f6d4b0;  1 drivers
v0x146f39080_0 .net "out_vl", 0 0, L_0x146f68860;  1 drivers
L_0x146f6da10 .concat [ 4 1 0 0], L_0x146f6d760, L_0x148078568;
L_0x146f6daf0 .concat [ 4 1 0 0], L_0x146f68b10, L_0x146f68860;
L_0x146f6dc10 .functor MUXZ 5, L_0x146f6daf0, L_0x146f6da10, L_0x146f6d4b0, C4<>;
S_0x146f1e100 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f1df30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f1ddc0 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x146f1de00 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x146f2b400_0 .net "in", 15 0, L_0x146f6d8c0;  1 drivers
v0x146f2b4c0_0 .net "out", 3 0, L_0x146f6d760;  alias, 1 drivers
v0x146f2b570_0 .net "vld", 0 0, L_0x146f6d4b0;  alias, 1 drivers
L_0x146f6b000 .part L_0x146f6d8c0, 0, 8;
L_0x146f6d3d0 .part L_0x146f6d8c0, 8, 8;
S_0x146f1e480 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f1e100;
 .timescale -9 -12;
L_0x146f6d4b0 .functor OR 1, L_0x146f6abf0, L_0x146f6cfc0, C4<0>, C4<0>;
L_0x148078520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f2ac00_0 .net/2u *"_ivl_4", 0 0, L_0x148078520;  1 drivers
v0x146f2acc0_0 .net *"_ivl_6", 3 0, L_0x146f6d560;  1 drivers
v0x146f2ad60_0 .net *"_ivl_8", 3 0, L_0x146f6d640;  1 drivers
v0x146f2ae10_0 .net "out_h", 2 0, L_0x146f6d270;  1 drivers
v0x146f2aed0_0 .net "out_l", 2 0, L_0x146f6aea0;  1 drivers
v0x146f2afa0_0 .net "out_vh", 0 0, L_0x146f6cfc0;  1 drivers
v0x146f2b050_0 .net "out_vl", 0 0, L_0x146f6abf0;  1 drivers
L_0x146f6d560 .concat [ 3 1 0 0], L_0x146f6d270, L_0x148078520;
L_0x146f6d640 .concat [ 3 1 0 0], L_0x146f6aea0, L_0x146f6abf0;
L_0x146f6d760 .functor MUXZ 4, L_0x146f6d640, L_0x146f6d560, L_0x146f6cfc0, C4<>;
S_0x146f1e650 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f1e480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f1e310 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146f1e350 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f24690_0 .net "in", 7 0, L_0x146f6d3d0;  1 drivers
v0x146f24750_0 .net "out", 2 0, L_0x146f6d270;  alias, 1 drivers
v0x146f24800_0 .net "vld", 0 0, L_0x146f6cfc0;  alias, 1 drivers
L_0x146f6bf30 .part L_0x146f6d3d0, 0, 4;
L_0x146f6cee0 .part L_0x146f6d3d0, 4, 4;
S_0x146f1e9d0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f1e650;
 .timescale -9 -12;
L_0x146f6cfc0 .functor OR 1, L_0x146f6bb20, L_0x146f6ca50, C4<0>, C4<0>;
L_0x1480784d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f23e90_0 .net/2u *"_ivl_4", 0 0, L_0x1480784d8;  1 drivers
v0x146f23f50_0 .net *"_ivl_6", 2 0, L_0x146f6d070;  1 drivers
v0x146f23ff0_0 .net *"_ivl_8", 2 0, L_0x146f6d150;  1 drivers
v0x146f240a0_0 .net "out_h", 1 0, L_0x146f6cdc0;  1 drivers
v0x146f24160_0 .net "out_l", 1 0, L_0x146f6bdd0;  1 drivers
v0x146f24230_0 .net "out_vh", 0 0, L_0x146f6ca50;  1 drivers
v0x146f242e0_0 .net "out_vl", 0 0, L_0x146f6bb20;  1 drivers
L_0x146f6d070 .concat [ 2 1 0 0], L_0x146f6cdc0, L_0x1480784d8;
L_0x146f6d150 .concat [ 2 1 0 0], L_0x146f6bdd0, L_0x146f6bb20;
L_0x146f6d270 .functor MUXZ 3, L_0x146f6d150, L_0x146f6d070, L_0x146f6ca50, C4<>;
S_0x146f1eba0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f1e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f1e860 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f1e8a0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f21280_0 .net "in", 3 0, L_0x146f6cee0;  1 drivers
v0x146f21340_0 .net "out", 1 0, L_0x146f6cdc0;  alias, 1 drivers
v0x146f213f0_0 .net "vld", 0 0, L_0x146f6ca50;  alias, 1 drivers
L_0x146f6c410 .part L_0x146f6cee0, 0, 2;
L_0x146f6c930 .part L_0x146f6cee0, 2, 2;
S_0x146f1ef20 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f1eba0;
 .timescale -9 -12;
L_0x146f6ca50 .functor OR 1, L_0x146f6bfd0, L_0x146f6c530, C4<0>, C4<0>;
L_0x148078490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f20a80_0 .net/2u *"_ivl_4", 0 0, L_0x148078490;  1 drivers
v0x146f20b40_0 .net *"_ivl_6", 1 0, L_0x146f6cc00;  1 drivers
v0x146f20be0_0 .net *"_ivl_8", 1 0, L_0x146f6cca0;  1 drivers
v0x146f20c90_0 .net "out_h", 0 0, L_0x146f6c800;  1 drivers
v0x146f20d50_0 .net "out_l", 0 0, L_0x146f6c2e0;  1 drivers
v0x146f20e20_0 .net "out_vh", 0 0, L_0x146f6c530;  1 drivers
v0x146f20ed0_0 .net "out_vl", 0 0, L_0x146f6bfd0;  1 drivers
L_0x146f6cc00 .concat [ 1 1 0 0], L_0x146f6c800, L_0x148078490;
L_0x146f6cca0 .concat [ 1 1 0 0], L_0x146f6c2e0, L_0x146f6bfd0;
L_0x146f6cdc0 .functor MUXZ 2, L_0x146f6cca0, L_0x146f6cc00, L_0x146f6c530, C4<>;
S_0x146f1f0f0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f1ef20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f1edb0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f1edf0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f1fb20_0 .net "in", 1 0, L_0x146f6c930;  1 drivers
v0x146f1fbe0_0 .net "out", 0 0, L_0x146f6c800;  alias, 1 drivers
v0x146f1fc90_0 .net "vld", 0 0, L_0x146f6c530;  alias, 1 drivers
L_0x146f6c5d0 .part L_0x146f6c930, 1, 1;
L_0x146f6c760 .part L_0x146f6c930, 0, 1;
S_0x146f1f470 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f1f0f0;
 .timescale -9 -12;
L_0x146f6c6b0 .functor NOT 1, L_0x146f6c5d0, C4<0>, C4<0>, C4<0>;
L_0x146f6c800 .functor AND 1, L_0x146f6c6b0, L_0x146f6c760, C4<1>, C4<1>;
v0x146f1f640_0 .net *"_ivl_2", 0 0, L_0x146f6c5d0;  1 drivers
v0x146f1f700_0 .net *"_ivl_3", 0 0, L_0x146f6c6b0;  1 drivers
v0x146f1f7a0_0 .net *"_ivl_5", 0 0, L_0x146f6c760;  1 drivers
L_0x146f6c530 .reduce/or L_0x146f6c930;
S_0x146f1f830 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f1f0f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f1f830
v0x146f1fa80_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f1fa80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f1fa80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.70 ;
    %load/vec4 v0x146f1fa80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.71, 5;
    %load/vec4 v0x146f1fa80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f1fa80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.70;
T_35.71 ;
    %end;
S_0x146f1fd90 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f1ef20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f1ff60 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f1ffa0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f20810_0 .net "in", 1 0, L_0x146f6c410;  1 drivers
v0x146f208d0_0 .net "out", 0 0, L_0x146f6c2e0;  alias, 1 drivers
v0x146f20980_0 .net "vld", 0 0, L_0x146f6bfd0;  alias, 1 drivers
L_0x146f6c0b0 .part L_0x146f6c410, 1, 1;
L_0x146f6c240 .part L_0x146f6c410, 0, 1;
S_0x146f20170 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f1fd90;
 .timescale -9 -12;
L_0x146f6c190 .functor NOT 1, L_0x146f6c0b0, C4<0>, C4<0>, C4<0>;
L_0x146f6c2e0 .functor AND 1, L_0x146f6c190, L_0x146f6c240, C4<1>, C4<1>;
v0x146f20330_0 .net *"_ivl_2", 0 0, L_0x146f6c0b0;  1 drivers
v0x146f203f0_0 .net *"_ivl_3", 0 0, L_0x146f6c190;  1 drivers
v0x146f20490_0 .net *"_ivl_5", 0 0, L_0x146f6c240;  1 drivers
L_0x146f6bfd0 .reduce/or L_0x146f6c410;
S_0x146f20520 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f1fd90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f20520
v0x146f20770_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f20770_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f20770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.72 ;
    %load/vec4 v0x146f20770_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.73, 5;
    %load/vec4 v0x146f20770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f20770_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.72;
T_36.73 ;
    %end;
S_0x146f20f80 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f1eba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f20f80
v0x146f211d0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f211d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f211d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.74 ;
    %load/vec4 v0x146f211d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.75, 5;
    %load/vec4 v0x146f211d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f211d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.74;
T_37.75 ;
    %end;
S_0x146f214f0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f1e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f216c0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f21700 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f23c20_0 .net "in", 3 0, L_0x146f6bf30;  1 drivers
v0x146f23ce0_0 .net "out", 1 0, L_0x146f6bdd0;  alias, 1 drivers
v0x146f23d90_0 .net "vld", 0 0, L_0x146f6bb20;  alias, 1 drivers
L_0x146f6b4e0 .part L_0x146f6bf30, 0, 2;
L_0x146f6ba00 .part L_0x146f6bf30, 2, 2;
S_0x146f218d0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f214f0;
 .timescale -9 -12;
L_0x146f6bb20 .functor OR 1, L_0x146f6b0a0, L_0x146f6b600, C4<0>, C4<0>;
L_0x148078448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f23420_0 .net/2u *"_ivl_4", 0 0, L_0x148078448;  1 drivers
v0x146f234e0_0 .net *"_ivl_6", 1 0, L_0x146f6bbd0;  1 drivers
v0x146f23580_0 .net *"_ivl_8", 1 0, L_0x146f6bcb0;  1 drivers
v0x146f23630_0 .net "out_h", 0 0, L_0x146f6b8d0;  1 drivers
v0x146f236f0_0 .net "out_l", 0 0, L_0x146f6b3b0;  1 drivers
v0x146f237c0_0 .net "out_vh", 0 0, L_0x146f6b600;  1 drivers
v0x146f23870_0 .net "out_vl", 0 0, L_0x146f6b0a0;  1 drivers
L_0x146f6bbd0 .concat [ 1 1 0 0], L_0x146f6b8d0, L_0x148078448;
L_0x146f6bcb0 .concat [ 1 1 0 0], L_0x146f6b3b0, L_0x146f6b0a0;
L_0x146f6bdd0 .functor MUXZ 2, L_0x146f6bcb0, L_0x146f6bbd0, L_0x146f6b600, C4<>;
S_0x146f21a90 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f218d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f21780 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f217c0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f224c0_0 .net "in", 1 0, L_0x146f6ba00;  1 drivers
v0x146f22580_0 .net "out", 0 0, L_0x146f6b8d0;  alias, 1 drivers
v0x146f22630_0 .net "vld", 0 0, L_0x146f6b600;  alias, 1 drivers
L_0x146f6b6a0 .part L_0x146f6ba00, 1, 1;
L_0x146f6b830 .part L_0x146f6ba00, 0, 1;
S_0x146f21e10 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f21a90;
 .timescale -9 -12;
L_0x146f6b780 .functor NOT 1, L_0x146f6b6a0, C4<0>, C4<0>, C4<0>;
L_0x146f6b8d0 .functor AND 1, L_0x146f6b780, L_0x146f6b830, C4<1>, C4<1>;
v0x146f21fe0_0 .net *"_ivl_2", 0 0, L_0x146f6b6a0;  1 drivers
v0x146f220a0_0 .net *"_ivl_3", 0 0, L_0x146f6b780;  1 drivers
v0x146f22140_0 .net *"_ivl_5", 0 0, L_0x146f6b830;  1 drivers
L_0x146f6b600 .reduce/or L_0x146f6ba00;
S_0x146f221d0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f21a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f221d0
v0x146f22420_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f22420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f22420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.76 ;
    %load/vec4 v0x146f22420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.77, 5;
    %load/vec4 v0x146f22420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f22420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.76;
T_38.77 ;
    %end;
S_0x146f22730 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f218d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f22900 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f22940 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f231b0_0 .net "in", 1 0, L_0x146f6b4e0;  1 drivers
v0x146f23270_0 .net "out", 0 0, L_0x146f6b3b0;  alias, 1 drivers
v0x146f23320_0 .net "vld", 0 0, L_0x146f6b0a0;  alias, 1 drivers
L_0x146f6b180 .part L_0x146f6b4e0, 1, 1;
L_0x146f6b310 .part L_0x146f6b4e0, 0, 1;
S_0x146f22b10 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f22730;
 .timescale -9 -12;
L_0x146f6b260 .functor NOT 1, L_0x146f6b180, C4<0>, C4<0>, C4<0>;
L_0x146f6b3b0 .functor AND 1, L_0x146f6b260, L_0x146f6b310, C4<1>, C4<1>;
v0x146f22cd0_0 .net *"_ivl_2", 0 0, L_0x146f6b180;  1 drivers
v0x146f22d90_0 .net *"_ivl_3", 0 0, L_0x146f6b260;  1 drivers
v0x146f22e30_0 .net *"_ivl_5", 0 0, L_0x146f6b310;  1 drivers
L_0x146f6b0a0 .reduce/or L_0x146f6b4e0;
S_0x146f22ec0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f22730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f22ec0
v0x146f23110_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f23110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f23110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.78 ;
    %load/vec4 v0x146f23110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.79, 5;
    %load/vec4 v0x146f23110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f23110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.78;
T_39.79 ;
    %end;
S_0x146f23920 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f214f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f23920
v0x146f23b70_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f23b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f23b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.80 ;
    %load/vec4 v0x146f23b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.81, 5;
    %load/vec4 v0x146f23b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f23b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.80;
T_40.81 ;
    %end;
S_0x146f24390 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f1e650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f24390
v0x146f245e0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f245e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f245e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.82 ;
    %load/vec4 v0x146f245e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.83, 5;
    %load/vec4 v0x146f245e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f245e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.82;
T_41.83 ;
    %end;
S_0x146f24900 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f1e480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f24ad0 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146f24b10 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f2a990_0 .net "in", 7 0, L_0x146f6b000;  1 drivers
v0x146f2aa50_0 .net "out", 2 0, L_0x146f6aea0;  alias, 1 drivers
v0x146f2ab00_0 .net "vld", 0 0, L_0x146f6abf0;  alias, 1 drivers
L_0x146f69be0 .part L_0x146f6b000, 0, 4;
L_0x146f6ab10 .part L_0x146f6b000, 4, 4;
S_0x146f24ce0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f24900;
 .timescale -9 -12;
L_0x146f6abf0 .functor OR 1, L_0x146f697d0, L_0x146f6a700, C4<0>, C4<0>;
L_0x148078400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f2a190_0 .net/2u *"_ivl_4", 0 0, L_0x148078400;  1 drivers
v0x146f2a250_0 .net *"_ivl_6", 2 0, L_0x146f6aca0;  1 drivers
v0x146f2a2f0_0 .net *"_ivl_8", 2 0, L_0x146f6ad80;  1 drivers
v0x146f2a3a0_0 .net "out_h", 1 0, L_0x146f6a9b0;  1 drivers
v0x146f2a460_0 .net "out_l", 1 0, L_0x146f69a80;  1 drivers
v0x146f2a530_0 .net "out_vh", 0 0, L_0x146f6a700;  1 drivers
v0x146f2a5e0_0 .net "out_vl", 0 0, L_0x146f697d0;  1 drivers
L_0x146f6aca0 .concat [ 2 1 0 0], L_0x146f6a9b0, L_0x148078400;
L_0x146f6ad80 .concat [ 2 1 0 0], L_0x146f69a80, L_0x146f697d0;
L_0x146f6aea0 .functor MUXZ 3, L_0x146f6ad80, L_0x146f6aca0, L_0x146f6a700, C4<>;
S_0x146f24ea0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f24ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f24b90 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f24bd0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f27580_0 .net "in", 3 0, L_0x146f6ab10;  1 drivers
v0x146f27640_0 .net "out", 1 0, L_0x146f6a9b0;  alias, 1 drivers
v0x146f276f0_0 .net "vld", 0 0, L_0x146f6a700;  alias, 1 drivers
L_0x146f6a0c0 .part L_0x146f6ab10, 0, 2;
L_0x146f6a5e0 .part L_0x146f6ab10, 2, 2;
S_0x146f25220 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f24ea0;
 .timescale -9 -12;
L_0x146f6a700 .functor OR 1, L_0x146f69c80, L_0x146f6a1e0, C4<0>, C4<0>;
L_0x1480783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f26d80_0 .net/2u *"_ivl_4", 0 0, L_0x1480783b8;  1 drivers
v0x146f26e40_0 .net *"_ivl_6", 1 0, L_0x146f6a7b0;  1 drivers
v0x146f26ee0_0 .net *"_ivl_8", 1 0, L_0x146f6a890;  1 drivers
v0x146f26f90_0 .net "out_h", 0 0, L_0x146f6a4b0;  1 drivers
v0x146f27050_0 .net "out_l", 0 0, L_0x146f69f90;  1 drivers
v0x146f27120_0 .net "out_vh", 0 0, L_0x146f6a1e0;  1 drivers
v0x146f271d0_0 .net "out_vl", 0 0, L_0x146f69c80;  1 drivers
L_0x146f6a7b0 .concat [ 1 1 0 0], L_0x146f6a4b0, L_0x1480783b8;
L_0x146f6a890 .concat [ 1 1 0 0], L_0x146f69f90, L_0x146f69c80;
L_0x146f6a9b0 .functor MUXZ 2, L_0x146f6a890, L_0x146f6a7b0, L_0x146f6a1e0, C4<>;
S_0x146f253f0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f25220;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f250b0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f250f0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f25e20_0 .net "in", 1 0, L_0x146f6a5e0;  1 drivers
v0x146f25ee0_0 .net "out", 0 0, L_0x146f6a4b0;  alias, 1 drivers
v0x146f25f90_0 .net "vld", 0 0, L_0x146f6a1e0;  alias, 1 drivers
L_0x146f6a280 .part L_0x146f6a5e0, 1, 1;
L_0x146f6a410 .part L_0x146f6a5e0, 0, 1;
S_0x146f25770 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f253f0;
 .timescale -9 -12;
L_0x146f6a360 .functor NOT 1, L_0x146f6a280, C4<0>, C4<0>, C4<0>;
L_0x146f6a4b0 .functor AND 1, L_0x146f6a360, L_0x146f6a410, C4<1>, C4<1>;
v0x146f25940_0 .net *"_ivl_2", 0 0, L_0x146f6a280;  1 drivers
v0x146f25a00_0 .net *"_ivl_3", 0 0, L_0x146f6a360;  1 drivers
v0x146f25aa0_0 .net *"_ivl_5", 0 0, L_0x146f6a410;  1 drivers
L_0x146f6a1e0 .reduce/or L_0x146f6a5e0;
S_0x146f25b30 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f253f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f25b30
v0x146f25d80_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f25d80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f25d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.84 ;
    %load/vec4 v0x146f25d80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.85, 5;
    %load/vec4 v0x146f25d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f25d80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.84;
T_42.85 ;
    %end;
S_0x146f26090 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f25220;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f26260 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f262a0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f26b10_0 .net "in", 1 0, L_0x146f6a0c0;  1 drivers
v0x146f26bd0_0 .net "out", 0 0, L_0x146f69f90;  alias, 1 drivers
v0x146f26c80_0 .net "vld", 0 0, L_0x146f69c80;  alias, 1 drivers
L_0x146f69d60 .part L_0x146f6a0c0, 1, 1;
L_0x146f69ef0 .part L_0x146f6a0c0, 0, 1;
S_0x146f26470 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f26090;
 .timescale -9 -12;
L_0x146f69e40 .functor NOT 1, L_0x146f69d60, C4<0>, C4<0>, C4<0>;
L_0x146f69f90 .functor AND 1, L_0x146f69e40, L_0x146f69ef0, C4<1>, C4<1>;
v0x146f26630_0 .net *"_ivl_2", 0 0, L_0x146f69d60;  1 drivers
v0x146f266f0_0 .net *"_ivl_3", 0 0, L_0x146f69e40;  1 drivers
v0x146f26790_0 .net *"_ivl_5", 0 0, L_0x146f69ef0;  1 drivers
L_0x146f69c80 .reduce/or L_0x146f6a0c0;
S_0x146f26820 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f26090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f26820
v0x146f26a70_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f26a70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f26a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.86 ;
    %load/vec4 v0x146f26a70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.87, 5;
    %load/vec4 v0x146f26a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f26a70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.86;
T_43.87 ;
    %end;
S_0x146f27280 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f24ea0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f27280
v0x146f274d0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f274d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f274d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.88 ;
    %load/vec4 v0x146f274d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.89, 5;
    %load/vec4 v0x146f274d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f274d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.88;
T_44.89 ;
    %end;
S_0x146f277f0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f24ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f279c0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f27a00 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f29f20_0 .net "in", 3 0, L_0x146f69be0;  1 drivers
v0x146f29fe0_0 .net "out", 1 0, L_0x146f69a80;  alias, 1 drivers
v0x146f2a090_0 .net "vld", 0 0, L_0x146f697d0;  alias, 1 drivers
L_0x146f69190 .part L_0x146f69be0, 0, 2;
L_0x146f696b0 .part L_0x146f69be0, 2, 2;
S_0x146f27bd0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f277f0;
 .timescale -9 -12;
L_0x146f697d0 .functor OR 1, L_0x146f68d50, L_0x146f692b0, C4<0>, C4<0>;
L_0x148078370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f29720_0 .net/2u *"_ivl_4", 0 0, L_0x148078370;  1 drivers
v0x146f297e0_0 .net *"_ivl_6", 1 0, L_0x146f69880;  1 drivers
v0x146f29880_0 .net *"_ivl_8", 1 0, L_0x146f69960;  1 drivers
v0x146f29930_0 .net "out_h", 0 0, L_0x146f69580;  1 drivers
v0x146f299f0_0 .net "out_l", 0 0, L_0x146f69060;  1 drivers
v0x146f29ac0_0 .net "out_vh", 0 0, L_0x146f692b0;  1 drivers
v0x146f29b70_0 .net "out_vl", 0 0, L_0x146f68d50;  1 drivers
L_0x146f69880 .concat [ 1 1 0 0], L_0x146f69580, L_0x148078370;
L_0x146f69960 .concat [ 1 1 0 0], L_0x146f69060, L_0x146f68d50;
L_0x146f69a80 .functor MUXZ 2, L_0x146f69960, L_0x146f69880, L_0x146f692b0, C4<>;
S_0x146f27d90 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f27bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f27a80 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f27ac0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f287c0_0 .net "in", 1 0, L_0x146f696b0;  1 drivers
v0x146f28880_0 .net "out", 0 0, L_0x146f69580;  alias, 1 drivers
v0x146f28930_0 .net "vld", 0 0, L_0x146f692b0;  alias, 1 drivers
L_0x146f69350 .part L_0x146f696b0, 1, 1;
L_0x146f694e0 .part L_0x146f696b0, 0, 1;
S_0x146f28110 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f27d90;
 .timescale -9 -12;
L_0x146f69430 .functor NOT 1, L_0x146f69350, C4<0>, C4<0>, C4<0>;
L_0x146f69580 .functor AND 1, L_0x146f69430, L_0x146f694e0, C4<1>, C4<1>;
v0x146f282e0_0 .net *"_ivl_2", 0 0, L_0x146f69350;  1 drivers
v0x146f283a0_0 .net *"_ivl_3", 0 0, L_0x146f69430;  1 drivers
v0x146f28440_0 .net *"_ivl_5", 0 0, L_0x146f694e0;  1 drivers
L_0x146f692b0 .reduce/or L_0x146f696b0;
S_0x146f284d0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f27d90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f284d0
v0x146f28720_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f28720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f28720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.90 ;
    %load/vec4 v0x146f28720_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.91, 5;
    %load/vec4 v0x146f28720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f28720_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.90;
T_45.91 ;
    %end;
S_0x146f28a30 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f27bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f28c00 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f28c40 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f294b0_0 .net "in", 1 0, L_0x146f69190;  1 drivers
v0x146f29570_0 .net "out", 0 0, L_0x146f69060;  alias, 1 drivers
v0x146f29620_0 .net "vld", 0 0, L_0x146f68d50;  alias, 1 drivers
L_0x146f68e30 .part L_0x146f69190, 1, 1;
L_0x146f68fc0 .part L_0x146f69190, 0, 1;
S_0x146f28e10 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f28a30;
 .timescale -9 -12;
L_0x146f68f10 .functor NOT 1, L_0x146f68e30, C4<0>, C4<0>, C4<0>;
L_0x146f69060 .functor AND 1, L_0x146f68f10, L_0x146f68fc0, C4<1>, C4<1>;
v0x146f28fd0_0 .net *"_ivl_2", 0 0, L_0x146f68e30;  1 drivers
v0x146f29090_0 .net *"_ivl_3", 0 0, L_0x146f68f10;  1 drivers
v0x146f29130_0 .net *"_ivl_5", 0 0, L_0x146f68fc0;  1 drivers
L_0x146f68d50 .reduce/or L_0x146f69190;
S_0x146f291c0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f28a30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f291c0
v0x146f29410_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f29410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f29410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.92 ;
    %load/vec4 v0x146f29410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.93, 5;
    %load/vec4 v0x146f29410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f29410_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.92;
T_46.93 ;
    %end;
S_0x146f29c20 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f277f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f29c20
v0x146f29e70_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f29e70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f29e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.94 ;
    %load/vec4 v0x146f29e70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.95, 5;
    %load/vec4 v0x146f29e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f29e70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.94;
T_47.95 ;
    %end;
S_0x146f2a690 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f24900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f2a690
v0x146f2a8e0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f2a8e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f2a8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.96 ;
    %load/vec4 v0x146f2a8e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.97, 5;
    %load/vec4 v0x146f2a8e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f2a8e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.96;
T_48.97 ;
    %end;
S_0x146f2b100 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f1e100;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f2b100
v0x146f2b350_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x146f2b350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f2b350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.98 ;
    %load/vec4 v0x146f2b350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.99, 5;
    %load/vec4 v0x146f2b350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f2b350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.98;
T_49.99 ;
    %end;
S_0x146f2b670 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f1df30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f2b840 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x146f2b880 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x146f389c0_0 .net "in", 15 0, L_0x146f68c70;  1 drivers
v0x146f38a80_0 .net "out", 3 0, L_0x146f68b10;  alias, 1 drivers
v0x146f38b30_0 .net "vld", 0 0, L_0x146f68860;  alias, 1 drivers
L_0x146f663f0 .part L_0x146f68c70, 0, 8;
L_0x146f68780 .part L_0x146f68c70, 8, 8;
S_0x146f2ba50 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f2b670;
 .timescale -9 -12;
L_0x146f68860 .functor OR 1, L_0x146f65fe0, L_0x146f68370, C4<0>, C4<0>;
L_0x148078328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f381c0_0 .net/2u *"_ivl_4", 0 0, L_0x148078328;  1 drivers
v0x146f38280_0 .net *"_ivl_6", 3 0, L_0x146f68910;  1 drivers
v0x146f38320_0 .net *"_ivl_8", 3 0, L_0x146f689f0;  1 drivers
v0x146f383d0_0 .net "out_h", 2 0, L_0x146f68620;  1 drivers
v0x146f38490_0 .net "out_l", 2 0, L_0x146f66290;  1 drivers
v0x146f38560_0 .net "out_vh", 0 0, L_0x146f68370;  1 drivers
v0x146f38610_0 .net "out_vl", 0 0, L_0x146f65fe0;  1 drivers
L_0x146f68910 .concat [ 3 1 0 0], L_0x146f68620, L_0x148078328;
L_0x146f689f0 .concat [ 3 1 0 0], L_0x146f66290, L_0x146f65fe0;
L_0x146f68b10 .functor MUXZ 4, L_0x146f689f0, L_0x146f68910, L_0x146f68370, C4<>;
S_0x146f2bc10 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f2ba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f2b900 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146f2b940 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f31c50_0 .net "in", 7 0, L_0x146f68780;  1 drivers
v0x146f31d10_0 .net "out", 2 0, L_0x146f68620;  alias, 1 drivers
v0x146f31dc0_0 .net "vld", 0 0, L_0x146f68370;  alias, 1 drivers
L_0x146f67360 .part L_0x146f68780, 0, 4;
L_0x146f68290 .part L_0x146f68780, 4, 4;
S_0x146f2bf90 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f2bc10;
 .timescale -9 -12;
L_0x146f68370 .functor OR 1, L_0x146f66f10, L_0x146f67e80, C4<0>, C4<0>;
L_0x1480782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f31450_0 .net/2u *"_ivl_4", 0 0, L_0x1480782e0;  1 drivers
v0x146f31510_0 .net *"_ivl_6", 2 0, L_0x146f68420;  1 drivers
v0x146f315b0_0 .net *"_ivl_8", 2 0, L_0x146f68500;  1 drivers
v0x146f31660_0 .net "out_h", 1 0, L_0x146f68130;  1 drivers
v0x146f31720_0 .net "out_l", 1 0, L_0x146f67200;  1 drivers
v0x146f317f0_0 .net "out_vh", 0 0, L_0x146f67e80;  1 drivers
v0x146f318a0_0 .net "out_vl", 0 0, L_0x146f66f10;  1 drivers
L_0x146f68420 .concat [ 2 1 0 0], L_0x146f68130, L_0x1480782e0;
L_0x146f68500 .concat [ 2 1 0 0], L_0x146f67200, L_0x146f66f10;
L_0x146f68620 .functor MUXZ 3, L_0x146f68500, L_0x146f68420, L_0x146f67e80, C4<>;
S_0x146f2c160 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f2bf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f2be20 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f2be60 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f2e840_0 .net "in", 3 0, L_0x146f68290;  1 drivers
v0x146f2e900_0 .net "out", 1 0, L_0x146f68130;  alias, 1 drivers
v0x146f2e9b0_0 .net "vld", 0 0, L_0x146f67e80;  alias, 1 drivers
L_0x146f67840 .part L_0x146f68290, 0, 2;
L_0x146f67d60 .part L_0x146f68290, 2, 2;
S_0x146f2c4e0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f2c160;
 .timescale -9 -12;
L_0x146f67e80 .functor OR 1, L_0x146f67400, L_0x146f67960, C4<0>, C4<0>;
L_0x148078298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f2e040_0 .net/2u *"_ivl_4", 0 0, L_0x148078298;  1 drivers
v0x146f2e100_0 .net *"_ivl_6", 1 0, L_0x146f67f30;  1 drivers
v0x146f2e1a0_0 .net *"_ivl_8", 1 0, L_0x146f68010;  1 drivers
v0x146f2e250_0 .net "out_h", 0 0, L_0x146f67c30;  1 drivers
v0x146f2e310_0 .net "out_l", 0 0, L_0x146f67710;  1 drivers
v0x146f2e3e0_0 .net "out_vh", 0 0, L_0x146f67960;  1 drivers
v0x146f2e490_0 .net "out_vl", 0 0, L_0x146f67400;  1 drivers
L_0x146f67f30 .concat [ 1 1 0 0], L_0x146f67c30, L_0x148078298;
L_0x146f68010 .concat [ 1 1 0 0], L_0x146f67710, L_0x146f67400;
L_0x146f68130 .functor MUXZ 2, L_0x146f68010, L_0x146f67f30, L_0x146f67960, C4<>;
S_0x146f2c6b0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f2c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f2c370 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f2c3b0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f2d0e0_0 .net "in", 1 0, L_0x146f67d60;  1 drivers
v0x146f2d1a0_0 .net "out", 0 0, L_0x146f67c30;  alias, 1 drivers
v0x146f2d250_0 .net "vld", 0 0, L_0x146f67960;  alias, 1 drivers
L_0x146f67a00 .part L_0x146f67d60, 1, 1;
L_0x146f67b90 .part L_0x146f67d60, 0, 1;
S_0x146f2ca30 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f2c6b0;
 .timescale -9 -12;
L_0x146f67ae0 .functor NOT 1, L_0x146f67a00, C4<0>, C4<0>, C4<0>;
L_0x146f67c30 .functor AND 1, L_0x146f67ae0, L_0x146f67b90, C4<1>, C4<1>;
v0x146f2cc00_0 .net *"_ivl_2", 0 0, L_0x146f67a00;  1 drivers
v0x146f2ccc0_0 .net *"_ivl_3", 0 0, L_0x146f67ae0;  1 drivers
v0x146f2cd60_0 .net *"_ivl_5", 0 0, L_0x146f67b90;  1 drivers
L_0x146f67960 .reduce/or L_0x146f67d60;
S_0x146f2cdf0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f2c6b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f2cdf0
v0x146f2d040_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f2d040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f2d040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.100 ;
    %load/vec4 v0x146f2d040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.101, 5;
    %load/vec4 v0x146f2d040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f2d040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.100;
T_50.101 ;
    %end;
S_0x146f2d350 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f2c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f2d520 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f2d560 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f2ddd0_0 .net "in", 1 0, L_0x146f67840;  1 drivers
v0x146f2de90_0 .net "out", 0 0, L_0x146f67710;  alias, 1 drivers
v0x146f2df40_0 .net "vld", 0 0, L_0x146f67400;  alias, 1 drivers
L_0x146f674e0 .part L_0x146f67840, 1, 1;
L_0x146f67670 .part L_0x146f67840, 0, 1;
S_0x146f2d730 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f2d350;
 .timescale -9 -12;
L_0x146f675c0 .functor NOT 1, L_0x146f674e0, C4<0>, C4<0>, C4<0>;
L_0x146f67710 .functor AND 1, L_0x146f675c0, L_0x146f67670, C4<1>, C4<1>;
v0x146f2d8f0_0 .net *"_ivl_2", 0 0, L_0x146f674e0;  1 drivers
v0x146f2d9b0_0 .net *"_ivl_3", 0 0, L_0x146f675c0;  1 drivers
v0x146f2da50_0 .net *"_ivl_5", 0 0, L_0x146f67670;  1 drivers
L_0x146f67400 .reduce/or L_0x146f67840;
S_0x146f2dae0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f2d350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f2dae0
v0x146f2dd30_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f2dd30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f2dd30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.102 ;
    %load/vec4 v0x146f2dd30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.103, 5;
    %load/vec4 v0x146f2dd30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f2dd30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.102;
T_51.103 ;
    %end;
S_0x146f2e540 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f2c160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f2e540
v0x146f2e790_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f2e790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f2e790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.104 ;
    %load/vec4 v0x146f2e790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.105, 5;
    %load/vec4 v0x146f2e790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f2e790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.104;
T_52.105 ;
    %end;
S_0x146f2eab0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f2bf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f2ec80 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f2ecc0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f311e0_0 .net "in", 3 0, L_0x146f67360;  1 drivers
v0x146f312a0_0 .net "out", 1 0, L_0x146f67200;  alias, 1 drivers
v0x146f31350_0 .net "vld", 0 0, L_0x146f66f10;  alias, 1 drivers
L_0x146f668d0 .part L_0x146f67360, 0, 2;
L_0x146f66df0 .part L_0x146f67360, 2, 2;
S_0x146f2ee90 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f2eab0;
 .timescale -9 -12;
L_0x146f66f10 .functor OR 1, L_0x146f66490, L_0x146f669f0, C4<0>, C4<0>;
L_0x148078250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f309e0_0 .net/2u *"_ivl_4", 0 0, L_0x148078250;  1 drivers
v0x146f30aa0_0 .net *"_ivl_6", 1 0, L_0x146f67040;  1 drivers
v0x146f30b40_0 .net *"_ivl_8", 1 0, L_0x146f670e0;  1 drivers
v0x146f30bf0_0 .net "out_h", 0 0, L_0x146f66cc0;  1 drivers
v0x146f30cb0_0 .net "out_l", 0 0, L_0x146f667a0;  1 drivers
v0x146f30d80_0 .net "out_vh", 0 0, L_0x146f669f0;  1 drivers
v0x146f30e30_0 .net "out_vl", 0 0, L_0x146f66490;  1 drivers
L_0x146f67040 .concat [ 1 1 0 0], L_0x146f66cc0, L_0x148078250;
L_0x146f670e0 .concat [ 1 1 0 0], L_0x146f667a0, L_0x146f66490;
L_0x146f67200 .functor MUXZ 2, L_0x146f670e0, L_0x146f67040, L_0x146f669f0, C4<>;
S_0x146f2f050 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f2ee90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f2ed40 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f2ed80 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f2fa80_0 .net "in", 1 0, L_0x146f66df0;  1 drivers
v0x146f2fb40_0 .net "out", 0 0, L_0x146f66cc0;  alias, 1 drivers
v0x146f2fbf0_0 .net "vld", 0 0, L_0x146f669f0;  alias, 1 drivers
L_0x146f66a90 .part L_0x146f66df0, 1, 1;
L_0x146f66c20 .part L_0x146f66df0, 0, 1;
S_0x146f2f3d0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f2f050;
 .timescale -9 -12;
L_0x146f66b70 .functor NOT 1, L_0x146f66a90, C4<0>, C4<0>, C4<0>;
L_0x146f66cc0 .functor AND 1, L_0x146f66b70, L_0x146f66c20, C4<1>, C4<1>;
v0x146f2f5a0_0 .net *"_ivl_2", 0 0, L_0x146f66a90;  1 drivers
v0x146f2f660_0 .net *"_ivl_3", 0 0, L_0x146f66b70;  1 drivers
v0x146f2f700_0 .net *"_ivl_5", 0 0, L_0x146f66c20;  1 drivers
L_0x146f669f0 .reduce/or L_0x146f66df0;
S_0x146f2f790 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f2f050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f2f790
v0x146f2f9e0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f2f9e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f2f9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.106 ;
    %load/vec4 v0x146f2f9e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.107, 5;
    %load/vec4 v0x146f2f9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f2f9e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.106;
T_53.107 ;
    %end;
S_0x146f2fcf0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f2ee90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f2fec0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f2ff00 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f30770_0 .net "in", 1 0, L_0x146f668d0;  1 drivers
v0x146f30830_0 .net "out", 0 0, L_0x146f667a0;  alias, 1 drivers
v0x146f308e0_0 .net "vld", 0 0, L_0x146f66490;  alias, 1 drivers
L_0x146f66570 .part L_0x146f668d0, 1, 1;
L_0x146f66700 .part L_0x146f668d0, 0, 1;
S_0x146f300d0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f2fcf0;
 .timescale -9 -12;
L_0x146f66650 .functor NOT 1, L_0x146f66570, C4<0>, C4<0>, C4<0>;
L_0x146f667a0 .functor AND 1, L_0x146f66650, L_0x146f66700, C4<1>, C4<1>;
v0x146f30290_0 .net *"_ivl_2", 0 0, L_0x146f66570;  1 drivers
v0x146f30350_0 .net *"_ivl_3", 0 0, L_0x146f66650;  1 drivers
v0x146f303f0_0 .net *"_ivl_5", 0 0, L_0x146f66700;  1 drivers
L_0x146f66490 .reduce/or L_0x146f668d0;
S_0x146f30480 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f2fcf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f30480
v0x146f306d0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f306d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f306d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.108 ;
    %load/vec4 v0x146f306d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.109, 5;
    %load/vec4 v0x146f306d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f306d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.108;
T_54.109 ;
    %end;
S_0x146f30ee0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f2eab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f30ee0
v0x146f31130_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f31130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f31130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.110 ;
    %load/vec4 v0x146f31130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.111, 5;
    %load/vec4 v0x146f31130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f31130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.110;
T_55.111 ;
    %end;
S_0x146f31950 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f2bc10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f31950
v0x146f31ba0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f31ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f31ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.112 ;
    %load/vec4 v0x146f31ba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.113, 5;
    %load/vec4 v0x146f31ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f31ba0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.112;
T_56.113 ;
    %end;
S_0x146f31ec0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f2ba50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f32090 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146f320d0 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f37f50_0 .net "in", 7 0, L_0x146f663f0;  1 drivers
v0x146f38010_0 .net "out", 2 0, L_0x146f66290;  alias, 1 drivers
v0x146f380c0_0 .net "vld", 0 0, L_0x146f65fe0;  alias, 1 drivers
L_0x146f64fd0 .part L_0x146f663f0, 0, 4;
L_0x146f65f00 .part L_0x146f663f0, 4, 4;
S_0x146f322a0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f31ec0;
 .timescale -9 -12;
L_0x146f65fe0 .functor OR 1, L_0x146f64bc0, L_0x146f65af0, C4<0>, C4<0>;
L_0x148078208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f37750_0 .net/2u *"_ivl_4", 0 0, L_0x148078208;  1 drivers
v0x146f37810_0 .net *"_ivl_6", 2 0, L_0x146f66090;  1 drivers
v0x146f378b0_0 .net *"_ivl_8", 2 0, L_0x146f66170;  1 drivers
v0x146f37960_0 .net "out_h", 1 0, L_0x146f65da0;  1 drivers
v0x146f37a20_0 .net "out_l", 1 0, L_0x146f64e70;  1 drivers
v0x146f37af0_0 .net "out_vh", 0 0, L_0x146f65af0;  1 drivers
v0x146f37ba0_0 .net "out_vl", 0 0, L_0x146f64bc0;  1 drivers
L_0x146f66090 .concat [ 2 1 0 0], L_0x146f65da0, L_0x148078208;
L_0x146f66170 .concat [ 2 1 0 0], L_0x146f64e70, L_0x146f64bc0;
L_0x146f66290 .functor MUXZ 3, L_0x146f66170, L_0x146f66090, L_0x146f65af0, C4<>;
S_0x146f32460 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f322a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f32150 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f32190 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f34b40_0 .net "in", 3 0, L_0x146f65f00;  1 drivers
v0x146f34c00_0 .net "out", 1 0, L_0x146f65da0;  alias, 1 drivers
v0x146f34cb0_0 .net "vld", 0 0, L_0x146f65af0;  alias, 1 drivers
L_0x146f654b0 .part L_0x146f65f00, 0, 2;
L_0x146f659d0 .part L_0x146f65f00, 2, 2;
S_0x146f327e0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f32460;
 .timescale -9 -12;
L_0x146f65af0 .functor OR 1, L_0x146f65070, L_0x146f655d0, C4<0>, C4<0>;
L_0x1480781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f34340_0 .net/2u *"_ivl_4", 0 0, L_0x1480781c0;  1 drivers
v0x146f34400_0 .net *"_ivl_6", 1 0, L_0x146f65ba0;  1 drivers
v0x146f344a0_0 .net *"_ivl_8", 1 0, L_0x146f65c80;  1 drivers
v0x146f34550_0 .net "out_h", 0 0, L_0x146f658a0;  1 drivers
v0x146f34610_0 .net "out_l", 0 0, L_0x146f65380;  1 drivers
v0x146f346e0_0 .net "out_vh", 0 0, L_0x146f655d0;  1 drivers
v0x146f34790_0 .net "out_vl", 0 0, L_0x146f65070;  1 drivers
L_0x146f65ba0 .concat [ 1 1 0 0], L_0x146f658a0, L_0x1480781c0;
L_0x146f65c80 .concat [ 1 1 0 0], L_0x146f65380, L_0x146f65070;
L_0x146f65da0 .functor MUXZ 2, L_0x146f65c80, L_0x146f65ba0, L_0x146f655d0, C4<>;
S_0x146f329b0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f327e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f32670 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f326b0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f333e0_0 .net "in", 1 0, L_0x146f659d0;  1 drivers
v0x146f334a0_0 .net "out", 0 0, L_0x146f658a0;  alias, 1 drivers
v0x146f33550_0 .net "vld", 0 0, L_0x146f655d0;  alias, 1 drivers
L_0x146f65670 .part L_0x146f659d0, 1, 1;
L_0x146f65800 .part L_0x146f659d0, 0, 1;
S_0x146f32d30 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f329b0;
 .timescale -9 -12;
L_0x146f65750 .functor NOT 1, L_0x146f65670, C4<0>, C4<0>, C4<0>;
L_0x146f658a0 .functor AND 1, L_0x146f65750, L_0x146f65800, C4<1>, C4<1>;
v0x146f32f00_0 .net *"_ivl_2", 0 0, L_0x146f65670;  1 drivers
v0x146f32fc0_0 .net *"_ivl_3", 0 0, L_0x146f65750;  1 drivers
v0x146f33060_0 .net *"_ivl_5", 0 0, L_0x146f65800;  1 drivers
L_0x146f655d0 .reduce/or L_0x146f659d0;
S_0x146f330f0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f329b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f330f0
v0x146f33340_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f33340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f33340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.114 ;
    %load/vec4 v0x146f33340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.115, 5;
    %load/vec4 v0x146f33340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f33340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.114;
T_57.115 ;
    %end;
S_0x146f33650 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f327e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f33820 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f33860 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f340d0_0 .net "in", 1 0, L_0x146f654b0;  1 drivers
v0x146f34190_0 .net "out", 0 0, L_0x146f65380;  alias, 1 drivers
v0x146f34240_0 .net "vld", 0 0, L_0x146f65070;  alias, 1 drivers
L_0x146f65150 .part L_0x146f654b0, 1, 1;
L_0x146f652e0 .part L_0x146f654b0, 0, 1;
S_0x146f33a30 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f33650;
 .timescale -9 -12;
L_0x146f65230 .functor NOT 1, L_0x146f65150, C4<0>, C4<0>, C4<0>;
L_0x146f65380 .functor AND 1, L_0x146f65230, L_0x146f652e0, C4<1>, C4<1>;
v0x146f33bf0_0 .net *"_ivl_2", 0 0, L_0x146f65150;  1 drivers
v0x146f33cb0_0 .net *"_ivl_3", 0 0, L_0x146f65230;  1 drivers
v0x146f33d50_0 .net *"_ivl_5", 0 0, L_0x146f652e0;  1 drivers
L_0x146f65070 .reduce/or L_0x146f654b0;
S_0x146f33de0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f33650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f33de0
v0x146f34030_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f34030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f34030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.116 ;
    %load/vec4 v0x146f34030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.117, 5;
    %load/vec4 v0x146f34030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f34030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.116;
T_58.117 ;
    %end;
S_0x146f34840 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f32460;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f34840
v0x146f34a90_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f34a90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f34a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.118 ;
    %load/vec4 v0x146f34a90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.119, 5;
    %load/vec4 v0x146f34a90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f34a90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.118;
T_59.119 ;
    %end;
S_0x146f34db0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f322a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f34f80 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f34fc0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f374e0_0 .net "in", 3 0, L_0x146f64fd0;  1 drivers
v0x146f375a0_0 .net "out", 1 0, L_0x146f64e70;  alias, 1 drivers
v0x146f37650_0 .net "vld", 0 0, L_0x146f64bc0;  alias, 1 drivers
L_0x146f64580 .part L_0x146f64fd0, 0, 2;
L_0x146f64aa0 .part L_0x146f64fd0, 2, 2;
S_0x146f35190 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f34db0;
 .timescale -9 -12;
L_0x146f64bc0 .functor OR 1, L_0x146f64140, L_0x146f646a0, C4<0>, C4<0>;
L_0x148078178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f36ce0_0 .net/2u *"_ivl_4", 0 0, L_0x148078178;  1 drivers
v0x146f36da0_0 .net *"_ivl_6", 1 0, L_0x146f64c70;  1 drivers
v0x146f36e40_0 .net *"_ivl_8", 1 0, L_0x146f64d50;  1 drivers
v0x146f36ef0_0 .net "out_h", 0 0, L_0x146f64970;  1 drivers
v0x146f36fb0_0 .net "out_l", 0 0, L_0x146f64450;  1 drivers
v0x146f37080_0 .net "out_vh", 0 0, L_0x146f646a0;  1 drivers
v0x146f37130_0 .net "out_vl", 0 0, L_0x146f64140;  1 drivers
L_0x146f64c70 .concat [ 1 1 0 0], L_0x146f64970, L_0x148078178;
L_0x146f64d50 .concat [ 1 1 0 0], L_0x146f64450, L_0x146f64140;
L_0x146f64e70 .functor MUXZ 2, L_0x146f64d50, L_0x146f64c70, L_0x146f646a0, C4<>;
S_0x146f35350 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f35190;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f35040 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f35080 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f35d80_0 .net "in", 1 0, L_0x146f64aa0;  1 drivers
v0x146f35e40_0 .net "out", 0 0, L_0x146f64970;  alias, 1 drivers
v0x146f35ef0_0 .net "vld", 0 0, L_0x146f646a0;  alias, 1 drivers
L_0x146f64740 .part L_0x146f64aa0, 1, 1;
L_0x146f648d0 .part L_0x146f64aa0, 0, 1;
S_0x146f356d0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f35350;
 .timescale -9 -12;
L_0x146f64820 .functor NOT 1, L_0x146f64740, C4<0>, C4<0>, C4<0>;
L_0x146f64970 .functor AND 1, L_0x146f64820, L_0x146f648d0, C4<1>, C4<1>;
v0x146f358a0_0 .net *"_ivl_2", 0 0, L_0x146f64740;  1 drivers
v0x146f35960_0 .net *"_ivl_3", 0 0, L_0x146f64820;  1 drivers
v0x146f35a00_0 .net *"_ivl_5", 0 0, L_0x146f648d0;  1 drivers
L_0x146f646a0 .reduce/or L_0x146f64aa0;
S_0x146f35a90 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f35350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f35a90
v0x146f35ce0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f35ce0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f35ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.120 ;
    %load/vec4 v0x146f35ce0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.121, 5;
    %load/vec4 v0x146f35ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f35ce0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.120;
T_60.121 ;
    %end;
S_0x146f35ff0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f35190;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f361c0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f36200 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f36a70_0 .net "in", 1 0, L_0x146f64580;  1 drivers
v0x146f36b30_0 .net "out", 0 0, L_0x146f64450;  alias, 1 drivers
v0x146f36be0_0 .net "vld", 0 0, L_0x146f64140;  alias, 1 drivers
L_0x146f64220 .part L_0x146f64580, 1, 1;
L_0x146f643b0 .part L_0x146f64580, 0, 1;
S_0x146f363d0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f35ff0;
 .timescale -9 -12;
L_0x146f64300 .functor NOT 1, L_0x146f64220, C4<0>, C4<0>, C4<0>;
L_0x146f64450 .functor AND 1, L_0x146f64300, L_0x146f643b0, C4<1>, C4<1>;
v0x146f36590_0 .net *"_ivl_2", 0 0, L_0x146f64220;  1 drivers
v0x146f36650_0 .net *"_ivl_3", 0 0, L_0x146f64300;  1 drivers
v0x146f366f0_0 .net *"_ivl_5", 0 0, L_0x146f643b0;  1 drivers
L_0x146f64140 .reduce/or L_0x146f64580;
S_0x146f36780 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f35ff0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f36780
v0x146f369d0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f369d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f369d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.122 ;
    %load/vec4 v0x146f369d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.123, 5;
    %load/vec4 v0x146f369d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f369d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.122;
T_61.123 ;
    %end;
S_0x146f371e0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f34db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f371e0
v0x146f37430_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f37430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f37430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.124 ;
    %load/vec4 v0x146f37430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.125, 5;
    %load/vec4 v0x146f37430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f37430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.124;
T_62.125 ;
    %end;
S_0x146f37c50 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f31ec0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f37c50
v0x146f37ea0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f37ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f37ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.126 ;
    %load/vec4 v0x146f37ea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.127, 5;
    %load/vec4 v0x146f37ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f37ea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.126;
T_63.127 ;
    %end;
S_0x146f386c0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f2b670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f386c0
v0x146f38910_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x146f38910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f38910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.128 ;
    %load/vec4 v0x146f38910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.129, 5;
    %load/vec4 v0x146f38910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f38910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.128;
T_64.129 ;
    %end;
S_0x146f39130 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f1dbb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f39130
v0x146f39380_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x146f39380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f39380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.130 ;
    %load/vec4 v0x146f39380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.131, 5;
    %load/vec4 v0x146f39380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f39380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.130;
T_65.131 ;
    %end;
S_0x146f396a0 .scope function.vec4.s32, "log2" "log2" 3 329, 3 329 0, S_0x146f1d800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f396a0
v0x146f39900_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x146f39900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f39900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.132 ;
    %load/vec4 v0x146f39900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.133, 5;
    %load/vec4 v0x146f39900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f39900_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.132;
T_66.133 ;
    %end;
S_0x146f3a930 .scope module, "uut_de2" "data_extract_v1" 3 43, 3 155 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x146f3aaf0 .param/l "Bs" 0 3 166, C4<00000000000000000000000000000101>;
P_0x146f3ab30 .param/l "N" 0 3 165, +C4<00000000000000000000000000100000>;
P_0x146f3ab70 .param/l "es" 0 3 167, +C4<00000000000000000000000000000010>;
L_0x146f6fbd0 .functor BUFZ 32, L_0x146f63cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146f6fd20 .functor NOT 32, L_0x146f6fbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148078c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x146f79c20 .functor XOR 1, L_0x146f6fc40, L_0x148078c28, C4<0>, C4<0>;
v0x146f59390_0 .net/2u *"_ivl_10", 0 0, L_0x148078c28;  1 drivers
v0x146f59440_0 .net *"_ivl_12", 0 0, L_0x146f79c20;  1 drivers
L_0x148078c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x146f594f0_0 .net/2u *"_ivl_16", 4 0, L_0x148078c70;  1 drivers
v0x146f595b0_0 .net *"_ivl_18", 4 0, L_0x146f79e70;  1 drivers
v0x146f59660_0 .net *"_ivl_23", 29 0, L_0x146f7b590;  1 drivers
L_0x148078e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f59750_0 .net/2u *"_ivl_24", 1 0, L_0x148078e20;  1 drivers
v0x146f59800_0 .net *"_ivl_4", 31 0, L_0x146f6fd20;  1 drivers
v0x146f598b0_0 .net *"_ivl_9", 30 0, L_0x146f79b80;  1 drivers
v0x146f59960_0 .net "exp", 1 0, L_0x146f7b790;  alias, 1 drivers
v0x146f59a70_0 .net "in", 31 0, L_0x146f63cb0;  alias, 1 drivers
v0x146f59b20_0 .net "k", 4 0, L_0x146f799e0;  1 drivers
v0x146f59bc0_0 .net "mant", 29 0, L_0x146f7b8c0;  alias, 1 drivers
v0x146f59c70_0 .net "rc", 0 0, L_0x146f6fc40;  alias, 1 drivers
v0x146f59d10_0 .net "regime", 4 0, L_0x146f79f70;  alias, 1 drivers
v0x146f59dc0_0 .net "xin", 31 0, L_0x146f6fbd0;  1 drivers
v0x146f59e70_0 .net "xin_r", 31 0, L_0x146f6fd90;  1 drivers
v0x146f59f20_0 .net "xin_tmp", 31 0, L_0x146f7b4a0;  1 drivers
L_0x146f6fc40 .part L_0x146f6fbd0, 30, 1;
L_0x146f6fd90 .functor MUXZ 32, L_0x146f6fbd0, L_0x146f6fd20, L_0x146f6fc40, C4<>;
L_0x146f79b80 .part L_0x146f6fd90, 0, 31;
L_0x146f79d10 .concat [ 1 31 0 0], L_0x146f79c20, L_0x146f79b80;
L_0x146f79e70 .arith/sub 5, L_0x146f799e0, L_0x148078c70;
L_0x146f79f70 .functor MUXZ 5, L_0x146f799e0, L_0x146f79e70, L_0x146f6fc40, C4<>;
L_0x146f7b590 .part L_0x146f6fbd0, 0, 30;
L_0x146f7b670 .concat [ 2 30 0 0], L_0x148078e20, L_0x146f7b590;
L_0x146f7b790 .part L_0x146f7b4a0, 30, 2;
L_0x146f7b8c0 .part L_0x146f7b4a0, 0, 30;
S_0x146f3ad40 .scope function.vec4.s32, "log2" "log2" 3 156, 3 156 0, S_0x146f3a930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f3ad40
v0x146f3afc0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.log2 ;
    %load/vec4 v0x146f3afc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f3afc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.134 ;
    %load/vec4 v0x146f3afc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.135, 5;
    %load/vec4 v0x146f3afc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f3afc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.134;
T_67.135 ;
    %end;
S_0x146f3b070 .scope module, "ls" "DSR_left_N_S" 3 186, 3 285 0, S_0x146f3a930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x146f3b240 .param/l "N" 0 3 286, +C4<00000000000000000000000000100000>;
P_0x146f3b280 .param/l "S" 0 3 287, C4<00000000000000000000000000000101>;
L_0x146f7b4a0 .functor BUFZ 32, L_0x146f7aef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148078dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f3c900_0 .net *"_ivl_11", 0 0, L_0x148078dd8;  1 drivers
v0x146f3c9c0_0 .net *"_ivl_6", 0 0, L_0x146f7b010;  1 drivers
v0x146f3ca70_0 .net *"_ivl_7", 31 0, L_0x146f7b1a0;  1 drivers
v0x146f3cb30_0 .net *"_ivl_9", 30 0, L_0x146f7b0e0;  1 drivers
v0x146f3cbe0_0 .net "a", 31 0, L_0x146f7b670;  1 drivers
v0x146f3ccd0_0 .net "b", 4 0, L_0x146f799e0;  alias, 1 drivers
v0x146f3cd80_0 .net "c", 31 0, L_0x146f7b4a0;  alias, 1 drivers
v0x146f3ce30 .array "tmp", 0 4;
v0x146f3ce30_0 .net v0x146f3ce30 0, 31 0, L_0x146f7b340; 1 drivers
v0x146f3ce30_1 .net v0x146f3ce30 1, 31 0, L_0x146f7a2f0; 1 drivers
v0x146f3ce30_2 .net v0x146f3ce30 2, 31 0, L_0x146f7a770; 1 drivers
v0x146f3ce30_3 .net v0x146f3ce30 3, 31 0, L_0x146f7ab30; 1 drivers
v0x146f3ce30_4 .net v0x146f3ce30 4, 31 0, L_0x146f7aef0; 1 drivers
L_0x146f7a090 .part L_0x146f799e0, 1, 1;
L_0x146f7a450 .part L_0x146f799e0, 2, 1;
L_0x146f7a890 .part L_0x146f799e0, 3, 1;
L_0x146f7ac50 .part L_0x146f799e0, 4, 1;
L_0x146f7b010 .part L_0x146f799e0, 0, 1;
L_0x146f7b0e0 .part L_0x146f7b670, 0, 31;
L_0x146f7b1a0 .concat [ 1 31 0 0], L_0x148078dd8, L_0x146f7b0e0;
L_0x146f7b340 .functor MUXZ 32, L_0x146f7b670, L_0x146f7b1a0, L_0x146f7b010, C4<>;
S_0x146f3b470 .scope generate, "loop_blk[1]" "loop_blk[1]" 3 296, 3 296 0, S_0x146f3b070;
 .timescale -9 -12;
P_0x146f3b640 .param/l "i" 1 3 296, +C4<01>;
v0x146f3b6e0_0 .net *"_ivl_1", 0 0, L_0x146f7a090;  1 drivers
v0x146f3b770_0 .net *"_ivl_3", 31 0, L_0x146f7a1d0;  1 drivers
v0x146f3b800_0 .net *"_ivl_5", 29 0, L_0x146f7a130;  1 drivers
L_0x148078cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f3b890_0 .net *"_ivl_7", 1 0, L_0x148078cb8;  1 drivers
L_0x146f7a130 .part L_0x146f7b340, 0, 30;
L_0x146f7a1d0 .concat [ 2 30 0 0], L_0x148078cb8, L_0x146f7a130;
L_0x146f7a2f0 .functor MUXZ 32, L_0x146f7b340, L_0x146f7a1d0, L_0x146f7a090, C4<>;
S_0x146f3b930 .scope generate, "loop_blk[2]" "loop_blk[2]" 3 296, 3 296 0, S_0x146f3b070;
 .timescale -9 -12;
P_0x146f3bb10 .param/l "i" 1 3 296, +C4<010>;
v0x146f3bba0_0 .net *"_ivl_1", 0 0, L_0x146f7a450;  1 drivers
v0x146f3bc50_0 .net *"_ivl_3", 31 0, L_0x146f7a690;  1 drivers
v0x146f3bd00_0 .net *"_ivl_5", 27 0, L_0x146f7a5f0;  1 drivers
L_0x148078d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x146f3bdc0_0 .net *"_ivl_7", 3 0, L_0x148078d00;  1 drivers
L_0x146f7a5f0 .part L_0x146f7a2f0, 0, 28;
L_0x146f7a690 .concat [ 4 28 0 0], L_0x148078d00, L_0x146f7a5f0;
L_0x146f7a770 .functor MUXZ 32, L_0x146f7a2f0, L_0x146f7a690, L_0x146f7a450, C4<>;
S_0x146f3be70 .scope generate, "loop_blk[3]" "loop_blk[3]" 3 296, 3 296 0, S_0x146f3b070;
 .timescale -9 -12;
P_0x146f3c060 .param/l "i" 1 3 296, +C4<011>;
v0x146f3c0f0_0 .net *"_ivl_1", 0 0, L_0x146f7a890;  1 drivers
v0x146f3c1a0_0 .net *"_ivl_3", 31 0, L_0x146f7aa10;  1 drivers
v0x146f3c250_0 .net *"_ivl_5", 23 0, L_0x146f7a930;  1 drivers
L_0x148078d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x146f3c310_0 .net *"_ivl_7", 7 0, L_0x148078d48;  1 drivers
L_0x146f7a930 .part L_0x146f7a770, 0, 24;
L_0x146f7aa10 .concat [ 8 24 0 0], L_0x148078d48, L_0x146f7a930;
L_0x146f7ab30 .functor MUXZ 32, L_0x146f7a770, L_0x146f7aa10, L_0x146f7a890, C4<>;
S_0x146f3c3c0 .scope generate, "loop_blk[4]" "loop_blk[4]" 3 296, 3 296 0, S_0x146f3b070;
 .timescale -9 -12;
P_0x146f3c590 .param/l "i" 1 3 296, +C4<0100>;
v0x146f3c630_0 .net *"_ivl_1", 0 0, L_0x146f7ac50;  1 drivers
v0x146f3c6e0_0 .net *"_ivl_3", 31 0, L_0x146f7add0;  1 drivers
v0x146f3c790_0 .net *"_ivl_5", 15 0, L_0x146f7acf0;  1 drivers
L_0x148078d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f3c850_0 .net *"_ivl_7", 15 0, L_0x148078d90;  1 drivers
L_0x146f7acf0 .part L_0x146f7ab30, 0, 16;
L_0x146f7add0 .concat [ 16 16 0 0], L_0x148078d90, L_0x146f7acf0;
L_0x146f7aef0 .functor MUXZ 32, L_0x146f7ab30, L_0x146f7add0, L_0x146f7ac50, C4<>;
S_0x146f3cf80 .scope module, "xinst_k" "LOD_N" 3 181, 3 327 0, S_0x146f3a930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x146f3d140 .param/l "N" 0 3 338, +C4<00000000000000000000000000100000>;
P_0x146f3d180 .param/l "S" 0 3 339, C4<00000000000000000000000000000101>;
v0x146f59130_0 .net "in", 31 0, L_0x146f79d10;  1 drivers
v0x146f59200_0 .net "out", 4 0, L_0x146f799e0;  alias, 1 drivers
v0x146f592d0_0 .net "vld", 0 0, L_0x146f79730;  1 drivers
S_0x146f3d330 .scope module, "l1" "LOD" 3 344, 3 348 0, S_0x146f3cf80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f3d200 .param/l "N" 0 3 360, +C4<00000000000000000000000000100000>;
P_0x146f3d240 .param/l "S" 0 3 361, C4<00000000000000000000000000000101>;
v0x146f58bb0_0 .net "in", 31 0, L_0x146f79d10;  alias, 1 drivers
v0x146f58c70_0 .net "out", 4 0, L_0x146f799e0;  alias, 1 drivers
v0x146f58d30_0 .net "vld", 0 0, L_0x146f79730;  alias, 1 drivers
L_0x146f74ac0 .part L_0x146f79d10, 0, 16;
L_0x146f79690 .part L_0x146f79d10, 16, 16;
S_0x146f3d6b0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f3d330;
 .timescale -9 -12;
L_0x146f79730 .functor OR 1, L_0x146f746b0, L_0x146f79280, C4<0>, C4<0>;
L_0x148078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f583b0_0 .net/2u *"_ivl_4", 0 0, L_0x148078be0;  1 drivers
v0x146f58470_0 .net *"_ivl_6", 4 0, L_0x146f797e0;  1 drivers
v0x146f58510_0 .net *"_ivl_8", 4 0, L_0x146f798c0;  1 drivers
v0x146f585c0_0 .net "out_h", 3 0, L_0x146f79530;  1 drivers
v0x146f58680_0 .net "out_l", 3 0, L_0x146f74960;  1 drivers
v0x146f58750_0 .net "out_vh", 0 0, L_0x146f79280;  1 drivers
v0x146f58800_0 .net "out_vl", 0 0, L_0x146f746b0;  1 drivers
L_0x146f797e0 .concat [ 4 1 0 0], L_0x146f79530, L_0x148078be0;
L_0x146f798c0 .concat [ 4 1 0 0], L_0x146f74960, L_0x146f746b0;
L_0x146f799e0 .functor MUXZ 5, L_0x146f798c0, L_0x146f797e0, L_0x146f79280, C4<>;
S_0x146f3d880 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f3d6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f3d540 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x146f3d580 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x146f4ab80_0 .net "in", 15 0, L_0x146f79690;  1 drivers
v0x146f4ac40_0 .net "out", 3 0, L_0x146f79530;  alias, 1 drivers
v0x146f4acf0_0 .net "vld", 0 0, L_0x146f79280;  alias, 1 drivers
L_0x146f76e50 .part L_0x146f79690, 0, 8;
L_0x146f791a0 .part L_0x146f79690, 8, 8;
S_0x146f3dc00 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f3d880;
 .timescale -9 -12;
L_0x146f79280 .functor OR 1, L_0x146f76a40, L_0x146f78d90, C4<0>, C4<0>;
L_0x148078b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f4a380_0 .net/2u *"_ivl_4", 0 0, L_0x148078b98;  1 drivers
v0x146f4a440_0 .net *"_ivl_6", 3 0, L_0x146f79330;  1 drivers
v0x146f4a4e0_0 .net *"_ivl_8", 3 0, L_0x146f79410;  1 drivers
v0x146f4a590_0 .net "out_h", 2 0, L_0x146f79040;  1 drivers
v0x146f4a650_0 .net "out_l", 2 0, L_0x146f76cf0;  1 drivers
v0x146f4a720_0 .net "out_vh", 0 0, L_0x146f78d90;  1 drivers
v0x146f4a7d0_0 .net "out_vl", 0 0, L_0x146f76a40;  1 drivers
L_0x146f79330 .concat [ 3 1 0 0], L_0x146f79040, L_0x148078b98;
L_0x146f79410 .concat [ 3 1 0 0], L_0x146f76cf0, L_0x146f76a40;
L_0x146f79530 .functor MUXZ 4, L_0x146f79410, L_0x146f79330, L_0x146f78d90, C4<>;
S_0x146f3ddd0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f3dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f3da90 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146f3dad0 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f43e10_0 .net "in", 7 0, L_0x146f791a0;  1 drivers
v0x146f43ed0_0 .net "out", 2 0, L_0x146f79040;  alias, 1 drivers
v0x146f43f80_0 .net "vld", 0 0, L_0x146f78d90;  alias, 1 drivers
L_0x146f77d80 .part L_0x146f791a0, 0, 4;
L_0x146f78cb0 .part L_0x146f791a0, 4, 4;
S_0x146f3e150 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f3ddd0;
 .timescale -9 -12;
L_0x146f78d90 .functor OR 1, L_0x146f77970, L_0x146f788a0, C4<0>, C4<0>;
L_0x148078b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f43610_0 .net/2u *"_ivl_4", 0 0, L_0x148078b50;  1 drivers
v0x146f436d0_0 .net *"_ivl_6", 2 0, L_0x146f78e40;  1 drivers
v0x146f43770_0 .net *"_ivl_8", 2 0, L_0x146f78f20;  1 drivers
v0x146f43820_0 .net "out_h", 1 0, L_0x146f78b50;  1 drivers
v0x146f438e0_0 .net "out_l", 1 0, L_0x146f77c20;  1 drivers
v0x146f439b0_0 .net "out_vh", 0 0, L_0x146f788a0;  1 drivers
v0x146f43a60_0 .net "out_vl", 0 0, L_0x146f77970;  1 drivers
L_0x146f78e40 .concat [ 2 1 0 0], L_0x146f78b50, L_0x148078b50;
L_0x146f78f20 .concat [ 2 1 0 0], L_0x146f77c20, L_0x146f77970;
L_0x146f79040 .functor MUXZ 3, L_0x146f78f20, L_0x146f78e40, L_0x146f788a0, C4<>;
S_0x146f3e320 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f3e150;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f3dfe0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f3e020 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f40a00_0 .net "in", 3 0, L_0x146f78cb0;  1 drivers
v0x146f40ac0_0 .net "out", 1 0, L_0x146f78b50;  alias, 1 drivers
v0x146f40b70_0 .net "vld", 0 0, L_0x146f788a0;  alias, 1 drivers
L_0x146f78260 .part L_0x146f78cb0, 0, 2;
L_0x146f78780 .part L_0x146f78cb0, 2, 2;
S_0x146f3e6a0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f3e320;
 .timescale -9 -12;
L_0x146f788a0 .functor OR 1, L_0x146f77e20, L_0x146f78380, C4<0>, C4<0>;
L_0x148078b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f40200_0 .net/2u *"_ivl_4", 0 0, L_0x148078b08;  1 drivers
v0x146f402c0_0 .net *"_ivl_6", 1 0, L_0x146f78950;  1 drivers
v0x146f40360_0 .net *"_ivl_8", 1 0, L_0x146f78a30;  1 drivers
v0x146f40410_0 .net "out_h", 0 0, L_0x146f78650;  1 drivers
v0x146f404d0_0 .net "out_l", 0 0, L_0x146f78130;  1 drivers
v0x146f405a0_0 .net "out_vh", 0 0, L_0x146f78380;  1 drivers
v0x146f40650_0 .net "out_vl", 0 0, L_0x146f77e20;  1 drivers
L_0x146f78950 .concat [ 1 1 0 0], L_0x146f78650, L_0x148078b08;
L_0x146f78a30 .concat [ 1 1 0 0], L_0x146f78130, L_0x146f77e20;
L_0x146f78b50 .functor MUXZ 2, L_0x146f78a30, L_0x146f78950, L_0x146f78380, C4<>;
S_0x146f3e870 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f3e6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f3e530 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f3e570 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f3f2a0_0 .net "in", 1 0, L_0x146f78780;  1 drivers
v0x146f3f360_0 .net "out", 0 0, L_0x146f78650;  alias, 1 drivers
v0x146f3f410_0 .net "vld", 0 0, L_0x146f78380;  alias, 1 drivers
L_0x146f78420 .part L_0x146f78780, 1, 1;
L_0x146f785b0 .part L_0x146f78780, 0, 1;
S_0x146f3ebf0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f3e870;
 .timescale -9 -12;
L_0x146f78500 .functor NOT 1, L_0x146f78420, C4<0>, C4<0>, C4<0>;
L_0x146f78650 .functor AND 1, L_0x146f78500, L_0x146f785b0, C4<1>, C4<1>;
v0x146f3edc0_0 .net *"_ivl_2", 0 0, L_0x146f78420;  1 drivers
v0x146f3ee80_0 .net *"_ivl_3", 0 0, L_0x146f78500;  1 drivers
v0x146f3ef20_0 .net *"_ivl_5", 0 0, L_0x146f785b0;  1 drivers
L_0x146f78380 .reduce/or L_0x146f78780;
S_0x146f3efb0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f3e870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f3efb0
v0x146f3f200_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f3f200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f3f200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.136 ;
    %load/vec4 v0x146f3f200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.137, 5;
    %load/vec4 v0x146f3f200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f3f200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.136;
T_68.137 ;
    %end;
S_0x146f3f510 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f3e6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f3f6e0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f3f720 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f3ff90_0 .net "in", 1 0, L_0x146f78260;  1 drivers
v0x146f40050_0 .net "out", 0 0, L_0x146f78130;  alias, 1 drivers
v0x146f40100_0 .net "vld", 0 0, L_0x146f77e20;  alias, 1 drivers
L_0x146f77f00 .part L_0x146f78260, 1, 1;
L_0x146f78090 .part L_0x146f78260, 0, 1;
S_0x146f3f8f0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f3f510;
 .timescale -9 -12;
L_0x146f77fe0 .functor NOT 1, L_0x146f77f00, C4<0>, C4<0>, C4<0>;
L_0x146f78130 .functor AND 1, L_0x146f77fe0, L_0x146f78090, C4<1>, C4<1>;
v0x146f3fab0_0 .net *"_ivl_2", 0 0, L_0x146f77f00;  1 drivers
v0x146f3fb70_0 .net *"_ivl_3", 0 0, L_0x146f77fe0;  1 drivers
v0x146f3fc10_0 .net *"_ivl_5", 0 0, L_0x146f78090;  1 drivers
L_0x146f77e20 .reduce/or L_0x146f78260;
S_0x146f3fca0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f3f510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f3fca0
v0x146f3fef0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f3fef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f3fef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.138 ;
    %load/vec4 v0x146f3fef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.139, 5;
    %load/vec4 v0x146f3fef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f3fef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.138;
T_69.139 ;
    %end;
S_0x146f40700 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f3e320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f40700
v0x146f40950_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f40950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f40950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.140 ;
    %load/vec4 v0x146f40950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.141, 5;
    %load/vec4 v0x146f40950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f40950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.140;
T_70.141 ;
    %end;
S_0x146f40c70 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f3e150;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f40e40 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f40e80 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f433a0_0 .net "in", 3 0, L_0x146f77d80;  1 drivers
v0x146f43460_0 .net "out", 1 0, L_0x146f77c20;  alias, 1 drivers
v0x146f43510_0 .net "vld", 0 0, L_0x146f77970;  alias, 1 drivers
L_0x146f77330 .part L_0x146f77d80, 0, 2;
L_0x146f77850 .part L_0x146f77d80, 2, 2;
S_0x146f41050 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f40c70;
 .timescale -9 -12;
L_0x146f77970 .functor OR 1, L_0x146f76ef0, L_0x146f77450, C4<0>, C4<0>;
L_0x148078ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f42ba0_0 .net/2u *"_ivl_4", 0 0, L_0x148078ac0;  1 drivers
v0x146f42c60_0 .net *"_ivl_6", 1 0, L_0x146f77a20;  1 drivers
v0x146f42d00_0 .net *"_ivl_8", 1 0, L_0x146f77b00;  1 drivers
v0x146f42db0_0 .net "out_h", 0 0, L_0x146f77720;  1 drivers
v0x146f42e70_0 .net "out_l", 0 0, L_0x146f77200;  1 drivers
v0x146f42f40_0 .net "out_vh", 0 0, L_0x146f77450;  1 drivers
v0x146f42ff0_0 .net "out_vl", 0 0, L_0x146f76ef0;  1 drivers
L_0x146f77a20 .concat [ 1 1 0 0], L_0x146f77720, L_0x148078ac0;
L_0x146f77b00 .concat [ 1 1 0 0], L_0x146f77200, L_0x146f76ef0;
L_0x146f77c20 .functor MUXZ 2, L_0x146f77b00, L_0x146f77a20, L_0x146f77450, C4<>;
S_0x146f41210 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f41050;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f40f00 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f40f40 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f41c40_0 .net "in", 1 0, L_0x146f77850;  1 drivers
v0x146f41d00_0 .net "out", 0 0, L_0x146f77720;  alias, 1 drivers
v0x146f41db0_0 .net "vld", 0 0, L_0x146f77450;  alias, 1 drivers
L_0x146f774f0 .part L_0x146f77850, 1, 1;
L_0x146f77680 .part L_0x146f77850, 0, 1;
S_0x146f41590 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f41210;
 .timescale -9 -12;
L_0x146f775d0 .functor NOT 1, L_0x146f774f0, C4<0>, C4<0>, C4<0>;
L_0x146f77720 .functor AND 1, L_0x146f775d0, L_0x146f77680, C4<1>, C4<1>;
v0x146f41760_0 .net *"_ivl_2", 0 0, L_0x146f774f0;  1 drivers
v0x146f41820_0 .net *"_ivl_3", 0 0, L_0x146f775d0;  1 drivers
v0x146f418c0_0 .net *"_ivl_5", 0 0, L_0x146f77680;  1 drivers
L_0x146f77450 .reduce/or L_0x146f77850;
S_0x146f41950 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f41210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f41950
v0x146f41ba0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f41ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f41ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.142 ;
    %load/vec4 v0x146f41ba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.143, 5;
    %load/vec4 v0x146f41ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f41ba0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.142;
T_71.143 ;
    %end;
S_0x146f41eb0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f41050;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f42080 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f420c0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f42930_0 .net "in", 1 0, L_0x146f77330;  1 drivers
v0x146f429f0_0 .net "out", 0 0, L_0x146f77200;  alias, 1 drivers
v0x146f42aa0_0 .net "vld", 0 0, L_0x146f76ef0;  alias, 1 drivers
L_0x146f76fd0 .part L_0x146f77330, 1, 1;
L_0x146f77160 .part L_0x146f77330, 0, 1;
S_0x146f42290 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f41eb0;
 .timescale -9 -12;
L_0x146f770b0 .functor NOT 1, L_0x146f76fd0, C4<0>, C4<0>, C4<0>;
L_0x146f77200 .functor AND 1, L_0x146f770b0, L_0x146f77160, C4<1>, C4<1>;
v0x146f42450_0 .net *"_ivl_2", 0 0, L_0x146f76fd0;  1 drivers
v0x146f42510_0 .net *"_ivl_3", 0 0, L_0x146f770b0;  1 drivers
v0x146f425b0_0 .net *"_ivl_5", 0 0, L_0x146f77160;  1 drivers
L_0x146f76ef0 .reduce/or L_0x146f77330;
S_0x146f42640 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f41eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f42640
v0x146f42890_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f42890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f42890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.144 ;
    %load/vec4 v0x146f42890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.145, 5;
    %load/vec4 v0x146f42890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f42890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.144;
T_72.145 ;
    %end;
S_0x146f430a0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f40c70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f430a0
v0x146f432f0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f432f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f432f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.146 ;
    %load/vec4 v0x146f432f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.147, 5;
    %load/vec4 v0x146f432f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f432f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.146;
T_73.147 ;
    %end;
S_0x146f43b10 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f3ddd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f43b10
v0x146f43d60_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f43d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f43d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.148 ;
    %load/vec4 v0x146f43d60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.149, 5;
    %load/vec4 v0x146f43d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f43d60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.148;
T_74.149 ;
    %end;
S_0x146f44080 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f3dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f44250 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146f44290 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f4a110_0 .net "in", 7 0, L_0x146f76e50;  1 drivers
v0x146f4a1d0_0 .net "out", 2 0, L_0x146f76cf0;  alias, 1 drivers
v0x146f4a280_0 .net "vld", 0 0, L_0x146f76a40;  alias, 1 drivers
L_0x146f75a30 .part L_0x146f76e50, 0, 4;
L_0x146f76960 .part L_0x146f76e50, 4, 4;
S_0x146f44460 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f44080;
 .timescale -9 -12;
L_0x146f76a40 .functor OR 1, L_0x146f75620, L_0x146f76550, C4<0>, C4<0>;
L_0x148078a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f49910_0 .net/2u *"_ivl_4", 0 0, L_0x148078a78;  1 drivers
v0x146f499d0_0 .net *"_ivl_6", 2 0, L_0x146f76af0;  1 drivers
v0x146f49a70_0 .net *"_ivl_8", 2 0, L_0x146f76bd0;  1 drivers
v0x146f49b20_0 .net "out_h", 1 0, L_0x146f76800;  1 drivers
v0x146f49be0_0 .net "out_l", 1 0, L_0x146f758d0;  1 drivers
v0x146f49cb0_0 .net "out_vh", 0 0, L_0x146f76550;  1 drivers
v0x146f49d60_0 .net "out_vl", 0 0, L_0x146f75620;  1 drivers
L_0x146f76af0 .concat [ 2 1 0 0], L_0x146f76800, L_0x148078a78;
L_0x146f76bd0 .concat [ 2 1 0 0], L_0x146f758d0, L_0x146f75620;
L_0x146f76cf0 .functor MUXZ 3, L_0x146f76bd0, L_0x146f76af0, L_0x146f76550, C4<>;
S_0x146f44620 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f44460;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f44310 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f44350 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f46d00_0 .net "in", 3 0, L_0x146f76960;  1 drivers
v0x146f46dc0_0 .net "out", 1 0, L_0x146f76800;  alias, 1 drivers
v0x146f46e70_0 .net "vld", 0 0, L_0x146f76550;  alias, 1 drivers
L_0x146f75f10 .part L_0x146f76960, 0, 2;
L_0x146f76430 .part L_0x146f76960, 2, 2;
S_0x146f449a0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f44620;
 .timescale -9 -12;
L_0x146f76550 .functor OR 1, L_0x146f75ad0, L_0x146f76030, C4<0>, C4<0>;
L_0x148078a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f46500_0 .net/2u *"_ivl_4", 0 0, L_0x148078a30;  1 drivers
v0x146f465c0_0 .net *"_ivl_6", 1 0, L_0x146f76600;  1 drivers
v0x146f46660_0 .net *"_ivl_8", 1 0, L_0x146f766e0;  1 drivers
v0x146f46710_0 .net "out_h", 0 0, L_0x146f76300;  1 drivers
v0x146f467d0_0 .net "out_l", 0 0, L_0x146f75de0;  1 drivers
v0x146f468a0_0 .net "out_vh", 0 0, L_0x146f76030;  1 drivers
v0x146f46950_0 .net "out_vl", 0 0, L_0x146f75ad0;  1 drivers
L_0x146f76600 .concat [ 1 1 0 0], L_0x146f76300, L_0x148078a30;
L_0x146f766e0 .concat [ 1 1 0 0], L_0x146f75de0, L_0x146f75ad0;
L_0x146f76800 .functor MUXZ 2, L_0x146f766e0, L_0x146f76600, L_0x146f76030, C4<>;
S_0x146f44b70 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f449a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f44830 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f44870 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f455a0_0 .net "in", 1 0, L_0x146f76430;  1 drivers
v0x146f45660_0 .net "out", 0 0, L_0x146f76300;  alias, 1 drivers
v0x146f45710_0 .net "vld", 0 0, L_0x146f76030;  alias, 1 drivers
L_0x146f760d0 .part L_0x146f76430, 1, 1;
L_0x146f76260 .part L_0x146f76430, 0, 1;
S_0x146f44ef0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f44b70;
 .timescale -9 -12;
L_0x146f761b0 .functor NOT 1, L_0x146f760d0, C4<0>, C4<0>, C4<0>;
L_0x146f76300 .functor AND 1, L_0x146f761b0, L_0x146f76260, C4<1>, C4<1>;
v0x146f450c0_0 .net *"_ivl_2", 0 0, L_0x146f760d0;  1 drivers
v0x146f45180_0 .net *"_ivl_3", 0 0, L_0x146f761b0;  1 drivers
v0x146f45220_0 .net *"_ivl_5", 0 0, L_0x146f76260;  1 drivers
L_0x146f76030 .reduce/or L_0x146f76430;
S_0x146f452b0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f44b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f452b0
v0x146f45500_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f45500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f45500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.150 ;
    %load/vec4 v0x146f45500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.151, 5;
    %load/vec4 v0x146f45500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f45500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.150;
T_75.151 ;
    %end;
S_0x146f45810 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f449a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f459e0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f45a20 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f46290_0 .net "in", 1 0, L_0x146f75f10;  1 drivers
v0x146f46350_0 .net "out", 0 0, L_0x146f75de0;  alias, 1 drivers
v0x146f46400_0 .net "vld", 0 0, L_0x146f75ad0;  alias, 1 drivers
L_0x146f75bb0 .part L_0x146f75f10, 1, 1;
L_0x146f75d40 .part L_0x146f75f10, 0, 1;
S_0x146f45bf0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f45810;
 .timescale -9 -12;
L_0x146f75c90 .functor NOT 1, L_0x146f75bb0, C4<0>, C4<0>, C4<0>;
L_0x146f75de0 .functor AND 1, L_0x146f75c90, L_0x146f75d40, C4<1>, C4<1>;
v0x146f45db0_0 .net *"_ivl_2", 0 0, L_0x146f75bb0;  1 drivers
v0x146f45e70_0 .net *"_ivl_3", 0 0, L_0x146f75c90;  1 drivers
v0x146f45f10_0 .net *"_ivl_5", 0 0, L_0x146f75d40;  1 drivers
L_0x146f75ad0 .reduce/or L_0x146f75f10;
S_0x146f45fa0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f45810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f45fa0
v0x146f461f0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f461f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f461f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.152 ;
    %load/vec4 v0x146f461f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.153, 5;
    %load/vec4 v0x146f461f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f461f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.152;
T_76.153 ;
    %end;
S_0x146f46a00 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f44620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f46a00
v0x146f46c50_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f46c50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f46c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.154 ;
    %load/vec4 v0x146f46c50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.155, 5;
    %load/vec4 v0x146f46c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f46c50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.154;
T_77.155 ;
    %end;
S_0x146f46f70 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f44460;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f47140 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f47180 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f496a0_0 .net "in", 3 0, L_0x146f75a30;  1 drivers
v0x146f49760_0 .net "out", 1 0, L_0x146f758d0;  alias, 1 drivers
v0x146f49810_0 .net "vld", 0 0, L_0x146f75620;  alias, 1 drivers
L_0x146f74fe0 .part L_0x146f75a30, 0, 2;
L_0x146f75500 .part L_0x146f75a30, 2, 2;
S_0x146f47350 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f46f70;
 .timescale -9 -12;
L_0x146f75620 .functor OR 1, L_0x146f74ba0, L_0x146f75100, C4<0>, C4<0>;
L_0x1480789e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f48ea0_0 .net/2u *"_ivl_4", 0 0, L_0x1480789e8;  1 drivers
v0x146f48f60_0 .net *"_ivl_6", 1 0, L_0x146f756d0;  1 drivers
v0x146f49000_0 .net *"_ivl_8", 1 0, L_0x146f757b0;  1 drivers
v0x146f490b0_0 .net "out_h", 0 0, L_0x146f753d0;  1 drivers
v0x146f49170_0 .net "out_l", 0 0, L_0x146f74eb0;  1 drivers
v0x146f49240_0 .net "out_vh", 0 0, L_0x146f75100;  1 drivers
v0x146f492f0_0 .net "out_vl", 0 0, L_0x146f74ba0;  1 drivers
L_0x146f756d0 .concat [ 1 1 0 0], L_0x146f753d0, L_0x1480789e8;
L_0x146f757b0 .concat [ 1 1 0 0], L_0x146f74eb0, L_0x146f74ba0;
L_0x146f758d0 .functor MUXZ 2, L_0x146f757b0, L_0x146f756d0, L_0x146f75100, C4<>;
S_0x146f47510 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f47350;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f47200 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f47240 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f47f40_0 .net "in", 1 0, L_0x146f75500;  1 drivers
v0x146f48000_0 .net "out", 0 0, L_0x146f753d0;  alias, 1 drivers
v0x146f480b0_0 .net "vld", 0 0, L_0x146f75100;  alias, 1 drivers
L_0x146f751a0 .part L_0x146f75500, 1, 1;
L_0x146f75330 .part L_0x146f75500, 0, 1;
S_0x146f47890 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f47510;
 .timescale -9 -12;
L_0x146f75280 .functor NOT 1, L_0x146f751a0, C4<0>, C4<0>, C4<0>;
L_0x146f753d0 .functor AND 1, L_0x146f75280, L_0x146f75330, C4<1>, C4<1>;
v0x146f47a60_0 .net *"_ivl_2", 0 0, L_0x146f751a0;  1 drivers
v0x146f47b20_0 .net *"_ivl_3", 0 0, L_0x146f75280;  1 drivers
v0x146f47bc0_0 .net *"_ivl_5", 0 0, L_0x146f75330;  1 drivers
L_0x146f75100 .reduce/or L_0x146f75500;
S_0x146f47c50 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f47510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f47c50
v0x146f47ea0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f47ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f47ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.156 ;
    %load/vec4 v0x146f47ea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.157, 5;
    %load/vec4 v0x146f47ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f47ea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.156;
T_78.157 ;
    %end;
S_0x146f481b0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f47350;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f48380 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f483c0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f48c30_0 .net "in", 1 0, L_0x146f74fe0;  1 drivers
v0x146f48cf0_0 .net "out", 0 0, L_0x146f74eb0;  alias, 1 drivers
v0x146f48da0_0 .net "vld", 0 0, L_0x146f74ba0;  alias, 1 drivers
L_0x146f74c80 .part L_0x146f74fe0, 1, 1;
L_0x146f74e10 .part L_0x146f74fe0, 0, 1;
S_0x146f48590 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f481b0;
 .timescale -9 -12;
L_0x146f74d60 .functor NOT 1, L_0x146f74c80, C4<0>, C4<0>, C4<0>;
L_0x146f74eb0 .functor AND 1, L_0x146f74d60, L_0x146f74e10, C4<1>, C4<1>;
v0x146f48750_0 .net *"_ivl_2", 0 0, L_0x146f74c80;  1 drivers
v0x146f48810_0 .net *"_ivl_3", 0 0, L_0x146f74d60;  1 drivers
v0x146f488b0_0 .net *"_ivl_5", 0 0, L_0x146f74e10;  1 drivers
L_0x146f74ba0 .reduce/or L_0x146f74fe0;
S_0x146f48940 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f481b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f48940
v0x146f48b90_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f48b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f48b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.158 ;
    %load/vec4 v0x146f48b90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.159, 5;
    %load/vec4 v0x146f48b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f48b90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.158;
T_79.159 ;
    %end;
S_0x146f493a0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f46f70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f493a0
v0x146f495f0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f495f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f495f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.160 ;
    %load/vec4 v0x146f495f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.161, 5;
    %load/vec4 v0x146f495f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f495f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.160;
T_80.161 ;
    %end;
S_0x146f49e10 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f44080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f49e10
v0x146f4a060_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f4a060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f4a060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.162 ;
    %load/vec4 v0x146f4a060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.163, 5;
    %load/vec4 v0x146f4a060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f4a060_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.162;
T_81.163 ;
    %end;
S_0x146f4a880 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f3d880;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f4a880
v0x146f4aad0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x146f4aad0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f4aad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.164 ;
    %load/vec4 v0x146f4aad0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.165, 5;
    %load/vec4 v0x146f4aad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f4aad0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.164;
T_82.165 ;
    %end;
S_0x146f4adf0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f3d6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f4afc0 .param/l "N" 0 3 360, +C4<00000000000000000000000000010000>;
P_0x146f4b000 .param/l "S" 0 3 361, C4<00000000000000000000000000000100>;
v0x146f58140_0 .net "in", 15 0, L_0x146f74ac0;  1 drivers
v0x146f58200_0 .net "out", 3 0, L_0x146f74960;  alias, 1 drivers
v0x146f582b0_0 .net "vld", 0 0, L_0x146f746b0;  alias, 1 drivers
L_0x146f72160 .part L_0x146f74ac0, 0, 8;
L_0x146f745d0 .part L_0x146f74ac0, 8, 8;
S_0x146f4b1d0 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f4adf0;
 .timescale -9 -12;
L_0x146f746b0 .functor OR 1, L_0x146f71d50, L_0x146f741c0, C4<0>, C4<0>;
L_0x1480789a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f57940_0 .net/2u *"_ivl_4", 0 0, L_0x1480789a0;  1 drivers
v0x146f57a00_0 .net *"_ivl_6", 3 0, L_0x146f74760;  1 drivers
v0x146f57aa0_0 .net *"_ivl_8", 3 0, L_0x146f74840;  1 drivers
v0x146f57b50_0 .net "out_h", 2 0, L_0x146f74470;  1 drivers
v0x146f57c10_0 .net "out_l", 2 0, L_0x146f72000;  1 drivers
v0x146f57ce0_0 .net "out_vh", 0 0, L_0x146f741c0;  1 drivers
v0x146f57d90_0 .net "out_vl", 0 0, L_0x146f71d50;  1 drivers
L_0x146f74760 .concat [ 3 1 0 0], L_0x146f74470, L_0x1480789a0;
L_0x146f74840 .concat [ 3 1 0 0], L_0x146f72000, L_0x146f71d50;
L_0x146f74960 .functor MUXZ 4, L_0x146f74840, L_0x146f74760, L_0x146f741c0, C4<>;
S_0x146f4b390 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f4b1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f4b080 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146f4b0c0 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f513d0_0 .net "in", 7 0, L_0x146f745d0;  1 drivers
v0x146f51490_0 .net "out", 2 0, L_0x146f74470;  alias, 1 drivers
v0x146f51540_0 .net "vld", 0 0, L_0x146f741c0;  alias, 1 drivers
L_0x146f73090 .part L_0x146f745d0, 0, 4;
L_0x146f740e0 .part L_0x146f745d0, 4, 4;
S_0x146f4b710 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f4b390;
 .timescale -9 -12;
L_0x146f741c0 .functor OR 1, L_0x146f72c80, L_0x146f73bb0, C4<0>, C4<0>;
L_0x148078958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f50bd0_0 .net/2u *"_ivl_4", 0 0, L_0x148078958;  1 drivers
v0x146f50c90_0 .net *"_ivl_6", 2 0, L_0x146f74270;  1 drivers
v0x146f50d30_0 .net *"_ivl_8", 2 0, L_0x146f74350;  1 drivers
v0x146f50de0_0 .net "out_h", 1 0, L_0x146f73f80;  1 drivers
v0x146f50ea0_0 .net "out_l", 1 0, L_0x146f72f30;  1 drivers
v0x146f50f70_0 .net "out_vh", 0 0, L_0x146f73bb0;  1 drivers
v0x146f51020_0 .net "out_vl", 0 0, L_0x146f72c80;  1 drivers
L_0x146f74270 .concat [ 2 1 0 0], L_0x146f73f80, L_0x148078958;
L_0x146f74350 .concat [ 2 1 0 0], L_0x146f72f30, L_0x146f72c80;
L_0x146f74470 .functor MUXZ 3, L_0x146f74350, L_0x146f74270, L_0x146f73bb0, C4<>;
S_0x146f4b8e0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f4b710;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f4b5a0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f4b5e0 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f4dfc0_0 .net "in", 3 0, L_0x146f740e0;  1 drivers
v0x146f4e080_0 .net "out", 1 0, L_0x146f73f80;  alias, 1 drivers
v0x146f4e130_0 .net "vld", 0 0, L_0x146f73bb0;  alias, 1 drivers
L_0x146f73570 .part L_0x146f740e0, 0, 2;
L_0x146f73a90 .part L_0x146f740e0, 2, 2;
S_0x146f4bc60 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f4b8e0;
 .timescale -9 -12;
L_0x146f73bb0 .functor OR 1, L_0x146f73130, L_0x146f73690, C4<0>, C4<0>;
L_0x148078910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f4d7c0_0 .net/2u *"_ivl_4", 0 0, L_0x148078910;  1 drivers
v0x146f4d880_0 .net *"_ivl_6", 1 0, L_0x146f6cb00;  1 drivers
v0x146f4d920_0 .net *"_ivl_8", 1 0, L_0x146f73e60;  1 drivers
v0x146f4d9d0_0 .net "out_h", 0 0, L_0x146f73960;  1 drivers
v0x146f4da90_0 .net "out_l", 0 0, L_0x146f73440;  1 drivers
v0x146f4db60_0 .net "out_vh", 0 0, L_0x146f73690;  1 drivers
v0x146f4dc10_0 .net "out_vl", 0 0, L_0x146f73130;  1 drivers
L_0x146f6cb00 .concat [ 1 1 0 0], L_0x146f73960, L_0x148078910;
L_0x146f73e60 .concat [ 1 1 0 0], L_0x146f73440, L_0x146f73130;
L_0x146f73f80 .functor MUXZ 2, L_0x146f73e60, L_0x146f6cb00, L_0x146f73690, C4<>;
S_0x146f4be30 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f4bc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f4baf0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f4bb30 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f4c860_0 .net "in", 1 0, L_0x146f73a90;  1 drivers
v0x146f4c920_0 .net "out", 0 0, L_0x146f73960;  alias, 1 drivers
v0x146f4c9d0_0 .net "vld", 0 0, L_0x146f73690;  alias, 1 drivers
L_0x146f73730 .part L_0x146f73a90, 1, 1;
L_0x146f738c0 .part L_0x146f73a90, 0, 1;
S_0x146f4c1b0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f4be30;
 .timescale -9 -12;
L_0x146f73810 .functor NOT 1, L_0x146f73730, C4<0>, C4<0>, C4<0>;
L_0x146f73960 .functor AND 1, L_0x146f73810, L_0x146f738c0, C4<1>, C4<1>;
v0x146f4c380_0 .net *"_ivl_2", 0 0, L_0x146f73730;  1 drivers
v0x146f4c440_0 .net *"_ivl_3", 0 0, L_0x146f73810;  1 drivers
v0x146f4c4e0_0 .net *"_ivl_5", 0 0, L_0x146f738c0;  1 drivers
L_0x146f73690 .reduce/or L_0x146f73a90;
S_0x146f4c570 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f4be30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f4c570
v0x146f4c7c0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f4c7c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f4c7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.166 ;
    %load/vec4 v0x146f4c7c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.167, 5;
    %load/vec4 v0x146f4c7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f4c7c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.166;
T_83.167 ;
    %end;
S_0x146f4cad0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f4bc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f4cca0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f4cce0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f4d550_0 .net "in", 1 0, L_0x146f73570;  1 drivers
v0x146f4d610_0 .net "out", 0 0, L_0x146f73440;  alias, 1 drivers
v0x146f4d6c0_0 .net "vld", 0 0, L_0x146f73130;  alias, 1 drivers
L_0x146f73210 .part L_0x146f73570, 1, 1;
L_0x146f733a0 .part L_0x146f73570, 0, 1;
S_0x146f4ceb0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f4cad0;
 .timescale -9 -12;
L_0x146f732f0 .functor NOT 1, L_0x146f73210, C4<0>, C4<0>, C4<0>;
L_0x146f73440 .functor AND 1, L_0x146f732f0, L_0x146f733a0, C4<1>, C4<1>;
v0x146f4d070_0 .net *"_ivl_2", 0 0, L_0x146f73210;  1 drivers
v0x146f4d130_0 .net *"_ivl_3", 0 0, L_0x146f732f0;  1 drivers
v0x146f4d1d0_0 .net *"_ivl_5", 0 0, L_0x146f733a0;  1 drivers
L_0x146f73130 .reduce/or L_0x146f73570;
S_0x146f4d260 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f4cad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f4d260
v0x146f4d4b0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f4d4b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f4d4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.168 ;
    %load/vec4 v0x146f4d4b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.169, 5;
    %load/vec4 v0x146f4d4b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f4d4b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.168;
T_84.169 ;
    %end;
S_0x146f4dcc0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f4b8e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f4dcc0
v0x146f4df10_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f4df10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f4df10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.170 ;
    %load/vec4 v0x146f4df10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.171, 5;
    %load/vec4 v0x146f4df10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f4df10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.170;
T_85.171 ;
    %end;
S_0x146f4e230 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f4b710;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f4e400 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f4e440 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f50960_0 .net "in", 3 0, L_0x146f73090;  1 drivers
v0x146f50a20_0 .net "out", 1 0, L_0x146f72f30;  alias, 1 drivers
v0x146f50ad0_0 .net "vld", 0 0, L_0x146f72c80;  alias, 1 drivers
L_0x146f72640 .part L_0x146f73090, 0, 2;
L_0x146f72b60 .part L_0x146f73090, 2, 2;
S_0x146f4e610 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f4e230;
 .timescale -9 -12;
L_0x146f72c80 .functor OR 1, L_0x146f72200, L_0x146f72760, C4<0>, C4<0>;
L_0x1480788c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f50160_0 .net/2u *"_ivl_4", 0 0, L_0x1480788c8;  1 drivers
v0x146f50220_0 .net *"_ivl_6", 1 0, L_0x146f72d30;  1 drivers
v0x146f502c0_0 .net *"_ivl_8", 1 0, L_0x146f72e10;  1 drivers
v0x146f50370_0 .net "out_h", 0 0, L_0x146f72a30;  1 drivers
v0x146f50430_0 .net "out_l", 0 0, L_0x146f72510;  1 drivers
v0x146f50500_0 .net "out_vh", 0 0, L_0x146f72760;  1 drivers
v0x146f505b0_0 .net "out_vl", 0 0, L_0x146f72200;  1 drivers
L_0x146f72d30 .concat [ 1 1 0 0], L_0x146f72a30, L_0x1480788c8;
L_0x146f72e10 .concat [ 1 1 0 0], L_0x146f72510, L_0x146f72200;
L_0x146f72f30 .functor MUXZ 2, L_0x146f72e10, L_0x146f72d30, L_0x146f72760, C4<>;
S_0x146f4e7d0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f4e610;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f4e4c0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f4e500 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f4f200_0 .net "in", 1 0, L_0x146f72b60;  1 drivers
v0x146f4f2c0_0 .net "out", 0 0, L_0x146f72a30;  alias, 1 drivers
v0x146f4f370_0 .net "vld", 0 0, L_0x146f72760;  alias, 1 drivers
L_0x146f72800 .part L_0x146f72b60, 1, 1;
L_0x146f72990 .part L_0x146f72b60, 0, 1;
S_0x146f4eb50 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f4e7d0;
 .timescale -9 -12;
L_0x146f728e0 .functor NOT 1, L_0x146f72800, C4<0>, C4<0>, C4<0>;
L_0x146f72a30 .functor AND 1, L_0x146f728e0, L_0x146f72990, C4<1>, C4<1>;
v0x146f4ed20_0 .net *"_ivl_2", 0 0, L_0x146f72800;  1 drivers
v0x146f4ede0_0 .net *"_ivl_3", 0 0, L_0x146f728e0;  1 drivers
v0x146f4ee80_0 .net *"_ivl_5", 0 0, L_0x146f72990;  1 drivers
L_0x146f72760 .reduce/or L_0x146f72b60;
S_0x146f4ef10 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f4e7d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f4ef10
v0x146f4f160_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f4f160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f4f160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.172 ;
    %load/vec4 v0x146f4f160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.173, 5;
    %load/vec4 v0x146f4f160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f4f160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.172;
T_86.173 ;
    %end;
S_0x146f4f470 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f4e610;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f4f640 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f4f680 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f4fef0_0 .net "in", 1 0, L_0x146f72640;  1 drivers
v0x146f4ffb0_0 .net "out", 0 0, L_0x146f72510;  alias, 1 drivers
v0x146f50060_0 .net "vld", 0 0, L_0x146f72200;  alias, 1 drivers
L_0x146f722e0 .part L_0x146f72640, 1, 1;
L_0x146f72470 .part L_0x146f72640, 0, 1;
S_0x146f4f850 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f4f470;
 .timescale -9 -12;
L_0x146f723c0 .functor NOT 1, L_0x146f722e0, C4<0>, C4<0>, C4<0>;
L_0x146f72510 .functor AND 1, L_0x146f723c0, L_0x146f72470, C4<1>, C4<1>;
v0x146f4fa10_0 .net *"_ivl_2", 0 0, L_0x146f722e0;  1 drivers
v0x146f4fad0_0 .net *"_ivl_3", 0 0, L_0x146f723c0;  1 drivers
v0x146f4fb70_0 .net *"_ivl_5", 0 0, L_0x146f72470;  1 drivers
L_0x146f72200 .reduce/or L_0x146f72640;
S_0x146f4fc00 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f4f470;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f4fc00
v0x146f4fe50_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f4fe50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f4fe50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.174 ;
    %load/vec4 v0x146f4fe50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.175, 5;
    %load/vec4 v0x146f4fe50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f4fe50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.174;
T_87.175 ;
    %end;
S_0x146f50660 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f4e230;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f50660
v0x146f508b0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f508b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f508b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.176 ;
    %load/vec4 v0x146f508b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.177, 5;
    %load/vec4 v0x146f508b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f508b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.176;
T_88.177 ;
    %end;
S_0x146f510d0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f4b390;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f510d0
v0x146f51320_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f51320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f51320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.178 ;
    %load/vec4 v0x146f51320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.179, 5;
    %load/vec4 v0x146f51320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f51320_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.178;
T_89.179 ;
    %end;
S_0x146f51640 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f4b1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f51810 .param/l "N" 0 3 360, +C4<00000000000000000000000000001000>;
P_0x146f51850 .param/l "S" 0 3 361, C4<00000000000000000000000000000011>;
v0x146f576d0_0 .net "in", 7 0, L_0x146f72160;  1 drivers
v0x146f57790_0 .net "out", 2 0, L_0x146f72000;  alias, 1 drivers
v0x146f57840_0 .net "vld", 0 0, L_0x146f71d50;  alias, 1 drivers
L_0x146f70d40 .part L_0x146f72160, 0, 4;
L_0x146f71c70 .part L_0x146f72160, 4, 4;
S_0x146f51a20 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f51640;
 .timescale -9 -12;
L_0x146f71d50 .functor OR 1, L_0x146f70930, L_0x146f71860, C4<0>, C4<0>;
L_0x148078880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f56ed0_0 .net/2u *"_ivl_4", 0 0, L_0x148078880;  1 drivers
v0x146f56f90_0 .net *"_ivl_6", 2 0, L_0x146f71e00;  1 drivers
v0x146f57030_0 .net *"_ivl_8", 2 0, L_0x146f71ee0;  1 drivers
v0x146f570e0_0 .net "out_h", 1 0, L_0x146f71b10;  1 drivers
v0x146f571a0_0 .net "out_l", 1 0, L_0x146f70be0;  1 drivers
v0x146f57270_0 .net "out_vh", 0 0, L_0x146f71860;  1 drivers
v0x146f57320_0 .net "out_vl", 0 0, L_0x146f70930;  1 drivers
L_0x146f71e00 .concat [ 2 1 0 0], L_0x146f71b10, L_0x148078880;
L_0x146f71ee0 .concat [ 2 1 0 0], L_0x146f70be0, L_0x146f70930;
L_0x146f72000 .functor MUXZ 3, L_0x146f71ee0, L_0x146f71e00, L_0x146f71860, C4<>;
S_0x146f51be0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f51a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f518d0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f51910 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f542c0_0 .net "in", 3 0, L_0x146f71c70;  1 drivers
v0x146f54380_0 .net "out", 1 0, L_0x146f71b10;  alias, 1 drivers
v0x146f54430_0 .net "vld", 0 0, L_0x146f71860;  alias, 1 drivers
L_0x146f71220 .part L_0x146f71c70, 0, 2;
L_0x146f71740 .part L_0x146f71c70, 2, 2;
S_0x146f51f60 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f51be0;
 .timescale -9 -12;
L_0x146f71860 .functor OR 1, L_0x146f70de0, L_0x146f71340, C4<0>, C4<0>;
L_0x148078838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f53ac0_0 .net/2u *"_ivl_4", 0 0, L_0x148078838;  1 drivers
v0x146f53b80_0 .net *"_ivl_6", 1 0, L_0x146f71910;  1 drivers
v0x146f53c20_0 .net *"_ivl_8", 1 0, L_0x146f719f0;  1 drivers
v0x146f53cd0_0 .net "out_h", 0 0, L_0x146f71610;  1 drivers
v0x146f53d90_0 .net "out_l", 0 0, L_0x146f710f0;  1 drivers
v0x146f53e60_0 .net "out_vh", 0 0, L_0x146f71340;  1 drivers
v0x146f53f10_0 .net "out_vl", 0 0, L_0x146f70de0;  1 drivers
L_0x146f71910 .concat [ 1 1 0 0], L_0x146f71610, L_0x148078838;
L_0x146f719f0 .concat [ 1 1 0 0], L_0x146f710f0, L_0x146f70de0;
L_0x146f71b10 .functor MUXZ 2, L_0x146f719f0, L_0x146f71910, L_0x146f71340, C4<>;
S_0x146f52130 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f51f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f51df0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f51e30 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f52b60_0 .net "in", 1 0, L_0x146f71740;  1 drivers
v0x146f52c20_0 .net "out", 0 0, L_0x146f71610;  alias, 1 drivers
v0x146f52cd0_0 .net "vld", 0 0, L_0x146f71340;  alias, 1 drivers
L_0x146f713e0 .part L_0x146f71740, 1, 1;
L_0x146f71570 .part L_0x146f71740, 0, 1;
S_0x146f524b0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f52130;
 .timescale -9 -12;
L_0x146f714c0 .functor NOT 1, L_0x146f713e0, C4<0>, C4<0>, C4<0>;
L_0x146f71610 .functor AND 1, L_0x146f714c0, L_0x146f71570, C4<1>, C4<1>;
v0x146f52680_0 .net *"_ivl_2", 0 0, L_0x146f713e0;  1 drivers
v0x146f52740_0 .net *"_ivl_3", 0 0, L_0x146f714c0;  1 drivers
v0x146f527e0_0 .net *"_ivl_5", 0 0, L_0x146f71570;  1 drivers
L_0x146f71340 .reduce/or L_0x146f71740;
S_0x146f52870 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f52130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f52870
v0x146f52ac0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x146f52ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f52ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.180 ;
    %load/vec4 v0x146f52ac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.181, 5;
    %load/vec4 v0x146f52ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f52ac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.180;
T_90.181 ;
    %end;
S_0x146f52dd0 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f51f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f52fa0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f52fe0 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f53850_0 .net "in", 1 0, L_0x146f71220;  1 drivers
v0x146f53910_0 .net "out", 0 0, L_0x146f710f0;  alias, 1 drivers
v0x146f539c0_0 .net "vld", 0 0, L_0x146f70de0;  alias, 1 drivers
L_0x146f70ec0 .part L_0x146f71220, 1, 1;
L_0x146f71050 .part L_0x146f71220, 0, 1;
S_0x146f531b0 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f52dd0;
 .timescale -9 -12;
L_0x146f70fa0 .functor NOT 1, L_0x146f70ec0, C4<0>, C4<0>, C4<0>;
L_0x146f710f0 .functor AND 1, L_0x146f70fa0, L_0x146f71050, C4<1>, C4<1>;
v0x146f53370_0 .net *"_ivl_2", 0 0, L_0x146f70ec0;  1 drivers
v0x146f53430_0 .net *"_ivl_3", 0 0, L_0x146f70fa0;  1 drivers
v0x146f534d0_0 .net *"_ivl_5", 0 0, L_0x146f71050;  1 drivers
L_0x146f70de0 .reduce/or L_0x146f71220;
S_0x146f53560 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f52dd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f53560
v0x146f537b0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x146f537b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f537b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.182 ;
    %load/vec4 v0x146f537b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.183, 5;
    %load/vec4 v0x146f537b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f537b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.182;
T_91.183 ;
    %end;
S_0x146f53fc0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f51be0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f53fc0
v0x146f54210_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f54210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f54210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.184 ;
    %load/vec4 v0x146f54210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.185, 5;
    %load/vec4 v0x146f54210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f54210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.184;
T_92.185 ;
    %end;
S_0x146f54530 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f51a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f54700 .param/l "N" 0 3 360, +C4<00000000000000000000000000000100>;
P_0x146f54740 .param/l "S" 0 3 361, C4<00000000000000000000000000000010>;
v0x146f56c60_0 .net "in", 3 0, L_0x146f70d40;  1 drivers
v0x146f56d20_0 .net "out", 1 0, L_0x146f70be0;  alias, 1 drivers
v0x146f56dd0_0 .net "vld", 0 0, L_0x146f70930;  alias, 1 drivers
L_0x146f702f0 .part L_0x146f70d40, 0, 2;
L_0x146f70810 .part L_0x146f70d40, 2, 2;
S_0x146f54910 .scope generate, "genblk1" "genblk1" 3 373, 3 373 0, S_0x146f54530;
 .timescale -9 -12;
L_0x146f70930 .functor OR 1, L_0x146f6feb0, L_0x146f70410, C4<0>, C4<0>;
L_0x1480787f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f56460_0 .net/2u *"_ivl_4", 0 0, L_0x1480787f0;  1 drivers
v0x146f56520_0 .net *"_ivl_6", 1 0, L_0x146f709e0;  1 drivers
v0x146f565c0_0 .net *"_ivl_8", 1 0, L_0x146f70ac0;  1 drivers
v0x146f56670_0 .net "out_h", 0 0, L_0x146f706e0;  1 drivers
v0x146f56730_0 .net "out_l", 0 0, L_0x146f701c0;  1 drivers
v0x146f56800_0 .net "out_vh", 0 0, L_0x146f70410;  1 drivers
v0x146f568b0_0 .net "out_vl", 0 0, L_0x146f6feb0;  1 drivers
L_0x146f709e0 .concat [ 1 1 0 0], L_0x146f706e0, L_0x1480787f0;
L_0x146f70ac0 .concat [ 1 1 0 0], L_0x146f701c0, L_0x146f6feb0;
L_0x146f70be0 .functor MUXZ 2, L_0x146f70ac0, L_0x146f709e0, L_0x146f70410, C4<>;
S_0x146f54ad0 .scope module, "h" "LOD" 3 381, 3 348 0, S_0x146f54910;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f547c0 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f54800 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f55500_0 .net "in", 1 0, L_0x146f70810;  1 drivers
v0x146f555c0_0 .net "out", 0 0, L_0x146f706e0;  alias, 1 drivers
v0x146f55670_0 .net "vld", 0 0, L_0x146f70410;  alias, 1 drivers
L_0x146f704b0 .part L_0x146f70810, 1, 1;
L_0x146f70640 .part L_0x146f70810, 0, 1;
S_0x146f54e50 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f54ad0;
 .timescale -9 -12;
L_0x146f70590 .functor NOT 1, L_0x146f704b0, C4<0>, C4<0>, C4<0>;
L_0x146f706e0 .functor AND 1, L_0x146f70590, L_0x146f70640, C4<1>, C4<1>;
v0x146f55020_0 .net *"_ivl_2", 0 0, L_0x146f704b0;  1 drivers
v0x146f550e0_0 .net *"_ivl_3", 0 0, L_0x146f70590;  1 drivers
v0x146f55180_0 .net *"_ivl_5", 0 0, L_0x146f70640;  1 drivers
L_0x146f70410 .reduce/or L_0x146f70810;
S_0x146f55210 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f54ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f55210
v0x146f55460_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x146f55460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f55460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.186 ;
    %load/vec4 v0x146f55460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.187, 5;
    %load/vec4 v0x146f55460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f55460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.186;
T_93.187 ;
    %end;
S_0x146f55770 .scope module, "l" "LOD" 3 380, 3 348 0, S_0x146f54910;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x146f55940 .param/l "N" 0 3 360, +C4<00000000000000000000000000000010>;
P_0x146f55980 .param/l "S" 0 3 361, C4<00000000000000000000000000000001>;
v0x146f561f0_0 .net "in", 1 0, L_0x146f702f0;  1 drivers
v0x146f562b0_0 .net "out", 0 0, L_0x146f701c0;  alias, 1 drivers
v0x146f56360_0 .net "vld", 0 0, L_0x146f6feb0;  alias, 1 drivers
L_0x146f6ff90 .part L_0x146f702f0, 1, 1;
L_0x146f70120 .part L_0x146f702f0, 0, 1;
S_0x146f55b50 .scope generate, "genblk1" "genblk1" 3 368, 3 368 0, S_0x146f55770;
 .timescale -9 -12;
L_0x146f70070 .functor NOT 1, L_0x146f6ff90, C4<0>, C4<0>, C4<0>;
L_0x146f701c0 .functor AND 1, L_0x146f70070, L_0x146f70120, C4<1>, C4<1>;
v0x146f55d10_0 .net *"_ivl_2", 0 0, L_0x146f6ff90;  1 drivers
v0x146f55dd0_0 .net *"_ivl_3", 0 0, L_0x146f70070;  1 drivers
v0x146f55e70_0 .net *"_ivl_5", 0 0, L_0x146f70120;  1 drivers
L_0x146f6feb0 .reduce/or L_0x146f702f0;
S_0x146f55f00 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f55770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f55f00
v0x146f56150_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f56150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f56150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.188 ;
    %load/vec4 v0x146f56150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.189, 5;
    %load/vec4 v0x146f56150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f56150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.188;
T_94.189 ;
    %end;
S_0x146f56960 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f54530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f56960
v0x146f56bb0_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f56bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f56bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.190 ;
    %load/vec4 v0x146f56bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.191, 5;
    %load/vec4 v0x146f56bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f56bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.190;
T_95.191 ;
    %end;
S_0x146f573d0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f51640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f573d0
v0x146f57620_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x146f57620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f57620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.192 ;
    %load/vec4 v0x146f57620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.193, 5;
    %load/vec4 v0x146f57620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f57620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.192;
T_96.193 ;
    %end;
S_0x146f57e40 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f4adf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f57e40
v0x146f58090_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x146f58090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f58090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.194 ;
    %load/vec4 v0x146f58090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.195, 5;
    %load/vec4 v0x146f58090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f58090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.194;
T_97.195 ;
    %end;
S_0x146f588b0 .scope function.vec4.s32, "log2" "log2" 3 350, 3 350 0, S_0x146f3d330;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f588b0
v0x146f58b00_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x146f58b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f58b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.196 ;
    %load/vec4 v0x146f58b00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.197, 5;
    %load/vec4 v0x146f58b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f58b00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.196;
T_98.197 ;
    %end;
S_0x146f58e20 .scope function.vec4.s32, "log2" "log2" 3 329, 3 329 0, S_0x146f3cf80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x146f58e20
v0x146f59080_0 .var "value", 31 0;
TD_posit_add_tb.uut.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x146f59080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146f59080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.198 ;
    %load/vec4 v0x146f59080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.199, 5;
    %load/vec4 v0x146f59080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146f59080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.198;
T_99.199 ;
    %end;
S_0x146f5a0b0 .scope module, "uut_ediff" "sub_N" 3 72, 3 194 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x146f5a370 .param/l "N" 0 3 195, C4<0000000000000000000000000000001000>;
L_0x1480790a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f5a930_0 .net/2u *"_ivl_0", 0 0, L_0x1480790a8;  1 drivers
L_0x1480790f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146f5a9f0_0 .net/2u *"_ivl_4", 0 0, L_0x1480790f0;  1 drivers
v0x146f5aa90_0 .net "a", 7 0, L_0x146f7d7e0;  1 drivers
v0x146f5ab40_0 .net "ain", 8 0, L_0x146f7d4a0;  1 drivers
v0x146f5ac00_0 .net "b", 7 0, L_0x146f7cae0;  1 drivers
v0x146f5ace0_0 .net "bin", 8 0, L_0x146f7d5c0;  1 drivers
v0x146f5ad80_0 .net "c", 8 0, L_0x146f7d6e0;  alias, 1 drivers
L_0x146f7d4a0 .concat [ 8 1 0 0], L_0x146f7d7e0, L_0x1480790a8;
L_0x146f7d5c0 .concat [ 8 1 0 0], L_0x146f7cae0, L_0x1480790f0;
S_0x146f5a480 .scope module, "s1" "sub_N_in" 3 200, 3 214 0, S_0x146f5a0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x146f5a640 .param/l "N" 0 3 215, C4<0000000000000000000000000000001000>;
v0x146f5a3f0_0 .net "a", 8 0, L_0x146f7d4a0;  alias, 1 drivers
v0x146f5a770_0 .net "b", 8 0, L_0x146f7d5c0;  alias, 1 drivers
v0x146f5a820_0 .net "c", 8 0, L_0x146f7d6e0;  alias, 1 drivers
L_0x146f7d6e0 .arith/sub 9, L_0x146f7d4a0, L_0x146f7d5c0;
S_0x146f5ae70 .scope module, "uut_reg_ro" "reg_exp_op" 3 119, 3 269 0, S_0x146ebb500;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x146f5b030 .param/l "Bs" 0 3 271, C4<00000000000000000000000000000101>;
P_0x146f5b070 .param/l "es" 0 3 270, +C4<00000000000000000000000000000010>;
L_0x146f8be50 .functor NOT 8, L_0x146f8c970, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x146f8c1e0 .functor NOT 1, L_0x146f8c140, C4<0>, C4<0>, C4<0>;
L_0x146f8c410 .functor OR 1, L_0x146f8c1e0, L_0x146f8c330, C4<0>, C4<0>;
v0x146f5b6e0_0 .net *"_ivl_10", 0 0, L_0x146f8c1e0;  1 drivers
v0x146f5b790_0 .net *"_ivl_13", 1 0, L_0x146f8c250;  1 drivers
v0x146f5b840_0 .net *"_ivl_15", 0 0, L_0x146f8c330;  1 drivers
v0x146f5b8f0_0 .net *"_ivl_17", 0 0, L_0x146f8c410;  1 drivers
v0x146f5b990_0 .net *"_ivl_19", 4 0, L_0x146f8c500;  1 drivers
L_0x148079b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x146f5ba80_0 .net/2u *"_ivl_20", 4 0, L_0x148079b58;  1 drivers
v0x146f5bb30_0 .net *"_ivl_22", 4 0, L_0x146f8c5e0;  1 drivers
v0x146f5bbe0_0 .net *"_ivl_25", 4 0, L_0x146f8c720;  1 drivers
v0x146f5bc90_0 .net *"_ivl_5", 0 0, L_0x146f8bf40;  1 drivers
v0x146f5bda0_0 .net *"_ivl_9", 0 0, L_0x146f8c140;  1 drivers
v0x146f5be50_0 .net "e_o", 1 0, L_0x146f8b860;  alias, 1 drivers
v0x146f5bf00_0 .net "exp_o", 7 0, L_0x146f8c970;  1 drivers
v0x146f5bfb0_0 .net "exp_oN", 7 0, L_0x146f8bfe0;  1 drivers
v0x146f5c060_0 .net "exp_oN_tmp", 7 0, L_0x146f8b900;  1 drivers
v0x146f5c120_0 .net "r_o", 4 0, L_0x146f8c890;  alias, 1 drivers
L_0x146f8b860 .part L_0x146f8c970, 0, 2;
L_0x146f8bf40 .part L_0x146f8c970, 7, 1;
L_0x146f8bfe0 .functor MUXZ 8, L_0x146f8c970, L_0x146f8b900, L_0x146f8bf40, C4<>;
L_0x146f8c140 .part L_0x146f8c970, 7, 1;
L_0x146f8c250 .part L_0x146f8bfe0, 0, 2;
L_0x146f8c330 .reduce/or L_0x146f8c250;
L_0x146f8c500 .part L_0x146f8bfe0, 2, 5;
L_0x146f8c5e0 .arith/sum 5, L_0x146f8c500, L_0x148079b58;
L_0x146f8c720 .part L_0x146f8bfe0, 2, 5;
L_0x146f8c890 .functor MUXZ 5, L_0x146f8c720, L_0x146f8c5e0, L_0x146f8c410, C4<>;
S_0x146f5b240 .scope module, "uut_conv_2c1" "conv_2c" 3 279, 3 262 0, S_0x146f5ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x146f5b410 .param/l "N" 0 3 263, C4<000000000000000000000000000000111>;
L_0x148079b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x146f5b490_0 .net/2u *"_ivl_0", 7 0, L_0x148079b10;  1 drivers
v0x146f5b550_0 .net "a", 7 0, L_0x146f8be50;  1 drivers
v0x146f5b5f0_0 .net "c", 7 0, L_0x146f8b900;  alias, 1 drivers
L_0x146f8b900 .arith/sum 8, L_0x146f8be50, L_0x148079b10;
    .scope S_0x146e45920;
T_100 ;
    %delay 5000, 0;
    %load/vec4 v0x146f616d0_0;
    %inv;
    %store/vec4 v0x146f616d0_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_0x146e45920;
T_101 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f616d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f61b00_0, 0, 1;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x146f61820_0, 0, 32;
    %pushi/vec4 1207959552, 0, 32;
    %store/vec4 v0x146f618d0_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f61b00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f61b00_0, 0, 1;
    %vpi_call 2 64 "$display", "=== Posit Adder Test Result ===" {0 0 0};
    %vpi_call 2 65 "$display", "Posit 1 (in1)  = %b", v0x146f61820_0 {0 0 0};
    %vpi_call 2 66 "$display", "Posit 2 (in2)  = %b", v0x146f618d0_0 {0 0 0};
    %vpi_call 2 67 "$display", "Result (out)   = %b", v0x146f61a50_0 {0 0 0};
    %vpi_call 2 68 "$display", "Flags: inf = %b, zero = %b", v0x146f61980_0, v0x146f61bb0_0 {0 0 0};
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_101;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "posit_add_tb.v";
    "posit_add.v";
