* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Oct 3 2024 21:46:28

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN  --package  SG48  --outdir  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc  --dst_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: MAIN
Used Logic Cell: 1614/5280
Used Logic Tile: 287/660
Used IO Cell:    13/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_100mhz_0
Clock Source: GB_BUFFER_red_c_g_THRU_CO GB_BUFFER_clk_12mhz_THRU_CO GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 
Clock Driver: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst (SB_PLL40_CORE)
Driver Position: (12, 31, 1)
Fanout to FF: 615
Fanout to Tile: 129

Clock Domain: delay_tr_input_c_g
Clock Source: delay_tr_input_ibuf_gb_io_gb_input 
Clock Driver: delay_tr_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (19, 31, 0)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: delay_hc_input_c_g
Clock Source: delay_hc_input_ibuf_gb_io_gb_input 
Clock Driver: delay_hc_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (6, 0, 1)
Fanout to FF: 2
Fanout to Tile: 2


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
29|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 1 1 0 0 0 0 2 2 5 1 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 3 7 6 0 1 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 6 7 7 0 4 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 8 8 8 0 7 1 1 0 0   
24|   0 0 0 0 0 0 0 0 1 0 0 8 0 0 8 7 8 8 0 4 0 0 0 0   
23|   0 0 0 0 0 0 0 8 5 0 5 8 3 0 8 1 8 8 0 2 0 0 0 0   
22|   6 0 0 0 0 0 1 8 5 3 8 6 6 0 8 3 8 8 0 0 0 0 0 0   
21|   8 0 1 0 0 0 0 8 6 6 8 8 8 1 8 8 8 4 0 0 0 0 0 0   
20|   8 0 0 0 0 0 7 8 8 3 8 8 1 2 8 6 8 1 0 0 0 0 0 0   
19|   1 0 0 0 0 0 5 5 8 2 8 8 0 8 8 8 8 0 0 0 0 0 0 2   
18|   8 0 0 0 0 0 7 8 8 4 8 0 7 7 8 8 8 0 0 0 0 0 3 2   
17|   8 7 0 0 1 0 8 8 8 7 8 0 5 8 8 7 8 1 0 0 0 0 2 3   
16|   8 4 3 0 2 0 6 8 8 7 8 1 7 8 8 8 8 1 0 0 0 0 0 8   
15|   8 8 8 1 1 0 8 8 8 8 7 1 7 8 8 8 8 3 0 0 0 0 1 2   
14|   8 0 5 1 1 0 5 8 8 8 8 7 2 8 8 8 6 3 0 0 0 0 0 0   
13|   8 5 2 0 0 0 5 8 6 8 8 3 8 8 6 8 8 1 0 0 0 0 0 0   
12|   0 0 8 0 0 0 4 8 3 7 8 5 8 8 8 8 8 2 0 0 0 0 0 0   
11|   0 0 0 0 0 0 5 8 7 5 7 8 2 8 8 0 8 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 2 8 1 2 7 5 8 5 8 0 6 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 2 8 1 4 8 8 8 7 2 0 8 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 1 8 2 3 8 8 8 7 5 2 8 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 2 2 6 4 1 8 8 7 6 3 8 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 1 6 1 7 8 8 5 8 7 2 5 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 1 2 8 8 6 0 3 1 4 8 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 8 8 3 0 0 0 4 8 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 1 8 1 0 0 0 0 0 8 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.62

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  3  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  3  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  1  1  0  0  0  0  4  4 15  3  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  3  8 22 16  0  3  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  8 22 21  0  9  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  4 10 24 24  0 19  3  4  0  0    
24|     0  0  0  0  0  0  0  0  1  0  0 16  0  0 16  9 24 24  0 10  0  0  0  0    
23|     0  0  0  0  0  0  0 17 10  0 11 20  3  0 16  1 24 23  0  4  0  0  0  0    
22|    15  0  0  0  0  0  1 17  7 10 18 13 13  0 16  5 14  8  0  0  0  0  0  0    
21|    16  0  0  0  0  0  0 17 14 18 18 17 20  1 16 17 16  4  0  0  0  0  0  0    
20|    16  0  0  0  0  0 12 17 16 11 17 17  1  5 10 11 16  2  0  0  0  0  0  0    
19|     2  0  0  0  0  0  5 10 24  6 17 17  0 19  9 17 16  0  0  0  0  0  0  2    
18|    16  0  0  0  0  0  7 17 24  4 17  0 14 15  9 19 19  0  0  0  0  0  6  6    
17|    23 14  0  0  1  0  8 17 16  9 17  0  8 19 10 18 17  2  0  0  0  0  8  8    
16|    13  9  7  0  2  0  6 18 16  8 17  1 14 18 19 17 17  1  0  0  0  0  0 16    
15|    15 16 24  1  1  0  8 12 16  9 11  1  9 16 18 17 17  5  0  0  0  0  4  4    
14|    15  0 13  1  1  0  9 16 17 10 16 11  2 16 19 17 13  5  0  0  0  0  0  0    
13|    16 17  5  0  0  0  8 24  9 15 24 10 10 16 12 16 17  3  0  0  0  0  0  0    
12|     0  0 17  0  0  0  8 24  4 14 24  9 16  9 18  9 17  1  0  0  0  0  0  0    
11|     0  0  0  0  0  0  9 17 16 10 11  8  4 11 18  0 17  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  3 17  1  2 11 10 16  5 17  0 13  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  3 17  1  6  8 17 16  8  5  0 17  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  3 17  2  8  8 17 16  8  9  2 17  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  4  4 11  8  1 18 17 11 11  5 17  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  2 13  4 13 16  9  7 10 17  8 11  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  3  4 17 24  6  0  5  4 15 18  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0 17 24  3  0  0  0  8 18  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  1 17  2  0  0  0  0  0 17  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0 17  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 11.41

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  3  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  3  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  1  1  0  0  0  0  6  6 18  3  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  1  0  0  0  0  0  0  3 12 26 23  0  3  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  4 18 22 21  0 14  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  4 20 24 24  0 24  3  4  0  0    
24|     0  0  0  0  0  0  0  0  1  0  0 22  0  0 16 11 24 24  0 14  0  0  0  0    
23|     0  0  0  0  0  0  0 24 17  0 13 23  3  0 16  1 26 23  0  6  0  0  0  0    
22|    15  0  0  0  0  0  1 24 11 10 24 18 16  0 16  5 15  8  0  0  0  0  0  0    
21|    16  0  0  0  0  0  0 24 17 20 24 24 23  1 16 24 16  4  0  0  0  0  0  0    
20|    18  0  0  0  0  0 16 25 16 11 23 24  1  5 16 15 16  2  0  0  0  0  0  0    
19|     2  0  0  0  0  0  5 17 24  6 24 24  0 25 16 24 17  0  0  0  0  0  0  2    
18|    20  0  0  0  0  0  7 32 24  4 24  0 28 21 16 26 25  0  0  0  0  0  8  6    
17|    23 17  0  0  1  0  8 32 16 15 24  0 17 26 16 25 24  2  0  0  0  0  8 11    
16|    13 11  7  0  2  0  6 31 16 13 25  1 22 18 30 24 24  1  0  0  0  0  0 25    
15|    15 22 24  1  1  0  8 17 16 14 16  1 18 16 32 24 23  9  0  0  0  0  4  5    
14|    15  0 17  1  1  0 17 16 17 16 16 19  2 16 24 24 18 10  0  0  0  0  0  0    
13|    16 17  6  0  0  0 12 24 15 20 24 10 24 17 14 21 24  3  0  0  0  0  0  0    
12|     0  0 24  0  0  0 16 24  5 18 24 14 32  9 24  9 24  2  0  0  0  0  0  0    
11|     0  0  0  0  0  0 17 24 26 17 19  8  4 11 24  0 24  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  6 24  1  2 19 17 16  5 23  0 18  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  4 24  1 10  8 32 16 11  6  0 24  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  3 25  2 12  8 32 16 11 11  3 24  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  5  4 21 16  1 31 17 15 16  7 24  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  2 22  4 24 16  9  9 16 21  8 13  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  3  6 24 24  6  0  7  4 15 24  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0 24 24  3  0  0  0  8 24  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  1 24  2  0  0  0  0  0 23  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0 25  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 14.72

***** Run Time Info *****
Run Time:  1
