{"vcs1":{"timestamp_begin":1681617052.659543503, "rt":0.83, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681617053.527028632, "rt":0.87, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681617054.424785086, "rt":1.01, "ut":0.05, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681617052.368424248}
{"VCS_COMP_START_TIME": 1681617052.368424248}
{"VCS_COMP_END_TIME": 1681617056.009912722}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
