<inh f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='74' c='llvm::MCSubtargetInfo'/>
<def f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='62' ll='294'/>
<size>208</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='56'>//===----------------------------------------------------------------------===//
///
/// TargetSubtargetInfo - Generic base class for all target subtargets.  All
/// Target-specific options that control code generation and printing should
/// be exposed through a TargetSubtargetInfo-derived class.
///</doc>
<fun r='_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProc10275447'/>
<fun r='_ZN4llvm19TargetSubtargetInfoC1Ev'/>
<fun r='_ZN4llvm19TargetSubtargetInfoC1ERKS0_'/>
<fun r='_ZN4llvm19TargetSubtargetInfoaSERKS0_'/>
<fun r='_ZN4llvm19TargetSubtargetInfoD1Ev'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo15isXRaySupportedEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo19getSelectionDAGInfoEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo15getCallLoweringEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo22getInstructionSelectorEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo9getHwModeEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo15getDAGSchedulerENS_10CodeGenOpt5LevelE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo11isZeroIdiomEPKNS_12MachineInstrERNS_5APIntE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo20isDependencyBreakingEPKNS_12MachineInstrERNS_5APIntE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo25isOptimizableRegisterMoveEPKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo22enableMachineSchedulerEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo30enableMachineSchedDefaultSchedEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo22enableMachinePipelinerEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo22enableJoinGlobalCopiesEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo18enableAtomicExpandEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo22enableIndirectBrExpandEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo19getAntiDepBreakModeEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo18getCriticalPathRCsERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo15getSMSMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo12useDFAforSMSEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo34getOptLevelToEnablePostRASchedulerEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo25enableRALocalReassignmentENS_10CodeGenOpt5LevelE'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo25enableAdvancedRASplitCostEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo5useAAEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo23enableEarlyIfConversionEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo24getCustomPBQPConstraintsEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo20enableSubRegLivenessEv'/>
<fun r='_ZNK4llvm19TargetSubtargetInfo13mirFileLoadedERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h' l='1060' c='llvm::R600Subtarget'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFSubtarget.h' l='31' c='llvm::BPFSubtarget'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiSubtarget.h' l='30' c='llvm::LanaiSubtarget'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcSubtarget.h' l='31' c='llvm::SparcSubtarget'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreSubtarget.h' l='31' c='llvm::XCoreSubtarget'/>
<ovr f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='46' c='(anonymousnamespace)::BogusSubtarget'/>
