# compile vhdl design source files
vhdl xil_defaultlib  "../../../../PROJECTS_23_LEARNING_FILES/Tutorial/tutorial.vhd"
vhdl xil_defaultlib  "../../../RegisterFile.srcs/sim_1/imports/Tutorial/tutorial_tb.vhd"

# Do not sort compile order
nosort
