$date
	Sun Aug 22 16:41:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module halfAdder_tb $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module HA $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#40
0$
1#
#60
1"
0!
1$
#80
