==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from demodulation_FM.cpp:1:
demodulation_FM.cpp:186:2: error: use of undeclared identifier 'FILE'
 FILE *file1r=fopen("data1_r.csv", "w");
 ^
demodulation_FM.cpp:186:8: error: use of undeclared identifier 'file1r'
 FILE *file1r=fopen("data1_r.csv", "w");
       ^
demodulation_FM.cpp:186:15: error: use of undeclared identifier 'fopen'
 FILE *file1r=fopen("data1_r.csv", "w");
              ^
demodulation_FM.cpp:187:2: error: use of undeclared identifier 'FILE'
 FILE *file1i=fopen("data1_i.csv", "w");
 ^
demodulation_FM.cpp:187:8: error: use of undeclared identifier 'file1i'
 FILE *file1i=fopen("data1_i.csv", "w");
       ^
demodulation_FM.cpp:187:15: error: use of undeclared identifier 'fopen'
 FILE *file1i=fopen("data1_i.csv", "w");
              ^
demodulation_FM.cpp:188:6: error: use of undeclared identifier 'file1r'
 if (file1r!=NULL)
     ^
demodulation_FM.cpp:188:14: error: use of undeclared identifier 'NULL'
 if (file1r!=NULL)
             ^
demodulation_FM.cpp:192:12: error: use of undeclared identifier 'file1r'
   fprintf(file1r, "%lf,", y_I_samp);
           ^
demodulation_FM.cpp:195:11: error: use of undeclared identifier 'file1r'
  fprintf(file1r, "%lf\n", y_I_samp);
          ^
demodulation_FM.cpp:199:12: error: use of undeclared identifier 'file1i'
   fprintf(file1i, "%lf,", y_Q_samp);
           ^
demodulation_FM.cpp:202:11: error: use of undeclared identifier 'file1i'
  fprintf(file1i, "%lf\n", y_Q_samp);
          ^
demodulation_FM.cpp:203:10: error: use of undeclared identifier 'file1r'
  fclose(file1r);
         ^
demodulation_FM.cpp:204:10: error: use of undeclared identifier 'file1i'
  fclose(file1i);
         ^
demodulation_FM.cpp:208:3: error: use of undeclared identifier 'printf'
  printf("erreur fichier");
  ^
demodulation_FM.cpp:216:2: error: use of undeclared identifier 'FILE'
 FILE *file2r=fopen("data2_r.csv", "w");
 ^
demodulation_FM.cpp:216:8: error: use of undeclared identifier 'file2r'
 FILE *file2r=fopen("data2_r.csv", "w");
       ^
demodulation_FM.cpp:216:15: error: use of undeclared identifier 'fopen'
 FILE *file2r=fopen("data2_r.csv", "w");
              ^
demodulation_FM.cpp:217:2: error: use of undeclared identifier 'FILE'
 FILE *file2i=fopen("data2_i.csv", "w");
 ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 362 ; free virtual = 2451
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 362 ; free virtual = 2451
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 288 ; free virtual = 2383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decimation1' into 'demodulationFM' (demodulation_FM.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'demodulation' into 'demodulationFM' (demodulation_FM.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'decimation2' into 'demodulationFM' (demodulation_FM.cpp:326) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 274 ; free virtual = 2380
INFO: [XFORM 203-602] Inlining function 'decimation1' into 'demodulationFM' (demodulation_FM.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'demodulation' into 'demodulationFM' (demodulation_FM.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'decimation2' into 'demodulationFM' (demodulation_FM.cpp:326) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (demodulation_FM.cpp:85:1) in function 'sin_lookup'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (demodulation_FM.cpp:121:1) in function 'cos_lookup'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'shift' (demodulation_FM.cpp:130) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'shift' (demodulation_FM.cpp:130) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 245 ; free virtual = 2355
INFO: [HLS 200-472] Inferring partial write operation for 'ary_r_s.V' (demodulation_FM.cpp:134:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_i_s.V' (demodulation_FM.cpp:135:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_r_s.V' (demodulation_FM.cpp:139:4)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_i_s.V' (demodulation_FM.cpp:140:4)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (demodulation_FM.cpp:39:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (demodulation_FM.cpp:48:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 234 ; free virtual = 2345
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.67 seconds; current allocated memory: 161.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 161.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 162.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 162.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 162.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 162.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 162.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 164.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_s_V' to 'demodulationFM_y_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_s_V' to 'demodulationFM_y_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_fpb_V' to 'demodulationFM_y_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_fpb_V' to 'demodulationFM_y_eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'demodulationFM/y_demod_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'demodulationFM/y_demod_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'demodulationFM/y_demod_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from demodulation_FM.cpp:1:
demodulation_FM.cpp:186:2: error: use of undeclared identifier 'FILE'
 FILE *file1r=fopen("data1_r.csv", "w");
 ^
demodulation_FM.cpp:186:8: error: use of undeclared identifier 'file1r'
 FILE *file1r=fopen("data1_r.csv", "w");
       ^
demodulation_FM.cpp:186:15: error: use of undeclared identifier 'fopen'
 FILE *file1r=fopen("data1_r.csv", "w");
              ^
demodulation_FM.cpp:187:2: error: use of undeclared identifier 'FILE'
 FILE *file1i=fopen("data1_i.csv", "w");
 ^
demodulation_FM.cpp:187:8: error: use of undeclared identifier 'file1i'
 FILE *file1i=fopen("data1_i.csv", "w");
       ^
demodulation_FM.cpp:187:15: error: use of undeclared identifier 'fopen'
 FILE *file1i=fopen("data1_i.csv", "w");
              ^
demodulation_FM.cpp:188:6: error: use of undeclared identifier 'file1r'
 if (file1r!=NULL)
     ^
demodulation_FM.cpp:188:14: error: use of undeclared identifier 'NULL'
 if (file1r!=NULL)
             ^
demodulation_FM.cpp:192:12: error: use of undeclared identifier 'file1r'
   fprintf(file1r, "%lf,", y_I_samp);
           ^
demodulation_FM.cpp:195:11: error: use of undeclared identifier 'file1r'
  fprintf(file1r, "%lf\n", y_I_samp);
          ^
demodulation_FM.cpp:199:12: error: use of undeclared identifier 'file1i'
   fprintf(file1i, "%lf,", y_Q_samp);
           ^
demodulation_FM.cpp:202:11: error: use of undeclared identifier 'file1i'
  fprintf(file1i, "%lf\n", y_Q_samp);
          ^
demodulation_FM.cpp:203:10: error: use of undeclared identifier 'file1r'
  fclose(file1r);
         ^
demodulation_FM.cpp:204:10: error: use of undeclared identifier 'file1i'
  fclose(file1i);
         ^
demodulation_FM.cpp:208:3: error: use of undeclared identifier 'printf'
  printf("erreur fichier");
  ^
demodulation_FM.cpp:216:2: error: use of undeclared identifier 'FILE'
 FILE *file2r=fopen("data2_r.csv", "w");
 ^
demodulation_FM.cpp:216:8: error: use of undeclared identifier 'file2r'
 FILE *file2r=fopen("data2_r.csv", "w");
       ^
demodulation_FM.cpp:216:15: error: use of undeclared identifier 'fopen'
 FILE *file2r=fopen("data2_r.csv", "w");
              ^
demodulation_FM.cpp:217:2: error: use of undeclared identifier 'FILE'
 FILE *file2i=fopen("data2_i.csv", "w");
 ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 317 ; free virtual = 2925
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 317 ; free virtual = 2925
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 244 ; free virtual = 2860
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decimation1' into 'demodulationFM' (demodulation_FM.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'demodulation' into 'demodulationFM' (demodulation_FM.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'decimation2' into 'demodulationFM' (demodulation_FM.cpp:326) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 240 ; free virtual = 2857
INFO: [XFORM 203-602] Inlining function 'decimation1' into 'demodulationFM' (demodulation_FM.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'demodulation' into 'demodulationFM' (demodulation_FM.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'decimation2' into 'demodulationFM' (demodulation_FM.cpp:326) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (demodulation_FM.cpp:85:1) in function 'sin_lookup'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (demodulation_FM.cpp:121:1) in function 'cos_lookup'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'shift' (demodulation_FM.cpp:130) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'shift' (demodulation_FM.cpp:130) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 214 ; free virtual = 2832
INFO: [HLS 200-472] Inferring partial write operation for 'ary_r_s.V' (demodulation_FM.cpp:134:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_i_s.V' (demodulation_FM.cpp:135:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_r_s.V' (demodulation_FM.cpp:139:4)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_i_s.V' (demodulation_FM.cpp:140:4)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (demodulation_FM.cpp:39:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (demodulation_FM.cpp:48:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_I_d.V' (demodulation_FM.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_Q_d.V' (demodulation_FM.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_demod_nd.V' (demodulation_FM.cpp:168:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_demod_nd.V' (demodulation_FM.cpp:173:65)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 201 ; free virtual = 2821
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.13 seconds; current allocated memory: 167.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 168.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 168.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 168.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 169.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 169.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 170.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 172.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_s_V' to 'demodulationFM_y_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_s_V' to 'demodulationFM_y_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_fpb_V' to 'demodulationFM_y_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_fpb_V' to 'demodulationFM_y_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_d_V' to 'demodulationFM_y_fYi' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado/2019.2/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'demodulation_FM.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 321 ; free virtual = 2498
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 321 ; free virtual = 2498
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 252 ; free virtual = 2435
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decimation1' into 'demodulationFM' (demodulation_FM.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'demodulation' into 'demodulationFM' (demodulation_FM.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'decimation2' into 'demodulationFM' (demodulation_FM.cpp:326) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 249 ; free virtual = 2433
INFO: [XFORM 203-602] Inlining function 'decimation1' into 'demodulationFM' (demodulation_FM.cpp:275) automatically.
INFO: [XFORM 203-602] Inlining function 'demodulation' into 'demodulationFM' (demodulation_FM.cpp:304) automatically.
INFO: [XFORM 203-602] Inlining function 'decimation2' into 'demodulationFM' (demodulation_FM.cpp:326) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (demodulation_FM.cpp:85:1) in function 'sin_lookup'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (demodulation_FM.cpp:121:1) in function 'cos_lookup'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cos_lookup' into 'shift' (demodulation_FM.cpp:130) automatically.
INFO: [XFORM 203-602] Inlining function 'sin_lookup' into 'shift' (demodulation_FM.cpp:130) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 221 ; free virtual = 2408
INFO: [HLS 200-472] Inferring partial write operation for 'ary_r_s.V' (demodulation_FM.cpp:134:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_i_s.V' (demodulation_FM.cpp:135:15)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_r_s.V' (demodulation_FM.cpp:139:4)
INFO: [HLS 200-472] Inferring partial write operation for 'ary_i_s.V' (demodulation_FM.cpp:140:4)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (demodulation_FM.cpp:39:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (demodulation_FM.cpp:48:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_I_d.V' (demodulation_FM.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_Q_d.V' (demodulation_FM.cpp:150:3)
INFO: [HLS 200-472] Inferring partial write operation for 'y_demod_nd.V' (demodulation_FM.cpp:168:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_demod_nd.V' (demodulation_FM.cpp:173:65)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 959.930 ; gain = 526.004 ; free physical = 209 ; free virtual = 2397
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'demodulationFM' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.53 seconds; current allocated memory: 167.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 168.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 168.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 168.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 169.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 169.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 170.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 172.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'demodulationFM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_I_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_Q_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'demodulationFM/y_demod_d_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'demodulationFM' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_s_V' to 'demodulationFM_y_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_s_V' to 'demodulationFM_y_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_fpb_V' to 'demodulationFM_y_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_Q_fpb_V' to 'demodulationFM_y_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'demodulationFM_y_I_d_V' to 'demodulationFM_y_fYi' due to the length limit 20
