<?xml version="1.0"?>
<arch>
  <primitives>
    <primitive name="DUMMY"/>
    <primitive name="LUT5">
      <input name="IN" width="6"/>
      <input name="LCAS_IN" width="1"/>
      <input name="CCAS_IN" width="1"/>
      <output name="OUT" width="1"/>
    </primitive>
    <primitive name="MUX2">
      <input name="IN" width="2"/>
      <input name="SEL" width="1"/>
      <output name="OUT" width="1"/>
    </primitive>
    <primitive name="LUT6">
      <input name="IN" width="6"/>
      <input name="LCAS_IN" width="1"/>
      <input name="CCAS_IN" width="1"/>
      <output name="OUT" width="2"/>
      <output name="G" width="1"/>
      <output name="P" width="1"/>
    </primitive>
    <primitive name="LRAM">
      <input name="WA" width="6"/>
      <input name="A" width="6"/>
      <input name="D" width="2"/>
      <input name="CE" width="1" attr="enable"/>
      <input name="CLK" width="1" attr="clock"/>
      <output name="O" width="2"/>
    </primitive>
    <primitive name="SHIFT">
      <input name="A" width="6"/>
      <input name="SFTIN" width="1"/>
      <input name="CE" width="1" attr="enable"/>
      <input name="CLK" width="1" attr="clock"/>
      <output name="Q" width="1"/>
      <output name="SO" width="1"/>
    </primitive>
    <primitive name="DFF">
      <input name="D" width="1"/>
      <input name="SR" width="1" attr="reset"/>
      <input name="CE" width="1" attr="enable"/>
      <input name="C" width="1" attr="clock"/>
      <output name="Q" width="1"/>
    </primitive>
    <primitive name="CLA4">
      <input name="PROP" width="4"/>
      <input name="GEN" width="4"/>
      <input name="CAS_IN" width="2"/>
      <output name="CAS_OUT" width="5"/>
    </primitive>
    <primitive name="INPAD">
      <input name="CE" width="1" attr="enable"/>
      <input name="SR" width="1" attr="reset"/>
      <input name="CLK" width="1" attr="clock"/>
      <input name="DI" width="1"/>
      <output name="DO" width="1"/>
    </primitive>
    <primitive name="OUTPAD">
      <input name="CE" width="1" attr="enable"/>
      <input name="SR" width="1" attr="reset"/>
      <input name="CLK" width="1" attr="clock"/>
      <input name="DI" width="1"/>
      <output name="DO" width="1"/>
    </primitive>
    <primitive name="GLOBAL_INPAD">
      <input name="VIN" width="1"/>
      <output name="IN" width="1"/>
    </primitive>
    <primitive name="CLK_SW">
      <input name="CLK_IN" width="2"/>
      <input name="SEL" width="2"/>
      <output name="CLK_OUT" width="1"/>
    </primitive>
    <primitive name="CLK_DIV">
      <input name="CE" width="1"/>
      <input name="CLK_IN" width="1"/>
      <output name="CLK_OUT" width="1"/>
    </primitive>
    <primitive name="GCU0">
      <input name="CLK" width="1" attr="clock"/>
      <input name="A" width="32"/>
      <input name="ACIN" width="32"/>
      <input name="ALUMODE" width="4"/>
      <input name="B" width="32"/>
      <input name="BCIN" width="32"/>
      <input name="C" width="64"/>
      <input name="CARRYCASCIN" width="1"/>
      <input name="CARRYIN" width="1"/>
      <input name="CARRYINSEL" width="3"/>
      <input name="CEA1" width="1"/>
      <input name="CEA2" width="1"/>
      <input name="CEAD" width="1"/>
      <input name="CEALUMODE" width="1"/>
      <input name="CEB1" width="1"/>
      <input name="CEB2" width="1"/>
      <input name="CEC" width="1"/>
      <input name="CECARRYIN" width="1"/>
      <input name="CECTRL" width="1"/>
      <input name="CED" width="1"/>
      <input name="CEINMODE" width="1"/>
      <input name="CEM" width="1"/>
      <input name="CEP" width="1" attr="enable"/>
      <input name="D" width="27"/>
      <input name="INMODE" width="5"/>
      <input name="MULTSIGNIN" width="1"/>
      <input name="OPMODE" width="9"/>
      <input name="PCIN" width="64"/>
      <input name="RSTA" width="1" attr="reset"/>
      <input name="RSTALLCARRYIN" width="1" attr="reset"/>
      <input name="RSTALUMODE" width="1" attr="reset"/>
      <input name="RSTB" width="1" attr="reset"/>
      <input name="RSTC" width="1" attr="reset"/>
      <input name="RSTCTRL" width="1" attr="reset"/>
      <input name="RSTD" width="1" attr="reset"/>
      <input name="RSTINMODE" width="1" attr="reset"/>
      <input name="RSTM" width="1" attr="reset"/>
      <input name="RSTP" width="1" attr="reset"/>
      <output name="ACOUT" width="32"/>
      <output name="BCOUT" width="32"/>
      <output name="CARRYCASCOUT" width="1"/>
      <output name="CARRYOUT" width="1"/>
      <output name="MULTSIGNOUT" width="1"/>
      <output name="OVERFLOW" width="1"/>
      <output name="P" width="64"/>
      <output name="PATTERNBDETECT" width="1"/>
      <output name="PATTERNDETECT" width="1"/>
      <output name="PCOUT" width="64"/>
      <output name="UNDERFLOW" width="1"/>
      <output name="XOROUT" width="8"/>
    </primitive>
    <primitive name="BRAM36K">
      <input name="DIN" width="36"/>
      <input name="AW" width="11"/>
      <input name="WEN" width="1"/>
      <input name="AR" width="11"/>
      <input name="REN" width="1"/>
      <input name="SUB_DIN" width="36"/>
      <input name="SUB_AW" width="11"/>
      <input name="SUB_WEN" width="1"/>
      <input name="SUB_AR" width="11"/>
      <input name="SUB_REN" width="1"/>
      <input name="TP_U0_LS" width="1"/>
      <input name="TP_U1_LS" width="1"/>
      <input name="CLR_INNER_BP0_FIFO" width="1"/>
      <input name="CLR_INNER_BP1_FIFO" width="1"/>
      <input name="FIFO_CLR" width="1"/>
      <input name="FIFO_D_R_RDY" width="1"/>
      <input name="ERRINS" width="1"/>
      <input name="ERRIND" width="1"/>
      <input name="CLK_USER0_W" width="1" attr="clock"/>
      <input name="CLK_USER0_R" width="1" attr="clock"/>
      <input name="CLK_USER1_W" width="1" attr="clock"/>
      <input name="CLK_USER1_R" width="1" attr="clock"/>
      <input name="RST_BRAM_N" width="1" attr="reset"/>
      <input name="RAM0_MBIST_WM0" width="1"/>
      <input name="RAM0_MBIST_WM1" width="1"/>
      <input name="RAM1_MBIST_WM0" width="1"/>
      <input name="RAM1_MBIST_WM1" width="1"/>
      <output name="DOUT" width="36"/>
      <output name="SUB_DOUT" width="36"/>
      <output name="SDP0_RD_VLD" width="1"/>
      <output name="SDP1_RD_VLD" width="1"/>
      <output name="D_R_AEMPTY" width="1"/>
      <output name="D_R_EMPTY" width="1"/>
      <output name="ECC_AR" width="9"/>
      <output name="ERRFLAGS" width="1"/>
      <output name="ERRFLAGD" width="1"/>
      <output name="FIFO_D_W_RDY" width="1"/>
      <output name="D_DOUT_VLD" width="1"/>
      <output name="D_W_AFULL" width="1"/>
      <output name="D_W_FULL" width="1"/>
    </primitive>
    <primitive name="BRAM18K_TDP">
      <input name="DIN" width="36"/>
      <input name="AW" width="11"/>
      <input name="WEN" width="1"/>
      <input name="A_AR" width="11"/>
      <input name="A_REN" width="1"/>
      <input name="B_AR" width="11"/>
      <input name="B_REN" width="1"/>
      <input name="TP_U_LS" width="1"/>
      <input name="CLR_INNER_A_FIFO" width="1"/>
      <input name="CLR_INNER_B_FIFO" width="1"/>
      <input name="CLK_W" width="1" attr="clock"/>
      <input name="CLK_A_R" width="1" attr="clock"/>
      <input name="CLK_B_R" width="1" attr="clock"/>
      <input name="RST_BRAM_N" width="1" attr="reset"/>
      <output name="A_DOUT" width="36"/>
      <output name="B_DOUT" width="36"/>
      <output name="A_RD_VLD" width="1"/>
      <output name="B_RD_VLD" width="1"/>
    </primitive>
    <primitive name="BRAM18K">
      <input name="DIN" width="36"/>
      <input name="AW" width="11"/>
      <input name="WEN" width="1"/>
      <input name="AR" width="11"/>
      <input name="REN" width="1"/>
      <input name="TP_U_LS" width="1"/>
      <input name="CLR_INNER_BP_FIFO" width="1"/>
      <input name="FIFO_CLR" width="1"/>
      <input name="FIFO_D_R_RDY" width="1"/>
      <input name="CLK_USER_W" width="1" attr="clock"/>
      <input name="CLK_USER_R" width="1" attr="clock"/>
      <input name="RST_BRAM_N" width="1" attr="reset"/>
      <input name="RAM_MBIST_WM0" width="1"/>
      <input name="RAM_MBIST_WM1" width="1"/>
      <output name="DOUT" width="36"/>
      <output name="SDP_RD_VLD" width="1"/>
      <output name="D_R_AEMPTY" width="1"/>
      <output name="D_R_EMPTY" width="1"/>
      <output name="FIFO_D_W_RDY" width="1"/>
      <output name="D_DOUT_VLD" width="1"/>
      <output name="D_W_AFULL" width="1"/>
      <output name="D_W_FULL" width="1"/>
    </primitive>
    <primitive name="RAMB">
      <input name="DIN" width="72"/>
      <input name="AR" width="12"/>
      <input name="AW" width="12"/>
      <input name="WEN" width="1"/>
      <input name="REN" width="1"/>
      <input name="ERRINS" width="1"/>
      <input name="ERRIND" width="1"/>
      <input name="CLK" width="1" attr="clock"/>
      <input name="RST_N" width="1" attr="reset"/>
      <output name="DOUT" width="72"/>
      <output name="ERRADDR" width="12"/>
      <output name="ERRFLAGS" width="1"/>
      <output name="ERRFLAGD" width="1"/>
    </primitive>
    <primitive name="GCLK_BUF">
      <input name="IN" width="1"/>
      <output name="OUT" width="1"/>
    </primitive>
    <primitive name="RCLK_BUF">
      <input name="IN" width="1"/>
      <output name="OUT" width="1"/>
    </primitive>
  </primitives>
  <global_sw name="GSW_A">
    <input name="i_clk" width="8" type="clock"/>
    <input name="o_clk" width="8" type="clock"/>
    <input name="i_el1" width="8" direction="east" length="1" output="o_wl1"/>
    <input name="i_el2" width="8" direction="east" length="2" output="o_wl2"/>
    <input name="i_el6" width="8" direction="east" length="6" output="o_wl6"/>
    <input name="i_nl1" width="8" direction="north" length="1" output="o_sl1"/>
    <input name="i_nl2" width="8" direction="north" length="2" output="o_sl2"/>
    <input name="i_nl6" width="8" direction="north" length="6" output="o_sl6"/>
    <input name="i_wl1" width="8" direction="west" length="1" output="o_el1"/>
    <input name="i_wl2" width="8" direction="west" length="2" output="o_el2"/>
    <input name="i_wl6" width="8" direction="west" length="6" output="o_el6"/>
    <input name="i_sl1" width="8" direction="south" length="1" output="o_nl1"/>
    <input name="i_sl2" width="8" direction="south" length="2" output="o_nl2"/>
    <input name="i_sl6" width="8" direction="south" length="6" output="o_nl6"/>
    <input name="i_lsw_direct" width="24"/>
    <input name="i_lsw_switch" width="16"/>
    <output name="o_lsw" width="96"/>
    <input name="o_lsw_special" width="162" direction="CARRY" length="1" output="i_lsw_special"/>
    <interconnect>
      <direct name="clk_byp" inputs="i_clk" outputs="o_clk"/>
      <direct name="gsw_to_lsw" inputs="i_sl6,i_sl2,i_sl1,i_wl6,i_wl2,i_wl1,i_nl6,i_nl2,i_nl1,i_el6,i_el2,i_el1" outputs="o_lsw"/>
      <connect name="o_el1_0" inputs="i_nl1[0],i_wl1[0],i_sl1[0],i_nl2[0],i_wl2[0],i_sl2[0],i_nl6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_el1[0]"/>
      <connect name="o_el1_1" inputs="i_nl1[1],i_wl1[1],i_sl1[1],i_nl2[1],i_wl2[1],i_sl2[1],i_nl6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_el1[1]"/>
      <connect name="o_el1_2" inputs="i_nl1[2],i_wl1[2],i_sl1[2],i_nl2[2],i_wl2[2],i_sl2[2],i_nl6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_el1[2]"/>
      <connect name="o_el1_3" inputs="i_nl1[3],i_wl1[3],i_sl1[3],i_nl2[3],i_wl2[3],i_sl2[3],i_nl6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_el1[3]"/>
      <connect name="o_el1_4" inputs="i_nl1[4],i_wl1[4],i_sl1[4],i_nl2[4],i_wl2[4],i_sl2[4],i_nl6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_el1[4]"/>
      <connect name="o_el1_5" inputs="i_nl1[5],i_wl1[5],i_sl1[5],i_nl2[5],i_wl2[5],i_sl2[5],i_nl6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_el1[5]"/>
      <connect name="o_el1_6" inputs="i_nl1[6],i_wl1[6],i_sl1[6],i_nl2[6],i_wl2[6],i_sl2[6],i_nl6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_el1[6]"/>
      <connect name="o_el1_7" inputs="i_nl1[7],i_wl1[7],i_sl1[7],i_nl2[7],i_wl2[7],i_sl2[7],i_nl6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_el1[7]"/>
      <connect name="o_nl1_0" inputs="i_el1[0],i_wl1[0],i_sl1[0],i_el2[0],i_wl2[0],i_sl2[0],i_el6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_nl1[0]"/>
      <connect name="o_nl1_1" inputs="i_el1[1],i_wl1[1],i_sl1[1],i_el2[1],i_wl2[1],i_sl2[1],i_el6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_nl1[1]"/>
      <connect name="o_nl1_2" inputs="i_el1[2],i_wl1[2],i_sl1[2],i_el2[2],i_wl2[2],i_sl2[2],i_el6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_nl1[2]"/>
      <connect name="o_nl1_3" inputs="i_el1[3],i_wl1[3],i_sl1[3],i_el2[3],i_wl2[3],i_sl2[3],i_el6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_nl1[3]"/>
      <connect name="o_nl1_4" inputs="i_el1[4],i_wl1[4],i_sl1[4],i_el2[4],i_wl2[4],i_sl2[4],i_el6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_nl1[4]"/>
      <connect name="o_nl1_5" inputs="i_el1[5],i_wl1[5],i_sl1[5],i_el2[5],i_wl2[5],i_sl2[5],i_el6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_nl1[5]"/>
      <connect name="o_nl1_6" inputs="i_el1[6],i_wl1[6],i_sl1[6],i_el2[6],i_wl2[6],i_sl2[6],i_el6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_nl1[6]"/>
      <connect name="o_nl1_7" inputs="i_el1[7],i_wl1[7],i_sl1[7],i_el2[7],i_wl2[7],i_sl2[7],i_el6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_nl1[7]"/>
      <connect name="o_wl1_0" inputs="i_el1[0],i_nl1[0],i_sl1[0],i_el2[0],i_nl2[0],i_sl2[0],i_el6[0],i_nl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_wl1[0]"/>
      <connect name="o_wl1_1" inputs="i_el1[1],i_nl1[1],i_sl1[1],i_el2[1],i_nl2[1],i_sl2[1],i_el6[1],i_nl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_wl1[1]"/>
      <connect name="o_wl1_2" inputs="i_el1[2],i_nl1[2],i_sl1[2],i_el2[2],i_nl2[2],i_sl2[2],i_el6[2],i_nl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_wl1[2]"/>
      <connect name="o_wl1_3" inputs="i_el1[3],i_nl1[3],i_sl1[3],i_el2[3],i_nl2[3],i_sl2[3],i_el6[3],i_nl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_wl1[3]"/>
      <connect name="o_wl1_4" inputs="i_el1[4],i_nl1[4],i_sl1[4],i_el2[4],i_nl2[4],i_sl2[4],i_el6[4],i_nl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_wl1[4]"/>
      <connect name="o_wl1_5" inputs="i_el1[5],i_nl1[5],i_sl1[5],i_el2[5],i_nl2[5],i_sl2[5],i_el6[5],i_nl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_wl1[5]"/>
      <connect name="o_wl1_6" inputs="i_el1[6],i_nl1[6],i_sl1[6],i_el2[6],i_nl2[6],i_sl2[6],i_el6[6],i_nl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_wl1[6]"/>
      <connect name="o_wl1_7" inputs="i_el1[7],i_nl1[7],i_sl1[7],i_el2[7],i_nl2[7],i_sl2[7],i_el6[7],i_nl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_wl1[7]"/>
      <connect name="o_sl1_0" inputs="i_el1[0],i_nl1[0],i_wl1[0],i_el2[0],i_nl2[0],i_wl2[0],i_el6[0],i_nl6[0],i_wl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_sl1[0]"/>
      <connect name="o_sl1_1" inputs="i_el1[1],i_nl1[1],i_wl1[1],i_el2[1],i_nl2[1],i_wl2[1],i_el6[1],i_nl6[1],i_wl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_sl1[1]"/>
      <connect name="o_sl1_2" inputs="i_el1[2],i_nl1[2],i_wl1[2],i_el2[2],i_nl2[2],i_wl2[2],i_el6[2],i_nl6[2],i_wl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_sl1[2]"/>
      <connect name="o_sl1_3" inputs="i_el1[3],i_nl1[3],i_wl1[3],i_el2[3],i_nl2[3],i_wl2[3],i_el6[3],i_nl6[3],i_wl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_sl1[3]"/>
      <connect name="o_sl1_4" inputs="i_el1[4],i_nl1[4],i_wl1[4],i_el2[4],i_nl2[4],i_wl2[4],i_el6[4],i_nl6[4],i_wl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_sl1[4]"/>
      <connect name="o_sl1_5" inputs="i_el1[5],i_nl1[5],i_wl1[5],i_el2[5],i_nl2[5],i_wl2[5],i_el6[5],i_nl6[5],i_wl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_sl1[5]"/>
      <connect name="o_sl1_6" inputs="i_el1[6],i_nl1[6],i_wl1[6],i_el2[6],i_nl2[6],i_wl2[6],i_el6[6],i_nl6[6],i_wl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_sl1[6]"/>
      <connect name="o_sl1_7" inputs="i_el1[7],i_nl1[7],i_wl1[7],i_el2[7],i_nl2[7],i_wl2[7],i_el6[7],i_nl6[7],i_wl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_sl1[7]"/>
      <connect name="o_el2_0" inputs="i_nl1[0],i_wl1[0],i_sl1[0],i_nl2[0],i_wl2[0],i_sl2[0],i_nl6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_el2[0]"/>
      <connect name="o_el2_1" inputs="i_nl1[1],i_wl1[1],i_sl1[1],i_nl2[1],i_wl2[1],i_sl2[1],i_nl6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_el2[1]"/>
      <connect name="o_el2_2" inputs="i_nl1[2],i_wl1[2],i_sl1[2],i_nl2[2],i_wl2[2],i_sl2[2],i_nl6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_el2[2]"/>
      <connect name="o_el2_3" inputs="i_nl1[3],i_wl1[3],i_sl1[3],i_nl2[3],i_wl2[3],i_sl2[3],i_nl6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_el2[3]"/>
      <connect name="o_el2_4" inputs="i_nl1[4],i_wl1[4],i_sl1[4],i_nl2[4],i_wl2[4],i_sl2[4],i_nl6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_el2[4]"/>
      <connect name="o_el2_5" inputs="i_nl1[5],i_wl1[5],i_sl1[5],i_nl2[5],i_wl2[5],i_sl2[5],i_nl6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_el2[5]"/>
      <connect name="o_el2_6" inputs="i_nl1[6],i_wl1[6],i_sl1[6],i_nl2[6],i_wl2[6],i_sl2[6],i_nl6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_el2[6]"/>
      <connect name="o_el2_7" inputs="i_nl1[7],i_wl1[7],i_sl1[7],i_nl2[7],i_wl2[7],i_sl2[7],i_nl6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_el2[7]"/>
      <connect name="o_nl2_0" inputs="i_el1[0],i_wl1[0],i_sl1[0],i_el2[0],i_wl2[0],i_sl2[0],i_el6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_nl2[0]"/>
      <connect name="o_nl2_1" inputs="i_el1[1],i_wl1[1],i_sl1[1],i_el2[1],i_wl2[1],i_sl2[1],i_el6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_nl2[1]"/>
      <connect name="o_nl2_2" inputs="i_el1[2],i_wl1[2],i_sl1[2],i_el2[2],i_wl2[2],i_sl2[2],i_el6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_nl2[2]"/>
      <connect name="o_nl2_3" inputs="i_el1[3],i_wl1[3],i_sl1[3],i_el2[3],i_wl2[3],i_sl2[3],i_el6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_nl2[3]"/>
      <connect name="o_nl2_4" inputs="i_el1[4],i_wl1[4],i_sl1[4],i_el2[4],i_wl2[4],i_sl2[4],i_el6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_nl2[4]"/>
      <connect name="o_nl2_5" inputs="i_el1[5],i_wl1[5],i_sl1[5],i_el2[5],i_wl2[5],i_sl2[5],i_el6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_nl2[5]"/>
      <connect name="o_nl2_6" inputs="i_el1[6],i_wl1[6],i_sl1[6],i_el2[6],i_wl2[6],i_sl2[6],i_el6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_nl2[6]"/>
      <connect name="o_nl2_7" inputs="i_el1[7],i_wl1[7],i_sl1[7],i_el2[7],i_wl2[7],i_sl2[7],i_el6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_nl2[7]"/>
      <connect name="o_wl2_0" inputs="i_el1[0],i_nl1[0],i_sl1[0],i_el2[0],i_nl2[0],i_sl2[0],i_el6[0],i_nl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_wl2[0]"/>
      <connect name="o_wl2_1" inputs="i_el1[1],i_nl1[1],i_sl1[1],i_el2[1],i_nl2[1],i_sl2[1],i_el6[1],i_nl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_wl2[1]"/>
      <connect name="o_wl2_2" inputs="i_el1[2],i_nl1[2],i_sl1[2],i_el2[2],i_nl2[2],i_sl2[2],i_el6[2],i_nl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_wl2[2]"/>
      <connect name="o_wl2_3" inputs="i_el1[3],i_nl1[3],i_sl1[3],i_el2[3],i_nl2[3],i_sl2[3],i_el6[3],i_nl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_wl2[3]"/>
      <connect name="o_wl2_4" inputs="i_el1[4],i_nl1[4],i_sl1[4],i_el2[4],i_nl2[4],i_sl2[4],i_el6[4],i_nl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_wl2[4]"/>
      <connect name="o_wl2_5" inputs="i_el1[5],i_nl1[5],i_sl1[5],i_el2[5],i_nl2[5],i_sl2[5],i_el6[5],i_nl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_wl2[5]"/>
      <connect name="o_wl2_6" inputs="i_el1[6],i_nl1[6],i_sl1[6],i_el2[6],i_nl2[6],i_sl2[6],i_el6[6],i_nl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_wl2[6]"/>
      <connect name="o_wl2_7" inputs="i_el1[7],i_nl1[7],i_sl1[7],i_el2[7],i_nl2[7],i_sl2[7],i_el6[7],i_nl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_wl2[7]"/>
      <connect name="o_sl2_0" inputs="i_el1[0],i_nl1[0],i_wl1[0],i_el2[0],i_nl2[0],i_wl2[0],i_el6[0],i_nl6[0],i_wl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_sl2[0]"/>
      <connect name="o_sl2_1" inputs="i_el1[1],i_nl1[1],i_wl1[1],i_el2[1],i_nl2[1],i_wl2[1],i_el6[1],i_nl6[1],i_wl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_sl2[1]"/>
      <connect name="o_sl2_2" inputs="i_el1[2],i_nl1[2],i_wl1[2],i_el2[2],i_nl2[2],i_wl2[2],i_el6[2],i_nl6[2],i_wl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_sl2[2]"/>
      <connect name="o_sl2_3" inputs="i_el1[3],i_nl1[3],i_wl1[3],i_el2[3],i_nl2[3],i_wl2[3],i_el6[3],i_nl6[3],i_wl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_sl2[3]"/>
      <connect name="o_sl2_4" inputs="i_el1[4],i_nl1[4],i_wl1[4],i_el2[4],i_nl2[4],i_wl2[4],i_el6[4],i_nl6[4],i_wl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_sl2[4]"/>
      <connect name="o_sl2_5" inputs="i_el1[5],i_nl1[5],i_wl1[5],i_el2[5],i_nl2[5],i_wl2[5],i_el6[5],i_nl6[5],i_wl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_sl2[5]"/>
      <connect name="o_sl2_6" inputs="i_el1[6],i_nl1[6],i_wl1[6],i_el2[6],i_nl2[6],i_wl2[6],i_el6[6],i_nl6[6],i_wl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_sl2[6]"/>
      <connect name="o_sl2_7" inputs="i_el1[7],i_nl1[7],i_wl1[7],i_el2[7],i_nl2[7],i_wl2[7],i_el6[7],i_nl6[7],i_wl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_sl2[7]"/>
      <connect name="o_el6_0" inputs="i_nl1[0],i_wl1[0],i_sl1[0],i_nl2[0],i_wl2[0],i_sl2[0],i_nl6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_el6[0]"/>
      <connect name="o_el6_1" inputs="i_nl1[1],i_wl1[1],i_sl1[1],i_nl2[1],i_wl2[1],i_sl2[1],i_nl6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_el6[1]"/>
      <connect name="o_el6_2" inputs="i_nl1[2],i_wl1[2],i_sl1[2],i_nl2[2],i_wl2[2],i_sl2[2],i_nl6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_el6[2]"/>
      <connect name="o_el6_3" inputs="i_nl1[3],i_wl1[3],i_sl1[3],i_nl2[3],i_wl2[3],i_sl2[3],i_nl6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_el6[3]"/>
      <connect name="o_el6_4" inputs="i_nl1[4],i_wl1[4],i_sl1[4],i_nl2[4],i_wl2[4],i_sl2[4],i_nl6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_el6[4]"/>
      <connect name="o_el6_5" inputs="i_nl1[5],i_wl1[5],i_sl1[5],i_nl2[5],i_wl2[5],i_sl2[5],i_nl6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_el6[5]"/>
      <connect name="o_el6_6" inputs="i_nl1[6],i_wl1[6],i_sl1[6],i_nl2[6],i_wl2[6],i_sl2[6],i_nl6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_el6[6]"/>
      <connect name="o_el6_7" inputs="i_nl1[7],i_wl1[7],i_sl1[7],i_nl2[7],i_wl2[7],i_sl2[7],i_nl6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_el6[7]"/>
      <connect name="o_nl6_0" inputs="i_el1[0],i_wl1[0],i_sl1[0],i_el2[0],i_wl2[0],i_sl2[0],i_el6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_nl6[0]"/>
      <connect name="o_nl6_1" inputs="i_el1[1],i_wl1[1],i_sl1[1],i_el2[1],i_wl2[1],i_sl2[1],i_el6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_nl6[1]"/>
      <connect name="o_nl6_2" inputs="i_el1[2],i_wl1[2],i_sl1[2],i_el2[2],i_wl2[2],i_sl2[2],i_el6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_nl6[2]"/>
      <connect name="o_nl6_3" inputs="i_el1[3],i_wl1[3],i_sl1[3],i_el2[3],i_wl2[3],i_sl2[3],i_el6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_nl6[3]"/>
      <connect name="o_nl6_4" inputs="i_el1[4],i_wl1[4],i_sl1[4],i_el2[4],i_wl2[4],i_sl2[4],i_el6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_nl6[4]"/>
      <connect name="o_nl6_5" inputs="i_el1[5],i_wl1[5],i_sl1[5],i_el2[5],i_wl2[5],i_sl2[5],i_el6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_nl6[5]"/>
      <connect name="o_nl6_6" inputs="i_el1[6],i_wl1[6],i_sl1[6],i_el2[6],i_wl2[6],i_sl2[6],i_el6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_nl6[6]"/>
      <connect name="o_nl6_7" inputs="i_el1[7],i_wl1[7],i_sl1[7],i_el2[7],i_wl2[7],i_sl2[7],i_el6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_nl6[7]"/>
      <connect name="o_wl6_0" inputs="i_el1[0],i_nl1[0],i_sl1[0],i_el2[0],i_nl2[0],i_sl2[0],i_el6[0],i_nl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_wl6[0]"/>
      <connect name="o_wl6_1" inputs="i_el1[1],i_nl1[1],i_sl1[1],i_el2[1],i_nl2[1],i_sl2[1],i_el6[1],i_nl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_wl6[1]"/>
      <connect name="o_wl6_2" inputs="i_el1[2],i_nl1[2],i_sl1[2],i_el2[2],i_nl2[2],i_sl2[2],i_el6[2],i_nl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_wl6[2]"/>
      <connect name="o_wl6_3" inputs="i_el1[3],i_nl1[3],i_sl1[3],i_el2[3],i_nl2[3],i_sl2[3],i_el6[3],i_nl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_wl6[3]"/>
      <connect name="o_wl6_4" inputs="i_el1[4],i_nl1[4],i_sl1[4],i_el2[4],i_nl2[4],i_sl2[4],i_el6[4],i_nl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_wl6[4]"/>
      <connect name="o_wl6_5" inputs="i_el1[5],i_nl1[5],i_sl1[5],i_el2[5],i_nl2[5],i_sl2[5],i_el6[5],i_nl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_wl6[5]"/>
      <connect name="o_wl6_6" inputs="i_el1[6],i_nl1[6],i_sl1[6],i_el2[6],i_nl2[6],i_sl2[6],i_el6[6],i_nl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_wl6[6]"/>
      <connect name="o_wl6_7" inputs="i_el1[7],i_nl1[7],i_sl1[7],i_el2[7],i_nl2[7],i_sl2[7],i_el6[7],i_nl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_wl6[7]"/>
      <connect name="o_sl6_0" inputs="i_el1[0],i_nl1[0],i_wl1[0],i_el2[0],i_nl2[0],i_wl2[0],i_el6[0],i_nl6[0],i_wl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_sl6[0]"/>
      <connect name="o_sl6_1" inputs="i_el1[1],i_nl1[1],i_wl1[1],i_el2[1],i_nl2[1],i_wl2[1],i_el6[1],i_nl6[1],i_wl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_sl6[1]"/>
      <connect name="o_sl6_2" inputs="i_el1[2],i_nl1[2],i_wl1[2],i_el2[2],i_nl2[2],i_wl2[2],i_el6[2],i_nl6[2],i_wl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_sl6[2]"/>
      <connect name="o_sl6_3" inputs="i_el1[3],i_nl1[3],i_wl1[3],i_el2[3],i_nl2[3],i_wl2[3],i_el6[3],i_nl6[3],i_wl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_sl6[3]"/>
      <connect name="o_sl6_4" inputs="i_el1[4],i_nl1[4],i_wl1[4],i_el2[4],i_nl2[4],i_wl2[4],i_el6[4],i_nl6[4],i_wl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_sl6[4]"/>
      <connect name="o_sl6_5" inputs="i_el1[5],i_nl1[5],i_wl1[5],i_el2[5],i_nl2[5],i_wl2[5],i_el6[5],i_nl6[5],i_wl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_sl6[5]"/>
      <connect name="o_sl6_6" inputs="i_el1[6],i_nl1[6],i_wl1[6],i_el2[6],i_nl2[6],i_wl2[6],i_el6[6],i_nl6[6],i_wl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_sl6[6]"/>
      <connect name="o_sl6_7" inputs="i_el1[7],i_nl1[7],i_wl1[7],i_el2[7],i_nl2[7],i_wl2[7],i_el6[7],i_nl6[7],i_wl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_sl6[7]"/>
    </interconnect>
  </global_sw>
  <tile_blocks>
    <tile type="DUMMY" width="1" height="1">
      <inst name="DUMMY" type="DUMMY" num="1"/>
    </tile>
    <tile type="IO" width="1" height="1">
      <input name="OUT" width="24"/>
      <output name="IN" width="24"/>
      <inst name="INPAD" type="INPAD" num="24"/>
      <inst name="OUTPAD" type="OUTPAD" num="24"/>
      <inst name="gsw" type="GSW_A" num="1"/>
      <interconnect>
        <broadcast name="CLK_0" inputs="lsw[0].o_fu_ctrl[4]" outputs="INPAD.CLK"/>
        <broadcast name="CLK_1" inputs="lsw[0].o_fu_ctrl[5]" outputs="OUTPAD.CLK"/>
        <broadcast name="RST_0" inputs="lsw[0].o_fu_ctrl[2]" outputs="INPAD.SR"/>
        <broadcast name="RST_1" inputs="lsw[0].o_fu_ctrl[3]" outputs="OUTPAD.SR"/>
        <direct name="OUT" inputs="lsw[0].o_fu" outputs="OUTPAD.DI"/>
        <direct name="IN" inputs="INPAD.DO" outputs="lsw[0].i_fu"/>
        <broadcast name="CE_0" inputs="lsw[0].o_fu_ctrl[0]" outputs="INPAD.CE"/>
        <broadcast name="CE_1" inputs="lsw[0].o_fu_ctrl[1]" outputs="OUTPAD.CE"/>
        <!-- top connection -->
        <direct name="do_to_top" inputs="OUTPAD.DO" outputs="OUT"/>
        <direct name="top_to_di" inputs="IN" outputs="INPAD.DI"/>
        <!-- common connection -->
        <direct name="gsw_to_lsw" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw"/>
        <direct name="lsw_direct_to_gsw" inputs="lsw[0].o_gsw_direct" outputs="gsw[0].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw" inputs="lsw[0].o_gsw_switch" outputs="gsw[0].i_lsw_switch"/>
        <direct name="clk_gsw_to_lsw" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk"/>
      </interconnect>
      <local_sw name="lsw" num="1">
        <input name="i_gsw" width="96"/>
        <input name="i_gsw_clk" width="8"/>
        <output name="o_gsw_direct" width="24"/>
        <output name="o_gsw_switch" width="16"/>
        <input name="i_fu" width="24"/>
        <output name="o_fu" width="24"/>
        <output name="o_fu_ctrl" width="6"/>
        <interconnect>
          <direct name="IO_Q0_BYP" inputs="i_fu[3],i_fu[7],i_fu[11],i_fu[9],i_fu[13],i_fu[15],i_fu[19],i_fu[23]" outputs="o_gsw_direct[15:8]"/>
          <direct name="IO_Q1_BYP" inputs="i_fu[3],i_fu[7],i_fu[11],i_fu[9],i_fu[13],i_fu[15],i_fu[19],i_fu[23]" outputs="o_gsw_direct[23:16]"/>
          <connect name="IG_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[23],i_gsw[43],i_gsw[47],i_gsw[67],i_gsw[71],i_gsw[91],i_gsw[95]" outputs="o_fu[0]"/>
          <connect name="IG_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[22],i_gsw[42],i_gsw[46],i_gsw[66],i_gsw[70],i_gsw[90],i_gsw[94]" outputs="o_fu[1]"/>
          <connect name="IG_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[21],i_gsw[41],i_gsw[45],i_gsw[65],i_gsw[69],i_gsw[89],i_gsw[93]" outputs="o_fu[2]"/>
          <connect name="IG_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[20],i_gsw[40],i_gsw[44],i_gsw[64],i_gsw[68],i_gsw[88],i_gsw[92]" outputs="o_fu[3]"/>
          <connect name="IG_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[23],i_gsw[43],i_gsw[47],i_gsw[67],i_gsw[71],i_gsw[91],i_gsw[95]" outputs="o_fu[4]"/>
          <connect name="IG_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[22],i_gsw[42],i_gsw[46],i_gsw[66],i_gsw[70],i_gsw[90],i_gsw[94]" outputs="o_fu[5]"/>
          <connect name="IG_6" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[21],i_gsw[41],i_gsw[45],i_gsw[65],i_gsw[69],i_gsw[89],i_gsw[93]" outputs="o_fu[6]"/>
          <connect name="IG_7" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[20],i_gsw[40],i_gsw[44],i_gsw[64],i_gsw[68],i_gsw[88],i_gsw[92]" outputs="o_fu[7]"/>
          <connect name="IG_8" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[23],i_gsw[43],i_gsw[47],i_gsw[67],i_gsw[71],i_gsw[91],i_gsw[95]" outputs="o_fu[8]"/>
          <connect name="IG_9" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[22],i_gsw[42],i_gsw[46],i_gsw[66],i_gsw[70],i_gsw[90],i_gsw[94]" outputs="o_fu[9]"/>
          <connect name="IG_10" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[21],i_gsw[41],i_gsw[45],i_gsw[65],i_gsw[69],i_gsw[89],i_gsw[93]" outputs="o_fu[10]"/>
          <connect name="IG_11" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[20],i_gsw[40],i_gsw[44],i_gsw[64],i_gsw[68],i_gsw[88],i_gsw[92]" outputs="o_fu[11]"/>
          <connect name="IG_12" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[23],i_gsw[43],i_gsw[47],i_gsw[67],i_gsw[71],i_gsw[91],i_gsw[95]" outputs="o_fu[12]"/>
          <connect name="IG_13" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[22],i_gsw[42],i_gsw[46],i_gsw[66],i_gsw[70],i_gsw[90],i_gsw[94]" outputs="o_fu[13]"/>
          <connect name="IG_14" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[21],i_gsw[41],i_gsw[45],i_gsw[65],i_gsw[69],i_gsw[89],i_gsw[93]" outputs="o_fu[14]"/>
          <connect name="IG_15" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[20],i_gsw[40],i_gsw[44],i_gsw[64],i_gsw[68],i_gsw[88],i_gsw[92]" outputs="o_fu[15]"/>
          <connect name="IG_16" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[23],i_gsw[43],i_gsw[47],i_gsw[67],i_gsw[71],i_gsw[91],i_gsw[95]" outputs="o_fu[16]"/>
          <connect name="IG_17" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[22],i_gsw[42],i_gsw[46],i_gsw[66],i_gsw[70],i_gsw[90],i_gsw[94]" outputs="o_fu[17]"/>
          <connect name="IG_18" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[21],i_gsw[41],i_gsw[45],i_gsw[65],i_gsw[69],i_gsw[89],i_gsw[93]" outputs="o_fu[18]"/>
          <connect name="IG_19" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[20],i_gsw[40],i_gsw[44],i_gsw[64],i_gsw[68],i_gsw[88],i_gsw[92]" outputs="o_fu[19]"/>
          <connect name="IG_20" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[23],i_gsw[43],i_gsw[47],i_gsw[67],i_gsw[71],i_gsw[91],i_gsw[95]" outputs="o_fu[20]"/>
          <connect name="IG_21" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[22],i_gsw[42],i_gsw[46],i_gsw[66],i_gsw[70],i_gsw[90],i_gsw[94]" outputs="o_fu[21]"/>
          <connect name="IG_22" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[21],i_gsw[41],i_gsw[45],i_gsw[65],i_gsw[69],i_gsw[89],i_gsw[93]" outputs="o_fu[22]"/>
          <connect name="IG_23" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[20],i_gsw[40],i_gsw[44],i_gsw[64],i_gsw[68],i_gsw[88],i_gsw[92]" outputs="o_fu[23]"/>
          <connect name="IO_CE_0" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[0]"/>
          <connect name="IO_CE_1" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[1]"/>
          <connect name="SR_0" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[2]"/>
          <connect name="SR_1" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[3]"/>
          <connect name="CLK_0" inputs="i_gsw[7],i_gsw[55],i_gsw[79],i_gsw[31],i_gsw[15],i_gsw[63],i_gsw[87],i_gsw[39],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[4]"/>
          <connect name="CLK_1" inputs="i_gsw[7],i_gsw[55],i_gsw[79],i_gsw[31],i_gsw[15],i_gsw[63],i_gsw[87],i_gsw[39],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[5]"/>
          <connect name="o_gsw_switch" inputs="i_fu" outputs="o_gsw_switch"/>
          <connect name="o_gsw_direct" inputs="i_fu" outputs="o_gsw_direct[7:0]"/>
        </interconnect>
      </local_sw>
    </tile>
    <!--end of IO -->
    <tile type="RAMCT" width="1" height="4">
      <module name="RAMC" num="1">
        <input name="A" width="32"/>
        <input name="ACIN" width="32"/>
        <input name="ALUMODE" width="4"/>
        <input name="B" width="32"/>
        <input name="BCIN" width="32"/>
        <input name="C" width="64"/>
        <input name="CARRYCASCIN" width="1"/>
        <input name="CARRYIN" width="1"/>
        <input name="CARRYINSEL" width="3"/>
        <input name="CEA1" width="1"/>
        <input name="CEA2" width="1"/>
        <input name="CEAD" width="1"/>
        <input name="CEALUMODE" width="1"/>
        <input name="CEB1" width="1"/>
        <input name="CEB2" width="1"/>
        <input name="CEC" width="1"/>
        <input name="CECARRYIN" width="1"/>
        <input name="CECTRL" width="1"/>
        <input name="CED" width="1"/>
        <input name="CEINMODE" width="1"/>
        <input name="CEM" width="1"/>
        <input name="CEP" width="1"/>
        <input name="CLK" width="1" type="clock"/>
        <input name="D" width="27"/>
        <input name="INMODE" width="5"/>
        <input name="MULTSIGNIN" width="1"/>
        <input name="OPMODE" width="9"/>
        <input name="PCIN" width="64"/>
        <input name="RSTA" width="1"/>
        <input name="RSTALLCARRYIN" width="1"/>
        <input name="RSTALUMODE" width="1"/>
        <input name="RSTB" width="1"/>
        <input name="RSTC" width="1"/>
        <input name="RSTCTRL" width="1"/>
        <input name="RSTD" width="1"/>
        <input name="RSTINMODE" width="1"/>
        <input name="RSTM" width="1"/>
        <input name="RSTP" width="1"/>
        <input name="RSTAIN_FP" width="1"/>
        <input name="CEAIN_FP" width="1"/>
        <input name="RSTBIN_FP" width="1"/>
        <input name="CEBIN_FP" width="1"/>
        <input name="RSTCIN_FP" width="1"/>
        <input name="CECIN_FP" width="1"/>
        <input name="LOOPBACK_FP" width="2"/>
        <input name="ADDCTRL_FP" width="4"/>
        <input name="CHAININ" width="32"/>
        <input name="CHAINOUT_CTRL_FP" width="3"/>
        <input name="RSTMPIPELINE_FP" width="1"/>
        <input name="CEMPIPELINE_FP" width="1"/>
        <input name="RSTAPIPELINE_FP" width="1"/>
        <input name="CEAPIPELINE_FP" width="1"/>
        <input name="RSTCHAINCPIPELINE_FP" width="1"/>
        <input name="CECHAINCPIPELINE1_FP" width="1"/>
        <input name="CECHAINCPIPELINE2_FP" width="1"/>
        <input name="RSTADDPIPELINE_FP" width="1"/>
        <input name="CEADDPIPELINE_FP" width="1"/>
        <input name="RSTCHAINOUT_FP" width="1"/>
        <input name="CECHAINOUT_FP" width="1"/>
        <input name="RSTM2PIPELINE_FP" width="1"/>
        <input name="CEM2PIPELINE_FP" width="1"/>
        <input name="RSTP_FP" width="1"/>
        <input name="CEP_FP" width="1"/>
        <input name="RSTCTRL_FP" width="1"/>
        <input name="CECTRL_FP" width="1"/>
        <output name="ACOUT" width="32"/>
        <output name="BCOUT" width="32"/>
        <output name="CARRYCASCOUT" width="1"/>
        <output name="CARRYOUT" width="1"/>
        <output name="MULTSIGNOUT" width="1"/>
        <output name="OVERFLOW" width="1"/>
        <output name="POUT" width="64"/>
        <output name="PATTERNBDETECT" width="1"/>
        <output name="PATTERNDETECT" width="1"/>
        <output name="PCOUT" width="64"/>
        <output name="UNDERFLOW" width="1"/>
        <output name="XOROUT" width="8"/>
        <output name="CHAINOUT" width="32"/>
        <output name="FP_MULT_OVERFLOW" width="1"/>
        <output name="FP_MULT_UNDERFLOW" width="1"/>
        <output name="FP_ADD_OVERFLOW" width="1"/>
        <output name="FP_ADD_UNDERFLOW" width="1"/>
        <mode name="GCU0">
          <inst name="GCU0" type="GCU0" num="1"/>
          <interconnect>
            <direct name="GCU0_A" inputs="A" outputs="GCU0.A"/>
            <direct name="GCU0_ACIN" inputs="ACIN" outputs="GCU0.ACIN"/>
            <direct name="GCU0_ALUMODE" inputs="ALUMODE" outputs="GCU0.ALUMODE"/>
            <direct name="GCU0_B" inputs="B" outputs="GCU0.B"/>
            <direct name="GCU0_BCIN" inputs="BCIN" outputs="GCU0.BCIN"/>
            <direct name="GCU0_C" inputs="C" outputs="GCU0.C"/>
            <direct name="GCU0_CARRYCASCIN" inputs="CARRYCASCIN" outputs="GCU0.CARRYCASCIN"/>
            <direct name="GCU0_CARRYIN" inputs="CARRYIN" outputs="GCU0.CARRYIN"/>
            <direct name="GCU0_CARRYINSEL" inputs="CARRYINSEL" outputs="GCU0.CARRYINSEL"/>
            <direct name="GCU0_CEA1" inputs="CEA1" outputs="GCU0.CEA1"/>
            <direct name="GCU0_CEA2" inputs="CEA2" outputs="GCU0.CEA2"/>
            <direct name="GCU0_CEAD" inputs="CEAD" outputs="GCU0.CEAD"/>
            <direct name="GCU0_CEALUMODE" inputs="CEALUMODE" outputs="GCU0.CEALUMODE"/>
            <direct name="GCU0_CEB1" inputs="CEB1" outputs="GCU0.CEB1"/>
            <direct name="GCU0_CEB2" inputs="CEB2" outputs="GCU0.CEB2"/>
            <direct name="GCU0_CEC" inputs="CEC" outputs="GCU0.CEC"/>
            <direct name="GCU0_CECARRYIN" inputs="CECARRYIN" outputs="GCU0.CECARRYIN"/>
            <direct name="GCU0_CECTRL" inputs="CECTRL" outputs="GCU0.CECTRL"/>
            <direct name="GCU0_CED" inputs="CED" outputs="GCU0.CED"/>
            <direct name="GCU0_CEINMODE" inputs="CEINMODE" outputs="GCU0.CEINMODE"/>
            <direct name="GCU0_CEM" inputs="CEM" outputs="GCU0.CEM"/>
            <direct name="GCU0_CEP" inputs="CEP" outputs="GCU0.CEP"/>
            <direct name="GCU0_CLK" inputs="CLK" outputs="GCU0.CLK"/>
            <direct name="GCU0_D" inputs="D" outputs="GCU0.D"/>
            <direct name="GCU0_INMODE" inputs="INMODE" outputs="GCU0.INMODE"/>
            <direct name="GCU0_MULTSIGNIN" inputs="MULTSIGNIN" outputs="GCU0.MULTSIGNIN"/>
            <direct name="GCU0_OPMODE" inputs="OPMODE" outputs="GCU0.OPMODE"/>
            <direct name="GCU0_PCIN" inputs="PCIN" outputs="GCU0.PCIN"/>
            <direct name="GCU0_RSTA" inputs="RSTA" outputs="GCU0.RSTA"/>
            <direct name="GCU0_RSTALLCARRYIN" inputs="RSTALLCARRYIN" outputs="GCU0.RSTALLCARRYIN"/>
            <direct name="GCU0_RSTALUMODE" inputs="RSTALUMODE" outputs="GCU0.RSTALUMODE"/>
            <direct name="GCU0_RSTB" inputs="RSTB" outputs="GCU0.RSTB"/>
            <direct name="GCU0_RSTC" inputs="RSTC" outputs="GCU0.RSTC"/>
            <direct name="GCU0_RSTCTRL" inputs="RSTCTRL" outputs="GCU0.RSTCTRL"/>
            <direct name="GCU0_RSTD" inputs="RSTD" outputs="GCU0.RSTD"/>
            <direct name="GCU0_RSTINMODE" inputs="RSTINMODE" outputs="GCU0.RSTINMODE"/>
            <direct name="GCU0_RSTM" inputs="RSTM" outputs="GCU0.RSTM"/>
            <direct name="GCU0_RSTP" inputs="RSTP" outputs="GCU0.RSTP"/>
            <direct name="GCU0_ACOUT" inputs="GCU0.ACOUT" outputs="ACOUT"/>
            <direct name="GCU0_BCOUT" inputs="GCU0.BCOUT" outputs="BCOUT"/>
            <direct name="GCU0_CARRYCASCOUT" inputs="GCU0.CARRYCASCOUT" outputs="CARRYCASCOUT"/>
            <direct name="GCU0_CARRYOUT" inputs="GCU0.CARRYOUT" outputs="CARRYOUT"/>
            <direct name="GCU0_MULTSIGNOUT" inputs="GCU0.MULTSIGNOUT" outputs="MULTSIGNOUT"/>
            <direct name="GCU0_OVERFLOW" inputs="GCU0.OVERFLOW" outputs="OVERFLOW"/>
            <direct name="GCU0_P" inputs="GCU0.P" outputs="POUT"/>
            <direct name="GCU0_PATTERNBDETECT" inputs="GCU0.PATTERNBDETECT" outputs="PATTERNBDETECT"/>
            <direct name="GCU0_PATTERNDETECT" inputs="GCU0.PATTERNDETECT" outputs="PATTERNDETECT"/>
            <direct name="GCU0_PCOUT" inputs="GCU0.PCOUT" outputs="PCOUT"/>
            <direct name="GCU0_UNDERFLOW" inputs="GCU0.UNDERFLOW" outputs="UNDERFLOW"/>
            <direct name="GCU0_XOROUT" inputs="GCU0.XOROUT" outputs="XOROUT"/>
          </interconnect>
        </mode>
      </module>
      <inst name="gsw" type="GSW_A" num="4"/>
      <local_sw name="lsw" num="1">
        <!-- switch box 0 -->
        <input name="i_gsw_0" width="96"/>
        <input name="i_gsw_special_0" width="162"/>
        <input name="i_gsw_clk_0" width="8"/>
        <output name="o_gsw_direct_0" width="24"/>
        <output name="o_gsw_switch_0" width="16"/>
        <output name="o_gsw_special_0" width="162"/>
        <input name="i_fu_0" width="24"/>
        <output name="o_fu_0" width="61"/>
        <output name="o_fu_ctrl_0" width="10"/>
        <output name="o_fu_byp_0" width="16"/>
        <output name="o_fu_special_0" width="162"/>
        <input name="i_fu_special_0" width="162"/>
        <wire name="hfan_0" width="2"/>
        <!-- switch box 1 -->
        <input name="i_gsw_1" width="96"/>
        <input name="i_gsw_special_1" width="162"/>
        <input name="i_gsw_clk_1" width="8"/>
        <output name="o_gsw_direct_1" width="24"/>
        <output name="o_gsw_switch_1" width="16"/>
        <output name="o_gsw_special_1" width="162"/>
        <input name="i_fu_1" width="24"/>
        <output name="o_fu_1" width="57"/>
        <output name="o_fu_ctrl_1" width="10"/>
        <output name="o_fu_byp_1" width="16"/>
        <output name="o_fu_special_1" width="162"/>
        <input name="i_fu_special_1" width="162"/>
        <wire name="hfan_1" width="2"/>
        <!-- switch box 2 -->
        <input name="i_gsw_2" width="96"/>
        <input name="i_gsw_special_2" width="162"/>
        <input name="i_gsw_clk_2" width="8"/>
        <output name="o_gsw_direct_2" width="24"/>
        <output name="o_gsw_switch_2" width="16"/>
        <output name="o_gsw_special_2" width="162"/>
        <input name="i_fu_2" width="24"/>
        <output name="o_fu_2" width="59"/>
        <output name="o_fu_ctrl_2" width="10"/>
        <output name="o_fu_byp_2" width="16"/>
        <output name="o_fu_special_2" width="162"/>
        <input name="i_fu_special_2" width="162"/>
        <wire name="hfan_2" width="2"/>
        <!-- switch box 3 -->
        <input name="i_gsw_3" width="96"/>
        <input name="i_gsw_special_3" width="162"/>
        <input name="i_gsw_clk_3" width="8"/>
        <output name="o_gsw_direct_3" width="24"/>
        <output name="o_gsw_switch_3" width="16"/>
        <output name="o_gsw_special_3" width="162"/>
        <input name="i_fu_3" width="24"/>
        <output name="o_fu_3" width="56"/>
        <output name="o_fu_ctrl_3" width="10"/>
        <output name="o_fu_byp_3" width="16"/>
        <output name="o_fu_special_3" width="162"/>
        <input name="i_fu_special_3" width="162"/>
        <wire name="hfan_3" width="2"/>
        <interconnect>
          <!-- RAMC: i_fu to o_gsw_direct -->
          <direct name="ramc_to_gsw_0" inputs="i_fu_0" outputs="o_gsw_direct_0"/>
          <direct name="ramc_to_gsw_1" inputs="i_fu_1" outputs="o_gsw_direct_1"/>
          <direct name="ramc_to_gsw_2" inputs="i_fu_2" outputs="o_gsw_direct_2"/>
          <direct name="ramc_to_gsw_3" inputs="i_fu_3" outputs="o_gsw_direct_3"/>
          <!-- RAMC: special direct connection -->
          <direct name="special_ramc_to_gsw" inputs="i_fu_special_3" outputs="o_gsw_special_3"/>
          <direct name="special_gsw_to_ramc" inputs="i_gsw_special_0" outputs="o_fu_special_0"/>
          <!-- OG -->
          <connect name="OG0_0" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[0]"/>
          <connect name="OG0_1" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[1]"/>
          <connect name="OG0_2" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[2]"/>
          <connect name="OG0_3" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[3]"/>
          <connect name="OG0_4" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[4]"/>
          <connect name="OG0_5" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[5]"/>
          <connect name="OG0_6" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[6]"/>
          <connect name="OG0_7" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[7]"/>
          <connect name="OG0_8" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[8]"/>
          <connect name="OG0_9" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[9]"/>
          <connect name="OG0_10" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[10]"/>
          <connect name="OG0_11" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[11]"/>
          <connect name="OG0_12" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[12]"/>
          <connect name="OG0_13" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[13]"/>
          <connect name="OG0_14" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21]" outputs="o_gsw_switch_0[14]"/>
          <connect name="OG0_15" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[15]"/>
          <!--IG  -->
          <connect name="A_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[0]"/>
          <connect name="A_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[1]"/>
          <connect name="A_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[1]" outputs="o_fu_0[2]"/>
          <connect name="A_3" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],i_fu_0[3]" outputs="o_fu_0[3]"/>
          <connect name="A_4" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[4]"/>
          <connect name="A_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[5]"/>
          <connect name="A_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[6]"/>
          <connect name="A_7" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[7]"/>
          <connect name="B_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[0]" outputs="o_fu_0[8]"/>
          <connect name="B_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],i_fu_0[2]" outputs="o_fu_0[9]"/>
          <connect name="B_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[10]"/>
          <connect name="B_3" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[11]"/>
          <connect name="B_4" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[12]"/>
          <connect name="B_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[13]"/>
          <connect name="B_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[1]" outputs="o_fu_0[14]"/>
          <connect name="B_7" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],i_fu_0[3]" outputs="o_fu_0[15]"/>
          <connect name="C_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[16]"/>
          <connect name="C_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[17]"/>
          <connect name="C_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[18]"/>
          <connect name="C_3" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[19]"/>
          <connect name="C_4" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[0]" outputs="o_fu_0[20]"/>
          <connect name="C_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],i_fu_0[2]" outputs="o_fu_0[21]"/>
          <connect name="C_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[22]"/>
          <connect name="C_7" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[23]"/>
          <connect name="C_32" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[24]"/>
          <connect name="C_33" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[25]"/>
          <connect name="C_34" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[5]" outputs="o_fu_0[26]"/>
          <connect name="C_35" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15]" outputs="o_fu_0[27]"/>
          <connect name="C_36" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[28]"/>
          <connect name="C_37" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[29]"/>
          <connect name="C_38" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[30]"/>
          <connect name="C_39" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[31]"/>
          <connect name="OPMODE_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[4]" outputs="o_fu_0[32]"/>
          <connect name="OPMODE_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13]" outputs="o_fu_0[33]"/>
          <connect name="OPMODE_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[34]"/>
          <connect name="OPMODE_3" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[35]"/>
          <connect name="OPMODE_4" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[36]"/>
          <connect name="OPMODE_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[37]"/>
          <connect name="OPMODE_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[5]" outputs="o_fu_0[38]"/>
          <connect name="OPMODE_7" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15]" outputs="o_fu_0[39]"/>
          <connect name="D_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[40]"/>
          <connect name="D_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[41]"/>
          <connect name="D_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[42]"/>
          <connect name="D_3" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[43]"/>
          <connect name="D_4" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[4]" outputs="o_fu_0[44]"/>
          <connect name="D_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13]" outputs="o_fu_0[45]"/>
          <connect name="D_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[46]"/>
          <connect name="D_7" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[47]"/>
          <!--byp & ctrl -->
          <connect name="IG0_BYP_0" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[48]"/>
          <connect name="IG0_BYP_1" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[49]"/>
          <connect name="IG0_BYP_2" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[40],i_gsw_0[64],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[50]"/>
          <connect name="IG0_BYP_3" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[42],i_gsw_0[66],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[51]"/>
          <connect name="IG0_BYP_4" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[7],o_fu_byp_0[15],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[52]"/>
          <connect name="IG0_BYP_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[11],o_fu_byp_0[13],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[53]"/>
          <connect name="IG0_BYP_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[21],i_gsw_0[45],i_gsw_0[69],i_gsw_0[93],o_fu_byp_0[3],o_fu_byp_0[14],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[54]"/>
          <connect name="IG0_BYP_7" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[23],i_gsw_0[47],i_gsw_0[71],i_gsw_0[95],o_fu_byp_0[9],o_fu_byp_0[12],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[7]"/>
          <!--IG0_BYP_8 equal to RAMC.IG0_BYP_X[0], the name should be changed in future-->
          <connect name="IG0_BYP_8" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[5],o_fu_byp_0[6],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[8]"/>
          <connect name="IG0_BYP_9" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[8],o_fu_byp_0[10],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[9]"/>
          <connect name="IG0_BYP_10" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[10]"/>
          <connect name="IG0_BYP_11" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[11]"/>
          <connect name="IG0_BYP_12" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[3],o_fu_byp_0[14],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[12]"/>
          <connect name="IG0_BYP_13" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[9],o_fu_byp_0[12],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[13]"/>
          <connect name="IG0_BYP_14" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[7],o_fu_byp_0[15],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[14]"/>
          <connect name="IG0_BYP_15" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[11],o_fu_byp_0[13],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[15]"/>
          <connect name="ADDCTRL_FP_0" inputs="i_gsw_0[2],i_gsw_0[50],i_gsw_0[74],i_gsw_0[26],i_gsw_0[10],i_gsw_0[58],i_gsw_0[82],i_gsw_0[34],i_gsw_0[18],i_gsw_0[66],i_gsw_0[90],i_gsw_0[42],o_fu_byp_0[9],o_fu_byp_0[11],hfan_0[0],hfan_0[1]" outputs="o_fu_0[55]"/>
          <connect name="ADDCTRL_FP_1" inputs="i_gsw_0[2],i_gsw_0[50],i_gsw_0[74],i_gsw_0[26],i_gsw_0[10],i_gsw_0[58],i_gsw_0[82],i_gsw_0[34],i_gsw_0[18],i_gsw_0[66],i_gsw_0[90],i_gsw_0[42],o_fu_byp_0[9],o_fu_byp_0[11],hfan_0[0],hfan_0[1]" outputs="o_fu_0[56]"/>
          <connect name="ADDCTRL_FP_2" inputs="i_gsw_0[2],i_gsw_0[50],i_gsw_0[74],i_gsw_0[26],i_gsw_0[10],i_gsw_0[58],i_gsw_0[82],i_gsw_0[34],i_gsw_0[18],i_gsw_0[66],i_gsw_0[90],i_gsw_0[42],o_fu_byp_0[9],o_fu_byp_0[11],hfan_0[0],hfan_0[1]" outputs="o_fu_0[57]"/>
          <connect name="ADDCTRL_FP_3" inputs="i_gsw_0[2],i_gsw_0[50],i_gsw_0[74],i_gsw_0[26],i_gsw_0[10],i_gsw_0[58],i_gsw_0[82],i_gsw_0[34],i_gsw_0[18],i_gsw_0[66],i_gsw_0[90],i_gsw_0[42],o_fu_byp_0[9],o_fu_byp_0[11],hfan_0[0],hfan_0[1]" outputs="o_fu_0[58]"/>
          <connect name="LOOPBACK_FP_0" inputs="i_gsw_0[2],i_gsw_0[50],i_gsw_0[74],i_gsw_0[26],i_gsw_0[10],i_gsw_0[58],i_gsw_0[82],i_gsw_0[34],i_gsw_0[18],i_gsw_0[66],i_gsw_0[90],i_gsw_0[42],o_fu_byp_0[9],o_fu_byp_0[11],hfan_0[0],hfan_0[1]" outputs="o_fu_0[59]"/>
          <connect name="IG0_HFAN_0" inputs="i_gsw_0[1],i_gsw_0[49],i_gsw_0[73],i_gsw_0[25],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7],o_fu_byp_0[1],o_fu_byp_0[4],o_fu_byp_0[6]" outputs="hfan_0[0]"/>
          <connect name="IG0_HFAN_1" inputs="i_gsw_0[1],i_gsw_0[49],i_gsw_0[73],i_gsw_0[25],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7],o_fu_byp_0[1],o_fu_byp_0[4],o_fu_byp_0[6]" outputs="hfan_0[1]"/>
          <connect name="CLK_0" inputs="i_gsw_0[7],i_gsw_0[55],i_gsw_0[79],i_gsw_0[31],i_gsw_0[15],i_gsw_0[63],i_gsw_0[87],i_gsw_0[39],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7]" outputs="o_fu_0[60]"/>
          <!--SB[1]-->
          <!-- OG -->
          <connect name="OG1_0" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[0]"/>
          <connect name="OG1_1" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[1]"/>
          <connect name="OG1_2" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[2]"/>
          <connect name="OG1_3" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[3]"/>
          <connect name="OG1_4" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[4]"/>
          <connect name="OG1_5" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[5]"/>
          <connect name="OG1_6" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[6]"/>
          <connect name="OG1_7" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[7]"/>
          <connect name="OG1_8" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[8]"/>
          <connect name="OG1_9" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[9]"/>
          <connect name="OG1_10" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[10]"/>
          <connect name="OG1_11" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[11]"/>
          <connect name="OG1_12" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[12]"/>
          <connect name="OG1_13" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[13]"/>
          <connect name="OG1_14" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[14]"/>
          <connect name="OG1_15" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[15]"/>
          <!--IG  -->
          <connect name="A_8" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[0]"/>
          <connect name="A_9" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],o_gsw_switch_1[1]" outputs="o_fu_1[1]"/>
          <connect name="A_10" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],i_fu_1[1]" outputs="o_fu_1[2]"/>
          <connect name="A_11" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],i_fu_1[3]" outputs="o_fu_1[3]"/>
          <connect name="A_12" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[4]"/>
          <connect name="A_13" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[5]"/>
          <connect name="A_14" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[6]"/>
          <connect name="A_15" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[7]"/>
          <connect name="B_8" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[0]" outputs="o_fu_1[8]"/>
          <connect name="B_9" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],i_fu_1[2]" outputs="o_fu_1[9]"/>
          <connect name="B_10" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[10]"/>
          <connect name="B_11" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[11]"/>
          <connect name="B_12" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[12]"/>
          <connect name="B_13" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],o_gsw_switch_1[1]" outputs="o_fu_1[13]"/>
          <connect name="B_14" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],i_fu_1[1]" outputs="o_fu_1[14]"/>
          <connect name="B_15" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],i_fu_1[3]" outputs="o_fu_1[15]"/>
          <connect name="C_8" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[16]"/>
          <connect name="C_9" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[17]"/>
          <connect name="C_10" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[18]"/>
          <connect name="C_11" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[19]"/>
          <connect name="C_12" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[0]" outputs="o_fu_1[20]"/>
          <connect name="C_13" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],i_fu_1[2]" outputs="o_fu_1[21]"/>
          <connect name="C_14" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[22]"/>
          <connect name="C_15" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[23]"/>
          <connect name="C_40" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[24]"/>
          <connect name="C_41" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],o_gsw_switch_1[1]" outputs="o_fu_1[25]"/>
          <connect name="C_42" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],i_fu_1[5]" outputs="o_fu_1[26]"/>
          <connect name="C_43" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15]" outputs="o_fu_1[27]"/>
          <connect name="C_44" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[28]"/>
          <connect name="C_45" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[29]"/>
          <connect name="C_46" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[30]"/>
          <connect name="C_47" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[31]"/>
          <connect name="OPMODE_8" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[4]" outputs="o_fu_1[32]"/>
          <connect name="ALUMODE_0" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13]" outputs="o_fu_1[33]"/>
          <connect name="ALUMODE_1" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[34]"/>
          <connect name="ALUMODE_2" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[35]"/>
          <connect name="ALUMODE_3" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[36]"/>
          <connect name="D_8" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[37]"/>
          <connect name="D_9" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[38]"/>
          <connect name="D_10" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[39]"/>
          <connect name="D_11" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[40]"/>
          <connect name="D_12" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[4]" outputs="o_fu_1[41]"/>
          <connect name="D_13" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13]" outputs="o_fu_1[42]"/>
          <connect name="D_14" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[43]"/>
          <connect name="D_15" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[44]"/>
          <!--byp & ctrl -->
          <connect name="IG1_BYP_0" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[45]"/>
          <connect name="IG1_BYP_1" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[46]"/>
          <connect name="IG1_BYP_2" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[40],i_gsw_1[64],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[47]"/>
          <connect name="IG1_BYP_3" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[42],i_gsw_1[66],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[48]"/>
          <connect name="IG1_BYP_4" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[7],o_fu_byp_1[15],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[49]"/>
          <connect name="IG1_BYP_5" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[11],o_fu_byp_1[13],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[50]"/>
          <connect name="IG1_BYP_6" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[21],i_gsw_1[45],i_gsw_1[69],i_gsw_1[93],o_fu_byp_1[3],o_fu_byp_1[14],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[51]"/>
          <connect name="IG1_BYP_7" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[23],i_gsw_1[47],i_gsw_1[71],i_gsw_1[95],o_fu_byp_1[9],o_fu_byp_1[12],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[7]"/>
          <!--IG1_BYP_8 equal to RAMC.IG1_BYP_X[0], the name should be changed in future-->
          <connect name="IG1_BYP_8" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[5],o_fu_byp_1[6],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[8]"/>
          <connect name="IG1_BYP_9" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[8],o_fu_byp_1[10],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[9]"/>
          <connect name="IG1_BYP_10" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[10]"/>
          <connect name="IG1_BYP_11" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[11]"/>
          <connect name="IG1_BYP_12" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[3],o_fu_byp_1[14],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[12]"/>
          <connect name="IG1_BYP_13" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[9],o_fu_byp_1[12],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[13]"/>
          <connect name="IG1_BYP_14" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[7],o_fu_byp_1[15],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[14]"/>
          <connect name="IG1_BYP_15" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[11],o_fu_byp_1[13],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[15]"/>
          <connect name="IG1_CTRL_0" inputs="i_gsw_1[2],i_gsw_1[50],i_gsw_1[74],i_gsw_1[26],i_gsw_1[10],i_gsw_1[58],i_gsw_1[82],i_gsw_1[34],i_gsw_1[18],i_gsw_1[66],i_gsw_1[90],i_gsw_1[42],o_fu_byp_1[9],o_fu_byp_1[11],hfan_1[0],hfan_1[1]" outputs="o_fu_1[52]"/>
          <connect name="IG1_CTRL_1" inputs="i_gsw_1[2],i_gsw_1[50],i_gsw_1[74],i_gsw_1[26],i_gsw_1[10],i_gsw_1[58],i_gsw_1[82],i_gsw_1[34],i_gsw_1[18],i_gsw_1[66],i_gsw_1[90],i_gsw_1[42],o_fu_byp_1[9],o_fu_byp_1[11],hfan_1[0],hfan_1[1]" outputs="o_fu_1[53]"/>
          <connect name="IG1_CTRL_2" inputs="i_gsw_1[2],i_gsw_1[50],i_gsw_1[74],i_gsw_1[26],i_gsw_1[10],i_gsw_1[58],i_gsw_1[82],i_gsw_1[34],i_gsw_1[18],i_gsw_1[66],i_gsw_1[90],i_gsw_1[42],o_fu_byp_1[9],o_fu_byp_1[11],hfan_1[0],hfan_1[1]" outputs="o_fu_1[54]"/>
          <connect name="IG1_CTRL_3" inputs="i_gsw_1[2],i_gsw_1[50],i_gsw_1[74],i_gsw_1[26],i_gsw_1[10],i_gsw_1[58],i_gsw_1[82],i_gsw_1[34],i_gsw_1[18],i_gsw_1[66],i_gsw_1[90],i_gsw_1[42],o_fu_byp_1[9],o_fu_byp_1[11],hfan_1[0],hfan_1[1]" outputs="o_fu_1[55]"/>
          <connect name="IG1_CTRL_4" inputs="i_gsw_1[2],i_gsw_1[50],i_gsw_1[74],i_gsw_1[26],i_gsw_1[10],i_gsw_1[58],i_gsw_1[82],i_gsw_1[34],i_gsw_1[18],i_gsw_1[66],i_gsw_1[90],i_gsw_1[42],o_fu_byp_1[9],o_fu_byp_1[11],hfan_1[0],hfan_1[1]" outputs="o_fu_1[56]"/>
          <connect name="IG1_HFAN_0" inputs="i_gsw_1[1],i_gsw_1[49],i_gsw_1[73],i_gsw_1[25],i_gsw_clk_1[0],i_gsw_clk_1[1],i_gsw_clk_1[2],i_gsw_clk_1[3],i_gsw_clk_1[4],i_gsw_clk_1[5],i_gsw_clk_1[6],i_gsw_clk_1[7],o_fu_byp_1[1],o_fu_byp_1[4],o_fu_byp_1[6]" outputs="hfan_1[0]"/>
          <connect name="IG1_HFAN_1" inputs="i_gsw_1[1],i_gsw_1[49],i_gsw_1[73],i_gsw_1[25],i_gsw_clk_1[0],i_gsw_clk_1[1],i_gsw_clk_1[2],i_gsw_clk_1[3],i_gsw_clk_1[4],i_gsw_clk_1[5],i_gsw_clk_1[6],i_gsw_clk_1[7],o_fu_byp_1[1],o_fu_byp_1[4],o_fu_byp_1[6]" outputs="hfan_1[1]"/>
          <!--SB[2] -->
          <!-- OG -->
          <connect name="OG2_0" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[12],i_fu_2[13],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[0]"/>
          <connect name="OG2_1" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[1]"/>
          <connect name="OG2_2" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[2]"/>
          <connect name="OG2_3" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[12],i_fu_2[13],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[3]"/>
          <connect name="OG2_4" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[4]"/>
          <connect name="OG2_5" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[5]"/>
          <connect name="OG2_6" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[12],i_fu_2[13],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[6]"/>
          <connect name="OG2_7" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[7]"/>
          <connect name="OG2_8" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[8]"/>
          <connect name="OG2_9" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[12],i_fu_2[13],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[9]"/>
          <connect name="OG2_10" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[10]"/>
          <connect name="OG2_11" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[11]"/>
          <connect name="OG2_12" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[12],i_fu_2[13],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[12]"/>
          <connect name="OG2_13" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[13]"/>
          <connect name="OG2_14" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[14]"/>
          <connect name="OG2_15" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[12],i_fu_2[13],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[15]"/>
          <!--IG  -->
          <connect name="A_16" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[0]"/>
          <connect name="A_17" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[1]"/>
          <connect name="A_18" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[1]" outputs="o_fu_2[2]"/>
          <connect name="A_19" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],i_fu_2[3]" outputs="o_fu_2[3]"/>
          <connect name="A_20" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[4]"/>
          <connect name="A_21" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[5]"/>
          <connect name="A_22" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[6]"/>
          <connect name="A_23" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[7]"/>
          <connect name="B_16" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[0]" outputs="o_fu_2[8]"/>
          <connect name="B_17" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],i_fu_2[2]" outputs="o_fu_2[9]"/>
          <connect name="B_18" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[10]"/>
          <connect name="B_19" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[11]"/>
          <connect name="B_20" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[12]"/>
          <connect name="B_21" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[13]"/>
          <connect name="B_22" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[1]" outputs="o_fu_2[14]"/>
          <connect name="B_23" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],i_fu_2[3]" outputs="o_fu_2[15]"/>
          <connect name="C_16" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[16]"/>
          <connect name="C_17" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[17]"/>
          <connect name="C_18" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[18]"/>
          <connect name="C_19" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[19]"/>
          <connect name="C_20" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[0]" outputs="o_fu_2[20]"/>
          <connect name="C_21" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],i_fu_2[2]" outputs="o_fu_2[21]"/>
          <connect name="C_22" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[22]"/>
          <connect name="C_23" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[23]"/>
          <connect name="C_48" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[24]"/>
          <connect name="C_49" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[25]"/>
          <connect name="C_50" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[5]" outputs="o_fu_2[26]"/>
          <connect name="C_51" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15]" outputs="o_fu_2[27]"/>
          <connect name="C_52" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[28]"/>
          <connect name="C_53" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[29]"/>
          <connect name="C_54" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[30]"/>
          <connect name="C_55" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[31]"/>
          <connect name="CARRYIN" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[4]" outputs="o_fu_2[32]"/>
          <connect name="CARRYINSEL_0" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13]" outputs="o_fu_2[33]"/>
          <connect name="CARRYINSEL_1" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[34]"/>
          <connect name="CARRYINSEL_2" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[35]"/>
          <connect name="CEA1" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[36]"/>
          <connect name="CEA2" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[37]"/>
          <connect name="CEAD" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[5]" outputs="o_fu_2[38]"/>
          <connect name="CEALUMODE" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15]" outputs="o_fu_2[39]"/>
          <connect name="D_16" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[40]"/>
          <connect name="D_17" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[41]"/>
          <connect name="D_18" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[42]"/>
          <connect name="D_19" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[43]"/>
          <connect name="D_20" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[4]" outputs="o_fu_2[44]"/>
          <connect name="D_21" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13]" outputs="o_fu_2[45]"/>
          <connect name="D_22" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[46]"/>
          <connect name="D_23" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[47]"/>
          <!--byp & ctrl -->
          <connect name="IG2_BYP_0" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[48]"/>
          <connect name="IG2_BYP_1" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[49]"/>
          <connect name="IG2_BYP_2" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[40],i_gsw_2[64],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[50]"/>
          <connect name="IG2_BYP_3" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[42],i_gsw_2[66],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[51]"/>
          <connect name="IG2_BYP_4" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[7],o_fu_byp_2[15],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[52]"/>
          <connect name="IG2_BYP_5" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[11],o_fu_byp_2[13],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[53]"/>
          <connect name="IG2_BYP_6" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[21],i_gsw_2[45],i_gsw_2[69],i_gsw_2[93],o_fu_byp_2[3],o_fu_byp_2[14],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[6]"/>
          <connect name="IG2_BYP_7" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[23],i_gsw_2[47],i_gsw_2[71],i_gsw_2[95],o_fu_byp_2[9],o_fu_byp_2[12],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[7]"/>
          <!--IG2_BYP_8 equal to RAMC.IG2_BYP_X[0], the name should be changed in future-->
          <connect name="IG2_BYP_8" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[5],o_fu_byp_2[6],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[8]"/>
          <connect name="IG2_BYP_9" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[8],o_fu_byp_2[10],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[9]"/>
          <connect name="IG2_BYP_10" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[10]"/>
          <connect name="IG2_BYP_11" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[11]"/>
          <connect name="IG2_BYP_12" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[3],o_fu_byp_2[14],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[12]"/>
          <connect name="IG2_BYP_13" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[9],o_fu_byp_2[12],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[13]"/>
          <connect name="IG2_BYP_14" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[7],o_fu_byp_2[15],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[14]"/>
          <connect name="IG2_BYP_15" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[11],o_fu_byp_2[13],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[15]"/>
          <connect name="IG2_CTRL_0" inputs="i_gsw_2[2],i_gsw_2[50],i_gsw_2[74],i_gsw_2[26],i_gsw_2[10],i_gsw_2[58],i_gsw_2[82],i_gsw_2[34],i_gsw_2[18],i_gsw_2[66],i_gsw_2[90],i_gsw_2[42],o_fu_byp_2[9],o_fu_byp_2[11],hfan_2[0],hfan_2[1]" outputs="o_fu_2[54]"/>
          <connect name="IG2_CTRL_1" inputs="i_gsw_2[2],i_gsw_2[50],i_gsw_2[74],i_gsw_2[26],i_gsw_2[10],i_gsw_2[58],i_gsw_2[82],i_gsw_2[34],i_gsw_2[18],i_gsw_2[66],i_gsw_2[90],i_gsw_2[42],o_fu_byp_2[9],o_fu_byp_2[11],hfan_2[0],hfan_2[1]" outputs="o_fu_2[55]"/>
          <connect name="IG2_CTRL_2" inputs="i_gsw_2[2],i_gsw_2[50],i_gsw_2[74],i_gsw_2[26],i_gsw_2[10],i_gsw_2[58],i_gsw_2[82],i_gsw_2[34],i_gsw_2[18],i_gsw_2[66],i_gsw_2[90],i_gsw_2[42],o_fu_byp_2[9],o_fu_byp_2[11],hfan_2[0],hfan_2[1]" outputs="o_fu_2[56]"/>
          <connect name="IG2_CTRL_3" inputs="i_gsw_2[2],i_gsw_2[50],i_gsw_2[74],i_gsw_2[26],i_gsw_2[10],i_gsw_2[58],i_gsw_2[82],i_gsw_2[34],i_gsw_2[18],i_gsw_2[66],i_gsw_2[90],i_gsw_2[42],o_fu_byp_2[9],o_fu_byp_2[11],hfan_2[0],hfan_2[1]" outputs="o_fu_2[57]"/>
          <connect name="IG2_CTRL_4" inputs="i_gsw_2[2],i_gsw_2[50],i_gsw_2[74],i_gsw_2[26],i_gsw_2[10],i_gsw_2[58],i_gsw_2[82],i_gsw_2[34],i_gsw_2[18],i_gsw_2[66],i_gsw_2[90],i_gsw_2[42],o_fu_byp_2[9],o_fu_byp_2[11],hfan_2[0],hfan_2[1]" outputs="o_fu_2[58]"/>
          <connect name="IG2_HFAN_0" inputs="i_gsw_2[1],i_gsw_2[49],i_gsw_2[73],i_gsw_2[25],i_gsw_clk_2[0],i_gsw_clk_2[1],i_gsw_clk_2[2],i_gsw_clk_2[3],i_gsw_clk_2[4],i_gsw_clk_2[5],i_gsw_clk_2[6],i_gsw_clk_2[7],o_fu_byp_2[1],o_fu_byp_2[4],o_fu_byp_2[6]" outputs="hfan_2[0]"/>
          <connect name="IG2_HFAN_1" inputs="i_gsw_2[1],i_gsw_2[49],i_gsw_2[73],i_gsw_2[25],i_gsw_clk_2[0],i_gsw_clk_2[1],i_gsw_clk_2[2],i_gsw_clk_2[3],i_gsw_clk_2[4],i_gsw_clk_2[5],i_gsw_clk_2[6],i_gsw_clk_2[7],o_fu_byp_2[1],o_fu_byp_2[4],o_fu_byp_2[6]" outputs="hfan_2[1]"/>
          <!--SB[3] -->
          <!-- OG -->
          <connect name="OG3_0" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[12],i_fu_3[19],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[0]"/>
          <connect name="OG3_1" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[1]"/>
          <connect name="OG3_2" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[2]"/>
          <connect name="OG3_3" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[12],i_fu_3[19],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[3]"/>
          <connect name="OG3_4" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[4]"/>
          <connect name="OG3_5" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[5]"/>
          <connect name="OG3_6" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[12],i_fu_3[19],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[6]"/>
          <connect name="OG3_7" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[7]"/>
          <connect name="OG3_8" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[8]"/>
          <connect name="OG3_9" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[12],i_fu_3[19],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[9]"/>
          <connect name="OG3_10" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[10]"/>
          <connect name="OG3_11" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[11]"/>
          <connect name="OG3_12" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[12],i_fu_3[19],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[12]"/>
          <connect name="OG3_13" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[13]"/>
          <connect name="OG3_14" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[14]"/>
          <connect name="OG3_15" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[12],i_fu_3[19],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[15]"/>
          <!--IG  -->
          <connect name="A_24" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[0]"/>
          <connect name="A_25" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[1]"/>
          <connect name="A_26" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[1]" outputs="o_fu_3[2]"/>
          <connect name="A_27" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],i_fu_3[3]" outputs="o_fu_3[3]"/>
          <connect name="A_28" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[4]"/>
          <connect name="A_29" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[5]"/>
          <connect name="A_30" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[6]"/>
          <connect name="A_31" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[7]"/>
          <connect name="B_24" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[0]" outputs="o_fu_3[8]"/>
          <connect name="B_25" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],i_fu_3[2]" outputs="o_fu_3[9]"/>
          <connect name="B_26" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[10]"/>
          <connect name="B_27" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[11]"/>
          <connect name="B_28" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[12]"/>
          <connect name="B_29" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[13]"/>
          <connect name="B_30" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[1]" outputs="o_fu_3[14]"/>
          <connect name="B_31" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],i_fu_3[3]" outputs="o_fu_3[15]"/>
          <connect name="C_24" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[16]"/>
          <connect name="C_25" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[17]"/>
          <connect name="C_26" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[18]"/>
          <connect name="C_27" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[19]"/>
          <connect name="C_28" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[0]" outputs="o_fu_3[20]"/>
          <connect name="C_29" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],i_fu_3[2]" outputs="o_fu_3[21]"/>
          <connect name="C_30" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[22]"/>
          <connect name="C_31" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[23]"/>
          <connect name="C_56" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[24]"/>
          <connect name="C_57" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[25]"/>
          <connect name="C_58" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[5]" outputs="o_fu_3[26]"/>
          <connect name="C_59" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15]" outputs="o_fu_3[27]"/>
          <connect name="C_60" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[28]"/>
          <connect name="C_61" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[29]"/>
          <connect name="C_62" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[30]"/>
          <connect name="C_63" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[31]"/>
          <connect name="CEB1" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[4]" outputs="o_fu_3[32]"/>
          <connect name="CEB2" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13]" outputs="o_fu_3[33]"/>
          <connect name="CEC" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[34]"/>
          <connect name="CECARRYIN" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[35]"/>
          <connect name="CECTRL" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[36]"/>
          <connect name="CED" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[37]"/>
          <connect name="CEINMODE" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[5]" outputs="o_fu_3[38]"/>
          <connect name="CEM" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15]" outputs="o_fu_3[39]"/>
          <connect name="D_24" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[40]"/>
          <connect name="D_25" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[41]"/>
          <connect name="D_26" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[42]"/>
          <connect name="INMODE_0" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[43]"/>
          <connect name="INMODE_1" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[4]" outputs="o_fu_3[44]"/>
          <connect name="INMODE_2" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13]" outputs="o_fu_3[45]"/>
          <connect name="INMODE_3" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[46]"/>
          <connect name="INMODE_4" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[47]"/>
          <!--byp & ctrl -->
          <connect name="IG3_BYP_0" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[48]"/>
          <connect name="IG3_BYP_1" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[49]"/>
          <connect name="IG3_BYP_2" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[40],i_gsw_3[64],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[50]"/>
          <connect name="IG3_BYP_3" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[42],i_gsw_3[66],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[51]"/>
          <connect name="IG3_BYP_4" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[7],o_fu_byp_3[15],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[52]"/>
          <connect name="IG3_BYP_5" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[11],o_fu_byp_3[13],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[53]"/>
          <connect name="IG3_BYP_6" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[21],i_gsw_3[45],i_gsw_3[69],i_gsw_3[93],o_fu_byp_3[3],o_fu_byp_3[14],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[6]"/>
          <connect name="IG3_BYP_7" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[23],i_gsw_3[47],i_gsw_3[71],i_gsw_3[95],o_fu_byp_3[9],o_fu_byp_3[12],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[7]"/>
          <!--IG3_BYP_8 equal to RAMC.IG3_BYP_X[0], the name should be changed in future-->
          <connect name="IG3_BYP_8" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[5],o_fu_byp_3[6],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[8]"/>
          <connect name="IG3_BYP_9" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[8],o_fu_byp_3[10],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[9]"/>
          <connect name="IG3_BYP_10" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[10]"/>
          <connect name="IG3_BYP_11" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[11]"/>
          <connect name="IG3_BYP_12" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[3],o_fu_byp_3[14],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[12]"/>
          <connect name="IG3_BYP_13" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[9],o_fu_byp_3[12],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[13]"/>
          <connect name="IG3_BYP_14" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[7],o_fu_byp_3[15],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[14]"/>
          <connect name="IG3_BYP_15" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[11],o_fu_byp_3[13],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[15]"/>
          <connect name="IG3_CTRL_0" inputs="i_gsw_3[2],i_gsw_3[50],i_gsw_3[74],i_gsw_3[26],i_gsw_3[10],i_gsw_3[58],i_gsw_3[82],i_gsw_3[34],i_gsw_3[18],i_gsw_3[66],i_gsw_3[90],i_gsw_3[42],o_fu_byp_3[9],o_fu_byp_3[11],hfan_3[0],hfan_3[1]" outputs="o_fu_3[54]"/>
          <connect name="IG3_CTRL_1" inputs="i_gsw_3[2],i_gsw_3[50],i_gsw_3[74],i_gsw_3[26],i_gsw_3[10],i_gsw_3[58],i_gsw_3[82],i_gsw_3[34],i_gsw_3[18],i_gsw_3[66],i_gsw_3[90],i_gsw_3[42],o_fu_byp_3[9],o_fu_byp_3[11],hfan_3[0],hfan_3[1]" outputs="o_fu_3[55]"/>
          <connect name="IG3_HFAN_0" inputs="i_gsw_3[1],i_gsw_3[49],i_gsw_3[73],i_gsw_3[25],i_gsw_clk_3[0],i_gsw_clk_3[1],i_gsw_clk_3[2],i_gsw_clk_3[3],i_gsw_clk_3[4],i_gsw_clk_3[5],i_gsw_clk_3[6],i_gsw_clk_3[7],o_fu_byp_3[1],o_fu_byp_3[4],o_fu_byp_3[6]" outputs="hfan_3[0]"/>
          <connect name="IG3_HFAN_1" inputs="i_gsw_3[1],i_gsw_3[49],i_gsw_3[73],i_gsw_3[25],i_gsw_clk_3[0],i_gsw_clk_3[1],i_gsw_clk_3[2],i_gsw_clk_3[3],i_gsw_clk_3[4],i_gsw_clk_3[5],i_gsw_clk_3[6],i_gsw_clk_3[7],o_fu_byp_3[1],o_fu_byp_3[4],o_fu_byp_3[6]" outputs="hfan_3[1]"/>
        </interconnect>
      </local_sw>
      <interconnect>
        <!-- gsw and lsw -->
        <!-- gsw and lsw : switch box 0 -->
        <direct name="gsw_to_lsw_0" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw_0"/>
        <direct name="special_gsw_to_lsw_0" inputs="gsw[0].o_lsw_special" outputs="lsw[0].i_gsw_special_0"/>
        <direct name="clk_gsw_to_lsw_0" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk_0"/>
        <direct name="lsw_direct_to_gsw_0" inputs="lsw[0].o_gsw_direct_0" outputs="gsw[0].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_0" inputs="lsw[0].o_gsw_switch_0" outputs="gsw[0].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_0" inputs="lsw[0].o_gsw_special_0" outputs="gsw[0].i_lsw_special"/>
        <!-- gsw and lsw : switch box 1 -->
        <direct name="gsw_to_lsw_1" inputs="gsw[1].o_lsw" outputs="lsw[0].i_gsw_1"/>
        <direct name="special_gsw_to_lsw_1" inputs="gsw[1].o_lsw_special" outputs="lsw[0].i_gsw_special_1"/>
        <direct name="clk_gsw_to_lsw_1" inputs="gsw[1].o_clk" outputs="lsw[0].i_gsw_clk_1"/>
        <direct name="lsw_direct_to_gsw_1" inputs="lsw[0].o_gsw_direct_1" outputs="gsw[1].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_1" inputs="lsw[0].o_gsw_switch_1" outputs="gsw[1].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_1" inputs="lsw[0].o_gsw_special_1" outputs="gsw[1].i_lsw_special"/>
        <!-- gsw and lsw : switch box 2 -->
        <direct name="gsw_to_lsw_2" inputs="gsw[2].o_lsw" outputs="lsw[0].i_gsw_2"/>
        <direct name="special_gsw_to_lsw_2" inputs="gsw[2].o_lsw_special" outputs="lsw[0].i_gsw_special_2"/>
        <direct name="clk_gsw_to_lsw_2" inputs="gsw[2].o_clk" outputs="lsw[0].i_gsw_clk_2"/>
        <direct name="lsw_direct_to_gsw_2" inputs="lsw[0].o_gsw_direct_2" outputs="gsw[2].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_2" inputs="lsw[0].o_gsw_switch_2" outputs="gsw[2].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_2" inputs="lsw[0].o_gsw_special_2" outputs="gsw[2].i_lsw_special"/>
        <!-- gsw and lsw : switch box 3 -->
        <direct name="gsw_to_lsw_3" inputs="gsw[3].o_lsw" outputs="lsw[0].i_gsw_3"/>
        <direct name="special_gsw_to_lsw_3" inputs="gsw[3].o_lsw_special" outputs="lsw[0].i_gsw_special_3"/>
        <direct name="clk_gsw_to_lsw_3" inputs="gsw[3].o_clk" outputs="lsw[0].i_gsw_clk_3"/>
        <direct name="lsw_direct_to_gsw_3" inputs="lsw[0].o_gsw_direct_3" outputs="gsw[3].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_3" inputs="lsw[0].o_gsw_switch_3" outputs="gsw[3].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_3" inputs="lsw[0].o_gsw_special_3" outputs="gsw[3].i_lsw_special"/>
        <!-- lsw and RAMC -->
        <!-- lsw and RAMC : o_fu -->
        <direct name="lsw_to_gcu_in_0" inputs="lsw[0].o_fu_0" outputs="RAMC.A[0],RAMC.A[1],RAMC.A[2],RAMC.A[3],RAMC.A[4],RAMC.A[5],RAMC.A[6],RAMC.A[7],RAMC.B[0],RAMC.B[1],RAMC.B[2],RAMC.B[3],RAMC.B[4],RAMC.B[5],RAMC.B[6],RAMC.B[7],RAMC.C[0],RAMC.C[1],RAMC.C[2],RAMC.C[3],RAMC.C[4],RAMC.C[5],RAMC.C[6],RAMC.C[7],RAMC.C[32],RAMC.C[33],RAMC.C[34],RAMC.C[35],RAMC.C[36],RAMC.C[37],RAMC.C[38],RAMC.C[39],RAMC.OPMODE[0],RAMC.OPMODE[1],RAMC.OPMODE[2],RAMC.OPMODE[3],RAMC.OPMODE[4],RAMC.OPMODE[5],RAMC.OPMODE[6],RAMC.OPMODE[7],RAMC.D[0],RAMC.D[1],RAMC.D[2],RAMC.D[3],RAMC.D[4],RAMC.D[5],RAMC.D[6],RAMC.D[7],RAMC.RSTAIN_FP,RAMC.RSTCIN_FP,RAMC.CHAINOUT_CTRL_FP[2],RAMC.CEAPIPELINE_FP,RAMC.RSTADDPIPELINE_FP,RAMC.RSTM2PIPELINE_FP,RAMC.RSTCTRL_FP,RAMC.ADDCTRL_FP[0],RAMC.ADDCTRL_FP[1],RAMC.ADDCTRL_FP[2],RAMC.ADDCTRL_FP[3],RAMC.LOOPBACK_FP[0],RAMC.CLK"/>
        <direct name="lsw_to_gcu_in_1" inputs="lsw[0].o_fu_1" outputs="RAMC.A[8],RAMC.A[9],RAMC.A[10],RAMC.A[11],RAMC.A[12],RAMC.A[13],RAMC.A[14],RAMC.A[15],RAMC.B[8],RAMC.B[9],RAMC.B[10],RAMC.B[11],RAMC.B[12],RAMC.B[13],RAMC.B[14],RAMC.B[15],RAMC.C[8],RAMC.C[9],RAMC.C[10],RAMC.C[11],RAMC.C[12],RAMC.C[13],RAMC.C[14],RAMC.C[15],RAMC.C[40],RAMC.C[41],RAMC.C[42],RAMC.C[43],RAMC.C[44],RAMC.C[45],RAMC.C[46],RAMC.C[47],RAMC.OPMODE[8],RAMC.ALUMODE[0],RAMC.ALUMODE[1],RAMC.ALUMODE[2],RAMC.ALUMODE[3],RAMC.D[8],RAMC.D[9],RAMC.D[10],RAMC.D[11],RAMC.D[12],RAMC.D[13],RAMC.D[14],RAMC.D[15],RAMC.CEAIN_FP,RAMC.CECIN_FP,RAMC.RSTMPIPELINE_FP,RAMC.RSTCHAINCPIPELINE_FP,RAMC.CEADDPIPELINE_FP,RAMC.CEM2PIPELINE_FP,RAMC.CECTRL_FP,RAMC.LOOPBACK_FP[1],RAMC.CEP,RAMC.RSTA,RAMC.RSTALLCARRYIN,RAMC.RSTALUMODE"/>
        <direct name="lsw_to_gcu_in_2" inputs="lsw[0].o_fu_2" outputs="RAMC.A[16],RAMC.A[17],RAMC.A[18],RAMC.A[19],RAMC.A[20],RAMC.A[21],RAMC.A[22],RAMC.A[23],RAMC.B[16],RAMC.B[17],RAMC.B[18],RAMC.B[19],RAMC.B[20],RAMC.B[21],RAMC.B[22],RAMC.B[23],RAMC.C[16],RAMC.C[17],RAMC.C[18],RAMC.C[19],RAMC.C[20],RAMC.C[21],RAMC.C[22],RAMC.C[23],RAMC.C[48],RAMC.C[49],RAMC.C[50],RAMC.C[51],RAMC.C[52],RAMC.C[53],RAMC.C[54],RAMC.C[55],RAMC.CARRYIN,RAMC.CARRYINSEL[0],RAMC.CARRYINSEL[1],RAMC.CARRYINSEL[2],RAMC.CEA1,RAMC.CEA2,RAMC.CEAD,RAMC.CEALUMODE,RAMC.D[16],RAMC.D[17],RAMC.D[18],RAMC.D[19],RAMC.D[20],RAMC.D[21],RAMC.D[22],RAMC.D[23],RAMC.RSTBIN_FP,RAMC.CHAINOUT_CTRL_FP[0],RAMC.CEMPIPELINE_FP,RAMC.CECHAINCPIPELINE1_FP,RAMC.RSTCHAINOUT_FP,RAMC.RSTP_FP,RAMC.RSTB,RAMC.RSTC,RAMC.RSTCTRL,RAMC.RSTD,RAMC.RSTINMODE"/>
        <direct name="lsw_to_gcu_in_3" inputs="lsw[0].o_fu_3" outputs="RAMC.A[24],RAMC.A[25],RAMC.A[26],RAMC.A[27],RAMC.A[28],RAMC.A[29],RAMC.A[30],RAMC.A[31],RAMC.B[24],RAMC.B[25],RAMC.B[26],RAMC.B[27],RAMC.B[28],RAMC.B[29],RAMC.B[30],RAMC.B[31],RAMC.C[24],RAMC.C[25],RAMC.C[26],RAMC.C[27],RAMC.C[28],RAMC.C[29],RAMC.C[30],RAMC.C[31],RAMC.C[56],RAMC.C[57],RAMC.C[58],RAMC.C[59],RAMC.C[60],RAMC.C[61],RAMC.C[62],RAMC.C[63],RAMC.CEB1,RAMC.CEB2,RAMC.CEC,RAMC.CECARRYIN,RAMC.CECTRL,RAMC.CED,RAMC.CEINMODE,RAMC.CEM,RAMC.D[24],RAMC.D[25],RAMC.D[26],RAMC.INMODE[0],RAMC.INMODE[1],RAMC.INMODE[2],RAMC.INMODE[3],RAMC.INMODE[4],RAMC.CEBIN_FP,RAMC.CHAINOUT_CTRL_FP[1],RAMC.RSTAPIPELINE_FP,RAMC.CECHAINCPIPELINE2_FP,RAMC.CECHAINOUT_FP,RAMC.CEP_FP,RAMC.RSTM,RAMC.RSTP"/>
        <!-- lsw and RAMC : o_fu_special & i_fu_special -->
        <direct name="ACOUT0" inputs="RAMC.ACOUT" outputs="lsw[0].i_fu_special_3[128:97]"/>
        <direct name="ACIN" inputs="lsw[0].o_fu_special_0[128:97]" outputs="RAMC.ACIN"/>
        <direct name="BCOUT0" inputs="RAMC.BCOUT" outputs="lsw[0].i_fu_special_3[95:64]"/>
        <direct name="BCIN" inputs="lsw[0].o_fu_special_0[95:64]" outputs="RAMC.BCIN"/>
        <direct name="PCOUT0" inputs="RAMC.PCOUT" outputs="lsw[0].i_fu_special_3[63:0]"/>
        <direct name="PCIN" inputs="lsw[0].o_fu_special_0[63:0]" outputs="RAMC.PCIN"/>
        <direct name="CARRYCASCOUT0" inputs="RAMC.CARRYCASCOUT" outputs="lsw[0].i_fu_special_3[96]"/>
        <direct name="CARRYCASCIN" inputs="lsw[0].o_fu_special_0[96]" outputs="RAMC.CARRYCASCIN"/>
        <direct name="MULTSIGNOUT0" inputs="RAMC.MULTSIGNOUT" outputs="lsw[0].i_fu_special_3[129]"/>
        <direct name="MULTSIGNIN" inputs="lsw[0].o_fu_special_0[129]" outputs="RAMC.MULTSIGNIN"/>
        <direct name="CHAINOUT0" inputs="RAMC.CHAINOUT" outputs="lsw[0].i_fu_special_3[161:130]"/>
        <direct name="CHAININ" inputs="lsw[0].o_fu_special_0[161:130]" outputs="RAMC.CHAININ"/>
        <!-- lsw and RAMC : o_fu_byp -->
        <!-- lsw and RAMC : o_fu_ctrl-->
        <!-- lsw and RAMC : i_fu-->
        <direct name="SB0_O_BYPASS" inputs="RAMC.POUT[2:0],RAMC.POUT[38:36]" outputs="lsw[0].i_fu_0[5:0]"/>
        <direct name="SB0_Q0_BYPASS" inputs="RAMC.POUT[5:3],RAMC.POUT[41:39],RAMC.CARRYOUT" outputs="lsw[0].i_fu_0[14:8]"/>
        <direct name="SB0_Q1_BYPASS" inputs="RAMC.POUT[8:6],RAMC.POUT[44:42]" outputs="lsw[0].i_fu_0[21:16]"/>
        <direct name="SB1_O_BYPASS" inputs="RAMC.POUT[11:9],RAMC.POUT[47:45]" outputs="lsw[0].i_fu_1[5:0]"/>
        <direct name="SB1_Q0_BYPASS" inputs="RAMC.POUT[14:12],RAMC.POUT[50:48],RAMC.OVERFLOW,RAMC.PATTERNBDETECT" outputs="lsw[0].i_fu_1[15:8]"/>
        <direct name="SB1_Q1_BYPASS" inputs="RAMC.POUT[17:15],RAMC.POUT[53:51],RAMC.PATTERNDETECT,RAMC.UNDERFLOW" outputs="lsw[0].i_fu_1[23:16]"/>
        <direct name="SB2_O_BYPASS" inputs="RAMC.POUT[20:18],RAMC.POUT[56:54]" outputs="lsw[0].i_fu_2[5:0]"/>
        <direct name="SB2_Q0_BYPASS" inputs="RAMC.POUT[23:21],RAMC.POUT[59:57]" outputs="lsw[0].i_fu_2[13:8]"/>
        <direct name="SB2_Q1_BYPASS" inputs="RAMC.POUT[26:24],RAMC.POUT[62:60],RAMC.FP_MULT_OVERFLOW,RAMC.FP_MULT_UNDERFLOW" outputs="lsw[0].i_fu_2[23:16]"/>
        <direct name="SB3_O_BYPASS" inputs="RAMC.POUT[29:27],RAMC.POUT[63],RAMC.XOROUT[1:0]" outputs="lsw[0].i_fu_3[5:0]"/>
        <direct name="SB3_Q0_BYPASS" inputs="RAMC.POUT[32:30],RAMC.XOROUT[4:2]" outputs="lsw[0].i_fu_3[13:8]"/>
        <direct name="SB3_Q1_BYPASS" inputs="RAMC.POUT[35:33],RAMC.XOROUT[7:5],RAMC.FP_ADD_OVERFLOW,RAMC.FP_ADD_UNDERFLOW" outputs="lsw[0].i_fu_3[23:16]"/>
      </interconnect>
    </tile>
    <tile type="RAMBT" width="1" height="4">
      <inst name="RAMB" type="RAMB" num="1"/>
      <inst name="gsw" type="GSW_A" num="4"/>
      <local_sw name="lsw" num="1">
        <!-- switch box 0 -->
        <input name="i_gsw_0" width="96"/>
        <input name="i_gsw_special_0" width="162"/>
        <input name="i_gsw_clk_0" width="8"/>
        <output name="o_gsw_direct_0" width="24"/>
        <output name="o_gsw_switch_0" width="16"/>
        <output name="o_gsw_special_0" width="162"/>
        <input name="i_fu_0" width="24"/>
        <output name="o_fu_0" width="27"/>
        <output name="o_fu_ctrl_0" width="10"/>
        <output name="o_fu_byp_0" width="16"/>
        <input name="i_fu_special_0" width="162"/>
        <wire name="hfan_0" width="2"/>
        <!-- switch box 1 -->
        <input name="i_gsw_1" width="96"/>
        <input name="i_gsw_special_1" width="162"/>
        <input name="i_gsw_clk_1" width="8"/>
        <output name="o_gsw_direct_1" width="24"/>
        <output name="o_gsw_switch_1" width="16"/>
        <output name="o_gsw_special_1" width="162"/>
        <input name="i_fu_1" width="24"/>
        <output name="o_fu_1" width="25"/>
        <output name="o_fu_ctrl_1" width="10"/>
        <output name="o_fu_byp_1" width="16"/>
        <input name="i_fu_special_1" width="162"/>
        <wire name="hfan_1" width="2"/>
        <!-- switch box 2 -->
        <input name="i_gsw_2" width="96"/>
        <input name="i_gsw_special_2" width="162"/>
        <input name="i_gsw_clk_2" width="8"/>
        <output name="o_gsw_direct_2" width="24"/>
        <output name="o_gsw_switch_2" width="16"/>
        <output name="o_gsw_special_2" width="162"/>
        <input name="i_fu_2" width="24"/>
        <output name="o_fu_2" width="25"/>
        <output name="o_fu_ctrl_2" width="10"/>
        <output name="o_fu_byp_2" width="16"/>
        <input name="i_fu_special_2" width="162"/>
        <wire name="hfan_2" width="2"/>
        <!-- switch box 3 -->
        <input name="i_gsw_3" width="96"/>
        <input name="i_gsw_special_3" width="162"/>
        <input name="i_gsw_clk_3" width="8"/>
        <output name="o_gsw_direct_3" width="24"/>
        <output name="o_gsw_switch_3" width="16"/>
        <output name="o_gsw_special_3" width="162"/>
        <input name="i_fu_3" width="24"/>
        <output name="o_fu_3" width="25"/>
        <output name="o_fu_ctrl_3" width="10"/>
        <output name="o_fu_byp_3" width="16"/>
        <input name="i_fu_special_3" width="162"/>
        <wire name="hfan_3" width="2"/>
        <interconnect>
          <!-- RAMB: i_fu to o_gsw_direct -->
          <direct name="ramc_to_gsw_0" inputs="i_fu_0" outputs="o_gsw_direct_0"/>
          <direct name="ramc_to_gsw_1" inputs="i_fu_1" outputs="o_gsw_direct_1"/>
          <direct name="ramc_to_gsw_2" inputs="i_fu_2" outputs="o_gsw_direct_2"/>
          <direct name="ramc_to_gsw_3" inputs="i_fu_3" outputs="o_gsw_direct_3"/>
          <!--SB[0] -->
          <!-- OG -->
          <connect name="OG0_0" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[0]"/>
          <connect name="OG0_1" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[1]"/>
          <connect name="OG0_2" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[2]"/>
          <connect name="OG0_3" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[3]"/>
          <connect name="OG0_4" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[4]"/>
          <connect name="OG0_5" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[5]"/>
          <connect name="OG0_6" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[6]"/>
          <connect name="OG0_7" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[7]"/>
          <connect name="OG0_8" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[8]"/>
          <connect name="OG0_9" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[9]"/>
          <connect name="OG0_10" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[10]"/>
          <connect name="OG0_11" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[11]"/>
          <connect name="OG0_12" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[12]"/>
          <connect name="OG0_13" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[13]"/>
          <connect name="OG0_14" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[14]"/>
          <connect name="OG0_15" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[15]"/>
          <!--IG  -->
          <connect name="DIN_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[0]"/>
          <connect name="DIN_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[1]"/>
          <connect name="DIN_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[1]" outputs="o_fu_0[2]"/>
          <connect name="DIN_3" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],i_fu_0[3]" outputs="o_fu_0[3]"/>
          <connect name="DIN_4" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[4]"/>
          <connect name="DIN_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[5]"/>
          <connect name="DIN_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[6]"/>
          <connect name="DIN_7" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[7]"/>
          <connect name="DIN_8" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[0]" outputs="o_fu_0[8]"/>
          <connect name="DIN_36" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],i_fu_0[2]" outputs="o_fu_0[9]"/>
          <connect name="DIN_37" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[10]"/>
          <connect name="DIN_38" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[11]"/>
          <connect name="DIN_39" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[12]"/>
          <connect name="DIN_40" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[13]"/>
          <connect name="DIN_41" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[1]" outputs="o_fu_0[14]"/>
          <connect name="DIN_42" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],i_fu_0[3]" outputs="o_fu_0[15]"/>
          <connect name="DIN_43" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[16]"/>
          <connect name="DIN_44" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[17]"/>
          <connect name="AR_0" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[18]"/>
          <connect name="AR_1" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[19]"/>
          <connect name="AR_2" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[0]" outputs="o_fu_0[20]"/>
          <connect name="AW_0" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],i_fu_0[2]" outputs="o_fu_0[21]"/>
          <connect name="AW_1" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[22]"/>
          <connect name="AW_2" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[23]"/>
          <connect name="REN" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[24]"/>
          <!--byp & ctrl -->
          <connect name="IG0_BYP0" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[0]"/>
          <connect name="IG0_BYP1" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[1]"/>
          <connect name="IG0_BYP2" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[40],i_gsw_0[64],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[2]"/>
          <connect name="IG0_BYP3" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[42],i_gsw_0[66],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[3]"/>
          <connect name="IG0_BYP4" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[7],o_fu_byp_0[15],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[4]"/>
          <connect name="IG0_BYP5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[11],o_fu_byp_0[13],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[5]"/>
          <connect name="IG0_BYP6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[21],i_gsw_0[45],i_gsw_0[69],i_gsw_0[93],o_fu_byp_0[3],o_fu_byp_0[14],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[6]"/>
          <connect name="IG0_BYP7" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[23],i_gsw_0[47],i_gsw_0[71],i_gsw_0[95],o_fu_byp_0[9],o_fu_byp_0[12],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[7]"/>
          <!--IG0_BYP8 equal to RAMB.IG0_BYPX[0], the name should be changed in future-->
          <connect name="IG0_BYP8" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[5],o_fu_byp_0[6],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[8]"/>
          <connect name="IG0_BYP9" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[8],o_fu_byp_0[10],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[9]"/>
          <connect name="IG0_BYP10" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[10]"/>
          <connect name="IG0_BYP11" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[11]"/>
          <connect name="IG0_BYP12" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[3],o_fu_byp_0[14],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[12]"/>
          <connect name="IG0_BYP13" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[9],o_fu_byp_0[12],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[13]"/>
          <connect name="IG0_BYP14" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[7],o_fu_byp_0[15],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[14]"/>
          <connect name="IG0_BYP15" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[11],o_fu_byp_0[13],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[15]"/>
          <connect name="IG0_CTRL_2" inputs="i_gsw_0[2],i_gsw_0[50],i_gsw_0[74],i_gsw_0[26],i_gsw_0[10],i_gsw_0[58],i_gsw_0[82],i_gsw_0[34],i_gsw_0[18],i_gsw_0[66],i_gsw_0[90],i_gsw_0[42],o_fu_byp_0[9],o_fu_byp_0[11],hfan_0[0],hfan_0[1]" outputs="o_fu_0[25]"/>
          <connect name="IG0_HFAN_0" inputs="i_gsw_0[1],i_gsw_0[49],i_gsw_0[73],i_gsw_0[25],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7],o_fu_byp_0[1],o_fu_byp_0[4],o_fu_byp_0[6]" outputs="hfan_0[0]"/>
          <connect name="IG0_HFAN_1" inputs="i_gsw_0[1],i_gsw_0[49],i_gsw_0[73],i_gsw_0[25],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7],o_fu_byp_0[1],o_fu_byp_0[4],o_fu_byp_0[6]" outputs="hfan_0[1]"/>
          <connect name="CLK_0" inputs="i_gsw_0[7],i_gsw_0[55],i_gsw_0[79],i_gsw_0[31],i_gsw_0[15],i_gsw_0[63],i_gsw_0[87],i_gsw_0[39],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7]" outputs="o_fu_0[26]"/>
          <!--SB[1] -->
          <!-- OG -->
          <connect name="OG1_0" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[0]"/>
          <connect name="OG1_1" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[1]"/>
          <connect name="OG1_2" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[2]"/>
          <connect name="OG1_3" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[3]"/>
          <connect name="OG1_4" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[4]"/>
          <connect name="OG1_5" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[5]"/>
          <connect name="OG1_6" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[6]"/>
          <connect name="OG1_7" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[7]"/>
          <connect name="OG1_8" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[8]"/>
          <connect name="OG1_9" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[9]"/>
          <connect name="OG1_10" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[10]"/>
          <connect name="OG1_11" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[11]"/>
          <connect name="OG1_12" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[12]"/>
          <connect name="OG1_13" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[13]"/>
          <connect name="OG1_14" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22]" outputs="o_gsw_switch_1[14]"/>
          <connect name="OG1_15" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[15]"/>
          <!--IG  -->
          <connect name="DIN_9" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[0]"/>
          <connect name="DIN_10" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],o_gsw_switch_1[1]" outputs="o_fu_1[1]"/>
          <connect name="DIN_11" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],i_fu_1[1]" outputs="o_fu_1[2]"/>
          <connect name="DIN_12" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],i_fu_1[3]" outputs="o_fu_1[3]"/>
          <connect name="DIN_13" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[4]"/>
          <connect name="DIN_14" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[5]"/>
          <connect name="DIN_15" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[6]"/>
          <connect name="DIN_16" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[7]"/>
          <connect name="DIN_17" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[0]" outputs="o_fu_1[8]"/>
          <connect name="DIN_45" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],i_fu_1[2]" outputs="o_fu_1[9]"/>
          <connect name="DIN_46" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[10]"/>
          <connect name="DIN_47" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[11]"/>
          <connect name="DIN_48" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[12]"/>
          <connect name="DIN_49" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],o_gsw_switch_1[1]" outputs="o_fu_1[13]"/>
          <connect name="DIN_50" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],i_fu_1[1]" outputs="o_fu_1[14]"/>
          <connect name="DIN_51" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],i_fu_1[3]" outputs="o_fu_1[15]"/>
          <connect name="DIN_52" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[16]"/>
          <connect name="DIN_53" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[17]"/>
          <connect name="AR_3" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[18]"/>
          <connect name="AR_4" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[19]"/>
          <connect name="AR_5" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[0]" outputs="o_fu_1[20]"/>
          <connect name="AW_3" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],i_fu_1[2]" outputs="o_fu_1[21]"/>
          <connect name="AW_4" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[22]"/>
          <connect name="AW_5" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[23]"/>
          <connect name="WEN" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[24]"/>
          <!--byp & ctrl -->
          <connect name="IG1_BYP0" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[0]"/>
          <connect name="IG1_BYP1" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[1]"/>
          <connect name="IG1_BYP2" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[40],i_gsw_1[64],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[2]"/>
          <connect name="IG1_BYP3" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[42],i_gsw_1[66],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[3]"/>
          <connect name="IG1_BYP4" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[7],o_fu_byp_1[15],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[4]"/>
          <connect name="IG1_BYP5" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[11],o_fu_byp_1[13],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[5]"/>
          <connect name="IG1_BYP6" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[21],i_gsw_1[45],i_gsw_1[69],i_gsw_1[93],o_fu_byp_1[3],o_fu_byp_1[14],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[6]"/>
          <connect name="IG1_BYP7" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[23],i_gsw_1[47],i_gsw_1[71],i_gsw_1[95],o_fu_byp_1[9],o_fu_byp_1[12],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[7]"/>
          <!--IG1_BYP8 equal to RAMB.IG1_BYPX[0], the name should be changed in future-->
          <connect name="IG1_BYP8" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[5],o_fu_byp_1[6],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[8]"/>
          <connect name="IG1_BYP9" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[8],o_fu_byp_1[10],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[9]"/>
          <connect name="IG1_BYP10" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[10]"/>
          <connect name="IG1_BYP11" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[11]"/>
          <connect name="IG1_BYP12" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[3],o_fu_byp_1[14],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[12]"/>
          <connect name="IG1_BYP13" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[9],o_fu_byp_1[12],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[13]"/>
          <connect name="IG1_BYP14" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[7],o_fu_byp_1[15],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[14]"/>
          <connect name="IG1_BYP15" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[11],o_fu_byp_1[13],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[15]"/>
          <connect name="IG1_HFAN_0" inputs="i_gsw_1[1],i_gsw_1[49],i_gsw_1[73],i_gsw_1[25],i_gsw_clk_1[0],i_gsw_clk_1[1],i_gsw_clk_1[2],i_gsw_clk_1[3],i_gsw_clk_1[4],i_gsw_clk_1[5],i_gsw_clk_1[6],i_gsw_clk_1[7],o_fu_byp_1[1],o_fu_byp_1[4],o_fu_byp_1[6]" outputs="hfan_1[0]"/>
          <connect name="IG1_HFAN_1" inputs="i_gsw_1[1],i_gsw_1[49],i_gsw_1[73],i_gsw_1[25],i_gsw_clk_1[0],i_gsw_clk_1[1],i_gsw_clk_1[2],i_gsw_clk_1[3],i_gsw_clk_1[4],i_gsw_clk_1[5],i_gsw_clk_1[6],i_gsw_clk_1[7],o_fu_byp_1[1],o_fu_byp_1[4],o_fu_byp_1[6]" outputs="hfan_1[1]"/>
          <!--SB[2] -->
          <!-- OG -->
          <connect name="OG2_0" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[0]"/>
          <connect name="OG2_1" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[1]"/>
          <connect name="OG2_2" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[2]"/>
          <connect name="OG2_3" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[3]"/>
          <connect name="OG2_4" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[4]"/>
          <connect name="OG2_5" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[5]"/>
          <connect name="OG2_6" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[6]"/>
          <connect name="OG2_7" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[7]"/>
          <connect name="OG2_8" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[8]"/>
          <connect name="OG2_9" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[9]"/>
          <connect name="OG2_10" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[10]"/>
          <connect name="OG2_11" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[11]"/>
          <connect name="OG2_12" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[12]"/>
          <connect name="OG2_13" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[13]"/>
          <connect name="OG2_14" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22]" outputs="o_gsw_switch_2[14]"/>
          <connect name="OG2_15" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[15]"/>
          <!--IG  -->
          <connect name="DIN_18" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[0]"/>
          <connect name="DIN_19" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[1]"/>
          <connect name="DIN_20" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[1]" outputs="o_fu_2[2]"/>
          <connect name="DIN_21" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],i_fu_2[3]" outputs="o_fu_2[3]"/>
          <connect name="DIN_22" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[4]"/>
          <connect name="DIN_23" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[5]"/>
          <connect name="DIN_24" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[6]"/>
          <connect name="DIN_25" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[7]"/>
          <connect name="DIN_26" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[0]" outputs="o_fu_2[8]"/>
          <connect name="DIN_54" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],i_fu_2[2]" outputs="o_fu_2[9]"/>
          <connect name="DIN_55" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[10]"/>
          <connect name="DIN_56" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[11]"/>
          <connect name="DIN_57" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[12]"/>
          <connect name="DIN_58" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[13]"/>
          <connect name="DIN_59" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[1]" outputs="o_fu_2[14]"/>
          <connect name="DIN_60" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],i_fu_2[3]" outputs="o_fu_2[15]"/>
          <connect name="DIN_61" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[16]"/>
          <connect name="DIN_62" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[17]"/>
          <connect name="AR_6" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[18]"/>
          <connect name="AR_7" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[19]"/>
          <connect name="AR_8" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[0]" outputs="o_fu_2[20]"/>
          <connect name="AW_6" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],i_fu_2[2]" outputs="o_fu_2[21]"/>
          <connect name="AW_7" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[22]"/>
          <connect name="AW_8" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[23]"/>
          <connect name="ERRINS" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[24]"/>
          <!--byp & ctrl -->
          <connect name="IG2_BYP0" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[0]"/>
          <connect name="IG2_BYP1" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[1]"/>
          <connect name="IG2_BYP2" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[40],i_gsw_2[64],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[2]"/>
          <connect name="IG2_BYP3" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[42],i_gsw_2[66],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[3]"/>
          <connect name="IG2_BYP4" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[7],o_fu_byp_2[15],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[4]"/>
          <connect name="IG2_BYP5" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[11],o_fu_byp_2[13],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[5]"/>
          <connect name="IG2_BYP6" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[21],i_gsw_2[45],i_gsw_2[69],i_gsw_2[93],o_fu_byp_2[3],o_fu_byp_2[14],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[6]"/>
          <connect name="IG2_BYP7" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[23],i_gsw_2[47],i_gsw_2[71],i_gsw_2[95],o_fu_byp_2[9],o_fu_byp_2[12],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[7]"/>
          <!--IG2_BYP8 equal to RAMB.IG2_BYPX[0], the name should be changed in future-->
          <connect name="IG2_BYP8" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[5],o_fu_byp_2[6],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[8]"/>
          <connect name="IG2_BYP9" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[8],o_fu_byp_2[10],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[9]"/>
          <connect name="IG2_BYP10" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[10]"/>
          <connect name="IG2_BYP11" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[11]"/>
          <connect name="IG2_BYP12" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[3],o_fu_byp_2[14],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[12]"/>
          <connect name="IG2_BYP13" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[9],o_fu_byp_2[12],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[13]"/>
          <connect name="IG2_BYP14" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[7],o_fu_byp_2[15],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[14]"/>
          <connect name="IG2_BYP15" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[11],o_fu_byp_2[13],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[15]"/>
          <connect name="IG2_HFAN_0" inputs="i_gsw_2[1],i_gsw_2[49],i_gsw_2[73],i_gsw_2[25],i_gsw_clk_2[0],i_gsw_clk_2[1],i_gsw_clk_2[2],i_gsw_clk_2[3],i_gsw_clk_2[4],i_gsw_clk_2[5],i_gsw_clk_2[6],i_gsw_clk_2[7],o_fu_byp_2[1],o_fu_byp_2[4],o_fu_byp_2[6]" outputs="hfan_2[0]"/>
          <connect name="IG2_HFAN_1" inputs="i_gsw_2[1],i_gsw_2[49],i_gsw_2[73],i_gsw_2[25],i_gsw_clk_2[0],i_gsw_clk_2[1],i_gsw_clk_2[2],i_gsw_clk_2[3],i_gsw_clk_2[4],i_gsw_clk_2[5],i_gsw_clk_2[6],i_gsw_clk_2[7],o_fu_byp_2[1],o_fu_byp_2[4],o_fu_byp_2[6]" outputs="hfan_2[1]"/>
          <!--SB[3] -->
          <!-- OG -->
          <connect name="OG3_0" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[0]"/>
          <connect name="OG3_1" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[1]"/>
          <connect name="OG3_2" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[2]"/>
          <connect name="OG3_3" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[3]"/>
          <connect name="OG3_4" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[4]"/>
          <connect name="OG3_5" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[5]"/>
          <connect name="OG3_6" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[6]"/>
          <connect name="OG3_7" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[7]"/>
          <connect name="OG3_8" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[8]"/>
          <connect name="OG3_9" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[9]"/>
          <connect name="OG3_10" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[10]"/>
          <connect name="OG3_11" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[11]"/>
          <connect name="OG3_12" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[12]"/>
          <connect name="OG3_13" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[13]"/>
          <connect name="OG3_14" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[14]"/>
          <connect name="OG3_15" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[15]"/>
          <!--IG  -->
          <connect name="DIN_27" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[0]"/>
          <connect name="DIN_28" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[1]"/>
          <connect name="DIN_29" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[1]" outputs="o_fu_3[2]"/>
          <connect name="DIN_30" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],i_fu_3[3]" outputs="o_fu_3[3]"/>
          <connect name="DIN_31" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[4]"/>
          <connect name="DIN_32" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[5]"/>
          <connect name="DIN_33" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[6]"/>
          <connect name="DIN_34" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[7]"/>
          <connect name="DIN_35" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[0]" outputs="o_fu_3[8]"/>
          <connect name="DIN_63" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],i_fu_3[2]" outputs="o_fu_3[9]"/>
          <connect name="DIN_64" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[10]"/>
          <connect name="DIN_65" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[11]"/>
          <connect name="DIN_66" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[12]"/>
          <connect name="DIN_67" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[13]"/>
          <connect name="DIN_68" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[1]" outputs="o_fu_3[14]"/>
          <connect name="DIN_69" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],i_fu_3[3]" outputs="o_fu_3[15]"/>
          <connect name="DIN_70" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[16]"/>
          <connect name="DIN_71" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[17]"/>
          <connect name="AR_9" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[18]"/>
          <connect name="AR_10" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[19]"/>
          <connect name="AR_11" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[0]" outputs="o_fu_3[20]"/>
          <connect name="AW_9" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],i_fu_3[2]" outputs="o_fu_3[21]"/>
          <connect name="AW_10" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[22]"/>
          <connect name="AW_11" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[23]"/>
          <connect name="ERRIND" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[24]"/>
          <!--byp & ctrl -->
          <connect name="IG3_BYP0" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[0]"/>
          <connect name="IG3_BYP1" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[1]"/>
          <connect name="IG3_BYP2" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[40],i_gsw_3[64],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[2]"/>
          <connect name="IG3_BYP3" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[42],i_gsw_3[66],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[3]"/>
          <connect name="IG3_BYP4" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[7],o_fu_byp_3[15],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[4]"/>
          <connect name="IG3_BYP5" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[11],o_fu_byp_3[13],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[5]"/>
          <connect name="IG3_BYP6" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[21],i_gsw_3[45],i_gsw_3[69],i_gsw_3[93],o_fu_byp_3[3],o_fu_byp_3[14],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[6]"/>
          <connect name="IG3_BYP7" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[23],i_gsw_3[47],i_gsw_3[71],i_gsw_3[95],o_fu_byp_3[9],o_fu_byp_3[12],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[7]"/>
          <!--IG3_BYP8 equal to RAMB.IG3_BYPX[0], the name should be changed in future-->
          <connect name="IG3_BYP8" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[5],o_fu_byp_3[6],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[8]"/>
          <connect name="IG3_BYP9" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[8],o_fu_byp_3[10],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[9]"/>
          <connect name="IG3_BYP10" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[10]"/>
          <connect name="IG3_BYP11" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[11]"/>
          <connect name="IG3_BYP12" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[3],o_fu_byp_3[14],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[12]"/>
          <connect name="IG3_BYP13" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[9],o_fu_byp_3[12],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[13]"/>
          <connect name="IG3_BYP14" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[7],o_fu_byp_3[15],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[14]"/>
          <connect name="IG3_BYP15" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[11],o_fu_byp_3[13],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[15]"/>
          <connect name="IG3_HFAN_0" inputs="i_gsw_3[1],i_gsw_3[49],i_gsw_3[73],i_gsw_3[25],i_gsw_clk_3[0],i_gsw_clk_3[1],i_gsw_clk_3[2],i_gsw_clk_3[3],i_gsw_clk_3[4],i_gsw_clk_3[5],i_gsw_clk_3[6],i_gsw_clk_3[7],o_fu_byp_3[1],o_fu_byp_3[4],o_fu_byp_3[6]" outputs="hfan_3[0]"/>
          <connect name="IG3_HFAN_1" inputs="i_gsw_3[1],i_gsw_3[49],i_gsw_3[73],i_gsw_3[25],i_gsw_clk_3[0],i_gsw_clk_3[1],i_gsw_clk_3[2],i_gsw_clk_3[3],i_gsw_clk_3[4],i_gsw_clk_3[5],i_gsw_clk_3[6],i_gsw_clk_3[7],o_fu_byp_3[1],o_fu_byp_3[4],o_fu_byp_3[6]" outputs="hfan_3[1]"/>
        </interconnect>
      </local_sw>
      <interconnect>
        <!-- gsw and lsw -->
        <!-- gsw and lsw : switch box 0 -->
        <direct name="gsw_to_lsw_0" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw_0"/>
        <direct name="special_gsw_to_lsw_0" inputs="gsw[0].o_lsw_special" outputs="lsw[0].i_gsw_special_0"/>
        <direct name="clk_gsw_to_lsw_0" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk_0"/>
        <direct name="lsw_direct_to_gsw_0" inputs="lsw[0].o_gsw_direct_0" outputs="gsw[0].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_0" inputs="lsw[0].o_gsw_switch_0" outputs="gsw[0].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_0" inputs="lsw[0].o_gsw_special_0" outputs="gsw[0].i_lsw_special"/>
        <!-- gsw and lsw : switch box 1 -->
        <direct name="gsw_to_lsw_1" inputs="gsw[1].o_lsw" outputs="lsw[0].i_gsw_1"/>
        <direct name="special_gsw_to_lsw_1" inputs="gsw[1].o_lsw_special" outputs="lsw[0].i_gsw_special_1"/>
        <direct name="clk_gsw_to_lsw_1" inputs="gsw[1].o_clk" outputs="lsw[0].i_gsw_clk_1"/>
        <direct name="lsw_direct_to_gsw_1" inputs="lsw[0].o_gsw_direct_1" outputs="gsw[1].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_1" inputs="lsw[0].o_gsw_switch_1" outputs="gsw[1].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_1" inputs="lsw[0].o_gsw_special_1" outputs="gsw[1].i_lsw_special"/>
        <!-- gsw and lsw : switch box 2 -->
        <direct name="gsw_to_lsw_2" inputs="gsw[2].o_lsw" outputs="lsw[0].i_gsw_2"/>
        <direct name="special_gsw_to_lsw_2" inputs="gsw[2].o_lsw_special" outputs="lsw[0].i_gsw_special_2"/>
        <direct name="clk_gsw_to_lsw_2" inputs="gsw[2].o_clk" outputs="lsw[0].i_gsw_clk_2"/>
        <direct name="lsw_direct_to_gsw_2" inputs="lsw[0].o_gsw_direct_2" outputs="gsw[2].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_2" inputs="lsw[0].o_gsw_switch_2" outputs="gsw[2].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_2" inputs="lsw[0].o_gsw_special_2" outputs="gsw[2].i_lsw_special"/>
        <!-- gsw and lsw : switch box 3 -->
        <direct name="gsw_to_lsw_3" inputs="gsw[3].o_lsw" outputs="lsw[0].i_gsw_3"/>
        <direct name="special_gsw_to_lsw_3" inputs="gsw[3].o_lsw_special" outputs="lsw[0].i_gsw_special_3"/>
        <direct name="clk_gsw_to_lsw_3" inputs="gsw[3].o_clk" outputs="lsw[0].i_gsw_clk_3"/>
        <direct name="lsw_direct_to_gsw_3" inputs="lsw[0].o_gsw_direct_3" outputs="gsw[3].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_3" inputs="lsw[0].o_gsw_switch_3" outputs="gsw[3].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_3" inputs="lsw[0].o_gsw_special_3" outputs="gsw[3].i_lsw_special"/>
        <!-- lsw and RAMB -->
        <!-- lsw and RAMB : o_fu -->
        <direct name="lsw_to_hram_in_0" inputs="lsw[0].o_fu_0" outputs="RAMB.DIN[0],RAMB.DIN[1],RAMB.DIN[2],RAMB.DIN[3],RAMB.DIN[4],RAMB.DIN[5],RAMB.DIN[6],RAMB.DIN[7],RAMB.DIN[8],RAMB.DIN[36],RAMB.DIN[37],RAMB.DIN[38],RAMB.DIN[39],RAMB.DIN[40],RAMB.DIN[41],RAMB.DIN[42],RAMB.DIN[43],RAMB.DIN[44],RAMB.AR[0],RAMB.AR[1],RAMB.AR[2],RAMB.AW[0],RAMB.AW[1],RAMB.AW[2],RAMB.REN,RAMB.RST_N,RAMB.CLK[0]"/>
        <direct name="lsw_to_hram_in_1" inputs="lsw[0].o_fu_1" outputs="RAMB.DIN[9],RAMB.DIN[10],RAMB.DIN[11],RAMB.DIN[12],RAMB.DIN[13],RAMB.DIN[14],RAMB.DIN[15],RAMB.DIN[16],RAMB.DIN[17],RAMB.DIN[45],RAMB.DIN[46],RAMB.DIN[47],RAMB.DIN[48],RAMB.DIN[49],RAMB.DIN[50],RAMB.DIN[51],RAMB.DIN[52],RAMB.DIN[53],RAMB.AR[3],RAMB.AR[4],RAMB.AR[5],RAMB.AW[3],RAMB.AW[4],RAMB.AW[5],RAMB.WEN"/>
        <direct name="lsw_to_hram_in_2" inputs="lsw[0].o_fu_2" outputs="RAMB.DIN[18],RAMB.DIN[19],RAMB.DIN[20],RAMB.DIN[21],RAMB.DIN[22],RAMB.DIN[23],RAMB.DIN[24],RAMB.DIN[25],RAMB.DIN[26],RAMB.DIN[54],RAMB.DIN[55],RAMB.DIN[56],RAMB.DIN[57],RAMB.DIN[58],RAMB.DIN[59],RAMB.DIN[60],RAMB.DIN[61],RAMB.DIN[62],RAMB.AR[6],RAMB.AR[7],RAMB.AR[8],RAMB.AW[6],RAMB.AW[7],RAMB.AW[8],RAMB.ERRINS"/>
        <direct name="lsw_to_hram_in_3" inputs="lsw[0].o_fu_3" outputs="RAMB.DIN[27],RAMB.DIN[28],RAMB.DIN[29],RAMB.DIN[30],RAMB.DIN[31],RAMB.DIN[32],RAMB.DIN[33],RAMB.DIN[34],RAMB.DIN[35],RAMB.DIN[63],RAMB.DIN[64],RAMB.DIN[65],RAMB.DIN[66],RAMB.DIN[67],RAMB.DIN[68],RAMB.DIN[69],RAMB.DIN[70],RAMB.DIN[71],RAMB.AR[9],RAMB.AR[10],RAMB.AR[11],RAMB.AW[9],RAMB.AW[10],RAMB.AW[11],RAMB.ERRIND"/>
        <!-- lsw and RAMB : o_fu_special & i_fu_special -->
        <!-- lsw and RAMB : o_fu_byp -->
        <!-- lsw and RAMB : o_fu_ctrl-->
        <!-- lsw and RAMB : i_fu-->
        <direct name="SB0_O_BYPASS" inputs="RAMB.DOUT[2:0],RAMB.DOUT[38:36],RAMB.ERRADDR[0]" outputs="lsw[0].i_fu_0[6:0]"/>
        <direct name="SB0_Q0_BYPASS" inputs="RAMB.DOUT[5:3],RAMB.DOUT[41:39],RAMB.ERRADDR[1],RAMB.ERRFLAGS" outputs="lsw[0].i_fu_0[15:8]"/>
        <direct name="SB0_Q1_BYPASS" inputs="RAMB.DOUT[8:6],RAMB.DOUT[44:42],RAMB.ERRADDR[2],RAMB.ERRFLAGD" outputs="lsw[0].i_fu_0[23:16]"/>
        <direct name="SB1_O_BYPASS" inputs="RAMB.DOUT[11:9],RAMB.DOUT[47:45],RAMB.ERRADDR[3]" outputs="lsw[0].i_fu_1[6:0]"/>
        <direct name="SB1_Q0_BYPASS" inputs="RAMB.DOUT[14:12],RAMB.DOUT[50:48],RAMB.ERRADDR[4]" outputs="lsw[0].i_fu_1[14:8]"/>
        <direct name="SB1_Q1_BYPASS" inputs="RAMB.DOUT[17:15],RAMB.DOUT[53:51],RAMB.ERRADDR[5]" outputs="lsw[0].i_fu_1[22:16]"/>
        <direct name="SB2_O_BYPASS" inputs="RAMB.DOUT[20:18],RAMB.DOUT[56:54],RAMB.ERRADDR[6]" outputs="lsw[0].i_fu_2[6:0]"/>
        <direct name="SB2_Q0_BYPASS" inputs="RAMB.DOUT[23:21],RAMB.DOUT[59:57],RAMB.ERRADDR[7]" outputs="lsw[0].i_fu_2[14:8]"/>
        <direct name="SB2_Q1_BYPASS" inputs="RAMB.DOUT[26:24],RAMB.DOUT[62:60],RAMB.ERRADDR[8]" outputs="lsw[0].i_fu_2[22:16]"/>
        <direct name="SB3_O_BYPASS" inputs="RAMB.DOUT[29:27],RAMB.DOUT[65:63],RAMB.ERRADDR[9]" outputs="lsw[0].i_fu_3[6:0]"/>
        <direct name="SB3_Q0_BYPASS" inputs="RAMB.DOUT[32:30],RAMB.DOUT[68:66],RAMB.ERRADDR[10]" outputs="lsw[0].i_fu_3[14:8]"/>
        <direct name="SB3_Q1_BYPASS" inputs="RAMB.DOUT[35:33],RAMB.DOUT[71:69],RAMB.ERRADDR[11]" outputs="lsw[0].i_fu_3[22:16]"/>
      </interconnect>
    </tile>
    <tile type="RAMAT" width="1" height="4">
      <module name="RAMA" num="1">
        <input name="DIN" width="36"/>
        <input name="AW" width="11"/>
        <input name="WEN" width="1"/>
        <input name="AR" width="11"/>
        <input name="REN" width="1"/>
        <input name="SUB_DIN" width="36"/>
        <input name="SUB_AW" width="11"/>
        <input name="SUB_WEN" width="1"/>
        <input name="SUB_AR" width="11"/>
        <input name="SUB_REN" width="1"/>
        <input name="TP_U0_LS" width="1"/>
        <input name="TP_U1_LS" width="1"/>
        <input name="CLR_INNER_BP0_FIFO" width="1"/>
        <input name="CLR_INNER_BP1_FIFO" width="1"/>
        <input name="FIFO_CLR" width="1"/>
        <input name="FIFO_D_R_RDY" width="1"/>
        <input name="ERRINS" width="1"/>
        <input name="ERRIND" width="1"/>
        <input name="CLK_USER0_W" width="1" attr="clock"/>
        <input name="CLK_USER0_R" width="1" attr="clock"/>
        <input name="CLK_USER1_W" width="1" attr="clock"/>
        <input name="CLK_USER1_R" width="1" attr="clock"/>
        <input name="RST_BRAM_N" width="1" attr="reset"/>
        <input name="RAM0_MBIST_WM0" width="1"/>
        <input name="RAM0_MBIST_WM1" width="1"/>
        <input name="RAM1_MBIST_WM0" width="1"/>
        <input name="RAM1_MBIST_WM1" width="1"/>
        <output name="DOUT" width="36"/>
        <output name="SUB_DOUT" width="36"/>
        <output name="SDP0_RD_VLD" width="1"/>
        <output name="SDP1_RD_VLD" width="1"/>
        <output name="D_R_AEMPTY" width="1"/>
        <output name="D_R_AFULL" width="1"/>
        <output name="D_R_FULL" width="1"/>
        <output name="D_R_EMPTY" width="1"/>
        <output name="ECC_AR" width="9"/>
        <output name="ERRFLAGS" width="1"/>
        <output name="ERRFLAGD" width="1"/>
        <output name="FIFO_D_W_RDY" width="1"/>
        <output name="D_DOUT_VLD" width="1"/>
        <output name="D_W_AEMPTY" width="1"/>
        <output name="D_W_AFULL" width="1"/>
        <output name="D_W_FULL" width="1"/>
        <output name="D_W_EMPTY" width="1"/>
        <mode name="BRAM36K">
          <inst name="BRAM36K" type="BRAM36K" num="1"/>
          <interconnect>
            <direct name="BRAM36K_DIN" inputs="DIN" outputs="BRAM36K.DIN"/>
            <direct name="BRAM36K_AW" inputs="AW" outputs="BRAM36K.AW"/>
            <direct name="BRAM36K_WEN" inputs="WEN" outputs="BRAM36K.WEN"/>
            <direct name="BRAM36K_AR" inputs="AR" outputs="BRAM36K.AR"/>
            <direct name="BRAM36K_REN" inputs="REN" outputs="BRAM36K.REN"/>
            <direct name="BRAM36K_SUB_DIN" inputs="SUB_DIN" outputs="BRAM36K.SUB_DIN"/>
            <direct name="BRAM36K_SUB_AW" inputs="SUB_AW" outputs="BRAM36K.SUB_AW"/>
            <direct name="BRAM36K_SUB_WEN" inputs="SUB_WEN" outputs="BRAM36K.SUB_WEN"/>
            <direct name="BRAM36K_SUB_AR" inputs="SUB_AR" outputs="BRAM36K.SUB_AR"/>
            <direct name="BRAM36K_SUB_REN" inputs="SUB_REN" outputs="BRAM36K.SUB_REN"/>
            <direct name="BRAM36K_TP_U0_LS" inputs="TP_U0_LS" outputs="BRAM36K.TP_U0_LS"/>
            <direct name="BRAM36K_TP_U1_LS" inputs="TP_U1_LS" outputs="BRAM36K.TP_U1_LS"/>
            <direct name="BRAM36K_CLR_INNER_BP0_FIFO" inputs="CLR_INNER_BP0_FIFO" outputs="BRAM36K.CLR_INNER_BP0_FIFO"/>
            <direct name="BRAM36K_CLR_INNER_BP1_FIFO" inputs="CLR_INNER_BP1_FIFO" outputs="BRAM36K.CLR_INNER_BP1_FIFO"/>
            <direct name="BRAM36K_FIFO_CLR" inputs="FIFO_CLR" outputs="BRAM36K.FIFO_CLR"/>
            <direct name="BRAM36K_FIFO_D_R_RDY" inputs="FIFO_D_R_RDY" outputs="BRAM36K.FIFO_D_R_RDY"/>
            <direct name="BRAM36K_ERRINS" inputs="ERRINS" outputs="BRAM36K.ERRINS"/>
            <direct name="BRAM36K_ERRIND" inputs="ERRIND" outputs="BRAM36K.ERRIND"/>
            <direct name="BRAM36K_CLK_USER0_W" inputs="CLK_USER0_W" outputs="BRAM36K.CLK_USER0_W"/>
            <direct name="BRAM36K_CLK_USER0_R" inputs="CLK_USER0_R" outputs="BRAM36K.CLK_USER0_R"/>
            <direct name="BRAM36K_CLK_USER1_W" inputs="CLK_USER1_W" outputs="BRAM36K.CLK_USER1_W"/>
            <direct name="BRAM36K_CLK_USER1_R" inputs="CLK_USER1_R" outputs="BRAM36K.CLK_USER1_R"/>
            <direct name="BRAM36K_RST_BRAM_N" inputs="RST_BRAM_N" outputs="BRAM36K.RST_BRAM_N"/>
            <direct name="BRAM36K_RAM0_MBIST_WM0" inputs="RAM0_MBIST_WM0" outputs="BRAM36K.RAM0_MBIST_WM0"/>
            <direct name="BRAM36K_RAM0_MBIST_WM1" inputs="RAM0_MBIST_WM1" outputs="BRAM36K.RAM0_MBIST_WM1"/>
            <direct name="BRAM36K_RAM1_MBIST_WM0" inputs="RAM1_MBIST_WM0" outputs="BRAM36K.RAM1_MBIST_WM0"/>
            <direct name="BRAM36K_RAM1_MBIST_WM1" inputs="RAM1_MBIST_WM1" outputs="BRAM36K.RAM1_MBIST_WM1"/>
            <direct name="BRAM36K_DOUT" inputs="BRAM36K.DOUT" outputs="DOUT"/>
            <direct name="BRAM36K_SUB_DOUT" inputs="BRAM36K.SUB_DOUT" outputs="SUB_DOUT"/>
            <direct name="BRAM36K_SDP0_RD_VLD" inputs="BRAM36K.SDP0_RD_VLD" outputs="SDP0_RD_VLD"/>
            <direct name="BRAM36K_SDP1_RD_VLD" inputs="BRAM36K.SDP1_RD_VLD" outputs="SDP1_RD_VLD"/>
            <direct name="BRAM36K_D_R_AEMPTY" inputs="BRAM36K.D_R_AEMPTY" outputs="D_R_AEMPTY"/>
            <direct name="BRAM36K_D_R_EMPTY" inputs="BRAM36K.D_R_EMPTY" outputs="D_R_EMPTY"/>
            <direct name="BRAM36K_ECC_AR" inputs="BRAM36K.ECC_AR" outputs="ECC_AR"/>
            <direct name="BRAM36K_ERRFLAGS" inputs="BRAM36K.ERRFLAGS" outputs="ERRFLAGS"/>
            <direct name="BRAM36K_ERRFLAGD" inputs="BRAM36K.ERRFLAGD" outputs="ERRFLAGD"/>
            <direct name="BRAM36K_FIFO_D_W_RDY" inputs="BRAM36K.FIFO_D_W_RDY" outputs="FIFO_D_W_RDY"/>
            <direct name="BRAM36K_D_DOUT_VLD" inputs="BRAM36K.D_DOUT_VLD" outputs="D_DOUT_VLD"/>
            <direct name="BRAM36K_D_W_AFULL" inputs="BRAM36K.D_W_AFULL" outputs="D_W_AFULL"/>
            <direct name="BRAM36K_D_W_FULL" inputs="BRAM36K.D_W_FULL" outputs="D_W_FULL"/>
          </interconnect>
        </mode>
      </module>
      <inst name="gsw" type="GSW_A" num="4"/>
      <local_sw name="lsw" num="1">
        <!-- switch box 0 -->
        <input name="i_gsw_0" width="96"/>
        <input name="i_gsw_special_0" width="162"/>
        <input name="i_gsw_clk_0" width="8"/>
        <output name="o_gsw_direct_0" width="24"/>
        <output name="o_gsw_switch_0" width="16"/>
        <output name="o_gsw_special_0" width="162"/>
        <input name="i_fu_0" width="24"/>
        <output name="o_fu_0" width="36"/>
        <output name="o_fu_ctrl_0" width="10"/>
        <output name="o_fu_byp_0" width="16"/>
        <input name="i_fu_special_0" width="162"/>
        <wire name="hfan_0" width="2"/>
        <!-- switch box 1 -->
        <input name="i_gsw_1" width="96"/>
        <input name="i_gsw_special_1" width="162"/>
        <input name="i_gsw_clk_1" width="8"/>
        <output name="o_gsw_direct_1" width="24"/>
        <output name="o_gsw_switch_1" width="16"/>
        <output name="o_gsw_special_1" width="162"/>
        <input name="i_fu_1" width="24"/>
        <output name="o_fu_1" width="35"/>
        <output name="o_fu_ctrl_1" width="10"/>
        <output name="o_fu_byp_1" width="16"/>
        <input name="i_fu_special_1" width="162"/>
        <wire name="hfan_1" width="2"/>
        <!-- switch box 2 -->
        <input name="i_gsw_2" width="96"/>
        <input name="i_gsw_special_2" width="162"/>
        <input name="i_gsw_clk_2" width="8"/>
        <output name="o_gsw_direct_2" width="24"/>
        <output name="o_gsw_switch_2" width="16"/>
        <output name="o_gsw_special_2" width="162"/>
        <input name="i_fu_2" width="24"/>
        <output name="o_fu_2" width="33"/>
        <output name="o_fu_ctrl_2" width="10"/>
        <output name="o_fu_byp_2" width="16"/>
        <input name="i_fu_special_2" width="162"/>
        <wire name="hfan_2" width="2"/>
        <!-- switch box 3 -->
        <input name="i_gsw_3" width="96"/>
        <input name="i_gsw_special_3" width="162"/>
        <input name="i_gsw_clk_3" width="8"/>
        <output name="o_gsw_direct_3" width="24"/>
        <output name="o_gsw_switch_3" width="16"/>
        <output name="o_gsw_special_3" width="162"/>
        <input name="i_fu_3" width="24"/>
        <output name="o_fu_3" width="33"/>
        <output name="o_fu_ctrl_3" width="10"/>
        <output name="o_fu_byp_3" width="16"/>
        <input name="i_fu_special_3" width="162"/>
        <wire name="hfan_3" width="2"/>
        <interconnect>
          <!-- RAMA: i_fu to o_gsw_direct -->
          <direct name="ramc_to_gsw_0" inputs="i_fu_0" outputs="o_gsw_direct_0"/>
          <direct name="ramc_to_gsw_1" inputs="i_fu_1" outputs="o_gsw_direct_1"/>
          <direct name="ramc_to_gsw_2" inputs="i_fu_2" outputs="o_gsw_direct_2"/>
          <direct name="ramc_to_gsw_3" inputs="i_fu_3" outputs="o_gsw_direct_3"/>
          <connect name="OG0_0" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[0]"/>
          <connect name="OG0_1" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[1]"/>
          <connect name="OG0_2" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[2]"/>
          <connect name="OG0_3" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[3]"/>
          <connect name="OG0_4" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[4]"/>
          <connect name="OG0_5" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[5]"/>
          <connect name="OG0_6" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[6]"/>
          <connect name="OG0_7" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[7]"/>
          <connect name="OG0_8" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[8]"/>
          <connect name="OG0_9" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[9]"/>
          <connect name="OG0_10" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[10]"/>
          <connect name="OG0_11" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[11]"/>
          <connect name="OG0_12" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[12]"/>
          <connect name="OG0_13" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[13]"/>
          <connect name="OG0_14" inputs="i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[8],i_fu_0[9],i_fu_0[10],i_fu_0[11],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19],i_fu_0[20],i_fu_0[21],i_fu_0[22],i_fu_0[23]" outputs="o_gsw_switch_0[14]"/>
          <connect name="OG0_15" inputs="i_fu_0[0],i_fu_0[1],i_fu_0[2],i_fu_0[3],i_fu_0[4],i_fu_0[5],i_fu_0[6],i_fu_0[7],i_fu_0[12],i_fu_0[13],i_fu_0[14],i_fu_0[15],i_fu_0[16],i_fu_0[17],i_fu_0[18],i_fu_0[19]" outputs="o_gsw_switch_0[15]"/>
          <connect name="DIN_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[0]"/>
          <connect name="DIN_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[1]"/>
          <connect name="DIN_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[1]" outputs="o_fu_0[2]"/>
          <connect name="DIN_3" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],i_fu_0[3]" outputs="o_fu_0[3]"/>
          <connect name="DIN_4" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[4]"/>
          <connect name="DIN_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[5]"/>
          <connect name="DIN_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[6]"/>
          <connect name="DIN_7" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[7]"/>
          <connect name="DIN_8" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[0]" outputs="o_fu_0[8]"/>
          <connect name="AW_0" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],i_fu_0[2]" outputs="o_fu_0[9]"/>
          <connect name="AW_1" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[10]"/>
          <connect name="AW_2" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[11]"/>
          <connect name="AR_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[12]"/>
          <connect name="AR_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[13]"/>
          <connect name="AR_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[1]" outputs="o_fu_0[14]"/>
          <connect name="SUB_DIN_0" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],i_fu_0[3]" outputs="o_fu_0[15]"/>
          <connect name="SUB_DIN_1" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[16]"/>
          <connect name="SUB_DIN_2" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[17]"/>
          <connect name="SUB_DIN_3" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[18]"/>
          <connect name="SUB_DIN_4" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[19]"/>
          <connect name="SUB_DIN_5" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[0]" outputs="o_fu_0[20]"/>
          <connect name="SUB_DIN_6" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],i_fu_0[2]" outputs="o_fu_0[21]"/>
          <connect name="SUB_DIN_7" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[22]"/>
          <connect name="SUB_DIN_8" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[23]"/>
          <connect name="SUB_AW_0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],o_gsw_switch_0[0]" outputs="o_fu_0[24]"/>
          <connect name="SUB_AW_1" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],o_fu_byp_0[13],o_gsw_switch_0[0]" outputs="o_fu_0[25]"/>
          <connect name="SUB_AW_2" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],i_fu_0[5]" outputs="o_fu_0[26]"/>
          <connect name="SUB_AR_0" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],i_fu_0[7]" outputs="o_fu_0[27]"/>
          <connect name="SUB_AR_1" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_0[28]"/>
          <connect name="SUB_AR_2" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[46],i_gsw_0[70],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],o_fu_byp_0[11],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_0[29]"/>
          <connect name="TP_U0_LS" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[45],i_gsw_0[69],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],o_fu_byp_0[3],o_fu_byp_0[14],o_gsw_switch_0[0]" outputs="o_fu_0[30]"/>
          <connect name="FIFO_CLR" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[44],i_gsw_0[68],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],o_fu_byp_0[7],o_fu_byp_0[15],o_gsw_switch_0[0]" outputs="o_fu_0[31]"/>
          <connect name="RAM0_MBIST_WM0" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[47],i_gsw_0[71],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],o_fu_byp_0[9],o_fu_byp_0[12],i_fu_0[4]" outputs="o_fu_0[32]"/>
          <connect name="IG0_BYP_0" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[0]"/>
          <connect name="IG0_BYP_1" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[1]"/>
          <connect name="IG0_BYP_2" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[16],i_gsw_0[40],i_gsw_0[64],i_gsw_0[88],o_fu_byp_0[5],o_fu_byp_0[6],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[2]"/>
          <connect name="IG0_BYP_3" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[18],i_gsw_0[42],i_gsw_0[66],i_gsw_0[90],o_fu_byp_0[8],o_fu_byp_0[10],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[3]"/>
          <connect name="IG0_BYP_4" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[7],o_fu_byp_0[15],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[4]"/>
          <connect name="IG0_BYP_5" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[11],o_fu_byp_0[13],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[5]"/>
          <connect name="IG0_BYP_6" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[21],i_gsw_0[45],i_gsw_0[69],i_gsw_0[93],o_fu_byp_0[3],o_fu_byp_0[14],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[6]"/>
          <connect name="IG0_BYP_7" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[23],i_gsw_0[47],i_gsw_0[71],i_gsw_0[95],o_fu_byp_0[9],o_fu_byp_0[12],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[7]"/>
          <connect name="IG0_BYP_8" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[5],o_fu_byp_0[6],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[8]"/>
          <connect name="IG0_BYP_9" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[8],o_fu_byp_0[10],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[9]"/>
          <connect name="IG0_BYP_10" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[1],o_fu_byp_0[2],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[10]"/>
          <connect name="IG0_BYP_11" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[0],o_fu_byp_0[4],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[11]"/>
          <connect name="IG0_BYP_12" inputs="i_gsw_0[1],i_gsw_0[5],i_gsw_0[25],i_gsw_0[29],i_gsw_0[49],i_gsw_0[53],i_gsw_0[73],i_gsw_0[77],i_gsw_0[9],i_gsw_0[13],i_gsw_0[33],i_gsw_0[37],i_gsw_0[57],i_gsw_0[61],i_gsw_0[81],i_gsw_0[85],i_gsw_0[17],i_gsw_0[41],i_gsw_0[65],i_gsw_0[89],o_fu_byp_0[3],o_fu_byp_0[14],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[12]"/>
          <connect name="IG0_BYP_13" inputs="i_gsw_0[3],i_gsw_0[7],i_gsw_0[27],i_gsw_0[31],i_gsw_0[51],i_gsw_0[55],i_gsw_0[75],i_gsw_0[79],i_gsw_0[11],i_gsw_0[15],i_gsw_0[35],i_gsw_0[39],i_gsw_0[59],i_gsw_0[63],i_gsw_0[83],i_gsw_0[87],i_gsw_0[19],i_gsw_0[43],i_gsw_0[67],i_gsw_0[91],o_fu_byp_0[9],o_fu_byp_0[12],hfan_0[0],o_gsw_switch_0[0]" outputs="o_fu_byp_0[13]"/>
          <connect name="IG0_BYP_14" inputs="i_gsw_0[0],i_gsw_0[4],i_gsw_0[24],i_gsw_0[28],i_gsw_0[48],i_gsw_0[52],i_gsw_0[72],i_gsw_0[76],i_gsw_0[8],i_gsw_0[12],i_gsw_0[32],i_gsw_0[36],i_gsw_0[56],i_gsw_0[60],i_gsw_0[80],i_gsw_0[84],i_gsw_0[20],i_gsw_0[44],i_gsw_0[68],i_gsw_0[92],o_fu_byp_0[7],o_fu_byp_0[15],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[14]"/>
          <connect name="IG0_BYP_15" inputs="i_gsw_0[2],i_gsw_0[6],i_gsw_0[26],i_gsw_0[30],i_gsw_0[50],i_gsw_0[54],i_gsw_0[74],i_gsw_0[78],i_gsw_0[10],i_gsw_0[14],i_gsw_0[34],i_gsw_0[38],i_gsw_0[58],i_gsw_0[62],i_gsw_0[82],i_gsw_0[86],i_gsw_0[22],i_gsw_0[46],i_gsw_0[70],i_gsw_0[94],o_fu_byp_0[11],o_fu_byp_0[13],hfan_0[1],o_gsw_switch_0[0]" outputs="o_fu_byp_0[15]"/>
          <connect name="IG0_RST_N" inputs="i_gsw_0[2],i_gsw_0[50],i_gsw_0[74],i_gsw_0[26],i_gsw_0[10],i_gsw_0[58],i_gsw_0[82],i_gsw_0[34],i_gsw_0[18],i_gsw_0[66],i_gsw_0[90],i_gsw_0[42],o_fu_byp_0[9],o_fu_byp_0[11],hfan_0[0],hfan_0[1]" outputs="o_fu_0[33]"/>
          <connect name="IG0_HFAN_0" inputs="i_gsw_0[1],i_gsw_0[49],i_gsw_0[73],i_gsw_0[25],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7],o_fu_byp_0[1],o_fu_byp_0[4],o_fu_byp_0[6]" outputs="hfan_0[0]"/>
          <connect name="IG0_HFAN_1" inputs="i_gsw_0[1],i_gsw_0[49],i_gsw_0[73],i_gsw_0[25],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7],o_fu_byp_0[1],o_fu_byp_0[4],o_fu_byp_0[6]" outputs="hfan_0[1]"/>
          <connect name="IG0_CLK_0" inputs="i_gsw_0[7],i_gsw_0[55],i_gsw_0[79],i_gsw_0[31],i_gsw_0[15],i_gsw_0[63],i_gsw_0[87],i_gsw_0[39],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7]" outputs="o_fu_0[34]"/>
          <connect name="IG0_CLK_1" inputs="i_gsw_0[7],i_gsw_0[55],i_gsw_0[79],i_gsw_0[31],i_gsw_0[15],i_gsw_0[63],i_gsw_0[87],i_gsw_0[39],i_gsw_clk_0[0],i_gsw_clk_0[1],i_gsw_clk_0[2],i_gsw_clk_0[3],i_gsw_clk_0[4],i_gsw_clk_0[5],i_gsw_clk_0[6],i_gsw_clk_0[7]" outputs="o_fu_0[35]"/>
          <connect name="OG1_0" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[0]"/>
          <connect name="OG1_1" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[1]"/>
          <connect name="OG1_2" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[2]"/>
          <connect name="OG1_3" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[3]"/>
          <connect name="OG1_4" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[4]"/>
          <connect name="OG1_5" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[5]"/>
          <connect name="OG1_6" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[6]"/>
          <connect name="OG1_7" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[7]"/>
          <connect name="OG1_8" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[8]"/>
          <connect name="OG1_9" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[9]"/>
          <connect name="OG1_10" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[10]"/>
          <connect name="OG1_11" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[11]"/>
          <connect name="OG1_12" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[12]"/>
          <connect name="OG1_13" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[13]"/>
          <connect name="OG1_14" inputs="i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[8],i_fu_1[9],i_fu_1[10],i_fu_1[11],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19],i_fu_1[20],i_fu_1[21],i_fu_1[22],i_fu_1[23]" outputs="o_gsw_switch_1[14]"/>
          <connect name="OG1_15" inputs="i_fu_1[0],i_fu_1[1],i_fu_1[2],i_fu_1[3],i_fu_1[4],i_fu_1[5],i_fu_1[6],i_fu_1[7],i_fu_1[12],i_fu_1[13],i_fu_1[14],i_fu_1[15],i_fu_1[16],i_fu_1[17],i_fu_1[18],i_fu_1[19]" outputs="o_gsw_switch_1[15]"/>
          <connect name="DIN_9" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[0]"/>
          <connect name="DIN_10" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],o_gsw_switch_1[1]" outputs="o_fu_1[1]"/>
          <connect name="DIN_11" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],i_fu_1[1]" outputs="o_fu_1[2]"/>
          <connect name="DIN_12" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],i_fu_1[3]" outputs="o_fu_1[3]"/>
          <connect name="DIN_13" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[4]"/>
          <connect name="DIN_14" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[5]"/>
          <connect name="DIN_15" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[6]"/>
          <connect name="DIN_16" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[7]"/>
          <connect name="DIN_17" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[0]" outputs="o_fu_1[8]"/>
          <connect name="AW_3" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],i_fu_1[2]" outputs="o_fu_1[9]"/>
          <connect name="AW_4" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[10]"/>
          <connect name="AW_5" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[11]"/>
          <connect name="AR_3" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[12]"/>
          <connect name="AR_4" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],o_gsw_switch_1[1]" outputs="o_fu_1[13]"/>
          <connect name="AR_5" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],i_fu_1[1]" outputs="o_fu_1[14]"/>
          <connect name="SUB_DIN_9" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],i_fu_1[3]" outputs="o_fu_1[15]"/>
          <connect name="SUB_DIN_10" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[16]"/>
          <connect name="SUB_DIN_11" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[17]"/>
          <connect name="SUB_DIN_12" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[18]"/>
          <connect name="SUB_DIN_13" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[19]"/>
          <connect name="SUB_DIN_14" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[0]" outputs="o_fu_1[20]"/>
          <connect name="SUB_DIN_15" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],i_fu_1[2]" outputs="o_fu_1[21]"/>
          <connect name="SUB_DIN_16" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[22]"/>
          <connect name="SUB_DIN_17" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[23]"/>
          <connect name="SUB_AW_3" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],o_gsw_switch_1[1]" outputs="o_fu_1[24]"/>
          <connect name="SUB_AW_4" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],o_fu_byp_1[13],o_gsw_switch_1[1]" outputs="o_fu_1[25]"/>
          <connect name="SUB_AW_5" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],i_fu_1[5]" outputs="o_fu_1[26]"/>
          <connect name="SUB_AR_3" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],i_fu_1[7]" outputs="o_fu_1[27]"/>
          <connect name="SUB_AR_4" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_1[28]"/>
          <connect name="SUB_AR_5" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[46],i_gsw_1[70],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],o_fu_byp_1[11],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_1[29]"/>
          <connect name="TP_U1_LS" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[45],i_gsw_1[69],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],o_fu_byp_1[3],o_fu_byp_1[14],o_gsw_switch_1[1]" outputs="o_fu_1[30]"/>
          <connect name="FIFO_D_R_RDY" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[44],i_gsw_1[68],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],o_fu_byp_1[7],o_fu_byp_1[15],o_gsw_switch_1[1]" outputs="o_fu_1[31]"/>
          <connect name="RAM0_MBIST_WM1" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[47],i_gsw_1[71],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],o_fu_byp_1[9],o_fu_byp_1[12],i_fu_1[4]" outputs="o_fu_1[32]"/>
          <connect name="IG1_BYP_0" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[0]"/>
          <connect name="IG1_BYP_1" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[1]"/>
          <connect name="IG1_BYP_2" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[16],i_gsw_1[40],i_gsw_1[64],i_gsw_1[88],o_fu_byp_1[5],o_fu_byp_1[6],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[2]"/>
          <connect name="IG1_BYP_3" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[18],i_gsw_1[42],i_gsw_1[66],i_gsw_1[90],o_fu_byp_1[8],o_fu_byp_1[10],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[3]"/>
          <connect name="IG1_BYP_4" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[7],o_fu_byp_1[15],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[4]"/>
          <connect name="IG1_BYP_5" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[11],o_fu_byp_1[13],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[5]"/>
          <connect name="IG1_BYP_6" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[21],i_gsw_1[45],i_gsw_1[69],i_gsw_1[93],o_fu_byp_1[3],o_fu_byp_1[14],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[6]"/>
          <connect name="IG1_BYP_7" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[23],i_gsw_1[47],i_gsw_1[71],i_gsw_1[95],o_fu_byp_1[9],o_fu_byp_1[12],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[7]"/>
          <connect name="IG1_BYP_8" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[5],o_fu_byp_1[6],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[8]"/>
          <connect name="IG1_BYP_9" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[8],o_fu_byp_1[10],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[9]"/>
          <connect name="IG1_BYP_10" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[1],o_fu_byp_1[2],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[10]"/>
          <connect name="IG1_BYP_11" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[0],o_fu_byp_1[4],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[11]"/>
          <connect name="IG1_BYP_12" inputs="i_gsw_1[1],i_gsw_1[5],i_gsw_1[25],i_gsw_1[29],i_gsw_1[49],i_gsw_1[53],i_gsw_1[73],i_gsw_1[77],i_gsw_1[9],i_gsw_1[13],i_gsw_1[33],i_gsw_1[37],i_gsw_1[57],i_gsw_1[61],i_gsw_1[81],i_gsw_1[85],i_gsw_1[17],i_gsw_1[41],i_gsw_1[65],i_gsw_1[89],o_fu_byp_1[3],o_fu_byp_1[14],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[12]"/>
          <connect name="IG1_BYP_13" inputs="i_gsw_1[3],i_gsw_1[7],i_gsw_1[27],i_gsw_1[31],i_gsw_1[51],i_gsw_1[55],i_gsw_1[75],i_gsw_1[79],i_gsw_1[11],i_gsw_1[15],i_gsw_1[35],i_gsw_1[39],i_gsw_1[59],i_gsw_1[63],i_gsw_1[83],i_gsw_1[87],i_gsw_1[19],i_gsw_1[43],i_gsw_1[67],i_gsw_1[91],o_fu_byp_1[9],o_fu_byp_1[12],hfan_1[0],o_gsw_switch_1[1]" outputs="o_fu_byp_1[13]"/>
          <connect name="IG1_BYP_14" inputs="i_gsw_1[0],i_gsw_1[4],i_gsw_1[24],i_gsw_1[28],i_gsw_1[48],i_gsw_1[52],i_gsw_1[72],i_gsw_1[76],i_gsw_1[8],i_gsw_1[12],i_gsw_1[32],i_gsw_1[36],i_gsw_1[56],i_gsw_1[60],i_gsw_1[80],i_gsw_1[84],i_gsw_1[20],i_gsw_1[44],i_gsw_1[68],i_gsw_1[92],o_fu_byp_1[7],o_fu_byp_1[15],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[14]"/>
          <connect name="IG1_BYP_15" inputs="i_gsw_1[2],i_gsw_1[6],i_gsw_1[26],i_gsw_1[30],i_gsw_1[50],i_gsw_1[54],i_gsw_1[74],i_gsw_1[78],i_gsw_1[10],i_gsw_1[14],i_gsw_1[34],i_gsw_1[38],i_gsw_1[58],i_gsw_1[62],i_gsw_1[82],i_gsw_1[86],i_gsw_1[22],i_gsw_1[46],i_gsw_1[70],i_gsw_1[94],o_fu_byp_1[11],o_fu_byp_1[13],hfan_1[1],o_gsw_switch_1[1]" outputs="o_fu_byp_1[15]"/>
          <connect name="IG1_HFAN_0" inputs="i_gsw_1[1],i_gsw_1[49],i_gsw_1[73],i_gsw_1[25],i_gsw_clk_1[0],i_gsw_clk_1[1],i_gsw_clk_1[2],i_gsw_clk_1[3],i_gsw_clk_1[4],i_gsw_clk_1[5],i_gsw_clk_1[6],i_gsw_clk_1[7],o_fu_byp_1[1],o_fu_byp_1[4],o_fu_byp_1[6]" outputs="hfan_1[0]"/>
          <connect name="IG1_HFAN_1" inputs="i_gsw_1[1],i_gsw_1[49],i_gsw_1[73],i_gsw_1[25],i_gsw_clk_1[0],i_gsw_clk_1[1],i_gsw_clk_1[2],i_gsw_clk_1[3],i_gsw_clk_1[4],i_gsw_clk_1[5],i_gsw_clk_1[6],i_gsw_clk_1[7],o_fu_byp_1[1],o_fu_byp_1[4],o_fu_byp_1[6]" outputs="hfan_1[1]"/>
          <connect name="IG1_CLK_0" inputs="i_gsw_1[7],i_gsw_1[55],i_gsw_1[79],i_gsw_1[31],i_gsw_1[15],i_gsw_1[63],i_gsw_1[87],i_gsw_1[39],i_gsw_clk_1[0],i_gsw_clk_1[1],i_gsw_clk_1[2],i_gsw_clk_1[3],i_gsw_clk_1[4],i_gsw_clk_1[5],i_gsw_clk_1[6],i_gsw_clk_1[7]" outputs="o_fu_1[33]"/>
          <connect name="IG1_CLK_1" inputs="i_gsw_1[7],i_gsw_1[55],i_gsw_1[79],i_gsw_1[31],i_gsw_1[15],i_gsw_1[63],i_gsw_1[87],i_gsw_1[39],i_gsw_clk_1[0],i_gsw_clk_1[1],i_gsw_clk_1[2],i_gsw_clk_1[3],i_gsw_clk_1[4],i_gsw_clk_1[5],i_gsw_clk_1[6],i_gsw_clk_1[7]" outputs="o_fu_1[34]"/>
          <connect name="OG2_0" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[0]"/>
          <connect name="OG2_1" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[1]"/>
          <connect name="OG2_2" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[2]"/>
          <connect name="OG2_3" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[3]"/>
          <connect name="OG2_4" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[4]"/>
          <connect name="OG2_5" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[5]"/>
          <connect name="OG2_6" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[6]"/>
          <connect name="OG2_7" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[7]"/>
          <connect name="OG2_8" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[8]"/>
          <connect name="OG2_9" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[9]"/>
          <connect name="OG2_10" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[10]"/>
          <connect name="OG2_11" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[11]"/>
          <connect name="OG2_12" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[12]"/>
          <connect name="OG2_13" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[13]"/>
          <connect name="OG2_14" inputs="i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[8],i_fu_2[9],i_fu_2[10],i_fu_2[11],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19],i_fu_2[20],i_fu_2[21],i_fu_2[22],i_fu_2[23]" outputs="o_gsw_switch_2[14]"/>
          <connect name="OG2_15" inputs="i_fu_2[0],i_fu_2[1],i_fu_2[2],i_fu_2[3],i_fu_2[4],i_fu_2[5],i_fu_2[6],i_fu_2[7],i_fu_2[12],i_fu_2[13],i_fu_2[14],i_fu_2[15],i_fu_2[16],i_fu_2[17],i_fu_2[18],i_fu_2[19]" outputs="o_gsw_switch_2[15]"/>
          <connect name="DIN_18" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[0]"/>
          <connect name="DIN_19" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[1]"/>
          <connect name="DIN_20" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[1]" outputs="o_fu_2[2]"/>
          <connect name="DIN_21" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],i_fu_2[3]" outputs="o_fu_2[3]"/>
          <connect name="DIN_22" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[4]"/>
          <connect name="DIN_23" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[5]"/>
          <connect name="DIN_24" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[6]"/>
          <connect name="DIN_25" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[7]"/>
          <connect name="DIN_26" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[0]" outputs="o_fu_2[8]"/>
          <connect name="AW_6" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],i_fu_2[2]" outputs="o_fu_2[9]"/>
          <connect name="AW_7" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[10]"/>
          <connect name="AW_8" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[11]"/>
          <connect name="AR_6" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[12]"/>
          <connect name="AR_7" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[13]"/>
          <connect name="AR_8" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[1]" outputs="o_fu_2[14]"/>
          <connect name="SUB_DIN_18" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],i_fu_2[3]" outputs="o_fu_2[15]"/>
          <connect name="SUB_DIN_19" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[16]"/>
          <connect name="SUB_DIN_20" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[17]"/>
          <connect name="SUB_DIN_21" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[18]"/>
          <connect name="SUB_DIN_22" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[19]"/>
          <connect name="SUB_DIN_23" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[0]" outputs="o_fu_2[20]"/>
          <connect name="SUB_DIN_24" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],i_fu_2[2]" outputs="o_fu_2[21]"/>
          <connect name="SUB_DIN_25" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[22]"/>
          <connect name="SUB_DIN_26" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[23]"/>
          <connect name="SUB_AW_6" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],o_gsw_switch_2[2]" outputs="o_fu_2[24]"/>
          <connect name="SUB_AW_7" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],o_fu_byp_2[13],o_gsw_switch_2[2]" outputs="o_fu_2[25]"/>
          <connect name="SUB_AW_8" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],i_fu_2[5]" outputs="o_fu_2[26]"/>
          <connect name="SUB_AR_6" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],i_fu_2[7]" outputs="o_fu_2[27]"/>
          <connect name="SUB_AR_7" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_2[28]"/>
          <connect name="SUB_AR_8" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[46],i_gsw_2[70],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],o_fu_byp_2[11],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_2[29]"/>
          <connect name="CLR_INNER_BP0_FIFO" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[45],i_gsw_2[69],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],o_fu_byp_2[3],o_fu_byp_2[14],o_gsw_switch_2[2]" outputs="o_fu_2[30]"/>
          <connect name="ERRINS" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[44],i_gsw_2[68],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],o_fu_byp_2[7],o_fu_byp_2[15],o_gsw_switch_2[2]" outputs="o_fu_2[31]"/>
          <connect name="RAM1_MBIST_WM0" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[47],i_gsw_2[71],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],o_fu_byp_2[9],o_fu_byp_2[12],i_fu_2[4]" outputs="o_fu_2[32]"/>
          <connect name="IG2_BYP_0" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[0]"/>
          <connect name="IG2_BYP_1" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[1]"/>
          <connect name="IG2_BYP_2" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[16],i_gsw_2[40],i_gsw_2[64],i_gsw_2[88],o_fu_byp_2[5],o_fu_byp_2[6],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[2]"/>
          <connect name="IG2_BYP_3" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[18],i_gsw_2[42],i_gsw_2[66],i_gsw_2[90],o_fu_byp_2[8],o_fu_byp_2[10],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[3]"/>
          <connect name="IG2_BYP_4" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[7],o_fu_byp_2[15],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[4]"/>
          <connect name="IG2_BYP_5" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[11],o_fu_byp_2[13],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[5]"/>
          <connect name="IG2_BYP_6" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[21],i_gsw_2[45],i_gsw_2[69],i_gsw_2[93],o_fu_byp_2[3],o_fu_byp_2[14],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[6]"/>
          <connect name="IG2_BYP_7" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[23],i_gsw_2[47],i_gsw_2[71],i_gsw_2[95],o_fu_byp_2[9],o_fu_byp_2[12],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[7]"/>
          <connect name="IG2_BYP_8" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[5],o_fu_byp_2[6],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[8]"/>
          <connect name="IG2_BYP_9" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[8],o_fu_byp_2[10],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[9]"/>
          <connect name="IG2_BYP_10" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[1],o_fu_byp_2[2],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[10]"/>
          <connect name="IG2_BYP_11" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[0],o_fu_byp_2[4],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[11]"/>
          <connect name="IG2_BYP_12" inputs="i_gsw_2[1],i_gsw_2[5],i_gsw_2[25],i_gsw_2[29],i_gsw_2[49],i_gsw_2[53],i_gsw_2[73],i_gsw_2[77],i_gsw_2[9],i_gsw_2[13],i_gsw_2[33],i_gsw_2[37],i_gsw_2[57],i_gsw_2[61],i_gsw_2[81],i_gsw_2[85],i_gsw_2[17],i_gsw_2[41],i_gsw_2[65],i_gsw_2[89],o_fu_byp_2[3],o_fu_byp_2[14],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[12]"/>
          <connect name="IG2_BYP_13" inputs="i_gsw_2[3],i_gsw_2[7],i_gsw_2[27],i_gsw_2[31],i_gsw_2[51],i_gsw_2[55],i_gsw_2[75],i_gsw_2[79],i_gsw_2[11],i_gsw_2[15],i_gsw_2[35],i_gsw_2[39],i_gsw_2[59],i_gsw_2[63],i_gsw_2[83],i_gsw_2[87],i_gsw_2[19],i_gsw_2[43],i_gsw_2[67],i_gsw_2[91],o_fu_byp_2[9],o_fu_byp_2[12],hfan_2[0],o_gsw_switch_2[2]" outputs="o_fu_byp_2[13]"/>
          <connect name="IG2_BYP_14" inputs="i_gsw_2[0],i_gsw_2[4],i_gsw_2[24],i_gsw_2[28],i_gsw_2[48],i_gsw_2[52],i_gsw_2[72],i_gsw_2[76],i_gsw_2[8],i_gsw_2[12],i_gsw_2[32],i_gsw_2[36],i_gsw_2[56],i_gsw_2[60],i_gsw_2[80],i_gsw_2[84],i_gsw_2[20],i_gsw_2[44],i_gsw_2[68],i_gsw_2[92],o_fu_byp_2[7],o_fu_byp_2[15],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[14]"/>
          <connect name="IG2_BYP_15" inputs="i_gsw_2[2],i_gsw_2[6],i_gsw_2[26],i_gsw_2[30],i_gsw_2[50],i_gsw_2[54],i_gsw_2[74],i_gsw_2[78],i_gsw_2[10],i_gsw_2[14],i_gsw_2[34],i_gsw_2[38],i_gsw_2[58],i_gsw_2[62],i_gsw_2[82],i_gsw_2[86],i_gsw_2[22],i_gsw_2[46],i_gsw_2[70],i_gsw_2[94],o_fu_byp_2[11],o_fu_byp_2[13],hfan_2[1],o_gsw_switch_2[2]" outputs="o_fu_byp_2[15]"/>
          <connect name="IG2_HFAN_0" inputs="i_gsw_2[1],i_gsw_2[49],i_gsw_2[73],i_gsw_2[25],i_gsw_clk_2[0],i_gsw_clk_2[1],i_gsw_clk_2[2],i_gsw_clk_2[3],i_gsw_clk_2[4],i_gsw_clk_2[5],i_gsw_clk_2[6],i_gsw_clk_2[7],o_fu_byp_2[1],o_fu_byp_2[4],o_fu_byp_2[6]" outputs="hfan_2[0]"/>
          <connect name="IG2_HFAN_1" inputs="i_gsw_2[1],i_gsw_2[49],i_gsw_2[73],i_gsw_2[25],i_gsw_clk_2[0],i_gsw_clk_2[1],i_gsw_clk_2[2],i_gsw_clk_2[3],i_gsw_clk_2[4],i_gsw_clk_2[5],i_gsw_clk_2[6],i_gsw_clk_2[7],o_fu_byp_2[1],o_fu_byp_2[4],o_fu_byp_2[6]" outputs="hfan_2[1]"/>
          <connect name="OG3_0" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[0]"/>
          <connect name="OG3_1" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[1]"/>
          <connect name="OG3_2" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[2]"/>
          <connect name="OG3_3" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[3]"/>
          <connect name="OG3_4" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[4]"/>
          <connect name="OG3_5" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[5]"/>
          <connect name="OG3_6" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[6]"/>
          <connect name="OG3_7" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[7]"/>
          <connect name="OG3_8" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[8]"/>
          <connect name="OG3_9" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[9]"/>
          <connect name="OG3_10" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[10]"/>
          <connect name="OG3_11" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[11]"/>
          <connect name="OG3_12" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[12]"/>
          <connect name="OG3_13" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[13]"/>
          <connect name="OG3_14" inputs="i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[8],i_fu_3[9],i_fu_3[10],i_fu_3[11],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19],i_fu_3[20],i_fu_3[21],i_fu_3[22]" outputs="o_gsw_switch_3[14]"/>
          <connect name="OG3_15" inputs="i_fu_3[0],i_fu_3[1],i_fu_3[2],i_fu_3[3],i_fu_3[4],i_fu_3[5],i_fu_3[6],i_fu_3[7],i_fu_3[12],i_fu_3[13],i_fu_3[14],i_fu_3[15],i_fu_3[16],i_fu_3[17],i_fu_3[18],i_fu_3[19]" outputs="o_gsw_switch_3[15]"/>
          <connect name="DIN_27" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[0]"/>
          <connect name="DIN_28" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[1]"/>
          <connect name="DIN_29" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[1]" outputs="o_fu_3[2]"/>
          <connect name="DIN_30" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],i_fu_3[3]" outputs="o_fu_3[3]"/>
          <connect name="DIN_31" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[4]"/>
          <connect name="DIN_32" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[5]"/>
          <connect name="DIN_33" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[6]"/>
          <connect name="DIN_34" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[7]"/>
          <connect name="DIN_35" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[0]" outputs="o_fu_3[8]"/>
          <connect name="AW_9" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],i_fu_3[2]" outputs="o_fu_3[9]"/>
          <connect name="AW_10" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[10]"/>
          <connect name="WEN" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[11]"/>
          <connect name="AR_9" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[12]"/>
          <connect name="AR_10" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[13]"/>
          <connect name="REN" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[1]" outputs="o_fu_3[14]"/>
          <connect name="SUB_DIN_27" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],i_fu_3[3]" outputs="o_fu_3[15]"/>
          <connect name="SUB_DIN_28" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[16]"/>
          <connect name="SUB_DIN_29" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[17]"/>
          <connect name="SUB_DIN_30" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[18]"/>
          <connect name="SUB_DIN_31" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[19]"/>
          <connect name="SUB_DIN_32" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[0]" outputs="o_fu_3[20]"/>
          <connect name="SUB_DIN_33" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],i_fu_3[2]" outputs="o_fu_3[21]"/>
          <connect name="SUB_DIN_34" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[22]"/>
          <connect name="SUB_DIN_35" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[23]"/>
          <connect name="SUB_AW_9" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],o_gsw_switch_3[3]" outputs="o_fu_3[24]"/>
          <connect name="SUB_AW_10" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],o_fu_byp_3[13],o_gsw_switch_3[3]" outputs="o_fu_3[25]"/>
          <connect name="SUB_WEN" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],i_fu_3[5]" outputs="o_fu_3[26]"/>
          <connect name="SUB_AR_9" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],i_fu_3[7]" outputs="o_fu_3[27]"/>
          <connect name="SUB_AR_10" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_3[28]"/>
          <connect name="SUB_REN" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[46],i_gsw_3[70],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],o_fu_byp_3[11],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_3[29]"/>
          <connect name="CLR_INNER_BP1_FIFO" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[45],i_gsw_3[69],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],o_fu_byp_3[3],o_fu_byp_3[14],o_gsw_switch_3[3]" outputs="o_fu_3[30]"/>
          <connect name="ERRIND" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[44],i_gsw_3[68],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],o_fu_byp_3[7],o_fu_byp_3[15],o_gsw_switch_3[3]" outputs="o_fu_3[31]"/>
          <connect name="RAM1_MBIST_WM1" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[47],i_gsw_3[71],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],o_fu_byp_3[9],o_fu_byp_3[12],i_fu_3[4]" outputs="o_fu_3[32]"/>
          <connect name="IG3_BYP_0" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[0]"/>
          <connect name="IG3_BYP_1" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[1]"/>
          <connect name="IG3_BYP_2" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[16],i_gsw_3[40],i_gsw_3[64],i_gsw_3[88],o_fu_byp_3[5],o_fu_byp_3[6],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[2]"/>
          <connect name="IG3_BYP_3" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[18],i_gsw_3[42],i_gsw_3[66],i_gsw_3[90],o_fu_byp_3[8],o_fu_byp_3[10],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[3]"/>
          <connect name="IG3_BYP_4" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[7],o_fu_byp_3[15],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[4]"/>
          <connect name="IG3_BYP_5" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[11],o_fu_byp_3[13],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[5]"/>
          <connect name="IG3_BYP_6" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[21],i_gsw_3[45],i_gsw_3[69],i_gsw_3[93],o_fu_byp_3[3],o_fu_byp_3[14],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[6]"/>
          <connect name="IG3_BYP_7" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[23],i_gsw_3[47],i_gsw_3[71],i_gsw_3[95],o_fu_byp_3[9],o_fu_byp_3[12],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[7]"/>
          <connect name="IG3_BYP_8" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[5],o_fu_byp_3[6],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[8]"/>
          <connect name="IG3_BYP_9" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[8],o_fu_byp_3[10],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[9]"/>
          <connect name="IG3_BYP_10" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[1],o_fu_byp_3[2],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[10]"/>
          <connect name="IG3_BYP_11" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[0],o_fu_byp_3[4],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[11]"/>
          <connect name="IG3_BYP_12" inputs="i_gsw_3[1],i_gsw_3[5],i_gsw_3[25],i_gsw_3[29],i_gsw_3[49],i_gsw_3[53],i_gsw_3[73],i_gsw_3[77],i_gsw_3[9],i_gsw_3[13],i_gsw_3[33],i_gsw_3[37],i_gsw_3[57],i_gsw_3[61],i_gsw_3[81],i_gsw_3[85],i_gsw_3[17],i_gsw_3[41],i_gsw_3[65],i_gsw_3[89],o_fu_byp_3[3],o_fu_byp_3[14],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[12]"/>
          <connect name="IG3_BYP_13" inputs="i_gsw_3[3],i_gsw_3[7],i_gsw_3[27],i_gsw_3[31],i_gsw_3[51],i_gsw_3[55],i_gsw_3[75],i_gsw_3[79],i_gsw_3[11],i_gsw_3[15],i_gsw_3[35],i_gsw_3[39],i_gsw_3[59],i_gsw_3[63],i_gsw_3[83],i_gsw_3[87],i_gsw_3[19],i_gsw_3[43],i_gsw_3[67],i_gsw_3[91],o_fu_byp_3[9],o_fu_byp_3[12],hfan_3[0],o_gsw_switch_3[3]" outputs="o_fu_byp_3[13]"/>
          <connect name="IG3_BYP_14" inputs="i_gsw_3[0],i_gsw_3[4],i_gsw_3[24],i_gsw_3[28],i_gsw_3[48],i_gsw_3[52],i_gsw_3[72],i_gsw_3[76],i_gsw_3[8],i_gsw_3[12],i_gsw_3[32],i_gsw_3[36],i_gsw_3[56],i_gsw_3[60],i_gsw_3[80],i_gsw_3[84],i_gsw_3[20],i_gsw_3[44],i_gsw_3[68],i_gsw_3[92],o_fu_byp_3[7],o_fu_byp_3[15],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[14]"/>
          <connect name="IG3_BYP_15" inputs="i_gsw_3[2],i_gsw_3[6],i_gsw_3[26],i_gsw_3[30],i_gsw_3[50],i_gsw_3[54],i_gsw_3[74],i_gsw_3[78],i_gsw_3[10],i_gsw_3[14],i_gsw_3[34],i_gsw_3[38],i_gsw_3[58],i_gsw_3[62],i_gsw_3[82],i_gsw_3[86],i_gsw_3[22],i_gsw_3[46],i_gsw_3[70],i_gsw_3[94],o_fu_byp_3[11],o_fu_byp_3[13],hfan_3[1],o_gsw_switch_3[3]" outputs="o_fu_byp_3[15]"/>
          <connect name="IG3_HFAN_0" inputs="i_gsw_3[1],i_gsw_3[49],i_gsw_3[73],i_gsw_3[25],i_gsw_clk_3[0],i_gsw_clk_3[1],i_gsw_clk_3[2],i_gsw_clk_3[3],i_gsw_clk_3[4],i_gsw_clk_3[5],i_gsw_clk_3[6],i_gsw_clk_3[7],o_fu_byp_3[1],o_fu_byp_3[4],o_fu_byp_3[6]" outputs="hfan_3[0]"/>
          <connect name="IG3_HFAN_1" inputs="i_gsw_3[1],i_gsw_3[49],i_gsw_3[73],i_gsw_3[25],i_gsw_clk_3[0],i_gsw_clk_3[1],i_gsw_clk_3[2],i_gsw_clk_3[3],i_gsw_clk_3[4],i_gsw_clk_3[5],i_gsw_clk_3[6],i_gsw_clk_3[7],o_fu_byp_3[1],o_fu_byp_3[4],o_fu_byp_3[6]" outputs="hfan_3[1]"/>
        </interconnect>
      </local_sw>
      <interconnect>
        <!-- gsw and lsw -->
        <!-- gsw and lsw : switch box 0 -->
        <direct name="gsw_to_lsw_0" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw_0"/>
        <direct name="special_gsw_to_lsw_0" inputs="gsw[0].o_lsw_special" outputs="lsw[0].i_gsw_special_0"/>
        <direct name="clk_gsw_to_lsw_0" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk_0"/>
        <direct name="lsw_direct_to_gsw_0" inputs="lsw[0].o_gsw_direct_0" outputs="gsw[0].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_0" inputs="lsw[0].o_gsw_switch_0" outputs="gsw[0].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_0" inputs="lsw[0].o_gsw_special_0" outputs="gsw[0].i_lsw_special"/>
        <!-- gsw and lsw : switch box 1 -->
        <direct name="gsw_to_lsw_1" inputs="gsw[1].o_lsw" outputs="lsw[0].i_gsw_1"/>
        <direct name="special_gsw_to_lsw_1" inputs="gsw[1].o_lsw_special" outputs="lsw[0].i_gsw_special_1"/>
        <direct name="clk_gsw_to_lsw_1" inputs="gsw[1].o_clk" outputs="lsw[0].i_gsw_clk_1"/>
        <direct name="lsw_direct_to_gsw_1" inputs="lsw[0].o_gsw_direct_1" outputs="gsw[1].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_1" inputs="lsw[0].o_gsw_switch_1" outputs="gsw[1].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_1" inputs="lsw[0].o_gsw_special_1" outputs="gsw[1].i_lsw_special"/>
        <!-- gsw and lsw : switch box 2 -->
        <direct name="gsw_to_lsw_2" inputs="gsw[2].o_lsw" outputs="lsw[0].i_gsw_2"/>
        <direct name="special_gsw_to_lsw_2" inputs="gsw[2].o_lsw_special" outputs="lsw[0].i_gsw_special_2"/>
        <direct name="clk_gsw_to_lsw_2" inputs="gsw[2].o_clk" outputs="lsw[0].i_gsw_clk_2"/>
        <direct name="lsw_direct_to_gsw_2" inputs="lsw[0].o_gsw_direct_2" outputs="gsw[2].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_2" inputs="lsw[0].o_gsw_switch_2" outputs="gsw[2].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_2" inputs="lsw[0].o_gsw_special_2" outputs="gsw[2].i_lsw_special"/>
        <!-- gsw and lsw : switch box 3 -->
        <direct name="gsw_to_lsw_3" inputs="gsw[3].o_lsw" outputs="lsw[0].i_gsw_3"/>
        <direct name="special_gsw_to_lsw_3" inputs="gsw[3].o_lsw_special" outputs="lsw[0].i_gsw_special_3"/>
        <direct name="clk_gsw_to_lsw_3" inputs="gsw[3].o_clk" outputs="lsw[0].i_gsw_clk_3"/>
        <direct name="lsw_direct_to_gsw_3" inputs="lsw[0].o_gsw_direct_3" outputs="gsw[3].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw_3" inputs="lsw[0].o_gsw_switch_3" outputs="gsw[3].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw_3" inputs="lsw[0].o_gsw_special_3" outputs="gsw[3].i_lsw_special"/>
        <!-- lsw and RAMA -->
        <!-- lsw and RAMA : o_fu -->
        <direct name="lsw_to_bram_in_0" inputs="lsw[0].o_fu_0" outputs="RAMA.DIN[0],RAMA.DIN[1],RAMA.DIN[2],RAMA.DIN[3],RAMA.DIN[4],RAMA.DIN[5],RAMA.DIN[6],RAMA.DIN[7],RAMA.DIN[8],RAMA.AW[0],RAMA.AW[1],RAMA.AW[2],RAMA.AR[0],RAMA.AR[1],RAMA.AR[2],RAMA.SUB_DIN[0],RAMA.SUB_DIN[1],RAMA.SUB_DIN[2],RAMA.SUB_DIN[3],RAMA.SUB_DIN[4],RAMA.SUB_DIN[5],RAMA.SUB_DIN[6],RAMA.SUB_DIN[7],RAMA.SUB_DIN[8],RAMA.SUB_AW[0],RAMA.SUB_AW[1],RAMA.SUB_AW[2],RAMA.SUB_AR[0],RAMA.SUB_AR[1],RAMA.SUB_AR[2],RAMA.TP_U0_LS,RAMA.FIFO_CLR,RAMA.RAM0_MBIST_WM0,RAMA.RST_BRAM_N,RAMA.CLK_USER0_W,RAMA.CLK_USER0_R"/>
        <direct name="lsw_to_bram_in_1" inputs="lsw[0].o_fu_1" outputs="RAMA.DIN[9],RAMA.DIN[10],RAMA.DIN[11],RAMA.DIN[12],RAMA.DIN[13],RAMA.DIN[14],RAMA.DIN[15],RAMA.DIN[16],RAMA.DIN[17],RAMA.AW[3],RAMA.AW[4],RAMA.AW[5],RAMA.AR[3],RAMA.AR[4],RAMA.AR[5],RAMA.SUB_DIN[9],RAMA.SUB_DIN[10],RAMA.SUB_DIN[11],RAMA.SUB_DIN[12],RAMA.SUB_DIN[13],RAMA.SUB_DIN[14],RAMA.SUB_DIN[15],RAMA.SUB_DIN[16],RAMA.SUB_DIN[17],RAMA.SUB_AW[3],RAMA.SUB_AW[4],RAMA.SUB_AW[5],RAMA.SUB_AR[3],RAMA.SUB_AR[4],RAMA.SUB_AR[5],RAMA.TP_U1_LS,RAMA.FIFO_D_R_RDY,RAMA.RAM0_MBIST_WM1,RAMA.CLK_USER1_W,RAMA.CLK_USER1_R"/>
        <direct name="lsw_to_bram_in_2" inputs="lsw[0].o_fu_2" outputs="RAMA.DIN[18],RAMA.DIN[19],RAMA.DIN[20],RAMA.DIN[21],RAMA.DIN[22],RAMA.DIN[23],RAMA.DIN[24],RAMA.DIN[25],RAMA.DIN[26],RAMA.AW[6],RAMA.AW[7],RAMA.AW[8],RAMA.AR[6],RAMA.AR[7],RAMA.AR[8],RAMA.SUB_DIN[18],RAMA.SUB_DIN[19],RAMA.SUB_DIN[20],RAMA.SUB_DIN[21],RAMA.SUB_DIN[22],RAMA.SUB_DIN[23],RAMA.SUB_DIN[24],RAMA.SUB_DIN[25],RAMA.SUB_DIN[26],RAMA.SUB_AW[6],RAMA.SUB_AW[7],RAMA.SUB_AW[8],RAMA.SUB_AR[6],RAMA.SUB_AR[7],RAMA.SUB_AR[8],RAMA.CLR_INNER_BP0_FIFO,RAMA.ERRINS,RAMA.RAM1_MBIST_WM0"/>
        <direct name="lsw_to_bram_in_3" inputs="lsw[0].o_fu_3" outputs="RAMA.DIN[27],RAMA.DIN[28],RAMA.DIN[29],RAMA.DIN[30],RAMA.DIN[31],RAMA.DIN[32],RAMA.DIN[33],RAMA.DIN[34],RAMA.DIN[35],RAMA.AW[9],RAMA.AW[10],RAMA.WEN,RAMA.AR[9],RAMA.AR[10],RAMA.REN,RAMA.SUB_DIN[27],RAMA.SUB_DIN[28],RAMA.SUB_DIN[29],RAMA.SUB_DIN[30],RAMA.SUB_DIN[31],RAMA.SUB_DIN[32],RAMA.SUB_DIN[33],RAMA.SUB_DIN[34],RAMA.SUB_DIN[35],RAMA.SUB_AW[9],RAMA.SUB_AW[10],RAMA.SUB_WEN,RAMA.SUB_AR[9],RAMA.SUB_AR[10],RAMA.SUB_REN,RAMA.CLR_INNER_BP1_FIFO,RAMA.ERRIND,RAMA.RAM1_MBIST_WM1"/>
        <!-- lsw and RAMA : o_fu_special & i_fu_special -->
        <!-- lsw and RAMA : o_fu_byp -->
        <!-- lsw and RAMA : o_fu_ctrl-->
        <!-- lsw and RAMA : i_fu-->
        <direct name="SB0_O_BYPASS" inputs="RAMA.DOUT[2:0],RAMA.SUB_DOUT[2:0],RAMA.SDP0_RD_VLD,RAMA.SDP1_RD_VLD" outputs="lsw[0].i_fu_0[7:0]"/>
        <direct name="SB0_Q0_BYPASS" inputs="RAMA.DOUT[5:3],RAMA.SUB_DOUT[5:3],RAMA.D_R_AEMPTY,RAMA.D_R_AFULL" outputs="lsw[0].i_fu_0[15:8]"/>
        <direct name="SB0_Q1_BYPASS" inputs="RAMA.DOUT[8:6],RAMA.SUB_DOUT[8:6],RAMA.D_R_FULL,RAMA.D_R_EMPTY" outputs="lsw[0].i_fu_0[23:16]"/>
        <direct name="SB1_O_BYPASS" inputs="RAMA.DOUT[11:9],RAMA.SUB_DOUT[11:9],RAMA.ECC_AR[8],RAMA.ERRFLAGS" outputs="lsw[0].i_fu_1[7:0]"/>
        <direct name="SB1_Q0_BYPASS" inputs="RAMA.DOUT[14:12],RAMA.SUB_DOUT[14:12],RAMA.ECC_AR[1:0]" outputs="lsw[0].i_fu_1[15:8]"/>
        <direct name="SB1_Q1_BYPASS" inputs="RAMA.DOUT[17:15],RAMA.SUB_DOUT[17:15],RAMA.ECC_AR[3:2]" outputs="lsw[0].i_fu_1[23:16]"/>
        <direct name="SB2_O_BYPASS" inputs="RAMA.DOUT[20:18],RAMA.SUB_DOUT[20:18],RAMA.ERRFLAGD,RAMA.FIFO_D_W_RDY" outputs="lsw[0].i_fu_2[7:0]"/>
        <direct name="SB2_Q0_BYPASS" inputs="RAMA.DOUT[23:21],RAMA.SUB_DOUT[23:21],RAMA.ECC_AR[5:4]" outputs="lsw[0].i_fu_2[15:8]"/>
        <direct name="SB2_Q1_BYPASS" inputs="RAMA.DOUT[26:24],RAMA.SUB_DOUT[26:24],RAMA.ECC_AR[7:6]" outputs="lsw[0].i_fu_2[23:16]"/>
        <direct name="SB3_O_BYPASS" inputs="RAMA.DOUT[29:27],RAMA.SUB_DOUT[29:27],RAMA.D_DOUT_VLD,RAMA.D_W_AFULL" outputs="lsw[0].i_fu_3[7:0]"/>
        <direct name="SB3_Q0_BYPASS" inputs="RAMA.DOUT[32:30],RAMA.SUB_DOUT[32:30],RAMA.D_W_AEMPTY,RAMA.D_W_EMPTY" outputs="lsw[0].i_fu_3[15:8]"/>
        <direct name="SB3_Q1_BYPASS" inputs="RAMA.DOUT[35:33],RAMA.SUB_DOUT[35:33],RAMA.D_W_FULL" outputs="lsw[0].i_fu_3[22:16]"/>
      </interconnect>
    </tile>
    <tile type="FUBT" width="1" height="1">
      <module name="FUB" num="1">
        <input name="IN0" width="6" type="IPIN"/>
        <input name="IN1" width="6" type="IPIN"/>
        <input name="IN2" width="6" type="IPIN"/>
        <input name="IN3" width="6" type="IPIN"/>
        <input name="IN4" width="6" type="IPIN"/>
        <input name="IN5" width="6" type="IPIN"/>
        <input name="IN6" width="6" type="IPIN"/>
        <input name="IN7" width="6" type="IPIN"/>
        <input name="BYP0" width="8"/>
        <input name="BYP1" width="8"/>
        <input name="LCAS_IN" width="1"/>
        <input name="CCAS_IN" width="1"/>
        <input name="CE" width="4" type="enable"/>
        <input name="SR" width="2" type="reset"/>
        <input name="CLK" width="2" type="clock"/>
        <input name="MCLK" width="1" type="clock"/>
        <input name="WE" width="1" type="enable"/>
        <output name="O" width="8"/>
        <output name="Q0" width="8"/>
        <output name="Q1" width="8"/>
        <output name="CCAS_OUT" width="1"/>
        <output name="LCAS_OUT" width="1"/>
        <module name="BLE" num="8">
          <input name="IN" width="6"/>
          <input name="BYP1" width="1"/>
          <input name="SI" width="1"/>
          <input name="BYP0" width="1"/>
          <input name="LCAS_IN" width="1"/>
          <input name="CCAS_IN" width="1"/>
          <input name="COUT" width="1"/>
          <input name="CE" width="2" type="enable"/>
          <input name="SR" width="1" type="reset"/>
          <input name="CLK" width="1" type="clock"/>
          <input name="MCLK" width="1" type="clock"/>
          <input name="WE" width="1" type="enable"/>
          <input name="WA" width="6"/>
          <input name="SE" width="1" type="enable"/>
          <output name="O" width="1"/>
          <output name="Q0" width="1"/>
          <output name="Q1" width="1"/>
          <output name="LCAS_OUT" width="1"/>
          <output name="SO" width="1"/>
          <output name="GEN" width="1"/>
          <output name="PROP" width="1"/>
          <wire name="DP0_MUX"/>
          <wire name="DP1_MUX"/>
          <module name="LUT" num="1">
            <input name="IN" width="6"/>
            <input name="LCAS_IN" width="1"/>
            <input name="CCAS_IN" width="1"/>
            <input name="BYP1" width="1"/>
            <input name="BYP0" width="1"/>
            <input name="SI" width="1"/>
            <input name="WA" width="6"/>
            <input name="MCLK" width="1" type="clock"/>
            <input name="WE" width="1" type="enable"/>
            <input name="SE" width="1" type="enable"/>
            <output name="SO" width="1"/>
            <output name="GEN" width="1"/>
            <output name="PROP" width="1"/>
            <output name="OUT" width="2"/>
            <mode name="TWO_LUT5">
              <inst name="LUT5" type="LUT5" num="2"/>
              <inst name="MUX2" type="MUX2" num="1"/>
              <interconnect>
                <broadcast name="IN0" inputs="IN[0]" outputs="LUT5.IN[0]"/>
                <broadcast name="IN1" inputs="IN[1]" outputs="LUT5.IN[1]"/>
                <broadcast name="IN2" inputs="IN[2]" outputs="LUT5.IN[2]"/>
                <broadcast name="IN3" inputs="IN[3]" outputs="LUT5.IN[3]"/>
                <broadcast name="IN4" inputs="IN[4]" outputs="LUT5.IN[4]"/>
                <broadcast name="IN5" inputs="IN[5]" outputs="LUT5.IN[5]"/>
                <broadcast name="LCAS_IN" inputs="LCAS_IN" outputs="LUT5.LCAS_IN"/>
                <broadcast name="CCAS_IN" inputs="CCAS_IN" outputs="LUT5.CCAS_IN"/>
                <direct name="LUT5_OUT" inputs="LUT5[0].OUT" outputs="OUT[0]"/>
                <!-- <direct name="MUX2_IN" inputs="LUT5.OUT" outputs="MUX2.IN"/>
                <direct name="MUX2_SEL" inputs="IN[5]" outputs="MUX2.SEL"/>
                <direct name="MUX2_OUT" inputs="MUX2.OUT" outputs="OUT[1]"/> -->
                <connect name="MUX2_out" inputs="LUT5.OUT" outputs="OUT[1]"/> 
              </interconnect>
            </mode>
            <mode name="LUT6_ONLY">
              <inst name="LUT6" type="LUT6" num="1"/>
              <interconnect>
                <direct name="LCAS_IN" inputs="LCAS_IN" outputs="LUT6.LCAS_IN"/>
                <direct name="CCAS_IN" inputs="CCAS_IN" outputs="LUT6.CCAS_IN"/>
                <direct name="GEN" inputs="LUT6.G" outputs="GEN"/>
                <direct name="PROP" inputs="LUT6.P" outputs="PROP"/>
                <direct name="IN" inputs="IN" outputs="LUT6.IN"/>
                <broadcast name="OUT" inputs="LUT6.OUT[0]" outputs="OUT"/>
              </interconnect>
            </mode>
            <mode name="LRAM">
              <inst name="LRAM" type="LRAM" num="1"/>
              <interconnect>
                <direct name="LRAM_A" inputs="IN" outputs="LRAM.A"/>
                <direct name="LRAM_D" inputs="BYP1,BYP0" outputs="LRAM.D"/>
                <direct name="LRAM_WA" inputs="WA" outputs="LRAM.WA"/>
                <direct name="LRAM_CLK" inputs="MCLK" outputs="LRAM.CLK"/>
                <direct name="LRAM_CE" inputs="WE" outputs="LRAM.CE"/>
                <direct name="OUT" inputs="LRAM.O" outputs="OUT"/>
              </interconnect>
            </mode>
            <mode name="SHIFT">
              <inst name="SHIFT" type="SHIFT" num="1"/>
              <interconnect>
                <connect name="SHIFT_MUX2" inputs="SI,BYP1" outputs="SHIFT.SFTIN"/>
                <direct name="SHIFT_A" inputs="IN[5:0]" outputs="SHIFT.A"/>
                <direct name="SHIFT_CLK" inputs="MCLK" outputs="SHIFT.CLK"/>
                <direct name="SHIFT_CE" inputs="SE" outputs="SHIFT.CE"/>
                <direct name="SHIFT_Q" inputs="SHIFT.Q" outputs="OUT[1]"/>
                <direct name="SHIFT_SO" inputs="SHIFT.SO" outputs="SO"/>
              </interconnect>
            </mode>
          </module>
          <!--END OF LUT-->
          <inst name="DFF" type="DFF" num="2"/>
          <interconnect>
            <direct name="LUT_IN" inputs="IN[5:0]" outputs="LUT.IN[5:0]"/>
            <direct name="LUT_GEN" inputs="LUT.GEN" outputs="GEN"/>
            <direct name="LUT_PROP" inputs="LUT.PROP" outputs="PROP"/>
            <broadcast name="LUT_O6" inputs="LUT.OUT[1]" outputs="O,LCAS_OUT"/>
            <broadcast name="DFF_CLK" inputs="CLK" outputs="DFF.C"/>
            <broadcast name="DFF_SR" inputs="SR" outputs="DFF.SR"/>
            <direct name="DFF_CE_0" inputs="CE[0]" outputs="DFF[0].CE"/>
            <direct name="DFF_CE_1" inputs="CE[1]" outputs="DFF[1].CE"/>
            <direct name="MCLK" inputs="MCLK" outputs="LUT.MCLK"/>
            <direct name="WA" inputs="WA" outputs="LUT.WA"/>
            <direct name="WE" inputs="WE" outputs="LUT.WE"/>
            <direct name="SE" inputs="SE" outputs="LUT.SE"/>
            <direct name="SI" inputs="SI" outputs="LUT.SI"/>
            <direct name="BYP1" inputs="BYP1" outputs="LUT.BYP1"/>
            <direct name="BYP0" inputs="BYP0" outputs="LUT.BYP0"/>
            <direct name="SO" inputs="LUT.SO" outputs="SO"/>
            <direct name="LCAS_IN" inputs="LCAS_IN" outputs="LUT.LCAS_IN"/>
            <direct name="CCAS_IN" inputs="CCAS_IN" outputs="LUT.CCAS_IN"/>
            <connect name="DP0_MUX" inputs="COUT,BYP0,LUT.OUT[0],LUT.OUT[1]" outputs="DP0_MUX"/>
            <connect name="DP1_MUX" inputs="COUT,BYP1,LUT.OUT[0],LUT.OUT[1]" outputs="DP1_MUX"/>
            <direct name="DFF0" inputs="DP0_MUX" outputs="DFF[0].D"/>
            <direct name="DFF1" inputs="DP1_MUX" outputs="DFF[1].D"/>
            <connect name="FF0_MUX2" inputs="DFF[0].Q,DP0_MUX" outputs="Q0"/>
            <connect name="FF1_MUX2" inputs="DFF[1].Q,DP1_MUX" outputs="Q1"/>
          </interconnect>
        </module>
        <!--END OF BLE-->
        <inst name="CLA4" type="CLA4" num="2"/>
        <interconnect>
          <direct name="ALB_LUT_IN_BUS_0" inputs="IN0" outputs="BLE[0].IN"/>
          <direct name="ALB_LUT_IN_BUS_1" inputs="IN1" outputs="BLE[1].IN"/>
          <direct name="ALB_LUT_IN_BUS_2" inputs="IN2" outputs="BLE[2].IN"/>
          <direct name="ALB_LUT_IN_BUS_3" inputs="IN3" outputs="BLE[3].IN"/>
          <direct name="ALB_LUT_IN_BUS_4" inputs="IN4" outputs="BLE[4].IN"/>
          <direct name="ALB_LUT_IN_BUS_5" inputs="IN5" outputs="BLE[5].IN"/>
          <direct name="ALB_LUT_IN_BUS_6" inputs="IN6" outputs="BLE[6].IN"/>
          <direct name="ALB_LUT_IN_BUS_7" inputs="IN7" outputs="BLE[7].IN"/>
          <direct name="ALB_BYP_I_BUS" inputs="BYP1" outputs="BLE.BYP1"/>
          <direct name="ALB_BYP_X_BUS" inputs="BYP0" outputs="BLE.BYP0"/>
          <direct name="ALB_O" inputs="BLE[7:0].O" outputs="O[7:0]"/>
          <direct name="ALB_LUT_Q0" inputs="BLE[7:0].Q0" outputs="Q0[7:0]"/>
          <direct name="ALB_LUT_Q1_0" inputs="BLE[7:0].Q1" outputs="Q1[7:0]"/>
          <!--cascade for carry or lut -->
          <direct name="CAS_IN_BOT" inputs="BYP0[0],CCAS_IN" outputs="CLA4[0].CAS_IN"/>
          <direct name="CAS_IN_TOP" inputs="BYP0[4],CLA4[0].CAS_OUT[4]" outputs="CLA4[1].CAS_IN"/>
          <direct name="CCAS_0" inputs="CLA4[0].CAS_OUT[0]" outputs="BLE[0].CCAS_IN"/>
          <direct name="CCAS_1" inputs="CLA4[0].CAS_OUT[1]" outputs="BLE[1].CCAS_IN"/>
          <direct name="CCAS_2" inputs="CLA4[0].CAS_OUT[2]" outputs="BLE[2].CCAS_IN"/>
          <direct name="CCAS_3" inputs="CLA4[0].CAS_OUT[3]" outputs="BLE[3].CCAS_IN"/>
          <direct name="CCAS_4" inputs="CLA4[1].CAS_OUT[0]" outputs="BLE[4].CCAS_IN"/>
          <direct name="CCAS_5" inputs="CLA4[1].CAS_OUT[1]" outputs="BLE[5].CCAS_IN"/>
          <direct name="CCAS_6" inputs="CLA4[1].CAS_OUT[2]" outputs="BLE[6].CCAS_IN"/>
          <direct name="CCAS_7" inputs="CLA4[1].CAS_OUT[3]" outputs="BLE[7].CCAS_IN"/>
          <direct name="CCAS_OUT" inputs="CLA4[1].CAS_OUT[4]" outputs="CCAS_OUT"/>
          <direct name="LCAS_IN" inputs="LCAS_IN" outputs="BLE[0].LCAS_IN"/>
          <direct name="LCAS_0" inputs="BLE[0].LCAS_OUT" outputs="BLE[1].LCAS_IN"/>
          <direct name="LCAS_1" inputs="BLE[1].LCAS_OUT" outputs="BLE[2].LCAS_IN"/>
          <direct name="LCAS_2" inputs="BLE[2].LCAS_OUT" outputs="BLE[3].LCAS_IN"/>
          <direct name="LCAS_3" inputs="BLE[3].LCAS_OUT" outputs="BLE[4].LCAS_IN"/>
          <direct name="LCAS_4" inputs="BLE[4].LCAS_OUT" outputs="BLE[5].LCAS_IN"/>
          <direct name="LCAS_5" inputs="BLE[5].LCAS_OUT" outputs="BLE[6].LCAS_IN"/>
          <direct name="LCAS_6" inputs="BLE[6].LCAS_OUT" outputs="BLE[7].LCAS_IN"/>
          <direct name="LCAS_OUT" inputs="BLE[7].LCAS_OUT" outputs="LCAS_OUT"/>
          <direct name="SHIFT_IN" inputs="BYP1[0]" outputs="BLE[0].SI"/>
          <direct name="SHIFT_0" inputs="BLE[0].SO" outputs="BLE[1].SI"/>
          <direct name="SHIFT_1" inputs="BLE[1].SO" outputs="BLE[2].SI"/>
          <direct name="SHIFT_2" inputs="BLE[2].SO" outputs="BLE[3].SI"/>
          <direct name="SHIFT_3" inputs="BLE[3].SO" outputs="BLE[4].SI"/>
          <direct name="SHIFT_4" inputs="BLE[4].SO" outputs="BLE[5].SI"/>
          <direct name="SHIFT_5" inputs="BLE[5].SO" outputs="BLE[6].SI"/>
          <direct name="SHIFT_6" inputs="BLE[6].SO" outputs="BLE[7].SI"/>
          <broadcast name="SHIFT_CE" inputs="CE[0]" outputs="BLE[7:0].SE"/>
          <!--carry chain -->
          <direct name="CLA_BOT_PROP" inputs="BLE[3:0].PROP" outputs="CLA4[0].PROP"/>
          <direct name="CLA_TOP_PROP" inputs="BLE[7:4].PROP" outputs="CLA4[1].PROP"/>
          <direct name="CLA_BOT_GEN" inputs="BLE[3:0].GEN" outputs="CLA4[0].GEN"/>
          <direct name="CLA_TOP_GEN" inputs="BLE[7:4].GEN" outputs="CLA4[1].GEN"/>
          <direct name="CLA_COUT_0" inputs="CLA4[0].CAS_OUT[1]" outputs="BLE[0].COUT"/>
          <direct name="CLA_COUT_1" inputs="CLA4[0].CAS_OUT[2]" outputs="BLE[1].COUT"/>
          <direct name="CLA_COUT_2" inputs="CLA4[0].CAS_OUT[3]" outputs="BLE[2].COUT"/>
          <direct name="CLA_COUT_3" inputs="CLA4[0].CAS_OUT[4]" outputs="BLE[3].COUT"/>
          <direct name="CLA_COUT_4" inputs="CLA4[1].CAS_OUT[1]" outputs="BLE[4].COUT"/>
          <direct name="CLA_COUT_5" inputs="CLA4[1].CAS_OUT[2]" outputs="BLE[5].COUT"/>
          <direct name="CLA_COUT_6" inputs="CLA4[1].CAS_OUT[3]" outputs="BLE[6].COUT"/>
          <direct name="CLA_COUT_7" inputs="CLA4[1].CAS_OUT[4]" outputs="BLE[7].COUT"/>
          <broadcast name="CE_0" inputs="CE[0]" outputs="BLE[3:0].CE[0]"/>
          <broadcast name="CE_1" inputs="CE[1]" outputs="BLE[3:0].CE[1]"/>
          <broadcast name="CE_2" inputs="CE[2]" outputs="BLE[7:4].CE[0]"/>
          <broadcast name="CE_3" inputs="CE[3]" outputs="BLE[7:4].CE[1]"/>
          <broadcast name="CLK_0" inputs="CLK[0]" outputs="BLE[3:0].CLK"/>
          <broadcast name="CLK_1" inputs="CLK[1]" outputs="BLE[7:4].CLK"/>
          <broadcast name="SR_0" inputs="SR[0]" outputs="BLE[3:0].SR"/>
          <broadcast name="SR_1" inputs="SR[1]" outputs="BLE[7:4].SR"/>
          <broadcast name="MCLK" inputs="MCLK" outputs="BLE[7:0].MCLK"/>
          <broadcast name="WE" inputs="WE" outputs="BLE[7:0].WE"/>
          <broadcast name="WA_0" inputs="IN1[0]" outputs="BLE[7:0].WA[0]"/>
          <broadcast name="WA_1" inputs="IN1[1]" outputs="BLE[7:0].WA[1]"/>
          <broadcast name="WA_2" inputs="IN1[2]" outputs="BLE[7:0].WA[2]"/>
          <broadcast name="WA_3" inputs="IN1[3]" outputs="BLE[7:0].WA[3]"/>
          <broadcast name="WA_4" inputs="IN1[4]" outputs="BLE[7:0].WA[4]"/>
          <broadcast name="WA_5" inputs="IN1[5]" outputs="BLE[7:0].WA[5]"/>
        </interconnect>
      </module>
      <!--END OF ALB -->
      <inst name="gsw" type="GSW_A" num="1"/>
      <local_sw name="lsw" num="1">
        <input name="i_gsw" width="96"/>
        <input name="i_gsw_special" width="162"/>
        <input name="i_gsw_clk" width="8"/>
        <output name="o_gsw_direct" width="24"/>
        <output name="o_gsw_switch" width="16"/>
        <output name="o_gsw_special" width="162"/>
        <input name="i_fu" width="24"/>
        <input name="i_fu_special" width="2"/>
        <output name="o_fu_special" width="2"/>
        <output name="o_fu" width="48"/>
        <output name="o_fu_ctrl" width="10"/>
        <output name="o_fu_byp" width="16"/>
        <wire name="hfan" width="2"/>
        <interconnect>
          <direct name="fu_to_gsw" inputs="i_fu" outputs="o_gsw_direct"/>
          <direct name="special_fu_to_gsw" inputs="i_fu_special" outputs="o_gsw_special[1:0]"/>
          <direct name="special_gsw_to_fu" inputs="i_gsw_special[1:0]" outputs="o_fu_special"/>
          <!-- OG -->
          <connect name="OG_0" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[0]"/>
          <connect name="OG_1" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[1]"/>
          <connect name="OG_2" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[2]"/>
          <connect name="OG_3" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[3]"/>
          <connect name="OG_4" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[4]"/>
          <connect name="OG_5" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[5]"/>
          <connect name="OG_6" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[6]"/>
          <connect name="OG_7" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[7]"/>
          <connect name="OG_8" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[8]"/>
          <connect name="OG_9" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[9]"/>
          <connect name="OG_10" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[10]"/>
          <connect name="OG_11" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[11]"/>
          <connect name="OG_12" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[12]"/>
          <connect name="OG_13" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[13]"/>
          <connect name="OG_14" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[14]"/>
          <connect name="OG_15" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[15]"/>
          <!--IG  -->
          <connect name="IN0_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[0]" outputs="o_fu[0]"/>
          <connect name="IN0_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[1]" outputs="o_fu[1]"/>
          <connect name="IN0_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],i_fu[1]" outputs="o_fu[2]"/>
          <connect name="IN0_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],i_fu[3]" outputs="o_fu[3]"/>
          <connect name="IN0_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[2]" outputs="o_fu[4]"/>
          <connect name="IN0_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[3]" outputs="o_fu[5]"/>
          <connect name="IN1_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[4]" outputs="o_fu[6]"/>
          <connect name="IN1_1" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[5]" outputs="o_fu[7]"/>
          <connect name="IN1_2" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],i_fu[0]" outputs="o_fu[8]"/>
          <connect name="IN1_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],i_fu[2]" outputs="o_fu[9]"/>
          <connect name="IN1_4" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[6]" outputs="o_fu[10]"/>
          <connect name="IN1_5" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[7]" outputs="o_fu[11]"/>
          <connect name="IN2_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[0]" outputs="o_fu[12]"/>
          <connect name="IN2_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[1]" outputs="o_fu[13]"/>
          <connect name="IN2_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],i_fu[1]" outputs="o_fu[14]"/>
          <connect name="IN2_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],i_fu[3]" outputs="o_fu[15]"/>
          <connect name="IN2_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[2]" outputs="o_fu[16]"/>
          <connect name="IN2_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[3]" outputs="o_fu[17]"/>
          <connect name="IN3_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[4]" outputs="o_fu[18]"/>
          <connect name="IN3_1" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[5]" outputs="o_fu[19]"/>
          <connect name="IN3_2" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],i_fu[0]" outputs="o_fu[20]"/>
          <connect name="IN3_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],i_fu[2]" outputs="o_fu[21]"/>
          <connect name="IN3_4" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[6]" outputs="o_fu[22]"/>
          <connect name="IN3_5" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[7]" outputs="o_fu[23]"/>
          <connect name="IN4_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu[24]"/>
          <connect name="IN4_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu[25]"/>
          <connect name="IN4_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],i_fu[5]" outputs="o_fu[26]"/>
          <connect name="IN4_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],i_fu[7]" outputs="o_fu[27]"/>
          <connect name="IN4_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[10]" outputs="o_fu[28]"/>
          <connect name="IN4_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[11]" outputs="o_fu[29]"/>
          <connect name="IN5_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu[30]"/>
          <connect name="IN5_1" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu[31]"/>
          <connect name="IN5_2" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],i_fu[4]" outputs="o_fu[32]"/>
          <connect name="IN5_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],i_fu[6]" outputs="o_fu[33]"/>
          <connect name="IN5_4" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[14]" outputs="o_fu[34]"/>
          <connect name="IN5_5" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[15]" outputs="o_fu[35]"/>
          <connect name="IN6_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu[36]"/>
          <connect name="IN6_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu[37]"/>
          <connect name="IN6_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],i_fu[5]" outputs="o_fu[38]"/>
          <connect name="IN6_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],i_fu[7]" outputs="o_fu[39]"/>
          <connect name="IN6_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[10]" outputs="o_fu[40]"/>
          <connect name="IN6_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[11]" outputs="o_fu[41]"/>
          <connect name="IN7_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu[42]"/>
          <connect name="IN7_1" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu[43]"/>
          <connect name="IN7_2" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],i_fu[4]" outputs="o_fu[44]"/>
          <connect name="IN7_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],i_fu[6]" outputs="o_fu[45]"/>
          <connect name="IN7_4" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[14]" outputs="o_fu[46]"/>
          <connect name="IN7_5" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[15]" outputs="o_fu[47]"/>
          <!--byp & ctrl -->
          <connect name="BYP_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[41],i_gsw[65],i_gsw[89],o_fu_byp[1],o_fu_byp[2],hfan[0],o_gsw_switch[6]" outputs="o_fu_byp[8]"/>
          <connect name="BYP_1" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[43],i_gsw[67],i_gsw[91],o_fu_byp[0],o_fu_byp[4],hfan[0],o_gsw_switch[2]" outputs="o_fu_byp[9]"/>
          <connect name="BYP_2" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[40],i_gsw[64],i_gsw[88],o_fu_byp[5],o_fu_byp[6],hfan[1],o_gsw_switch[5]" outputs="o_fu_byp[10]"/>
          <connect name="BYP_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[42],i_gsw[66],i_gsw[90],o_fu_byp[8],o_fu_byp[10],hfan[1],o_gsw_switch[1]" outputs="o_fu_byp[11]"/>
          <connect name="BYP_4" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[20],i_gsw[44],i_gsw[68],i_gsw[92],o_fu_byp[7],o_fu_byp[15],hfan[1],o_gsw_switch[15]" outputs="o_fu_byp[12]"/>
          <connect name="BYP_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[22],i_gsw[46],i_gsw[70],i_gsw[94],o_fu_byp[11],o_fu_byp[13],hfan[1],o_gsw_switch[11]" outputs="o_fu_byp[13]"/>
          <connect name="BYP_6" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[21],i_gsw[45],i_gsw[69],i_gsw[93],o_fu_byp[3],o_fu_byp[14],hfan[0],o_gsw_switch[12]" outputs="o_fu_byp[14]"/>
          <connect name="BYP_7" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[23],i_gsw[47],i_gsw[71],i_gsw[95],o_fu_byp[9],o_fu_byp[12],hfan[0],o_gsw_switch[8]" outputs="o_fu_byp[15]"/>
          <!--BYP_8 equal to ALB.BYP_X[0], the name should be changed in future-->
          <connect name="BYP_8" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[20],i_gsw[44],i_gsw[68],i_gsw[92],o_fu_byp[5],o_fu_byp[6],hfan[1],o_gsw_switch[7]" outputs="o_fu_byp[0]"/>
          <connect name="BYP_9" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[22],i_gsw[46],i_gsw[70],i_gsw[94],o_fu_byp[8],o_fu_byp[10],hfan[1],o_gsw_switch[3]" outputs="o_fu_byp[1]"/>
          <connect name="BYP_10" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[41],i_gsw[65],i_gsw[89],o_fu_byp[1],o_fu_byp[2],hfan[0],o_gsw_switch[4]" outputs="o_fu_byp[2]"/>
          <connect name="BYP_11" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[43],i_gsw[67],i_gsw[91],o_fu_byp[0],o_fu_byp[4],hfan[0],o_gsw_switch[0]" outputs="o_fu_byp[3]"/>
          <connect name="BYP_12" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[41],i_gsw[65],i_gsw[89],o_fu_byp[3],o_fu_byp[14],hfan[0],o_gsw_switch[14]" outputs="o_fu_byp[4]"/>
          <connect name="BYP_13" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[43],i_gsw[67],i_gsw[91],o_fu_byp[9],o_fu_byp[12],hfan[0],o_gsw_switch[10]" outputs="o_fu_byp[5]"/>
          <connect name="BYP_14" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[20],i_gsw[44],i_gsw[68],i_gsw[92],o_fu_byp[7],o_fu_byp[15],hfan[1],o_gsw_switch[13]" outputs="o_fu_byp[6]"/>
          <connect name="BYP_15" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[22],i_gsw[46],i_gsw[70],i_gsw[94],o_fu_byp[11],o_fu_byp[13],hfan[1],o_gsw_switch[9]" outputs="o_fu_byp[7]"/>
          <connect name="CTRL_0" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[0]"/>
          <connect name="CTRL_1" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[1]"/>
          <connect name="CTRL_2" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[4]"/>
          <connect name="CTRL_3" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[2]"/>
          <connect name="CTRL_4" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[3]"/>
          <connect name="CTRL_5" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[5]"/>
          <connect name="HFAN_0" inputs="i_gsw[1],i_gsw[49],i_gsw[73],i_gsw[25],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7],o_fu_byp[1],o_fu_byp[4],o_fu_byp[6]" outputs="hfan[0]"/>
          <connect name="HFAN_1" inputs="i_gsw[1],i_gsw[49],i_gsw[73],i_gsw[25],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7],o_fu_byp[1],o_fu_byp[4],o_fu_byp[6]" outputs="hfan[1]"/>
          <connect name="CLK_0" inputs="i_gsw[7],i_gsw[55],i_gsw[79],i_gsw[31],i_gsw[15],i_gsw[63],i_gsw[87],i_gsw[39],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[6]"/>
          <connect name="CLK_1" inputs="i_gsw[7],i_gsw[55],i_gsw[79],i_gsw[31],i_gsw[15],i_gsw[63],i_gsw[87],i_gsw[39],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[7]"/>
          <connect name="WE" inputs="i_gsw_clk[3],i_gsw_clk[2],i_gsw[25],i_gsw[73],i_gsw_clk[1],i_gsw_clk[0],i_gsw[49],i_gsw[1]" outputs="o_fu_ctrl[9]"/>
          <connect name="MCLK" inputs="i_gsw_clk[3],i_gsw_clk[2],i_gsw[24],i_gsw[72],i_gsw_clk[1],i_gsw_clk[0],i_gsw[48],i_gsw[0]" outputs="o_fu_ctrl[8]"/>
        </interconnect>
      </local_sw>
      <interconnect>
        <!-- gsw and lsw -->
        <direct name="gsw_to_lsw" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw"/>
        <direct name="special_gsw_to_lsw" inputs="gsw[0].o_lsw_special" outputs="lsw[0].i_gsw_special"/>
        <direct name="clk_gsw_to_lsw" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk"/>
        <direct name="lsw_direct_to_gsw" inputs="lsw[0].o_gsw_direct" outputs="gsw[0].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw" inputs="lsw[0].o_gsw_switch" outputs="gsw[0].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw" inputs="lsw[0].o_gsw_special" outputs="gsw[0].i_lsw_special"/>
        <!-- lsw and FUB -->
        <!-- lsw and FUB : o_fu -->
        <direct name="lsw_to_fub_in" inputs="lsw[0].o_fu" outputs="FUB.IN7,FUB.IN6,FUB.IN5,FUB.IN4,FUB.IN3,FUB.IN2,FUB.IN1,FUB.IN0"/>
        <!-- lsw and FUB : o_fu_special -->
        <direct name="lsw_to_fub_special" inputs="lsw[0].o_fu_special" outputs="FUB.CCAS_IN,FUB.LCAS_IN"/>
        <!-- lsw and FUB : o_fu_byp -->
        <direct name="byp" inputs="lsw[0].o_fu_byp" outputs="FUB.BYP1,FUB.BYP0"/>
        <!-- lsw and FUB : o_fu_ctrl-->
        <direct name="CE" inputs="lsw[0].o_fu_ctrl[3:0]" outputs="FUB.CE"/>
        <direct name="WE" inputs="lsw[0].o_fu_ctrl[9]" outputs="FUB.WE"/>
        <direct name="MCLK" inputs="lsw[0].o_fu_ctrl[8]" outputs="FUB.MCLK"/>
        <direct name="CLK" inputs="lsw[0].o_fu_ctrl[7:6]" outputs="FUB.CLK"/>
        <direct name="SR" inputs="lsw[0].o_fu_ctrl[5:4]" outputs="FUB.SR"/>
        <!-- lsw and FUB : i_fu-->
        <direct name="fub_to_lsw" inputs="FUB.Q1,FUB.Q0,FUB.O" outputs="lsw[0].i_fu"/>
        <!-- lsw and FUB : i_fu_special -->
        <direct name="special_fub_to_lsw" inputs="FUB.CCAS_OUT,FUB.LCAS_OUT" outputs="lsw[0].i_fu_special"/>
      </interconnect>
    </tile>
    <tile type="FUAT" width="1" height="1">
      <module name="FUA" num="1">
        <input name="IN0" width="6" type="IPIN"/>
        <input name="IN1" width="6" type="IPIN"/>
        <input name="IN2" width="6" type="IPIN"/>
        <input name="IN3" width="6" type="IPIN"/>
        <input name="IN4" width="6" type="IPIN"/>
        <input name="IN5" width="6" type="IPIN"/>
        <input name="IN6" width="6" type="IPIN"/>
        <input name="IN7" width="6" type="IPIN"/>
        <input name="BYP0" width="8"/>
        <input name="BYP1" width="8"/>
        <input name="LCAS_IN" width="1"/>
        <input name="CCAS_IN" width="1"/>
        <input name="CE" width="4" type="enable"/>
        <input name="SR" width="2" type="reset"/>
        <input name="CLK" width="2" type="clock"/>
        <output name="O" width="8"/>
        <output name="Q0" width="8"/>
        <output name="Q1" width="8"/>
        <output name="CCAS_OUT" width="1"/>
        <output name="LCAS_OUT" width="1"/>
        <module name="BLE" num="8">
          <input name="IN" width="6"/>
          <input name="BYP1" width="1"/>
          <input name="SI" width="1"/>
          <input name="BYP0" width="1"/>
          <input name="LCAS_IN" width="1"/>
          <input name="CCAS_IN" width="1"/>
          <input name="COUT" width="1"/>
          <input name="CE" width="2" type="enable"/>
          <input name="SR" width="1" type="reset"/>
          <input name="CLK" width="1" type="clock"/>
          <output name="O" width="1"/>
          <output name="Q0" width="1"/>
          <output name="Q1" width="1"/>
          <output name="LCAS_OUT" width="1"/>
          <output name="GEN" width="1"/>
          <output name="PROP" width="1"/>
          <wire name="DP0_MUX"/>
          <wire name="DP1_MUX"/>
          <module name="LUT" num="1">
            <input name="IN" width="6"/>
            <input name="LCAS_IN" width="1"/>
            <input name="CCAS_IN" width="1"/>
            <output name="GEN" width="1"/>
            <output name="PROP" width="1"/>
            <output name="OUT" width="2"/>
            <mode name="TWO_LUT5">
              <inst name="LUT5" type="LUT5" num="2"/>
              <inst name="MUX2" type="MUX2" num="1"/>
              <interconnect>
                <broadcast name="IN0" inputs="IN[0]" outputs="LUT5.IN[0]"/>
                <broadcast name="IN1" inputs="IN[1]" outputs="LUT5.IN[1]"/>
                <broadcast name="IN2" inputs="IN[2]" outputs="LUT5.IN[2]"/>
                <broadcast name="IN3" inputs="IN[3]" outputs="LUT5.IN[3]"/>
                <broadcast name="IN4" inputs="IN[4]" outputs="LUT5.IN[4]"/>
                <broadcast name="IN5" inputs="IN[5]" outputs="LUT5.IN[5]"/>
                <broadcast name="LCAS_IN" inputs="LCAS_IN" outputs="LUT5.LCAS_IN"/>
                <broadcast name="CCAS_IN" inputs="CCAS_IN" outputs="LUT5.CCAS_IN"/>
                <direct name="LUT5_OUT" inputs="LUT5[0].OUT" outputs="OUT[0]"/>
                <!-- <direct name="MUX2_IN" inputs="LUT5.OUT" outputs="MUX2.IN"/>
                <direct name="MUX2_SEL" inputs="IN[5]" outputs="MUX2.SEL"/>
                <direct name="MUX2_OUT" inputs="MUX2.OUT" outputs="OUT[1]"/> -->
                <connect name="MUX2_out" inputs="LUT5.OUT" outputs="OUT[1]"/> 
              </interconnect>
            </mode>
            <mode name="LUT6_ONLY">
              <inst name="LUT6" type="LUT6" num="1"/>
              <interconnect>
                <direct name="LCAS_IN" inputs="LCAS_IN" outputs="LUT6.LCAS_IN"/>
                <direct name="CCAS_IN" inputs="CCAS_IN" outputs="LUT6.CCAS_IN"/>
                <direct name="GEN" inputs="LUT6.G" outputs="GEN"/>
                <direct name="PROP" inputs="LUT6.P" outputs="PROP"/>
                <direct name="IN" inputs="IN" outputs="LUT6.IN"/>
                <direct name="OUT" inputs="LUT6.OUT[0]" outputs="OUT[1]"/>
              </interconnect>
            </mode>
          </module>
          <!--END OF LUT-->
          <inst name="DFF" type="DFF" num="2"/>
          <interconnect>
            <direct name="LUT_IN" inputs="IN[5:0]" outputs="LUT.IN[5:0]"/>
            <direct name="LUT_GEN" inputs="LUT.GEN" outputs="GEN"/>
            <direct name="LUT_PROP" inputs="LUT.PROP" outputs="PROP"/>
            <broadcast name="LUT_O6" inputs="LUT.OUT[1]" outputs="O,LCAS_OUT"/>
            <broadcast name="DFF_CLK" inputs="CLK" outputs="DFF.C"/>
            <broadcast name="DFF_SR" inputs="SR" outputs="DFF.SR"/>
            <direct name="DFF_CE_0" inputs="CE[0]" outputs="DFF[0].CE"/>
            <direct name="DFF_CE_1" inputs="CE[1]" outputs="DFF[1].CE"/>
            <direct name="LCAS_IN" inputs="LCAS_IN" outputs="LUT.LCAS_IN"/>
            <direct name="CCAS_IN" inputs="CCAS_IN" outputs="LUT.CCAS_IN"/>
            <connect name="DP0_MUX" inputs="COUT,BYP0,LUT.OUT[0],LUT.OUT[1]" outputs="DP0_MUX"/>
            <connect name="DP1_MUX" inputs="COUT,BYP1,LUT.OUT[0],LUT.OUT[1]" outputs="DP1_MUX"/>
            <direct name="DFF0" inputs="DP0_MUX" outputs="DFF[0].D"/>
            <direct name="DFF1" inputs="DP1_MUX" outputs="DFF[1].D"/>
            <connect name="FF0_MUX2" inputs="DFF[0].Q,DP0_MUX" outputs="Q0"/>
            <connect name="FF1_MUX2" inputs="DFF[1].Q,DP1_MUX" outputs="Q1"/>
          </interconnect>
        </module>
        <!--END OF BLE-->
        <inst name="CLA4" type="CLA4" num="2"/>
        <interconnect>
          <direct name="ALB_LUT_IN_BUS_0" inputs="IN0" outputs="BLE[0].IN"/>
          <direct name="ALB_LUT_IN_BUS_1" inputs="IN1" outputs="BLE[1].IN"/>
          <direct name="ALB_LUT_IN_BUS_2" inputs="IN2" outputs="BLE[2].IN"/>
          <direct name="ALB_LUT_IN_BUS_3" inputs="IN3" outputs="BLE[3].IN"/>
          <direct name="ALB_LUT_IN_BUS_4" inputs="IN4" outputs="BLE[4].IN"/>
          <direct name="ALB_LUT_IN_BUS_5" inputs="IN5" outputs="BLE[5].IN"/>
          <direct name="ALB_LUT_IN_BUS_6" inputs="IN6" outputs="BLE[6].IN"/>
          <direct name="ALB_LUT_IN_BUS_7" inputs="IN7" outputs="BLE[7].IN"/>
          <direct name="ALB_BYP_I_BUS" inputs="BYP1" outputs="BLE.BYP1"/>
          <direct name="ALB_BYP_X_BUS" inputs="BYP0" outputs="BLE.BYP0"/>
          <direct name="ALB_O" inputs="BLE[7:0].O" outputs="O[7:0]"/>
          <direct name="ALB_LUT_Q0" inputs="BLE[7:0].Q0" outputs="Q0[7:0]"/>
          <direct name="ALB_LUT_Q1_0" inputs="BLE[7:0].Q1" outputs="Q1[7:0]"/>
          <direct name="CAS_IN_BOT" inputs="BYP0[0],CCAS_IN" outputs="CLA4[0].CAS_IN"/>
          <direct name="CAS_IN_TOP" inputs="BYP0[4],CLA4[0].CAS_OUT[4]" outputs="CLA4[1].CAS_IN"/>
          <direct name="CCAS_0" inputs="CLA4[0].CAS_OUT[0]" outputs="BLE[0].CCAS_IN"/>
          <direct name="CCAS_1" inputs="CLA4[0].CAS_OUT[1]" outputs="BLE[1].CCAS_IN"/>
          <direct name="CCAS_2" inputs="CLA4[0].CAS_OUT[2]" outputs="BLE[2].CCAS_IN"/>
          <direct name="CCAS_3" inputs="CLA4[0].CAS_OUT[3]" outputs="BLE[3].CCAS_IN"/>
          <direct name="CCAS_4" inputs="CLA4[1].CAS_OUT[0]" outputs="BLE[4].CCAS_IN"/>
          <direct name="CCAS_5" inputs="CLA4[1].CAS_OUT[1]" outputs="BLE[5].CCAS_IN"/>
          <direct name="CCAS_6" inputs="CLA4[1].CAS_OUT[2]" outputs="BLE[6].CCAS_IN"/>
          <direct name="CCAS_7" inputs="CLA4[1].CAS_OUT[3]" outputs="BLE[7].CCAS_IN"/>
          <direct name="CCAS_OUT" inputs="CLA4[1].CAS_OUT[4]" outputs="CCAS_OUT"/>
          <direct name="LCAS_IN" inputs="LCAS_IN" outputs="BLE[0].LCAS_IN"/>
          <direct name="LCAS_0" inputs="BLE[0].LCAS_OUT" outputs="BLE[1].LCAS_IN"/>
          <direct name="LCAS_1" inputs="BLE[1].LCAS_OUT" outputs="BLE[2].LCAS_IN"/>
          <direct name="LCAS_2" inputs="BLE[2].LCAS_OUT" outputs="BLE[3].LCAS_IN"/>
          <direct name="LCAS_3" inputs="BLE[3].LCAS_OUT" outputs="BLE[4].LCAS_IN"/>
          <direct name="LCAS_4" inputs="BLE[4].LCAS_OUT" outputs="BLE[5].LCAS_IN"/>
          <direct name="LCAS_5" inputs="BLE[5].LCAS_OUT" outputs="BLE[6].LCAS_IN"/>
          <direct name="LCAS_6" inputs="BLE[6].LCAS_OUT" outputs="BLE[7].LCAS_IN"/>
          <direct name="LCAS_OUT" inputs="BLE[7].LCAS_OUT" outputs="LCAS_OUT"/>
          <!--carry chain -->
          <direct name="CLA_BOT_PROP" inputs="BLE[3:0].PROP" outputs="CLA4[0].PROP"/>
          <direct name="CLA_TOP_PROP" inputs="BLE[7:4].PROP" outputs="CLA4[1].PROP"/>
          <direct name="CLA_BOT_GEN" inputs="BLE[3:0].GEN" outputs="CLA4[0].GEN"/>
          <direct name="CLA_TOP_GEN" inputs="BLE[7:4].GEN" outputs="CLA4[1].GEN"/>
          <direct name="CLA_COUT_0" inputs="CLA4[0].CAS_OUT[1]" outputs="BLE[0].COUT"/>
          <direct name="CLA_COUT_1" inputs="CLA4[0].CAS_OUT[2]" outputs="BLE[1].COUT"/>
          <direct name="CLA_COUT_2" inputs="CLA4[0].CAS_OUT[3]" outputs="BLE[2].COUT"/>
          <direct name="CLA_COUT_3" inputs="CLA4[0].CAS_OUT[4]" outputs="BLE[3].COUT"/>
          <direct name="CLA_COUT_4" inputs="CLA4[1].CAS_OUT[1]" outputs="BLE[4].COUT"/>
          <direct name="CLA_COUT_5" inputs="CLA4[1].CAS_OUT[2]" outputs="BLE[5].COUT"/>
          <direct name="CLA_COUT_6" inputs="CLA4[1].CAS_OUT[3]" outputs="BLE[6].COUT"/>
          <direct name="CLA_COUT_7" inputs="CLA4[1].CAS_OUT[4]" outputs="BLE[7].COUT"/>
          <broadcast name="CE_0" inputs="CE[0]" outputs="BLE[3:0].CE[0]"/>
          <broadcast name="CE_1" inputs="CE[1]" outputs="BLE[3:0].CE[1]"/>
          <broadcast name="CE_2" inputs="CE[2]" outputs="BLE[7:4].CE[0]"/>
          <broadcast name="CE_3" inputs="CE[3]" outputs="BLE[7:4].CE[1]"/>
          <broadcast name="CLK_0" inputs="CLK[0]" outputs="BLE[3:0].CLK"/>
          <broadcast name="CLK_1" inputs="CLK[1]" outputs="BLE[7:4].CLK"/>
          <broadcast name="SR_0" inputs="SR[0]" outputs="BLE[3:0].SR"/>
          <broadcast name="SR_1" inputs="SR[1]" outputs="BLE[7:4].SR"/>
        </interconnect>
      </module>
      <!--END OF ALB -->
      <inst name="gsw" type="GSW_A" num="1"/>
      <local_sw name="lsw" num="1">
        <input name="i_gsw" width="96"/>
        <input name="i_gsw_special" width="162"/>
        <input name="i_gsw_clk" width="8"/>
        <output name="o_gsw_direct" width="24"/>
        <output name="o_gsw_switch" width="16"/>
        <output name="o_gsw_special" width="162"/>
        <input name="i_fu" width="24"/>
        <input name="i_fu_special" width="2"/>
        <output name="o_fu_special" width="2"/>
        <output name="o_fu" width="48"/>
        <output name="o_fu_ctrl" width="8"/>
        <output name="o_fu_byp" width="16"/>
        <wire name="hfan" width="2"/>
        <interconnect>
          <direct name="fu_to_gsw" inputs="i_fu" outputs="o_gsw_direct"/>
          <direct name="special_fu_to_gsw" inputs="i_fu_special" outputs="o_gsw_special[1:0]"/>
          <direct name="special_gsw_to_fu" inputs="i_gsw_special[1:0]" outputs="o_fu_special"/>
          <!-- OG -->
          <connect name="OG_0" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[0]"/>
          <connect name="OG_1" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[1]"/>
          <connect name="OG_2" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[2]"/>
          <connect name="OG_3" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[3]"/>
          <connect name="OG_4" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[4]"/>
          <connect name="OG_5" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[5]"/>
          <connect name="OG_6" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[6]"/>
          <connect name="OG_7" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[7]"/>
          <connect name="OG_8" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[8]"/>
          <connect name="OG_9" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[9]"/>
          <connect name="OG_10" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[10]"/>
          <connect name="OG_11" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[11]"/>
          <connect name="OG_12" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[12]"/>
          <connect name="OG_13" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[13]"/>
          <connect name="OG_14" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[14]"/>
          <connect name="OG_15" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[15]"/>
          <!--IG  -->
          <connect name="IN0_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[0]" outputs="o_fu[0]"/>
          <connect name="IN0_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[1]" outputs="o_fu[1]"/>
          <connect name="IN0_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],i_fu[1]" outputs="o_fu[2]"/>
          <connect name="IN0_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],i_fu[3]" outputs="o_fu[3]"/>
          <connect name="IN0_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[2]" outputs="o_fu[4]"/>
          <connect name="IN0_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[3]" outputs="o_fu[5]"/>
          <connect name="IN1_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[4]" outputs="o_fu[6]"/>
          <connect name="IN1_1" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[5]" outputs="o_fu[7]"/>
          <connect name="IN1_2" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],i_fu[0]" outputs="o_fu[8]"/>
          <connect name="IN1_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],i_fu[2]" outputs="o_fu[9]"/>
          <connect name="IN1_4" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[6]" outputs="o_fu[10]"/>
          <connect name="IN1_5" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[7]" outputs="o_fu[11]"/>
          <connect name="IN2_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[0]" outputs="o_fu[12]"/>
          <connect name="IN2_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[1]" outputs="o_fu[13]"/>
          <connect name="IN2_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],i_fu[1]" outputs="o_fu[14]"/>
          <connect name="IN2_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],i_fu[3]" outputs="o_fu[15]"/>
          <connect name="IN2_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[2]" outputs="o_fu[16]"/>
          <connect name="IN2_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[3]" outputs="o_fu[17]"/>
          <connect name="IN3_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[4]" outputs="o_fu[18]"/>
          <connect name="IN3_1" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[5]" outputs="o_fu[19]"/>
          <connect name="IN3_2" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],i_fu[0]" outputs="o_fu[20]"/>
          <connect name="IN3_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],i_fu[2]" outputs="o_fu[21]"/>
          <connect name="IN3_4" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[6]" outputs="o_fu[22]"/>
          <connect name="IN3_5" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[7]" outputs="o_fu[23]"/>
          <connect name="IN4_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu[24]"/>
          <connect name="IN4_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu[25]"/>
          <connect name="IN4_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],i_fu[5]" outputs="o_fu[26]"/>
          <connect name="IN4_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],i_fu[7]" outputs="o_fu[27]"/>
          <connect name="IN4_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[10]" outputs="o_fu[28]"/>
          <connect name="IN4_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[11]" outputs="o_fu[29]"/>
          <connect name="IN5_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu[30]"/>
          <connect name="IN5_1" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu[31]"/>
          <connect name="IN5_2" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],i_fu[4]" outputs="o_fu[32]"/>
          <connect name="IN5_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],i_fu[6]" outputs="o_fu[33]"/>
          <connect name="IN5_4" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[14]" outputs="o_fu[34]"/>
          <connect name="IN5_5" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[15]" outputs="o_fu[35]"/>
          <connect name="IN6_0" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu[36]"/>
          <connect name="IN6_1" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu[37]"/>
          <connect name="IN6_2" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],i_fu[5]" outputs="o_fu[38]"/>
          <connect name="IN6_3" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],i_fu[7]" outputs="o_fu[39]"/>
          <connect name="IN6_4" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[10]" outputs="o_fu[40]"/>
          <connect name="IN6_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[11]" outputs="o_fu[41]"/>
          <connect name="IN7_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu[42]"/>
          <connect name="IN7_1" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu[43]"/>
          <connect name="IN7_2" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[47],i_gsw[71],i_gsw[91],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],i_fu[4]" outputs="o_fu[44]"/>
          <connect name="IN7_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[46],i_gsw[70],i_gsw[90],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],i_fu[6]" outputs="o_fu[45]"/>
          <connect name="IN7_4" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[45],i_gsw[69],i_gsw[89],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[14]" outputs="o_fu[46]"/>
          <connect name="IN7_5" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[44],i_gsw[68],i_gsw[88],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[15]" outputs="o_fu[47]"/>
          <!--byp & ctrl -->
          <connect name="BYP_0" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[41],i_gsw[65],i_gsw[89],o_fu_byp[1],o_fu_byp[2],hfan[0],o_gsw_switch[6]" outputs="o_fu_byp[8]"/>
          <connect name="BYP_1" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[43],i_gsw[67],i_gsw[91],o_fu_byp[0],o_fu_byp[4],hfan[0],o_gsw_switch[2]" outputs="o_fu_byp[9]"/>
          <connect name="BYP_2" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[16],i_gsw[40],i_gsw[64],i_gsw[88],o_fu_byp[5],o_fu_byp[6],hfan[1],o_gsw_switch[5]" outputs="o_fu_byp[10]"/>
          <connect name="BYP_3" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[18],i_gsw[42],i_gsw[66],i_gsw[90],o_fu_byp[8],o_fu_byp[10],hfan[1],o_gsw_switch[1]" outputs="o_fu_byp[11]"/>
          <connect name="BYP_4" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[20],i_gsw[44],i_gsw[68],i_gsw[92],o_fu_byp[7],o_fu_byp[15],hfan[1],o_gsw_switch[15]" outputs="o_fu_byp[12]"/>
          <connect name="BYP_5" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[22],i_gsw[46],i_gsw[70],i_gsw[94],o_fu_byp[11],o_fu_byp[13],hfan[1],o_gsw_switch[11]" outputs="o_fu_byp[13]"/>
          <connect name="BYP_6" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[21],i_gsw[45],i_gsw[69],i_gsw[93],o_fu_byp[3],o_fu_byp[14],hfan[0],o_gsw_switch[12]" outputs="o_fu_byp[14]"/>
          <connect name="BYP_7" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[23],i_gsw[47],i_gsw[71],i_gsw[95],o_fu_byp[9],o_fu_byp[12],hfan[0],o_gsw_switch[8]" outputs="o_fu_byp[15]"/>
          <!--BYP_8 equal to ALB.BYP_X[0], the name should be changed in future-->
          <connect name="BYP_8" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[20],i_gsw[44],i_gsw[68],i_gsw[92],o_fu_byp[5],o_fu_byp[6],hfan[1],o_gsw_switch[7]" outputs="o_fu_byp[0]"/>
          <connect name="BYP_9" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[22],i_gsw[46],i_gsw[70],i_gsw[94],o_fu_byp[8],o_fu_byp[10],hfan[1],o_gsw_switch[3]" outputs="o_fu_byp[1]"/>
          <connect name="BYP_10" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[41],i_gsw[65],i_gsw[89],o_fu_byp[1],o_fu_byp[2],hfan[0],o_gsw_switch[4]" outputs="o_fu_byp[2]"/>
          <connect name="BYP_11" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[43],i_gsw[67],i_gsw[91],o_fu_byp[0],o_fu_byp[4],hfan[0],o_gsw_switch[0]" outputs="o_fu_byp[3]"/>
          <connect name="BYP_12" inputs="i_gsw[1],i_gsw[5],i_gsw[25],i_gsw[29],i_gsw[49],i_gsw[53],i_gsw[73],i_gsw[77],i_gsw[9],i_gsw[13],i_gsw[33],i_gsw[37],i_gsw[57],i_gsw[61],i_gsw[81],i_gsw[85],i_gsw[17],i_gsw[41],i_gsw[65],i_gsw[89],o_fu_byp[3],o_fu_byp[14],hfan[0],o_gsw_switch[14]" outputs="o_fu_byp[4]"/>
          <connect name="BYP_13" inputs="i_gsw[3],i_gsw[7],i_gsw[27],i_gsw[31],i_gsw[51],i_gsw[55],i_gsw[75],i_gsw[79],i_gsw[11],i_gsw[15],i_gsw[35],i_gsw[39],i_gsw[59],i_gsw[63],i_gsw[83],i_gsw[87],i_gsw[19],i_gsw[43],i_gsw[67],i_gsw[91],o_fu_byp[9],o_fu_byp[12],hfan[0],o_gsw_switch[10]" outputs="o_fu_byp[5]"/>
          <connect name="BYP_14" inputs="i_gsw[0],i_gsw[4],i_gsw[24],i_gsw[28],i_gsw[48],i_gsw[52],i_gsw[72],i_gsw[76],i_gsw[8],i_gsw[12],i_gsw[32],i_gsw[36],i_gsw[56],i_gsw[60],i_gsw[80],i_gsw[84],i_gsw[20],i_gsw[44],i_gsw[68],i_gsw[92],o_fu_byp[7],o_fu_byp[15],hfan[1],o_gsw_switch[13]" outputs="o_fu_byp[6]"/>
          <connect name="BYP_15" inputs="i_gsw[2],i_gsw[6],i_gsw[26],i_gsw[30],i_gsw[50],i_gsw[54],i_gsw[74],i_gsw[78],i_gsw[10],i_gsw[14],i_gsw[34],i_gsw[38],i_gsw[58],i_gsw[62],i_gsw[82],i_gsw[86],i_gsw[22],i_gsw[46],i_gsw[70],i_gsw[94],o_fu_byp[11],o_fu_byp[13],hfan[1],o_gsw_switch[9]" outputs="o_fu_byp[7]"/>
          <connect name="CTRL_0" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[0]"/>
          <connect name="CTRL_1" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[1]"/>
          <connect name="CTRL_2" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[4]"/>
          <connect name="CTRL_3" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[2]"/>
          <connect name="CTRL_4" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[3]"/>
          <connect name="CTRL_5" inputs="i_gsw[2],i_gsw[50],i_gsw[74],i_gsw[26],i_gsw[10],i_gsw[58],i_gsw[82],i_gsw[34],i_gsw[18],i_gsw[66],i_gsw[90],i_gsw[42],o_fu_byp[9],o_fu_byp[11],hfan[0],hfan[1]" outputs="o_fu_ctrl[5]"/>
          <connect name="HFAN_0" inputs="i_gsw[1],i_gsw[49],i_gsw[73],i_gsw[25],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7],o_fu_byp[1],o_fu_byp[4],o_fu_byp[6]" outputs="hfan[0]"/>
          <connect name="HFAN_1" inputs="i_gsw[1],i_gsw[49],i_gsw[73],i_gsw[25],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7],o_fu_byp[1],o_fu_byp[4],o_fu_byp[6]" outputs="hfan[1]"/>
          <connect name="CLK_0" inputs="i_gsw[7],i_gsw[55],i_gsw[79],i_gsw[31],i_gsw[15],i_gsw[63],i_gsw[87],i_gsw[39],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[6]"/>
          <connect name="CLK_1" inputs="i_gsw[7],i_gsw[55],i_gsw[79],i_gsw[31],i_gsw[15],i_gsw[63],i_gsw[87],i_gsw[39],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[7]"/>
        </interconnect>
      </local_sw>
      <interconnect>
        <!-- gsw and lsw -->
        <direct name="gsw_to_lsw" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw"/>
        <direct name="special_gsw_to_lsw" inputs="gsw[0].o_lsw_special" outputs="lsw[0].i_gsw_special"/>
        <direct name="clk_gsw_to_lsw" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk"/>
        <direct name="lsw_direct_to_gsw" inputs="lsw[0].o_gsw_direct" outputs="gsw[0].i_lsw_direct"/>
        <direct name="lsw_switch_to_gsw" inputs="lsw[0].o_gsw_switch" outputs="gsw[0].i_lsw_switch"/>
        <direct name="lsw_special_to_gsw" inputs="lsw[0].o_gsw_special" outputs="gsw[0].i_lsw_special"/>
        <!-- lsw and FUA -->
        <!-- lsw and FUA : o_fu -->
        <direct name="lsw_to_fua_in" inputs="lsw[0].o_fu" outputs="FUA.IN7,FUA.IN6,FUA.IN5,FUA.IN4,FUA.IN3,FUA.IN2,FUA.IN1,FUA.IN0"/>
        <!-- lsw and FUA : o_fu_special -->
        <direct name="lsw_to_fua_special" inputs="lsw[0].o_fu_special" outputs="FUA.CCAS_IN,FUA.LCAS_IN"/>
        <!-- lsw and FUA : o_fu_byp -->
        <direct name="byp" inputs="lsw[0].o_fu_byp" outputs="FUA.BYP1,FUA.BYP0"/>
        <!-- lsw and FUA : o_fu_ctrl-->
        <direct name="CLK" inputs="lsw[0].o_fu_ctrl[7:6]" outputs="FUA.CLK"/>
        <direct name="SR" inputs="lsw[0].o_fu_ctrl[5:4]" outputs="FUA.SR"/>
        <direct name="CE" inputs="lsw[0].o_fu_ctrl[3:0]" outputs="FUA.CE"/>
        <!-- lsw and FUA : i_fu-->
        <direct name="fua_to_lsw" inputs="FUA.Q1,FUA.Q0,FUA.O" outputs="lsw[0].i_fu"/>
        <!-- lsw and FUA : i_fu_special -->
        <direct name="special_fua_to_lsw" inputs="FUA.CCAS_OUT,FUA.LCAS_OUT" outputs="lsw[0].i_fu_special"/>
      </interconnect>
    </tile>
  </tile_blocks>
  <!-- SWTICH BOX -->
  <core name="CORE_A">
    <input name="i_east" width="5760"/>
    <input name="i_north" width="3840"/>
    <input name="i_west" width="5760"/>
    <input name="i_south" width="3840"/>
    <output name="o_east" width="5760"/>
    <output name="o_north" width="3840"/>
    <output name="o_west" width="5760"/>
    <output name="o_south" width="3840"/>
    <input name="clk" width="24" type="clock"/>
    <clock_region>
      <region type="clock" start_x="0" end_x="40" start_y="0" end_y="48" pri="41"/>
      <!-- button left -->
      <region type="clock" start_x="121" end_x="161" start_y="0" end_y="48" pri="41"/>
      <!-- button right -->
      <region type="clock" start_x="0" end_x="40" start_y="193" end_y="241" pri="41"/>
      <!-- top left -->
      <region type="clock" start_x="121" end_x="161" start_y="193" end_y="241" pri="41"/>
      <!-- top right -->
      <region type="clock" start_x="41" end_x="120" start_y="49" end_y="192" pri="40"/>
      <!-- middle -->
      <region type="clock" start_x="0" end_x="40" start_y="49" end_y="192" pri="41"/>
      <!-- left column -->
      <region type="clock" start_x="121" end_x="161" start_y="49" end_y="192" pri="41"/>
      <!-- right column -->
      <region type="clock" start_x="41" end_x="120" start_y="193" end_y="241" pri="40"/>
      <!-- top row -->
      <region type="clock" start_x="41" end_x="120" start_y="0" end_y="48" pri="40"/>
      <!-- button row -->
    </clock_region>
    <grid type="CLOCK_GRID" width="162" height="242">
    </grid>
    <grid name="TILE_GRID" type="TILE" width="162" height="242">
      <default type="FUAT" pri="0"/>
      <inst name="DUMMY0" type="DUMMY" start_x="0" start_y="0" pri="20"/>
      <inst name="DUMMY1" type="DUMMY" start_x="161" start_y="241" pri="20"/>
      <inst name="DUMMY2" type="DUMMY" start_x="0" start_y="241" pri="20"/>
      <inst name="DUMMY3" type="DUMMY" start_x="161" start_y="0" pri="20"/>
      <region name="IO0" type="IO" start_x="0" end_x="161" start_y="0" end_y="0" pri="10"/>
      <region name="IO1" type="IO" start_x="0" end_x="161" start_y="241" end_y="241" pri="10"/>
      <region name="IO2" type="IO" start_x="0" end_x="0" start_y="0" end_y="241" pri="10"/>
      <region name="IO3" type="IO" start_x="161" end_x="161" start_y="0" end_y="241" pri="10"/>
      <region name="FUBT0" type="FUBT" start_x="2" end_x="2" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT1" type="FUBT" start_x="42" end_x="42" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT2" type="FUBT" start_x="82" end_x="82" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT3" type="FUBT" start_x="122" end_x="122" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT4" type="FUBT" start_x="6" end_x="6" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT5" type="FUBT" start_x="46" end_x="46" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT6" type="FUBT" start_x="86" end_x="86" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT7" type="FUBT" start_x="126" end_x="126" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT8" type="FUBT" start_x="8" end_x="8" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT9" type="FUBT" start_x="48" end_x="48" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT10" type="FUBT" start_x="88" end_x="88" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT11" type="FUBT" start_x="128" end_x="128" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT12" type="FUBT" start_x="11" end_x="11" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT13" type="FUBT" start_x="51" end_x="51" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT14" type="FUBT" start_x="91" end_x="91" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT15" type="FUBT" start_x="131" end_x="131" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT16" type="FUBT" start_x="13" end_x="13" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT17" type="FUBT" start_x="53" end_x="53" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT18" type="FUBT" start_x="93" end_x="93" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT19" type="FUBT" start_x="133" end_x="133" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT20" type="FUBT" start_x="17" end_x="17" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT21" type="FUBT" start_x="57" end_x="57" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT22" type="FUBT" start_x="97" end_x="97" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT23" type="FUBT" start_x="137" end_x="137" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT24" type="FUBT" start_x="19" end_x="19" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT25" type="FUBT" start_x="59" end_x="59" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT26" type="FUBT" start_x="99" end_x="99" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT27" type="FUBT" start_x="139" end_x="139" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT28" type="FUBT" start_x="22" end_x="22" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT29" type="FUBT" start_x="62" end_x="62" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT30" type="FUBT" start_x="102" end_x="102" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT31" type="FUBT" start_x="142" end_x="142" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT32" type="FUBT" start_x="24" end_x="24" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT33" type="FUBT" start_x="64" end_x="64" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT34" type="FUBT" start_x="104" end_x="104" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT35" type="FUBT" start_x="144" end_x="144" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT36" type="FUBT" start_x="28" end_x="28" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT37" type="FUBT" start_x="68" end_x="68" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT38" type="FUBT" start_x="108" end_x="108" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT39" type="FUBT" start_x="148" end_x="148" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT40" type="FUBT" start_x="30" end_x="30" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT41" type="FUBT" start_x="70" end_x="70" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT42" type="FUBT" start_x="110" end_x="110" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT43" type="FUBT" start_x="150" end_x="150" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT44" type="FUBT" start_x="33" end_x="33" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT45" type="FUBT" start_x="73" end_x="73" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT46" type="FUBT" start_x="113" end_x="113" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT47" type="FUBT" start_x="153" end_x="153" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT48" type="FUBT" start_x="35" end_x="35" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT49" type="FUBT" start_x="75" end_x="75" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT50" type="FUBT" start_x="115" end_x="115" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT51" type="FUBT" start_x="155" end_x="155" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT52" type="FUBT" start_x="37" end_x="37" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT53" type="FUBT" start_x="77" end_x="77" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT54" type="FUBT" start_x="117" end_x="117" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT55" type="FUBT" start_x="157" end_x="157" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT56" type="FUBT" start_x="39" end_x="39" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT57" type="FUBT" start_x="79" end_x="79" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT58" type="FUBT" start_x="119" end_x="119" start_y="1" end_y="242" pri="5"/>
      <region name="FUBT59" type="FUBT" start_x="159" end_x="159" start_y="1" end_y="242" pri="5"/>
      <region name="RAMAT0" type="RAMAT" start_x="4" end_x="4" start_y="1" end_y="242" pri="5"/>
      <region name="RAMAT1" type="RAMAT" start_x="44" end_x="44" start_y="1" end_y="242" pri="5"/>
      <region name="RAMAT2" type="RAMAT" start_x="84" end_x="84" start_y="1" end_y="242" pri="5"/>
      <region name="RAMAT3" type="RAMAT" start_x="124" end_x="124" start_y="1" end_y="242" pri="5"/>
      <region name="RAMAT4" type="RAMAT" start_x="26" end_x="26" start_y="1" end_y="242" pri="5"/>
      <region name="RAMAT5" type="RAMAT" start_x="66" end_x="66" start_y="1" end_y="242" pri="5"/>
      <region name="RAMAT6" type="RAMAT" start_x="106" end_x="106" start_y="1" end_y="242" pri="5"/>
      <region name="RAMAT7" type="RAMAT" start_x="146" end_x="146" start_y="1" end_y="242" pri="5"/>
      <region name="RAMBT0" type="RAMBT" start_x="15" end_x="15" start_y="1" end_y="242" pri="6"/>
      <region name="RAMBT1" type="RAMBT" start_x="55" end_x="55" start_y="1" end_y="242" pri="6"/>
      <region name="RAMBT2" type="RAMBT" start_x="95" end_x="95" start_y="1" end_y="242" pri="6"/>
      <region name="RAMBT3" type="RAMBT" start_x="135" end_x="135" start_y="1" end_y="242" pri="6"/>
      <region name="RAMCT0" type="RAMCT" start_x="12" end_x="12" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT1" type="RAMCT" start_x="52" end_x="52" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT2" type="RAMCT" start_x="92" end_x="92" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT3" type="RAMCT" start_x="132" end_x="132" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT4" type="RAMCT" start_x="18" end_x="18" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT5" type="RAMCT" start_x="58" end_x="58" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT6" type="RAMCT" start_x="98" end_x="98" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT7" type="RAMCT" start_x="138" end_x="138" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT8" type="RAMCT" start_x="23" end_x="23" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT9" type="RAMCT" start_x="63" end_x="63" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT10" type="RAMCT" start_x="103" end_x="103" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT11" type="RAMCT" start_x="143" end_x="143" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT12" type="RAMCT" start_x="29" end_x="29" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT13" type="RAMCT" start_x="69" end_x="69" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT14" type="RAMCT" start_x="109" end_x="109" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT15" type="RAMCT" start_x="149" end_x="149" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT16" type="RAMCT" start_x="34" end_x="34" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT17" type="RAMCT" start_x="74" end_x="74" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT18" type="RAMCT" start_x="114" end_x="114" start_y="1" end_y="242" pri="7"/>
      <region name="RAMCT19" type="RAMCT" start_x="154" end_x="154" start_y="1" end_y="242" pri="7"/>
    </grid>
    <interconnect name="int_conn_core">
      <direct name="east_top_to_io" inputs="i_east" outputs="east_io.IN"/>
      <direct name="east_io_to_top" inputs="east_io.OUT" outputs="o_east"/>
      <direct name="north_top_to_io" inputs="i_north" outputs="north_io.IN"/>
      <direct name="north_io_to_top" inputs="north_io.OUT" outputs="o_north"/>
      <direct name="west_top_to_io" inputs="i_west" outputs="west_io.IN"/>
      <direct name="west_io_to_top" inputs="west_io.OUT" outputs="o_west"/>
      <direct name="south_top_to_io" inputs="i_south" outputs="south_io.IN"/>
      <direct name="south_io_to_top" inputs="south_io.OUT" outputs="o_south"/>
    </interconnect>
  </core>
  <chip name="demo_chip">
    <input name="i_east" width="5760"/>
    <input name="i_north" width="3840"/>
    <input name="i_west" width="5760"/>
    <input name="i_south" width="3840"/>
    <output name="o_east" width="5760"/>
    <output name="o_north" width="3840"/>
    <output name="o_west" width="5760"/>
    <output name="o_south" width="3840"/>
    <grid name="chip_grid" height="1" width="1">
      <inst name="CORE_A0" type="CORE_A" x="0" y="0"/>
    </grid>
    <interconnect name="int_conn_chip">
      <direct name="CORE_A0_south_to_top" inputs="CORE_A0.o_south" outputs="o_south"/>
      <direct name="CORE_A0_north_to_top" inputs="CORE_A0.o_north" outputs="o_north"/>
      <direct name="CORE_A0_east_to_top" inputs="CORE_A0.o_east" outputs="o_east"/>
      <direct name="CORE_A0_west_to_top" inputs="CORE_A0.o_west" outputs="o_west"/>
      <direct name="top_to_CORE_A0_south" inputs="i_south" outputs="CORE_A0.i_south"/>
      <direct name="top_to_CORE_A0_north" inputs="i_north" outputs="CORE_A0.i_north"/>
      <direct name="top_to_CORE_A0_east" inputs="i_east" outputs="CORE_A0.i_east"/>
      <direct name="top_to_CORE_A0_west" inputs="i_west" outputs="CORE_A0.i_west"/>
    </interconnect>
  </chip>
</arch>
