// Seed: 2848727504
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7 = id_7;
  always @(posedge id_1);
  assign id_3 = id_1;
  if (id_2) begin : LABEL_0
    for (id_8 = id_4; id_8; id_8 = id_2) begin : LABEL_0
      wire id_9;
    end
  end
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1;
  wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1
  );
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  =  id_23  ;
endmodule
