
coursework1_windsensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080f4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08008298  08008298  00009298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008724  08008724  0000a1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008724  08008724  00009724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800872c  0800872c  0000a1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800872c  0800872c  0000972c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008730  08008730  00009730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08008734  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  200001e0  08008914  0000a1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c8  08008914  0000a4c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010117  00000000  00000000  0000a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002148  00000000  00000000  0001a327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  0001c470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c8e  00000000  00000000  0001d458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b2e  00000000  00000000  0001e0e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011bbc  00000000  00000000  00035c14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092c63  00000000  00000000  000477d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da433  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055d8  00000000  00000000  000da478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ad  00000000  00000000  000dfa50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800827c 	.word	0x0800827c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800827c 	.word	0x0800827c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_ldivmod>:
 8000bb8:	b97b      	cbnz	r3, 8000bda <__aeabi_ldivmod+0x22>
 8000bba:	b972      	cbnz	r2, 8000bda <__aeabi_ldivmod+0x22>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bfbe      	ittt	lt
 8000bc0:	2000      	movlt	r0, #0
 8000bc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bc6:	e006      	blt.n	8000bd6 <__aeabi_ldivmod+0x1e>
 8000bc8:	bf08      	it	eq
 8000bca:	2800      	cmpeq	r0, #0
 8000bcc:	bf1c      	itt	ne
 8000bce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bd2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd6:	f000 b9d3 	b.w	8000f80 <__aeabi_idiv0>
 8000bda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be2:	2900      	cmp	r1, #0
 8000be4:	db09      	blt.n	8000bfa <__aeabi_ldivmod+0x42>
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db1a      	blt.n	8000c20 <__aeabi_ldivmod+0x68>
 8000bea:	f000 f84d 	bl	8000c88 <__udivmoddi4>
 8000bee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf6:	b004      	add	sp, #16
 8000bf8:	4770      	bx	lr
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	db1b      	blt.n	8000c3c <__aeabi_ldivmod+0x84>
 8000c04:	f000 f840 	bl	8000c88 <__udivmoddi4>
 8000c08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c10:	b004      	add	sp, #16
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	4252      	negs	r2, r2
 8000c1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c1e:	4770      	bx	lr
 8000c20:	4252      	negs	r2, r2
 8000c22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c26:	f000 f82f 	bl	8000c88 <__udivmoddi4>
 8000c2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c32:	b004      	add	sp, #16
 8000c34:	4240      	negs	r0, r0
 8000c36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3a:	4770      	bx	lr
 8000c3c:	4252      	negs	r2, r2
 8000c3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c42:	f000 f821 	bl	8000c88 <__udivmoddi4>
 8000c46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4e:	b004      	add	sp, #16
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f84:	b5b0      	push	{r4, r5, r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f8a:	f001 f861 	bl	8002050 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f8e:	f000 f919 	bl	80011c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f92:	f000 fa7b 	bl	800148c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f96:	f000 fa4f 	bl	8001438 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f9a:	f000 f9ab 	bl	80012f4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000f9e:	f000 f97b 	bl	8001298 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000fa2:	f000 f9fb 	bl	800139c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


  /* ----------- LOAD CELL VALUES INIT --------- */
  if (!NAU7802_begin(&hi2c1))
 8000fa6:	4876      	ldr	r0, [pc, #472]	@ (8001180 <main+0x1fc>)
 8000fa8:	f000 fcdf 	bl	800196a <NAU7802_begin>
 8000fac:	4603      	mov	r3, r0
 8000fae:	f083 0301 	eor.w	r3, r3, #1
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d00f      	beq.n	8000fd8 <main+0x54>
  	{
  		sprintf(uartBuf, "NAU7802 init failed!\r\n");
 8000fb8:	4972      	ldr	r1, [pc, #456]	@ (8001184 <main+0x200>)
 8000fba:	4873      	ldr	r0, [pc, #460]	@ (8001188 <main+0x204>)
 8000fbc:	f004 ff68 	bl	8005e90 <siprintf>
  		HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 8000fc0:	4871      	ldr	r0, [pc, #452]	@ (8001188 <main+0x204>)
 8000fc2:	f7ff f95d 	bl	8000280 <strlen>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	2364      	movs	r3, #100	@ 0x64
 8000fcc:	496e      	ldr	r1, [pc, #440]	@ (8001188 <main+0x204>)
 8000fce:	486f      	ldr	r0, [pc, #444]	@ (800118c <main+0x208>)
 8000fd0:	f003 ff4c 	bl	8004e6c <HAL_UART_Transmit>
  		while (1);
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <main+0x50>
  	}

  sprintf(uartBuf, "NAU7802 initialized!\r\n");
 8000fd8:	496d      	ldr	r1, [pc, #436]	@ (8001190 <main+0x20c>)
 8000fda:	486b      	ldr	r0, [pc, #428]	@ (8001188 <main+0x204>)
 8000fdc:	f004 ff58 	bl	8005e90 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 8000fe0:	4869      	ldr	r0, [pc, #420]	@ (8001188 <main+0x204>)
 8000fe2:	f7ff f94d 	bl	8000280 <strlen>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	2364      	movs	r3, #100	@ 0x64
 8000fec:	4966      	ldr	r1, [pc, #408]	@ (8001188 <main+0x204>)
 8000fee:	4867      	ldr	r0, [pc, #412]	@ (800118c <main+0x208>)
 8000ff0:	f003 ff3c 	bl	8004e6c <HAL_UART_Transmit>

  // --- ZERO OFFSET CALIBRATION ---
  sprintf(uartBuf, "Place sensor with no wind at rest...\r\n");
 8000ff4:	4967      	ldr	r1, [pc, #412]	@ (8001194 <main+0x210>)
 8000ff6:	4864      	ldr	r0, [pc, #400]	@ (8001188 <main+0x204>)
 8000ff8:	f004 ff4a 	bl	8005e90 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 8000ffc:	4862      	ldr	r0, [pc, #392]	@ (8001188 <main+0x204>)
 8000ffe:	f7ff f93f 	bl	8000280 <strlen>
 8001002:	4603      	mov	r3, r0
 8001004:	b29a      	uxth	r2, r3
 8001006:	2364      	movs	r3, #100	@ 0x64
 8001008:	495f      	ldr	r1, [pc, #380]	@ (8001188 <main+0x204>)
 800100a:	4860      	ldr	r0, [pc, #384]	@ (800118c <main+0x208>)
 800100c:	f003 ff2e 	bl	8004e6c <HAL_UART_Transmit>
  HAL_Delay(3000); // wait 3 seconds for user
 8001010:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001014:	f001 f88e 	bl	8002134 <HAL_Delay>

  zeroOffset = NAU7802_getAverage(&hi2c1, 16, 1000); // average 16 readings
 8001018:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800101c:	2110      	movs	r1, #16
 800101e:	4858      	ldr	r0, [pc, #352]	@ (8001180 <main+0x1fc>)
 8001020:	f000 fd3a 	bl	8001a98 <NAU7802_getAverage>
 8001024:	4603      	mov	r3, r0
 8001026:	4a5c      	ldr	r2, [pc, #368]	@ (8001198 <main+0x214>)
 8001028:	6013      	str	r3, [r2, #0]
  NAU7802_setZeroOffset(zeroOffset);
 800102a:	4b5b      	ldr	r3, [pc, #364]	@ (8001198 <main+0x214>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4618      	mov	r0, r3
 8001030:	f000 fd8c 	bl	8001b4c <NAU7802_setZeroOffset>

  sprintf(uartBuf, "Zero offset: %ld\r\n", zeroOffset);
 8001034:	4b58      	ldr	r3, [pc, #352]	@ (8001198 <main+0x214>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	461a      	mov	r2, r3
 800103a:	4958      	ldr	r1, [pc, #352]	@ (800119c <main+0x218>)
 800103c:	4852      	ldr	r0, [pc, #328]	@ (8001188 <main+0x204>)
 800103e:	f004 ff27 	bl	8005e90 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 8001042:	4851      	ldr	r0, [pc, #324]	@ (8001188 <main+0x204>)
 8001044:	f7ff f91c 	bl	8000280 <strlen>
 8001048:	4603      	mov	r3, r0
 800104a:	b29a      	uxth	r2, r3
 800104c:	2364      	movs	r3, #100	@ 0x64
 800104e:	494e      	ldr	r1, [pc, #312]	@ (8001188 <main+0x204>)
 8001050:	484e      	ldr	r0, [pc, #312]	@ (800118c <main+0x208>)
 8001052:	f003 ff0b 	bl	8004e6c <HAL_UART_Transmit>

  // --- SCALE FACTOR CALIBRATION ---
  sprintf(uartBuf, "Place known weight (1000g)...\r\n");
 8001056:	4952      	ldr	r1, [pc, #328]	@ (80011a0 <main+0x21c>)
 8001058:	484b      	ldr	r0, [pc, #300]	@ (8001188 <main+0x204>)
 800105a:	f004 ff19 	bl	8005e90 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 800105e:	484a      	ldr	r0, [pc, #296]	@ (8001188 <main+0x204>)
 8001060:	f7ff f90e 	bl	8000280 <strlen>
 8001064:	4603      	mov	r3, r0
 8001066:	b29a      	uxth	r2, r3
 8001068:	2364      	movs	r3, #100	@ 0x64
 800106a:	4947      	ldr	r1, [pc, #284]	@ (8001188 <main+0x204>)
 800106c:	4847      	ldr	r0, [pc, #284]	@ (800118c <main+0x208>)
 800106e:	f003 fefd 	bl	8004e6c <HAL_UART_Transmit>
  HAL_Delay(5000); // wait 5 seconds for user
 8001072:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001076:	f001 f85d 	bl	8002134 <HAL_Delay>

  int32_t readingWithWeight = NAU7802_getAverage(&hi2c1, 16, 1000);
 800107a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800107e:	2110      	movs	r1, #16
 8001080:	483f      	ldr	r0, [pc, #252]	@ (8001180 <main+0x1fc>)
 8001082:	f000 fd09 	bl	8001a98 <NAU7802_getAverage>
 8001086:	6178      	str	r0, [r7, #20]
  calFactor = (float)(readingWithWeight - zeroOffset) / 1.0f; // units per gram
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <main+0x214>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	697a      	ldr	r2, [r7, #20]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	ee07 3a90 	vmov	s15, r3
 8001094:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001098:	4b42      	ldr	r3, [pc, #264]	@ (80011a4 <main+0x220>)
 800109a:	edc3 7a00 	vstr	s15, [r3]
  NAU7802_setCalibrationFactor(calFactor);
 800109e:	4b41      	ldr	r3, [pc, #260]	@ (80011a4 <main+0x220>)
 80010a0:	edd3 7a00 	vldr	s15, [r3]
 80010a4:	eeb0 0a67 	vmov.f32	s0, s15
 80010a8:	f000 fd60 	bl	8001b6c <NAU7802_setCalibrationFactor>

  sprintf(uartBuf, "Calibration done. Factor: %.3f units/g\r\n", calFactor);
 80010ac:	4b3d      	ldr	r3, [pc, #244]	@ (80011a4 <main+0x220>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fa51 	bl	8000558 <__aeabi_f2d>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	493b      	ldr	r1, [pc, #236]	@ (80011a8 <main+0x224>)
 80010bc:	4832      	ldr	r0, [pc, #200]	@ (8001188 <main+0x204>)
 80010be:	f004 fee7 	bl	8005e90 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 80010c2:	4831      	ldr	r0, [pc, #196]	@ (8001188 <main+0x204>)
 80010c4:	f7ff f8dc 	bl	8000280 <strlen>
 80010c8:	4603      	mov	r3, r0
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	2364      	movs	r3, #100	@ 0x64
 80010ce:	492e      	ldr	r1, [pc, #184]	@ (8001188 <main+0x204>)
 80010d0:	482e      	ldr	r0, [pc, #184]	@ (800118c <main+0x208>)
 80010d2:	f003 fecb 	bl	8004e6c <HAL_UART_Transmit>

  sprintf(uartBuf, "OUTPUT: Load Cell [g], Angular Velocity [deg/s]\n");
 80010d6:	4935      	ldr	r1, [pc, #212]	@ (80011ac <main+0x228>)
 80010d8:	482b      	ldr	r0, [pc, #172]	@ (8001188 <main+0x204>)
 80010da:	f004 fed9 	bl	8005e90 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 80010de:	482a      	ldr	r0, [pc, #168]	@ (8001188 <main+0x204>)
 80010e0:	f7ff f8ce 	bl	8000280 <strlen>
 80010e4:	4603      	mov	r3, r0
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	2364      	movs	r3, #100	@ 0x64
 80010ea:	4927      	ldr	r1, [pc, #156]	@ (8001188 <main+0x204>)
 80010ec:	4827      	ldr	r0, [pc, #156]	@ (800118c <main+0x208>)
 80010ee:	f003 febd 	bl	8004e6c <HAL_UART_Transmit>


  /* ----------- ENCODER VALUES INIT --------- */
   int counterValue = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
   int pastCounterValue = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
   float angleValue=0;
 80010fa:	f04f 0300 	mov.w	r3, #0
 80010fe:	60bb      	str	r3, [r7, #8]

   HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001100:	213c      	movs	r1, #60	@ 0x3c
 8001102:	482b      	ldr	r0, [pc, #172]	@ (80011b0 <main+0x22c>)
 8001104:	f003 fa2c 	bl	8004560 <HAL_TIM_Encoder_Start>
   HAL_TIM_Base_Start_IT(&htim3);						// Init clock for outputting data
 8001108:	482a      	ldr	r0, [pc, #168]	@ (80011b4 <main+0x230>)
 800110a:	f003 f921 	bl	8004350 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  // Output when outputBool set to TRUE
	  if (outputBool == 1)
 800110e:	4b2a      	ldr	r3, [pc, #168]	@ (80011b8 <main+0x234>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d1fb      	bne.n	800110e <main+0x18a>
	  {
		  // reset the outputBool
		  outputBool = 0;
 8001116:	4b28      	ldr	r3, [pc, #160]	@ (80011b8 <main+0x234>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]

//		  float weight = NAU7802_getWeight(&hi2c1, false, 16, 1000); // 16 samples
		  float weight = NAU7802_getReading(&hi2c1);
 800111c:	4818      	ldr	r0, [pc, #96]	@ (8001180 <main+0x1fc>)
 800111e:	f000 fcae 	bl	8001a7e <NAU7802_getReading>
 8001122:	ee07 0a90 	vmov	s15, r0
 8001126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800112a:	edc7 7a01 	vstr	s15, [r7, #4]
		  sprintf(uartBuf, "%.2f, %.2f \n", weight, cup);
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff fa12 	bl	8000558 <__aeabi_f2d>
 8001134:	4604      	mov	r4, r0
 8001136:	460d      	mov	r5, r1
 8001138:	4b20      	ldr	r3, [pc, #128]	@ (80011bc <main+0x238>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fa0b 	bl	8000558 <__aeabi_f2d>
 8001142:	4602      	mov	r2, r0
 8001144:	460b      	mov	r3, r1
 8001146:	e9cd 2300 	strd	r2, r3, [sp]
 800114a:	4622      	mov	r2, r4
 800114c:	462b      	mov	r3, r5
 800114e:	491c      	ldr	r1, [pc, #112]	@ (80011c0 <main+0x23c>)
 8001150:	480d      	ldr	r0, [pc, #52]	@ (8001188 <main+0x204>)
 8001152:	f004 fe9d 	bl	8005e90 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, strlen(uartBuf), 100);
 8001156:	480c      	ldr	r0, [pc, #48]	@ (8001188 <main+0x204>)
 8001158:	f7ff f892 	bl	8000280 <strlen>
 800115c:	4603      	mov	r3, r0
 800115e:	b29a      	uxth	r2, r3
 8001160:	2364      	movs	r3, #100	@ 0x64
 8001162:	4909      	ldr	r1, [pc, #36]	@ (8001188 <main+0x204>)
 8001164:	4809      	ldr	r0, [pc, #36]	@ (800118c <main+0x208>)
 8001166:	f003 fe81 	bl	8004e6c <HAL_UART_Transmit>

		  cup = cup + 2;
 800116a:	4b14      	ldr	r3, [pc, #80]	@ (80011bc <main+0x238>)
 800116c:	edd3 7a00 	vldr	s15, [r3]
 8001170:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001174:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001178:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <main+0x238>)
 800117a:	edc3 7a00 	vstr	s15, [r3]
	  if (outputBool == 1)
 800117e:	e7c6      	b.n	800110e <main+0x18a>
 8001180:	200001fc 	.word	0x200001fc
 8001184:	08008298 	.word	0x08008298
 8001188:	20000328 	.word	0x20000328
 800118c:	200002e0 	.word	0x200002e0
 8001190:	080082b0 	.word	0x080082b0
 8001194:	080082c8 	.word	0x080082c8
 8001198:	20000368 	.word	0x20000368
 800119c:	080082f0 	.word	0x080082f0
 80011a0:	08008304 	.word	0x08008304
 80011a4:	20000000 	.word	0x20000000
 80011a8:	08008324 	.word	0x08008324
 80011ac:	08008350 	.word	0x08008350
 80011b0:	20000250 	.word	0x20000250
 80011b4:	20000298 	.word	0x20000298
 80011b8:	2000036c 	.word	0x2000036c
 80011bc:	20000004 	.word	0x20000004
 80011c0:	08008384 	.word	0x08008384

080011c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b094      	sub	sp, #80	@ 0x50
 80011c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ca:	f107 0320 	add.w	r3, r7, #32
 80011ce:	2230      	movs	r2, #48	@ 0x30
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f004 ff40 	bl	8006058 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d8:	f107 030c 	add.w	r3, r7, #12
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e8:	2300      	movs	r3, #0
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	4b28      	ldr	r3, [pc, #160]	@ (8001290 <SystemClock_Config+0xcc>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f0:	4a27      	ldr	r2, [pc, #156]	@ (8001290 <SystemClock_Config+0xcc>)
 80011f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f8:	4b25      	ldr	r3, [pc, #148]	@ (8001290 <SystemClock_Config+0xcc>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001200:	60bb      	str	r3, [r7, #8]
 8001202:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001204:	2300      	movs	r3, #0
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	4b22      	ldr	r3, [pc, #136]	@ (8001294 <SystemClock_Config+0xd0>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a21      	ldr	r2, [pc, #132]	@ (8001294 <SystemClock_Config+0xd0>)
 800120e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001212:	6013      	str	r3, [r2, #0]
 8001214:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <SystemClock_Config+0xd0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800121c:	607b      	str	r3, [r7, #4]
 800121e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001220:	2302      	movs	r3, #2
 8001222:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001224:	2301      	movs	r3, #1
 8001226:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001228:	2310      	movs	r3, #16
 800122a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122c:	2302      	movs	r3, #2
 800122e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001230:	2300      	movs	r3, #0
 8001232:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001234:	2310      	movs	r3, #16
 8001236:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001238:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800123c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800123e:	2304      	movs	r3, #4
 8001240:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001242:	2304      	movs	r3, #4
 8001244:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001246:	f107 0320 	add.w	r3, r7, #32
 800124a:	4618      	mov	r0, r3
 800124c:	f002 fb98 	bl	8003980 <HAL_RCC_OscConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001256:	f000 f99d 	bl	8001594 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125a:	230f      	movs	r3, #15
 800125c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125e:	2302      	movs	r3, #2
 8001260:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001266:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800126a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001270:	f107 030c 	add.w	r3, r7, #12
 8001274:	2102      	movs	r1, #2
 8001276:	4618      	mov	r0, r3
 8001278:	f002 fdfa 	bl	8003e70 <HAL_RCC_ClockConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001282:	f000 f987 	bl	8001594 <Error_Handler>
  }
}
 8001286:	bf00      	nop
 8001288:	3750      	adds	r7, #80	@ 0x50
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40023800 	.word	0x40023800
 8001294:	40007000 	.word	0x40007000

08001298 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <MX_I2C1_Init+0x50>)
 800129e:	4a13      	ldr	r2, [pc, #76]	@ (80012ec <MX_I2C1_Init+0x54>)
 80012a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012a2:	4b11      	ldr	r3, [pc, #68]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012a4:	4a12      	ldr	r2, [pc, #72]	@ (80012f0 <MX_I2C1_Init+0x58>)
 80012a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012a8:	4b0f      	ldr	r3, [pc, #60]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012ae:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012b4:	4b0c      	ldr	r3, [pc, #48]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012bc:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012c2:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012c8:	4b07      	ldr	r3, [pc, #28]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ce:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012d4:	4804      	ldr	r0, [pc, #16]	@ (80012e8 <MX_I2C1_Init+0x50>)
 80012d6:	f001 fa01 	bl	80026dc <HAL_I2C_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012e0:	f000 f958 	bl	8001594 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200001fc 	.word	0x200001fc
 80012ec:	40005400 	.word	0x40005400
 80012f0:	000186a0 	.word	0x000186a0

080012f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08c      	sub	sp, #48	@ 0x30
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	2224      	movs	r2, #36	@ 0x24
 8001300:	2100      	movs	r1, #0
 8001302:	4618      	mov	r0, r3
 8001304:	f004 fea8 	bl	8006058 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001310:	4b21      	ldr	r3, [pc, #132]	@ (8001398 <MX_TIM2_Init+0xa4>)
 8001312:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001316:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001318:	4b1f      	ldr	r3, [pc, #124]	@ (8001398 <MX_TIM2_Init+0xa4>)
 800131a:	2200      	movs	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800131e:	4b1e      	ldr	r3, [pc, #120]	@ (8001398 <MX_TIM2_Init+0xa4>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001324:	4b1c      	ldr	r3, [pc, #112]	@ (8001398 <MX_TIM2_Init+0xa4>)
 8001326:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800132a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800132c:	4b1a      	ldr	r3, [pc, #104]	@ (8001398 <MX_TIM2_Init+0xa4>)
 800132e:	2200      	movs	r2, #0
 8001330:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001332:	4b19      	ldr	r3, [pc, #100]	@ (8001398 <MX_TIM2_Init+0xa4>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001338:	2303      	movs	r3, #3
 800133a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001340:	2301      	movs	r3, #1
 8001342:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001344:	2300      	movs	r3, #0
 8001346:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001348:	2305      	movs	r3, #5
 800134a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800134c:	2300      	movs	r3, #0
 800134e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001350:	2301      	movs	r3, #1
 8001352:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8001358:	2305      	movs	r3, #5
 800135a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800135c:	f107 030c 	add.w	r3, r7, #12
 8001360:	4619      	mov	r1, r3
 8001362:	480d      	ldr	r0, [pc, #52]	@ (8001398 <MX_TIM2_Init+0xa4>)
 8001364:	f003 f856 	bl	8004414 <HAL_TIM_Encoder_Init>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800136e:	f000 f911 	bl	8001594 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	4619      	mov	r1, r3
 800137e:	4806      	ldr	r0, [pc, #24]	@ (8001398 <MX_TIM2_Init+0xa4>)
 8001380:	f003 fca2 	bl	8004cc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800138a:	f000 f903 	bl	8001594 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	3730      	adds	r7, #48	@ 0x30
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000250 	.word	0x20000250

0800139c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013a2:	f107 0308 	add.w	r3, r7, #8
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b0:	463b      	mov	r3, r7
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001430 <MX_TIM3_Init+0x94>)
 80013ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001434 <MX_TIM3_Init+0x98>)
 80013bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400;
 80013be:	4b1c      	ldr	r3, [pc, #112]	@ (8001430 <MX_TIM3_Init+0x94>)
 80013c0:	f242 02d0 	movw	r2, #8400	@ 0x20d0
 80013c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001430 <MX_TIM3_Init+0x94>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50;
 80013cc:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <MX_TIM3_Init+0x94>)
 80013ce:	2232      	movs	r2, #50	@ 0x32
 80013d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d2:	4b17      	ldr	r3, [pc, #92]	@ (8001430 <MX_TIM3_Init+0x94>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d8:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <MX_TIM3_Init+0x94>)
 80013da:	2200      	movs	r2, #0
 80013dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013de:	4814      	ldr	r0, [pc, #80]	@ (8001430 <MX_TIM3_Init+0x94>)
 80013e0:	f002 ff66 	bl	80042b0 <HAL_TIM_Base_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80013ea:	f000 f8d3 	bl	8001594 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013f4:	f107 0308 	add.w	r3, r7, #8
 80013f8:	4619      	mov	r1, r3
 80013fa:	480d      	ldr	r0, [pc, #52]	@ (8001430 <MX_TIM3_Init+0x94>)
 80013fc:	f003 fa2e 	bl	800485c <HAL_TIM_ConfigClockSource>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001406:	f000 f8c5 	bl	8001594 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800140e:	2300      	movs	r3, #0
 8001410:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001412:	463b      	mov	r3, r7
 8001414:	4619      	mov	r1, r3
 8001416:	4806      	ldr	r0, [pc, #24]	@ (8001430 <MX_TIM3_Init+0x94>)
 8001418:	f003 fc56 	bl	8004cc8 <HAL_TIMEx_MasterConfigSynchronization>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001422:	f000 f8b7 	bl	8001594 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000298 	.word	0x20000298
 8001434:	40000400 	.word	0x40000400

08001438 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 800143e:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <MX_USART2_UART_Init+0x50>)
 8001440:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001444:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001448:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001456:	4b0b      	ldr	r3, [pc, #44]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800145c:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 800145e:	220c      	movs	r2, #12
 8001460:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800146e:	4805      	ldr	r0, [pc, #20]	@ (8001484 <MX_USART2_UART_Init+0x4c>)
 8001470:	f003 fcac 	bl	8004dcc <HAL_UART_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800147a:	f000 f88b 	bl	8001594 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200002e0 	.word	0x200002e0
 8001488:	40004400 	.word	0x40004400

0800148c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	@ 0x28
 8001490:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
 80014a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	613b      	str	r3, [r7, #16]
 80014a6:	4b2d      	ldr	r3, [pc, #180]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a2c      	ldr	r2, [pc, #176]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014ac:	f043 0304 	orr.w	r3, r3, #4
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b2a      	ldr	r3, [pc, #168]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	4b26      	ldr	r3, [pc, #152]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a25      	ldr	r2, [pc, #148]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b23      	ldr	r3, [pc, #140]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a1e      	ldr	r2, [pc, #120]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b1c      	ldr	r3, [pc, #112]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	4b18      	ldr	r3, [pc, #96]	@ (800155c <MX_GPIO_Init+0xd0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	4a17      	ldr	r2, [pc, #92]	@ (800155c <MX_GPIO_Init+0xd0>)
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	6313      	str	r3, [r2, #48]	@ 0x30
 8001506:	4b15      	ldr	r3, [pc, #84]	@ (800155c <MX_GPIO_Init+0xd0>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	2120      	movs	r1, #32
 8001516:	4812      	ldr	r0, [pc, #72]	@ (8001560 <MX_GPIO_Init+0xd4>)
 8001518:	f001 f8c6 	bl	80026a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800151c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001522:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001526:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	4619      	mov	r1, r3
 8001532:	480c      	ldr	r0, [pc, #48]	@ (8001564 <MX_GPIO_Init+0xd8>)
 8001534:	f000 ff34 	bl	80023a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001538:	2320      	movs	r3, #32
 800153a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153c:	2301      	movs	r3, #1
 800153e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001544:	2300      	movs	r3, #0
 8001546:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4619      	mov	r1, r3
 800154e:	4804      	ldr	r0, [pc, #16]	@ (8001560 <MX_GPIO_Init+0xd4>)
 8001550:	f000 ff26 	bl	80023a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001554:	bf00      	nop
 8001556:	3728      	adds	r7, #40	@ 0x28
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40023800 	.word	0x40023800
 8001560:	40020000 	.word	0x40020000
 8001564:	40020800 	.word	0x40020800

08001568 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  if (htim->Instance==TIM3) {
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a05      	ldr	r2, [pc, #20]	@ (800158c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d102      	bne.n	8001580 <HAL_TIM_PeriodElapsedCallback+0x18>
	  outputBool = 1;
 800157a:	4b05      	ldr	r3, [pc, #20]	@ (8001590 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800157c:	2201      	movs	r2, #1
 800157e:	701a      	strb	r2, [r3, #0]
  }
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	40000400 	.word	0x40000400
 8001590:	2000036c 	.word	0x2000036c

08001594 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001598:	b672      	cpsid	i
}
 800159a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <Error_Handler+0x8>

080015a0 <NAU7802_isConnected>:
static float _calFactor = 1.0f;

/* Small HAL wrappers */

bool NAU7802_isConnected(I2C_HandleTypeDef *hi2c)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
    /* HAL function cheAcks device ready; uses 8-bit address */
    if (HAL_I2C_IsDeviceReady(hi2c, NAU7802_HAL_ADDR_8BIT, 3, 50) == HAL_OK)
 80015a8:	2332      	movs	r3, #50	@ 0x32
 80015aa:	2203      	movs	r2, #3
 80015ac:	2154      	movs	r1, #84	@ 0x54
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f001 fd04 	bl	8002fbc <HAL_I2C_IsDeviceReady>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <NAU7802_isConnected+0x1e>
        return true;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e000      	b.n	80015c0 <NAU7802_isConnected+0x20>
    return false;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <NAU7802_getRegister>:

uint8_t NAU7802_getRegister(I2C_HandleTypeDef *hi2c, uint8_t reg)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af04      	add	r7, sp, #16
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	70fb      	strb	r3, [r7, #3]
    uint8_t val = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	73fb      	strb	r3, [r7, #15]
    if (HAL_I2C_Mem_Read(hi2c, NAU7802_HAL_ADDR_8BIT, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 100) == HAL_OK)
 80015d8:	78fb      	ldrb	r3, [r7, #3]
 80015da:	b29a      	uxth	r2, r3
 80015dc:	2364      	movs	r3, #100	@ 0x64
 80015de:	9302      	str	r3, [sp, #8]
 80015e0:	2301      	movs	r3, #1
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	f107 030f 	add.w	r3, r7, #15
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	2301      	movs	r3, #1
 80015ec:	2154      	movs	r1, #84	@ 0x54
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f001 fab2 	bl	8002b58 <HAL_I2C_Mem_Read>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <NAU7802_getRegister+0x36>
        return val;
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
 80015fc:	e000      	b.n	8001600 <NAU7802_getRegister+0x38>
    return 0xFF;
 80015fe:	23ff      	movs	r3, #255	@ 0xff
}
 8001600:	4618      	mov	r0, r3
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <NAU7802_setRegister>:

bool NAU7802_setRegister(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af04      	add	r7, sp, #16
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	70fb      	strb	r3, [r7, #3]
 8001614:	4613      	mov	r3, r2
 8001616:	70bb      	strb	r3, [r7, #2]
    if (HAL_I2C_Mem_Write(hi2c, NAU7802_HAL_ADDR_8BIT, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100) == HAL_OK)
 8001618:	78fb      	ldrb	r3, [r7, #3]
 800161a:	b29a      	uxth	r2, r3
 800161c:	2364      	movs	r3, #100	@ 0x64
 800161e:	9302      	str	r3, [sp, #8]
 8001620:	2301      	movs	r3, #1
 8001622:	9301      	str	r3, [sp, #4]
 8001624:	1cbb      	adds	r3, r7, #2
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	2301      	movs	r3, #1
 800162a:	2154      	movs	r1, #84	@ 0x54
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f001 f999 	bl	8002964 <HAL_I2C_Mem_Write>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <NAU7802_setRegister+0x34>
        return true;
 8001638:	2301      	movs	r3, #1
 800163a:	e000      	b.n	800163e <NAU7802_setRegister+0x36>
    return false;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <NAU7802_setBit>:

bool NAU7802_setBit(I2C_HandleTypeDef *hi2c, uint8_t bit, uint8_t reg)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b084      	sub	sp, #16
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	460b      	mov	r3, r1
 8001650:	70fb      	strb	r3, [r7, #3]
 8001652:	4613      	mov	r3, r2
 8001654:	70bb      	strb	r3, [r7, #2]
    uint8_t v = NAU7802_getRegister(hi2c, reg);
 8001656:	78bb      	ldrb	r3, [r7, #2]
 8001658:	4619      	mov	r1, r3
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f7ff ffb4 	bl	80015c8 <NAU7802_getRegister>
 8001660:	4603      	mov	r3, r0
 8001662:	73fb      	strb	r3, [r7, #15]
    v |= (1 << bit);
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	2201      	movs	r2, #1
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	b25a      	sxtb	r2, r3
 800166e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001672:	4313      	orrs	r3, r2
 8001674:	b25b      	sxtb	r3, r3
 8001676:	73fb      	strb	r3, [r7, #15]
    return NAU7802_setRegister(hi2c, reg, v);
 8001678:	7bfa      	ldrb	r2, [r7, #15]
 800167a:	78bb      	ldrb	r3, [r7, #2]
 800167c:	4619      	mov	r1, r3
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7ff ffc2 	bl	8001608 <NAU7802_setRegister>
 8001684:	4603      	mov	r3, r0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <NAU7802_clearBit>:

bool NAU7802_clearBit(I2C_HandleTypeDef *hi2c, uint8_t bit, uint8_t reg)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b084      	sub	sp, #16
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
 8001696:	460b      	mov	r3, r1
 8001698:	70fb      	strb	r3, [r7, #3]
 800169a:	4613      	mov	r3, r2
 800169c:	70bb      	strb	r3, [r7, #2]
    uint8_t v = NAU7802_getRegister(hi2c, reg);
 800169e:	78bb      	ldrb	r3, [r7, #2]
 80016a0:	4619      	mov	r1, r3
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff ff90 	bl	80015c8 <NAU7802_getRegister>
 80016a8:	4603      	mov	r3, r0
 80016aa:	73fb      	strb	r3, [r7, #15]
    v &= ~(1 << bit);
 80016ac:	78fb      	ldrb	r3, [r7, #3]
 80016ae:	2201      	movs	r2, #1
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	b25b      	sxtb	r3, r3
 80016b6:	43db      	mvns	r3, r3
 80016b8:	b25a      	sxtb	r2, r3
 80016ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016be:	4013      	ands	r3, r2
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	73fb      	strb	r3, [r7, #15]
    return NAU7802_setRegister(hi2c, reg, v);
 80016c4:	7bfa      	ldrb	r2, [r7, #15]
 80016c6:	78bb      	ldrb	r3, [r7, #2]
 80016c8:	4619      	mov	r1, r3
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7ff ff9c 	bl	8001608 <NAU7802_setRegister>
 80016d0:	4603      	mov	r3, r0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <NAU7802_getBit>:

bool NAU7802_getBit(I2C_HandleTypeDef *hi2c, uint8_t bit, uint8_t reg)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b084      	sub	sp, #16
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	460b      	mov	r3, r1
 80016e4:	70fb      	strb	r3, [r7, #3]
 80016e6:	4613      	mov	r3, r2
 80016e8:	70bb      	strb	r3, [r7, #2]
    uint8_t v = NAU7802_getRegister(hi2c, reg);
 80016ea:	78bb      	ldrb	r3, [r7, #2]
 80016ec:	4619      	mov	r1, r3
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff ff6a 	bl	80015c8 <NAU7802_getRegister>
 80016f4:	4603      	mov	r3, r0
 80016f6:	73fb      	strb	r3, [r7, #15]
    return ((v & (1 << bit)) != 0);
 80016f8:	7bfa      	ldrb	r2, [r7, #15]
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	fa42 f303 	asr.w	r3, r2, r3
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	2b00      	cmp	r3, #0
 8001706:	bf14      	ite	ne
 8001708:	2301      	movne	r3, #1
 800170a:	2300      	moveq	r3, #0
 800170c:	b2db      	uxtb	r3, r3
}
 800170e:	4618      	mov	r0, r3
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <NAU7802_get24Bit>:

int32_t NAU7802_get24Bit(I2C_HandleTypeDef *hi2c, uint8_t regMSB)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b088      	sub	sp, #32
 800171a:	af04      	add	r7, sp, #16
 800171c:	6078      	str	r0, [r7, #4]
 800171e:	460b      	mov	r3, r1
 8001720:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[3] = {0};
 8001722:	f107 0308 	add.w	r3, r7, #8
 8001726:	2100      	movs	r1, #0
 8001728:	460a      	mov	r2, r1
 800172a:	801a      	strh	r2, [r3, #0]
 800172c:	460a      	mov	r2, r1
 800172e:	709a      	strb	r2, [r3, #2]
    if (HAL_I2C_Mem_Read(hi2c, NAU7802_HAL_ADDR_8BIT, regMSB, I2C_MEMADD_SIZE_8BIT, buf, 3, 200) != HAL_OK)
 8001730:	78fb      	ldrb	r3, [r7, #3]
 8001732:	b29a      	uxth	r2, r3
 8001734:	23c8      	movs	r3, #200	@ 0xc8
 8001736:	9302      	str	r3, [sp, #8]
 8001738:	2303      	movs	r3, #3
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	f107 0308 	add.w	r3, r7, #8
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2301      	movs	r3, #1
 8001744:	2154      	movs	r1, #84	@ 0x54
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f001 fa06 	bl	8002b58 <HAL_I2C_Mem_Read>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <NAU7802_get24Bit+0x40>
        return 0;
 8001752:	2300      	movs	r3, #0
 8001754:	e011      	b.n	800177a <NAU7802_get24Bit+0x64>

    uint32_t unsigned32 = ((uint32_t)buf[0] << 16) | ((uint32_t)buf[1] << 8) | (uint32_t)buf[2];
 8001756:	7a3b      	ldrb	r3, [r7, #8]
 8001758:	041a      	lsls	r2, r3, #16
 800175a:	7a7b      	ldrb	r3, [r7, #9]
 800175c:	021b      	lsls	r3, r3, #8
 800175e:	4313      	orrs	r3, r2
 8001760:	7aba      	ldrb	r2, [r7, #10]
 8001762:	4313      	orrs	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
    /* sign extend if needed */
    if (unsigned32 & 0x00800000)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <NAU7802_get24Bit+0x62>
        unsigned32 |= 0xFF000000;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001776:	60fb      	str	r3, [r7, #12]
    return (int32_t)unsigned32;
 8001778:	68fb      	ldr	r3, [r7, #12]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <NAU7802_available>:

bool NAU7802_available(I2C_HandleTypeDef *hi2c)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
    return NAU7802_getBit(hi2c, NAU7802_PU_CTRL_CR, NAU7802_PU_CTRL);
 800178a:	2200      	movs	r2, #0
 800178c:	2105      	movs	r1, #5
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7ff ffa3 	bl	80016da <NAU7802_getBit>
 8001794:	4603      	mov	r3, r0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <NAU7802_reset>:

/* Basic control functions */

bool NAU7802_reset(I2C_HandleTypeDef *hi2c)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
    if (!NAU7802_setBit(hi2c, NAU7802_PU_CTRL_RR, NAU7802_PU_CTRL)) return false;
 80017a6:	2200      	movs	r2, #0
 80017a8:	2100      	movs	r1, #0
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff ff4b 	bl	8001646 <NAU7802_setBit>
 80017b0:	4603      	mov	r3, r0
 80017b2:	f083 0301 	eor.w	r3, r3, #1
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <NAU7802_reset+0x22>
 80017bc:	2300      	movs	r3, #0
 80017be:	e010      	b.n	80017e2 <NAU7802_reset+0x44>
    HAL_Delay(1);
 80017c0:	2001      	movs	r0, #1
 80017c2:	f000 fcb7 	bl	8002134 <HAL_Delay>
    if (!NAU7802_clearBit(hi2c, NAU7802_PU_CTRL_RR, NAU7802_PU_CTRL)) return false;
 80017c6:	2200      	movs	r2, #0
 80017c8:	2100      	movs	r1, #0
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7ff ff5f 	bl	800168e <NAU7802_clearBit>
 80017d0:	4603      	mov	r3, r0
 80017d2:	f083 0301 	eor.w	r3, r3, #1
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <NAU7802_reset+0x42>
 80017dc:	2300      	movs	r3, #0
 80017de:	e000      	b.n	80017e2 <NAU7802_reset+0x44>
    return true;
 80017e0:	2301      	movs	r3, #1
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <NAU7802_powerUp>:

bool NAU7802_powerUp(I2C_HandleTypeDef *hi2c)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
    if (!NAU7802_setBit(hi2c, NAU7802_PU_CTRL_PUD, NAU7802_PU_CTRL)) return false;
 80017f2:	2200      	movs	r2, #0
 80017f4:	2101      	movs	r1, #1
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7ff ff25 	bl	8001646 <NAU7802_setBit>
 80017fc:	4603      	mov	r3, r0
 80017fe:	f083 0301 	eor.w	r3, r3, #1
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <NAU7802_powerUp+0x22>
 8001808:	2300      	movs	r3, #0
 800180a:	e028      	b.n	800185e <NAU7802_powerUp+0x74>
    if (!NAU7802_setBit(hi2c, NAU7802_PU_CTRL_PUA, NAU7802_PU_CTRL)) return false;
 800180c:	2200      	movs	r2, #0
 800180e:	2102      	movs	r1, #2
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ff18 	bl	8001646 <NAU7802_setBit>
 8001816:	4603      	mov	r3, r0
 8001818:	f083 0301 	eor.w	r3, r3, #1
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <NAU7802_powerUp+0x3c>
 8001822:	2300      	movs	r3, #0
 8001824:	e01b      	b.n	800185e <NAU7802_powerUp+0x74>

    /* wait for PUR bit */
    for (int i=0;i<200;i++)
 8001826:	2300      	movs	r3, #0
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	e00d      	b.n	8001848 <NAU7802_powerUp+0x5e>
    {
        if (NAU7802_getBit(hi2c, NAU7802_PU_CTRL_PUR, NAU7802_PU_CTRL)) break;
 800182c:	2200      	movs	r2, #0
 800182e:	2103      	movs	r1, #3
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff ff52 	bl	80016da <NAU7802_getBit>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d109      	bne.n	8001850 <NAU7802_powerUp+0x66>
        HAL_Delay(1);
 800183c:	2001      	movs	r0, #1
 800183e:	f000 fc79 	bl	8002134 <HAL_Delay>
    for (int i=0;i<200;i++)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	3301      	adds	r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2bc7      	cmp	r3, #199	@ 0xc7
 800184c:	ddee      	ble.n	800182c <NAU7802_powerUp+0x42>
 800184e:	e000      	b.n	8001852 <NAU7802_powerUp+0x68>
        if (NAU7802_getBit(hi2c, NAU7802_PU_CTRL_PUR, NAU7802_PU_CTRL)) break;
 8001850:	bf00      	nop
    }
    /* start cycle */
    return NAU7802_setBit(hi2c, NAU7802_PU_CTRL_CS, NAU7802_PU_CTRL);
 8001852:	2200      	movs	r2, #0
 8001854:	2104      	movs	r1, #4
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff fef5 	bl	8001646 <NAU7802_setBit>
 800185c:	4603      	mov	r3, r0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <NAU7802_setLDO>:

bool NAU7802_setLDO(I2C_HandleTypeDef *hi2c, uint8_t ldoValue)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b084      	sub	sp, #16
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
 800186e:	460b      	mov	r3, r1
 8001870:	70fb      	strb	r3, [r7, #3]
    uint8_t v = NAU7802_getRegister(hi2c, NAU7802_CTRL1);
 8001872:	2101      	movs	r1, #1
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7ff fea7 	bl	80015c8 <NAU7802_getRegister>
 800187a:	4603      	mov	r3, r0
 800187c:	73fb      	strb	r3, [r7, #15]
    v &= 0b11000111;
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8001884:	73fb      	strb	r3, [r7, #15]
    v |= ( (ldoValue & 0x07) << NAU7802_CTRL1_VLDO );
 8001886:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800188a:	015b      	lsls	r3, r3, #5
 800188c:	b25a      	sxtb	r2, r3
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	4313      	orrs	r3, r2
 8001894:	b25b      	sxtb	r3, r3
 8001896:	73fb      	strb	r3, [r7, #15]
    if (!NAU7802_setRegister(hi2c, NAU7802_CTRL1, v)) return false;
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	461a      	mov	r2, r3
 800189c:	2101      	movs	r1, #1
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff feb2 	bl	8001608 <NAU7802_setRegister>
 80018a4:	4603      	mov	r3, r0
 80018a6:	f083 0301 	eor.w	r3, r3, #1
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <NAU7802_setLDO+0x4e>
 80018b0:	2300      	movs	r3, #0
 80018b2:	e005      	b.n	80018c0 <NAU7802_setLDO+0x5a>
    return NAU7802_setBit(hi2c, NAU7802_PU_CTRL_AVDDS, NAU7802_PU_CTRL);
 80018b4:	2200      	movs	r2, #0
 80018b6:	2107      	movs	r1, #7
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff fec4 	bl	8001646 <NAU7802_setBit>
 80018be:	4603      	mov	r3, r0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <NAU7802_setGain>:

bool NAU7802_setGain(I2C_HandleTypeDef *hi2c, uint8_t gainValue)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	460b      	mov	r3, r1
 80018d2:	70fb      	strb	r3, [r7, #3]
    uint8_t v = NAU7802_getRegister(hi2c, NAU7802_CTRL1);
 80018d4:	2101      	movs	r1, #1
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff fe76 	bl	80015c8 <NAU7802_getRegister>
 80018dc:	4603      	mov	r3, r0
 80018de:	73fb      	strb	r3, [r7, #15]
    v &= 0b11111000;
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	f023 0307 	bic.w	r3, r3, #7
 80018e6:	73fb      	strb	r3, [r7, #15]
    v |= (gainValue & 0x07);
 80018e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018ec:	f003 0307 	and.w	r3, r3, #7
 80018f0:	b25a      	sxtb	r2, r3
 80018f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	b25b      	sxtb	r3, r3
 80018fa:	73fb      	strb	r3, [r7, #15]
    return NAU7802_setRegister(hi2c, NAU7802_CTRL1, v);
 80018fc:	7bfb      	ldrb	r3, [r7, #15]
 80018fe:	461a      	mov	r2, r3
 8001900:	2101      	movs	r1, #1
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f7ff fe80 	bl	8001608 <NAU7802_setRegister>
 8001908:	4603      	mov	r3, r0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <NAU7802_setSampleRate>:

bool NAU7802_setSampleRate(I2C_HandleTypeDef *hi2c, uint8_t rateValue)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b084      	sub	sp, #16
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	460b      	mov	r3, r1
 800191c:	70fb      	strb	r3, [r7, #3]
    if (rateValue > 0x07) rateValue = 0x07;
 800191e:	78fb      	ldrb	r3, [r7, #3]
 8001920:	2b07      	cmp	r3, #7
 8001922:	d901      	bls.n	8001928 <NAU7802_setSampleRate+0x16>
 8001924:	2307      	movs	r3, #7
 8001926:	70fb      	strb	r3, [r7, #3]
    uint8_t v = NAU7802_getRegister(hi2c, NAU7802_CTRL2);
 8001928:	2102      	movs	r1, #2
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f7ff fe4c 	bl	80015c8 <NAU7802_getRegister>
 8001930:	4603      	mov	r3, r0
 8001932:	73fb      	strb	r3, [r7, #15]
    v &= 0b10001111;
 8001934:	7bfb      	ldrb	r3, [r7, #15]
 8001936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800193a:	73fb      	strb	r3, [r7, #15]
    v |= (rateValue & 0x07) << 4;
 800193c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001940:	011b      	lsls	r3, r3, #4
 8001942:	b25b      	sxtb	r3, r3
 8001944:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001948:	b25a      	sxtb	r2, r3
 800194a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800194e:	4313      	orrs	r3, r2
 8001950:	b25b      	sxtb	r3, r3
 8001952:	73fb      	strb	r3, [r7, #15]
    return NAU7802_setRegister(hi2c, NAU7802_CTRL2, v);
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	461a      	mov	r2, r3
 8001958:	2102      	movs	r1, #2
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff fe54 	bl	8001608 <NAU7802_setRegister>
 8001960:	4603      	mov	r3, r0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <NAU7802_begin>:

/* begin: a basic init similar to Arduino begin() */
bool NAU7802_begin(I2C_HandleTypeDef *hi2c)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b084      	sub	sp, #16
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
    if (!NAU7802_isConnected(hi2c)) {
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff fe14 	bl	80015a0 <NAU7802_isConnected>
 8001978:	4603      	mov	r3, r0
 800197a:	f083 0301 	eor.w	r3, r3, #1
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d00d      	beq.n	80019a0 <NAU7802_begin+0x36>
        /* try once more like Arduino library does */
        HAL_Delay(10);
 8001984:	200a      	movs	r0, #10
 8001986:	f000 fbd5 	bl	8002134 <HAL_Delay>
        if (!NAU7802_isConnected(hi2c)) return false;
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff fe08 	bl	80015a0 <NAU7802_isConnected>
 8001990:	4603      	mov	r3, r0
 8001992:	f083 0301 	eor.w	r3, r3, #1
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <NAU7802_begin+0x36>
 800199c:	2300      	movs	r3, #0
 800199e:	e06a      	b.n	8001a76 <NAU7802_begin+0x10c>
    }

    bool result = true;
 80019a0:	2301      	movs	r3, #1
 80019a2:	73fb      	strb	r3, [r7, #15]
    result &= NAU7802_reset(hi2c);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff fefa 	bl	800179e <NAU7802_reset>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461a      	mov	r2, r3
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	bf14      	ite	ne
 80019b6:	2301      	movne	r3, #1
 80019b8:	2300      	moveq	r3, #0
 80019ba:	73fb      	strb	r3, [r7, #15]
    result &= NAU7802_powerUp(hi2c);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff ff14 	bl	80017ea <NAU7802_powerUp>
 80019c2:	4603      	mov	r3, r0
 80019c4:	461a      	mov	r2, r3
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
 80019c8:	4013      	ands	r3, r2
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	bf14      	ite	ne
 80019ce:	2301      	movne	r3, #1
 80019d0:	2300      	moveq	r3, #0
 80019d2:	73fb      	strb	r3, [r7, #15]

    /* Set LDO to 3.3V (value 3 according to datasheet options) */
    result &= NAU7802_setLDO(hi2c, 3);
 80019d4:	2103      	movs	r1, #3
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff ff45 	bl	8001866 <NAU7802_setLDO>
 80019dc:	4603      	mov	r3, r0
 80019de:	461a      	mov	r2, r3
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	4013      	ands	r3, r2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	bf14      	ite	ne
 80019e8:	2301      	movne	r3, #1
 80019ea:	2300      	moveq	r3, #0
 80019ec:	73fb      	strb	r3, [r7, #15]

    /* default gain 128 in Arduino lib corresponds to value 7 (0..7) */
    result &= NAU7802_setGain(hi2c, 7);
 80019ee:	2107      	movs	r1, #7
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ff69 	bl	80018c8 <NAU7802_setGain>
 80019f6:	4603      	mov	r3, r0
 80019f8:	461a      	mov	r2, r3
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	4013      	ands	r3, r2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	bf14      	ite	ne
 8001a02:	2301      	movne	r3, #1
 8001a04:	2300      	moveq	r3, #0
 8001a06:	73fb      	strb	r3, [r7, #15]

    /* 80 SPS = value 3 in library (CRS bits): typical default: set to 80 */
    /* 320 SPS = increase sample rate */
    result &= NAU7802_setSampleRate(hi2c, 7);
 8001a08:	2107      	movs	r1, #7
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff ff81 	bl	8001912 <NAU7802_setSampleRate>
 8001a10:	4603      	mov	r3, r0
 8001a12:	461a      	mov	r2, r3
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	4013      	ands	r3, r2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	bf14      	ite	ne
 8001a1c:	2301      	movne	r3, #1
 8001a1e:	2300      	moveq	r3, #0
 8001a20:	73fb      	strb	r3, [r7, #15]

    /* clear CLK_CHP per Arduino lib (set bits in ADC register) - replicate */
    uint8_t adc = NAU7802_getRegister(hi2c, NAU7802_ADC);
 8001a22:	2115      	movs	r1, #21
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff fdcf 	bl	80015c8 <NAU7802_getRegister>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	73bb      	strb	r3, [r7, #14]
    adc |= 0x30;
 8001a2e:	7bbb      	ldrb	r3, [r7, #14]
 8001a30:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001a34:	73bb      	strb	r3, [r7, #14]
    result &= NAU7802_setRegister(hi2c, NAU7802_ADC, adc);
 8001a36:	7bbb      	ldrb	r3, [r7, #14]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	2115      	movs	r1, #21
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff fde3 	bl	8001608 <NAU7802_setRegister>
 8001a42:	4603      	mov	r3, r0
 8001a44:	461a      	mov	r2, r3
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	bf14      	ite	ne
 8001a4e:	2301      	movne	r3, #1
 8001a50:	2300      	moveq	r3, #0
 8001a52:	73fb      	strb	r3, [r7, #15]

    /* enable PGA cap - set bit in PGA_PWR */
    result &= NAU7802_setBit(hi2c, 0 /*PGA_CAP_EN bit index varies*/ , NAU7802_PGA_PWR) || true; // best-effort
 8001a54:	221c      	movs	r2, #28
 8001a56:	2100      	movs	r1, #0
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff fdf4 	bl	8001646 <NAU7802_setBit>
 8001a5e:	2201      	movs	r2, #1
 8001a60:	7bfb      	ldrb	r3, [r7, #15]
 8001a62:	4013      	ands	r3, r2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	bf14      	ite	ne
 8001a68:	2301      	movne	r3, #1
 8001a6a:	2300      	moveq	r3, #0
 8001a6c:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(200); /* allow LDO ramp */
 8001a6e:	20c8      	movs	r0, #200	@ 0xc8
 8001a70:	f000 fb60 	bl	8002134 <HAL_Delay>

    return result;
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <NAU7802_getReading>:

/* Read one 24-bit reading (ADCO_B2..B0) */
int32_t NAU7802_getReading(I2C_HandleTypeDef *hi2c)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
    return NAU7802_get24Bit(hi2c, NAU7802_ADCO_B2);
 8001a86:	2112      	movs	r1, #18
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff fe44 	bl	8001716 <NAU7802_get24Bit>
 8001a8e:	4603      	mov	r3, r0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <NAU7802_getAverage>:

/* Average multiple readings (waits for available) */
int32_t NAU7802_getAverage(I2C_HandleTypeDef *hi2c, uint8_t samples, uint32_t timeout_ms)
{
 8001a98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a9c:	b08a      	sub	sp, #40	@ 0x28
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	60f8      	str	r0, [r7, #12]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	607a      	str	r2, [r7, #4]
 8001aa6:	72fb      	strb	r3, [r7, #11]
    int64_t total = 0;
 8001aa8:	f04f 0200 	mov.w	r2, #0
 8001aac:	f04f 0300 	mov.w	r3, #0
 8001ab0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    uint8_t got = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	77fb      	strb	r3, [r7, #31]
    uint32_t start = HAL_GetTick();
 8001ab8:	f000 fb30 	bl	800211c <HAL_GetTick>
 8001abc:	61b8      	str	r0, [r7, #24]

    while (got < samples)
 8001abe:	e027      	b.n	8001b10 <NAU7802_getAverage+0x78>
    {
        if (NAU7802_available(hi2c))
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f7ff fe5e 	bl	8001782 <NAU7802_available>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d013      	beq.n	8001af4 <NAU7802_getAverage+0x5c>
        {
            int32_t v = NAU7802_getReading(hi2c);
 8001acc:	68f8      	ldr	r0, [r7, #12]
 8001ace:	f7ff ffd6 	bl	8001a7e <NAU7802_getReading>
 8001ad2:	6178      	str	r0, [r7, #20]
            total += v;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	17da      	asrs	r2, r3, #31
 8001ad8:	461c      	mov	r4, r3
 8001ada:	4615      	mov	r5, r2
 8001adc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ae0:	eb12 0804 	adds.w	r8, r2, r4
 8001ae4:	eb43 0905 	adc.w	r9, r3, r5
 8001ae8:	e9c7 8908 	strd	r8, r9, [r7, #32]
            got++;
 8001aec:	7ffb      	ldrb	r3, [r7, #31]
 8001aee:	3301      	adds	r3, #1
 8001af0:	77fb      	strb	r3, [r7, #31]
 8001af2:	e002      	b.n	8001afa <NAU7802_getAverage+0x62>
        } else {
            HAL_Delay(1);
 8001af4:	2001      	movs	r0, #1
 8001af6:	f000 fb1d 	bl	8002134 <HAL_Delay>
        }
        if (timeout_ms && (HAL_GetTick() - start > timeout_ms)) break;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d007      	beq.n	8001b10 <NAU7802_getAverage+0x78>
 8001b00:	f000 fb0c 	bl	800211c <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d304      	bcc.n	8001b1a <NAU7802_getAverage+0x82>
    while (got < samples)
 8001b10:	7ffa      	ldrb	r2, [r7, #31]
 8001b12:	7afb      	ldrb	r3, [r7, #11]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d3d3      	bcc.n	8001ac0 <NAU7802_getAverage+0x28>
 8001b18:	e000      	b.n	8001b1c <NAU7802_getAverage+0x84>
        if (timeout_ms && (HAL_GetTick() - start > timeout_ms)) break;
 8001b1a:	bf00      	nop
    }

    if (got == 0) return 0;
 8001b1c:	7ffb      	ldrb	r3, [r7, #31]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <NAU7802_getAverage+0x8e>
 8001b22:	2300      	movs	r3, #0
 8001b24:	e00c      	b.n	8001b40 <NAU7802_getAverage+0xa8>
    return (int32_t)(total / got);
 8001b26:	7ffb      	ldrb	r3, [r7, #31]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	469a      	mov	sl, r3
 8001b2c:	4693      	mov	fp, r2
 8001b2e:	4652      	mov	r2, sl
 8001b30:	465b      	mov	r3, fp
 8001b32:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b36:	f7ff f83f 	bl	8000bb8 <__aeabi_ldivmod>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	4613      	mov	r3, r2
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3728      	adds	r7, #40	@ 0x28
 8001b44:	46bd      	mov	sp, r7
 8001b46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001b4c <NAU7802_setZeroOffset>:

/* Simple calibration helpers */
void NAU7802_setZeroOffset(int32_t val) { _zeroOffset = val; }
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	4a04      	ldr	r2, [pc, #16]	@ (8001b68 <NAU7802_setZeroOffset+0x1c>)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6013      	str	r3, [r2, #0]
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	20000370 	.word	0x20000370

08001b6c <NAU7802_setCalibrationFactor>:
int32_t NAU7802_getZeroOffset(void) { return _zeroOffset; }
void NAU7802_setCalibrationFactor(float f) { _calFactor = f; }
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b76:	4a04      	ldr	r2, [pc, #16]	@ (8001b88 <NAU7802_setCalibrationFactor+0x1c>)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6013      	str	r3, [r2, #0]
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	20000008 	.word	0x20000008

08001b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	4b10      	ldr	r3, [pc, #64]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001b9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	603b      	str	r3, [r7, #0]
 8001bb2:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	4a08      	ldr	r2, [pc, #32]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bbe:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc6:	603b      	str	r3, [r7, #0]
 8001bc8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bca:	2007      	movs	r0, #7
 8001bcc:	f000 fba6 	bl	800231c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bd0:	bf00      	nop
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40023800 	.word	0x40023800

08001bdc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a19      	ldr	r2, [pc, #100]	@ (8001c60 <HAL_I2C_MspInit+0x84>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d12b      	bne.n	8001c56 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	4b18      	ldr	r3, [pc, #96]	@ (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	4a17      	ldr	r2, [pc, #92]	@ (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c08:	f043 0302 	orr.w	r3, r3, #2
 8001c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0e:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c1a:	23c0      	movs	r3, #192	@ 0xc0
 8001c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c1e:	2312      	movs	r3, #18
 8001c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c26:	2303      	movs	r3, #3
 8001c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c2a:	2304      	movs	r3, #4
 8001c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2e:	f107 0314 	add.w	r3, r7, #20
 8001c32:	4619      	mov	r1, r3
 8001c34:	480c      	ldr	r0, [pc, #48]	@ (8001c68 <HAL_I2C_MspInit+0x8c>)
 8001c36:	f000 fbb3 	bl	80023a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	4a08      	ldr	r2, [pc, #32]	@ (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_I2C_MspInit+0x88>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001c56:	bf00      	nop
 8001c58:	3728      	adds	r7, #40	@ 0x28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40005400 	.word	0x40005400
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020400 	.word	0x40020400

08001c6c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 0314 	add.w	r3, r7, #20
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c8c:	d12b      	bne.n	8001ce6 <HAL_TIM_Encoder_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	4b17      	ldr	r3, [pc, #92]	@ (8001cf0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	4a16      	ldr	r2, [pc, #88]	@ (8001cf0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c9e:	4b14      	ldr	r3, [pc, #80]	@ (8001cf0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	613b      	str	r3, [r7, #16]
 8001ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	4a0f      	ldr	r2, [pc, #60]	@ (8001cf0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cba:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cda:	f107 0314 	add.w	r3, r7, #20
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4804      	ldr	r0, [pc, #16]	@ (8001cf4 <HAL_TIM_Encoder_MspInit+0x88>)
 8001ce2:	f000 fb5d 	bl	80023a0 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ce6:	bf00      	nop
 8001ce8:	3728      	adds	r7, #40	@ 0x28
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40020000 	.word	0x40020000

08001cf8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a0e      	ldr	r2, [pc, #56]	@ (8001d40 <HAL_TIM_Base_MspInit+0x48>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d115      	bne.n	8001d36 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d44 <HAL_TIM_Base_MspInit+0x4c>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	4a0c      	ldr	r2, [pc, #48]	@ (8001d44 <HAL_TIM_Base_MspInit+0x4c>)
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d44 <HAL_TIM_Base_MspInit+0x4c>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d26:	2200      	movs	r2, #0
 8001d28:	2100      	movs	r1, #0
 8001d2a:	201d      	movs	r0, #29
 8001d2c:	f000 fb01 	bl	8002332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d30:	201d      	movs	r0, #29
 8001d32:	f000 fb1a 	bl	800236a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40000400 	.word	0x40000400
 8001d44:	40023800 	.word	0x40023800

08001d48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08a      	sub	sp, #40	@ 0x28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a19      	ldr	r2, [pc, #100]	@ (8001dcc <HAL_UART_MspInit+0x84>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d12b      	bne.n	8001dc2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	4b18      	ldr	r3, [pc, #96]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	4a17      	ldr	r2, [pc, #92]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d82:	613b      	str	r3, [r7, #16]
 8001d84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	4a10      	ldr	r2, [pc, #64]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d96:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <HAL_UART_MspInit+0x88>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001da2:	230c      	movs	r3, #12
 8001da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da6:	2302      	movs	r3, #2
 8001da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dae:	2303      	movs	r3, #3
 8001db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001db2:	2307      	movs	r3, #7
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db6:	f107 0314 	add.w	r3, r7, #20
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4805      	ldr	r0, [pc, #20]	@ (8001dd4 <HAL_UART_MspInit+0x8c>)
 8001dbe:	f000 faef 	bl	80023a0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001dc2:	bf00      	nop
 8001dc4:	3728      	adds	r7, #40	@ 0x28
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40004400 	.word	0x40004400
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40020000 	.word	0x40020000

08001dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <NMI_Handler+0x4>

08001de0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <HardFault_Handler+0x4>

08001de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <MemManage_Handler+0x4>

08001df0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <BusFault_Handler+0x4>

08001df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <UsageFault_Handler+0x4>

08001e00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e2e:	f000 f961 	bl	80020f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e3c:	4802      	ldr	r0, [pc, #8]	@ (8001e48 <TIM3_IRQHandler+0x10>)
 8001e3e:	f002 fc1d 	bl	800467c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000298 	.word	0x20000298

08001e4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  return 1;
 8001e50:	2301      	movs	r3, #1
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <_kill>:

int _kill(int pid, int sig)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e66:	f004 f8ff 	bl	8006068 <__errno>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2216      	movs	r2, #22
 8001e6e:	601a      	str	r2, [r3, #0]
  return -1;
 8001e70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <_exit>:

void _exit (int status)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e84:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff ffe7 	bl	8001e5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e8e:	bf00      	nop
 8001e90:	e7fd      	b.n	8001e8e <_exit+0x12>

08001e92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b086      	sub	sp, #24
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	60f8      	str	r0, [r7, #12]
 8001e9a:	60b9      	str	r1, [r7, #8]
 8001e9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	e00a      	b.n	8001eba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	4601      	mov	r1, r0
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	1c5a      	adds	r2, r3, #1
 8001eae:	60ba      	str	r2, [r7, #8]
 8001eb0:	b2ca      	uxtb	r2, r1
 8001eb2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	dbf0      	blt.n	8001ea4 <_read+0x12>
  }

  return len;
 8001ec2:	687b      	ldr	r3, [r7, #4]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3718      	adds	r7, #24
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	e009      	b.n	8001ef2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	60ba      	str	r2, [r7, #8]
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	617b      	str	r3, [r7, #20]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	dbf1      	blt.n	8001ede <_write+0x12>
  }
  return len;
 8001efa:	687b      	ldr	r3, [r7, #4]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <_close>:

int _close(int file)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f2c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_isatty>:

int _isatty(int file)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f44:	2301      	movs	r3, #1
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b085      	sub	sp, #20
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	60f8      	str	r0, [r7, #12]
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f74:	4a14      	ldr	r2, [pc, #80]	@ (8001fc8 <_sbrk+0x5c>)
 8001f76:	4b15      	ldr	r3, [pc, #84]	@ (8001fcc <_sbrk+0x60>)
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f80:	4b13      	ldr	r3, [pc, #76]	@ (8001fd0 <_sbrk+0x64>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d102      	bne.n	8001f8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f88:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <_sbrk+0x64>)
 8001f8a:	4a12      	ldr	r2, [pc, #72]	@ (8001fd4 <_sbrk+0x68>)
 8001f8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f8e:	4b10      	ldr	r3, [pc, #64]	@ (8001fd0 <_sbrk+0x64>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4413      	add	r3, r2
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d207      	bcs.n	8001fac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f9c:	f004 f864 	bl	8006068 <__errno>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	220c      	movs	r2, #12
 8001fa4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fa6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001faa:	e009      	b.n	8001fc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <_sbrk+0x64>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fb2:	4b07      	ldr	r3, [pc, #28]	@ (8001fd0 <_sbrk+0x64>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	4a05      	ldr	r2, [pc, #20]	@ (8001fd0 <_sbrk+0x64>)
 8001fbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3718      	adds	r7, #24
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20020000 	.word	0x20020000
 8001fcc:	00000400 	.word	0x00000400
 8001fd0:	20000374 	.word	0x20000374
 8001fd4:	200004c8 	.word	0x200004c8

08001fd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fdc:	4b06      	ldr	r3, [pc, #24]	@ (8001ff8 <SystemInit+0x20>)
 8001fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fe2:	4a05      	ldr	r2, [pc, #20]	@ (8001ff8 <SystemInit+0x20>)
 8001fe4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fe8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fec:	bf00      	nop
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	e000ed00 	.word	0xe000ed00

08001ffc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ffc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002034 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002000:	f7ff ffea 	bl	8001fd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002004:	480c      	ldr	r0, [pc, #48]	@ (8002038 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002006:	490d      	ldr	r1, [pc, #52]	@ (800203c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002008:	4a0d      	ldr	r2, [pc, #52]	@ (8002040 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800200a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800200c:	e002      	b.n	8002014 <LoopCopyDataInit>

0800200e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800200e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002010:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002012:	3304      	adds	r3, #4

08002014 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002014:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002016:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002018:	d3f9      	bcc.n	800200e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800201a:	4a0a      	ldr	r2, [pc, #40]	@ (8002044 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800201c:	4c0a      	ldr	r4, [pc, #40]	@ (8002048 <LoopFillZerobss+0x22>)
  movs r3, #0
 800201e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002020:	e001      	b.n	8002026 <LoopFillZerobss>

08002022 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002022:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002024:	3204      	adds	r2, #4

08002026 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002026:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002028:	d3fb      	bcc.n	8002022 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800202a:	f004 f823 	bl	8006074 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800202e:	f7fe ffa9 	bl	8000f84 <main>
  bx  lr    
 8002032:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002034:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002038:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800203c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002040:	08008734 	.word	0x08008734
  ldr r2, =_sbss
 8002044:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002048:	200004c8 	.word	0x200004c8

0800204c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800204c:	e7fe      	b.n	800204c <ADC_IRQHandler>
	...

08002050 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002054:	4b0e      	ldr	r3, [pc, #56]	@ (8002090 <HAL_Init+0x40>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a0d      	ldr	r2, [pc, #52]	@ (8002090 <HAL_Init+0x40>)
 800205a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800205e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002060:	4b0b      	ldr	r3, [pc, #44]	@ (8002090 <HAL_Init+0x40>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a0a      	ldr	r2, [pc, #40]	@ (8002090 <HAL_Init+0x40>)
 8002066:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800206a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800206c:	4b08      	ldr	r3, [pc, #32]	@ (8002090 <HAL_Init+0x40>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a07      	ldr	r2, [pc, #28]	@ (8002090 <HAL_Init+0x40>)
 8002072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002076:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002078:	2003      	movs	r0, #3
 800207a:	f000 f94f 	bl	800231c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800207e:	2000      	movs	r0, #0
 8002080:	f000 f808 	bl	8002094 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002084:	f7ff fd82 	bl	8001b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40023c00 	.word	0x40023c00

08002094 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800209c:	4b12      	ldr	r3, [pc, #72]	@ (80020e8 <HAL_InitTick+0x54>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b12      	ldr	r3, [pc, #72]	@ (80020ec <HAL_InitTick+0x58>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	4619      	mov	r1, r3
 80020a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b2:	4618      	mov	r0, r3
 80020b4:	f000 f967 	bl	8002386 <HAL_SYSTICK_Config>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e00e      	b.n	80020e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b0f      	cmp	r3, #15
 80020c6:	d80a      	bhi.n	80020de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020c8:	2200      	movs	r2, #0
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020d0:	f000 f92f 	bl	8002332 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020d4:	4a06      	ldr	r2, [pc, #24]	@ (80020f0 <HAL_InitTick+0x5c>)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020da:	2300      	movs	r3, #0
 80020dc:	e000      	b.n	80020e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	2000000c 	.word	0x2000000c
 80020ec:	20000014 	.word	0x20000014
 80020f0:	20000010 	.word	0x20000010

080020f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_IncTick+0x20>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	461a      	mov	r2, r3
 80020fe:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <HAL_IncTick+0x24>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4413      	add	r3, r2
 8002104:	4a04      	ldr	r2, [pc, #16]	@ (8002118 <HAL_IncTick+0x24>)
 8002106:	6013      	str	r3, [r2, #0]
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	20000014 	.word	0x20000014
 8002118:	20000378 	.word	0x20000378

0800211c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  return uwTick;
 8002120:	4b03      	ldr	r3, [pc, #12]	@ (8002130 <HAL_GetTick+0x14>)
 8002122:	681b      	ldr	r3, [r3, #0]
}
 8002124:	4618      	mov	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	20000378 	.word	0x20000378

08002134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800213c:	f7ff ffee 	bl	800211c <HAL_GetTick>
 8002140:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800214c:	d005      	beq.n	800215a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800214e:	4b0a      	ldr	r3, [pc, #40]	@ (8002178 <HAL_Delay+0x44>)
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	461a      	mov	r2, r3
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4413      	add	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800215a:	bf00      	nop
 800215c:	f7ff ffde 	bl	800211c <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	68fa      	ldr	r2, [r7, #12]
 8002168:	429a      	cmp	r2, r3
 800216a:	d8f7      	bhi.n	800215c <HAL_Delay+0x28>
  {
  }
}
 800216c:	bf00      	nop
 800216e:	bf00      	nop
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000014 	.word	0x20000014

0800217c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f003 0307 	and.w	r3, r3, #7
 800218a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800218c:	4b0c      	ldr	r3, [pc, #48]	@ (80021c0 <__NVIC_SetPriorityGrouping+0x44>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002198:	4013      	ands	r3, r2
 800219a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ae:	4a04      	ldr	r2, [pc, #16]	@ (80021c0 <__NVIC_SetPriorityGrouping+0x44>)
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	60d3      	str	r3, [r2, #12]
}
 80021b4:	bf00      	nop
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021c8:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <__NVIC_GetPriorityGrouping+0x18>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	0a1b      	lsrs	r3, r3, #8
 80021ce:	f003 0307 	and.w	r3, r3, #7
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	e000ed00 	.word	0xe000ed00

080021e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	db0b      	blt.n	800220a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	f003 021f 	and.w	r2, r3, #31
 80021f8:	4907      	ldr	r1, [pc, #28]	@ (8002218 <__NVIC_EnableIRQ+0x38>)
 80021fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fe:	095b      	lsrs	r3, r3, #5
 8002200:	2001      	movs	r0, #1
 8002202:	fa00 f202 	lsl.w	r2, r0, r2
 8002206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800220a:	bf00      	nop
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	e000e100 	.word	0xe000e100

0800221c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	6039      	str	r1, [r7, #0]
 8002226:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222c:	2b00      	cmp	r3, #0
 800222e:	db0a      	blt.n	8002246 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	b2da      	uxtb	r2, r3
 8002234:	490c      	ldr	r1, [pc, #48]	@ (8002268 <__NVIC_SetPriority+0x4c>)
 8002236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223a:	0112      	lsls	r2, r2, #4
 800223c:	b2d2      	uxtb	r2, r2
 800223e:	440b      	add	r3, r1
 8002240:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002244:	e00a      	b.n	800225c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	b2da      	uxtb	r2, r3
 800224a:	4908      	ldr	r1, [pc, #32]	@ (800226c <__NVIC_SetPriority+0x50>)
 800224c:	79fb      	ldrb	r3, [r7, #7]
 800224e:	f003 030f 	and.w	r3, r3, #15
 8002252:	3b04      	subs	r3, #4
 8002254:	0112      	lsls	r2, r2, #4
 8002256:	b2d2      	uxtb	r2, r2
 8002258:	440b      	add	r3, r1
 800225a:	761a      	strb	r2, [r3, #24]
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	e000e100 	.word	0xe000e100
 800226c:	e000ed00 	.word	0xe000ed00

08002270 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002270:	b480      	push	{r7}
 8002272:	b089      	sub	sp, #36	@ 0x24
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	f1c3 0307 	rsb	r3, r3, #7
 800228a:	2b04      	cmp	r3, #4
 800228c:	bf28      	it	cs
 800228e:	2304      	movcs	r3, #4
 8002290:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	3304      	adds	r3, #4
 8002296:	2b06      	cmp	r3, #6
 8002298:	d902      	bls.n	80022a0 <NVIC_EncodePriority+0x30>
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	3b03      	subs	r3, #3
 800229e:	e000      	b.n	80022a2 <NVIC_EncodePriority+0x32>
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43da      	mvns	r2, r3
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	401a      	ands	r2, r3
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	fa01 f303 	lsl.w	r3, r1, r3
 80022c2:	43d9      	mvns	r1, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022c8:	4313      	orrs	r3, r2
         );
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3724      	adds	r7, #36	@ 0x24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
	...

080022d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022e8:	d301      	bcc.n	80022ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022ea:	2301      	movs	r3, #1
 80022ec:	e00f      	b.n	800230e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002318 <SysTick_Config+0x40>)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022f6:	210f      	movs	r1, #15
 80022f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80022fc:	f7ff ff8e 	bl	800221c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002300:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <SysTick_Config+0x40>)
 8002302:	2200      	movs	r2, #0
 8002304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002306:	4b04      	ldr	r3, [pc, #16]	@ (8002318 <SysTick_Config+0x40>)
 8002308:	2207      	movs	r2, #7
 800230a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	e000e010 	.word	0xe000e010

0800231c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f7ff ff29 	bl	800217c <__NVIC_SetPriorityGrouping>
}
 800232a:	bf00      	nop
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002332:	b580      	push	{r7, lr}
 8002334:	b086      	sub	sp, #24
 8002336:	af00      	add	r7, sp, #0
 8002338:	4603      	mov	r3, r0
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	607a      	str	r2, [r7, #4]
 800233e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002344:	f7ff ff3e 	bl	80021c4 <__NVIC_GetPriorityGrouping>
 8002348:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	68b9      	ldr	r1, [r7, #8]
 800234e:	6978      	ldr	r0, [r7, #20]
 8002350:	f7ff ff8e 	bl	8002270 <NVIC_EncodePriority>
 8002354:	4602      	mov	r2, r0
 8002356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800235a:	4611      	mov	r1, r2
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff ff5d 	bl	800221c <__NVIC_SetPriority>
}
 8002362:	bf00      	nop
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b082      	sub	sp, #8
 800236e:	af00      	add	r7, sp, #0
 8002370:	4603      	mov	r3, r0
 8002372:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff ff31 	bl	80021e0 <__NVIC_EnableIRQ>
}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b082      	sub	sp, #8
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff ffa2 	bl	80022d8 <SysTick_Config>
 8002394:	4603      	mov	r3, r0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
	...

080023a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b089      	sub	sp, #36	@ 0x24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023aa:	2300      	movs	r3, #0
 80023ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ae:	2300      	movs	r3, #0
 80023b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023b6:	2300      	movs	r3, #0
 80023b8:	61fb      	str	r3, [r7, #28]
 80023ba:	e159      	b.n	8002670 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023bc:	2201      	movs	r2, #1
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	4013      	ands	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	f040 8148 	bne.w	800266a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 0303 	and.w	r3, r3, #3
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d005      	beq.n	80023f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d130      	bne.n	8002454 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	2203      	movs	r2, #3
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	43db      	mvns	r3, r3
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	4013      	ands	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	4313      	orrs	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002428:	2201      	movs	r2, #1
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	4013      	ands	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	f003 0201 	and.w	r2, r3, #1
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	4313      	orrs	r3, r2
 800244c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f003 0303 	and.w	r3, r3, #3
 800245c:	2b03      	cmp	r3, #3
 800245e:	d017      	beq.n	8002490 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	2203      	movs	r2, #3
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d123      	bne.n	80024e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	08da      	lsrs	r2, r3, #3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	3208      	adds	r2, #8
 80024a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	f003 0307 	and.w	r3, r3, #7
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	220f      	movs	r2, #15
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	691a      	ldr	r2, [r3, #16]
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	f003 0307 	and.w	r3, r3, #7
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	08da      	lsrs	r2, r3, #3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3208      	adds	r2, #8
 80024de:	69b9      	ldr	r1, [r7, #24]
 80024e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	2203      	movs	r2, #3
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4013      	ands	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0203 	and.w	r2, r3, #3
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4313      	orrs	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002520:	2b00      	cmp	r3, #0
 8002522:	f000 80a2 	beq.w	800266a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	60fb      	str	r3, [r7, #12]
 800252a:	4b57      	ldr	r3, [pc, #348]	@ (8002688 <HAL_GPIO_Init+0x2e8>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252e:	4a56      	ldr	r2, [pc, #344]	@ (8002688 <HAL_GPIO_Init+0x2e8>)
 8002530:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002534:	6453      	str	r3, [r2, #68]	@ 0x44
 8002536:	4b54      	ldr	r3, [pc, #336]	@ (8002688 <HAL_GPIO_Init+0x2e8>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002542:	4a52      	ldr	r2, [pc, #328]	@ (800268c <HAL_GPIO_Init+0x2ec>)
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	089b      	lsrs	r3, r3, #2
 8002548:	3302      	adds	r3, #2
 800254a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800254e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	220f      	movs	r2, #15
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43db      	mvns	r3, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4013      	ands	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a49      	ldr	r2, [pc, #292]	@ (8002690 <HAL_GPIO_Init+0x2f0>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d019      	beq.n	80025a2 <HAL_GPIO_Init+0x202>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a48      	ldr	r2, [pc, #288]	@ (8002694 <HAL_GPIO_Init+0x2f4>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d013      	beq.n	800259e <HAL_GPIO_Init+0x1fe>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a47      	ldr	r2, [pc, #284]	@ (8002698 <HAL_GPIO_Init+0x2f8>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d00d      	beq.n	800259a <HAL_GPIO_Init+0x1fa>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a46      	ldr	r2, [pc, #280]	@ (800269c <HAL_GPIO_Init+0x2fc>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d007      	beq.n	8002596 <HAL_GPIO_Init+0x1f6>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a45      	ldr	r2, [pc, #276]	@ (80026a0 <HAL_GPIO_Init+0x300>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d101      	bne.n	8002592 <HAL_GPIO_Init+0x1f2>
 800258e:	2304      	movs	r3, #4
 8002590:	e008      	b.n	80025a4 <HAL_GPIO_Init+0x204>
 8002592:	2307      	movs	r3, #7
 8002594:	e006      	b.n	80025a4 <HAL_GPIO_Init+0x204>
 8002596:	2303      	movs	r3, #3
 8002598:	e004      	b.n	80025a4 <HAL_GPIO_Init+0x204>
 800259a:	2302      	movs	r3, #2
 800259c:	e002      	b.n	80025a4 <HAL_GPIO_Init+0x204>
 800259e:	2301      	movs	r3, #1
 80025a0:	e000      	b.n	80025a4 <HAL_GPIO_Init+0x204>
 80025a2:	2300      	movs	r3, #0
 80025a4:	69fa      	ldr	r2, [r7, #28]
 80025a6:	f002 0203 	and.w	r2, r2, #3
 80025aa:	0092      	lsls	r2, r2, #2
 80025ac:	4093      	lsls	r3, r2
 80025ae:	69ba      	ldr	r2, [r7, #24]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025b4:	4935      	ldr	r1, [pc, #212]	@ (800268c <HAL_GPIO_Init+0x2ec>)
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	089b      	lsrs	r3, r3, #2
 80025ba:	3302      	adds	r3, #2
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025c2:	4b38      	ldr	r3, [pc, #224]	@ (80026a4 <HAL_GPIO_Init+0x304>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	43db      	mvns	r3, r3
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	4013      	ands	r3, r2
 80025d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025e6:	4a2f      	ldr	r2, [pc, #188]	@ (80026a4 <HAL_GPIO_Init+0x304>)
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025ec:	4b2d      	ldr	r3, [pc, #180]	@ (80026a4 <HAL_GPIO_Init+0x304>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	43db      	mvns	r3, r3
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	4013      	ands	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d003      	beq.n	8002610 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	4313      	orrs	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002610:	4a24      	ldr	r2, [pc, #144]	@ (80026a4 <HAL_GPIO_Init+0x304>)
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002616:	4b23      	ldr	r3, [pc, #140]	@ (80026a4 <HAL_GPIO_Init+0x304>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	43db      	mvns	r3, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4013      	ands	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800263a:	4a1a      	ldr	r2, [pc, #104]	@ (80026a4 <HAL_GPIO_Init+0x304>)
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002640:	4b18      	ldr	r3, [pc, #96]	@ (80026a4 <HAL_GPIO_Init+0x304>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	43db      	mvns	r3, r3
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	4013      	ands	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4313      	orrs	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002664:	4a0f      	ldr	r2, [pc, #60]	@ (80026a4 <HAL_GPIO_Init+0x304>)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3301      	adds	r3, #1
 800266e:	61fb      	str	r3, [r7, #28]
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	2b0f      	cmp	r3, #15
 8002674:	f67f aea2 	bls.w	80023bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002678:	bf00      	nop
 800267a:	bf00      	nop
 800267c:	3724      	adds	r7, #36	@ 0x24
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	40023800 	.word	0x40023800
 800268c:	40013800 	.word	0x40013800
 8002690:	40020000 	.word	0x40020000
 8002694:	40020400 	.word	0x40020400
 8002698:	40020800 	.word	0x40020800
 800269c:	40020c00 	.word	0x40020c00
 80026a0:	40021000 	.word	0x40021000
 80026a4:	40013c00 	.word	0x40013c00

080026a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	807b      	strh	r3, [r7, #2]
 80026b4:	4613      	mov	r3, r2
 80026b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026b8:	787b      	ldrb	r3, [r7, #1]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026be:	887a      	ldrh	r2, [r7, #2]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026c4:	e003      	b.n	80026ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026c6:	887b      	ldrh	r3, [r7, #2]
 80026c8:	041a      	lsls	r2, r3, #16
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	619a      	str	r2, [r3, #24]
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
	...

080026dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e12b      	b.n	8002946 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d106      	bne.n	8002708 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff fa6a 	bl	8001bdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2224      	movs	r2, #36	@ 0x24
 800270c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 0201 	bic.w	r2, r2, #1
 800271e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800272e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800273e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002740:	f001 fd8e 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 8002744:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	4a81      	ldr	r2, [pc, #516]	@ (8002950 <HAL_I2C_Init+0x274>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d807      	bhi.n	8002760 <HAL_I2C_Init+0x84>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	4a80      	ldr	r2, [pc, #512]	@ (8002954 <HAL_I2C_Init+0x278>)
 8002754:	4293      	cmp	r3, r2
 8002756:	bf94      	ite	ls
 8002758:	2301      	movls	r3, #1
 800275a:	2300      	movhi	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	e006      	b.n	800276e <HAL_I2C_Init+0x92>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4a7d      	ldr	r2, [pc, #500]	@ (8002958 <HAL_I2C_Init+0x27c>)
 8002764:	4293      	cmp	r3, r2
 8002766:	bf94      	ite	ls
 8002768:	2301      	movls	r3, #1
 800276a:	2300      	movhi	r3, #0
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e0e7      	b.n	8002946 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	4a78      	ldr	r2, [pc, #480]	@ (800295c <HAL_I2C_Init+0x280>)
 800277a:	fba2 2303 	umull	r2, r3, r2, r3
 800277e:	0c9b      	lsrs	r3, r3, #18
 8002780:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68ba      	ldr	r2, [r7, #8]
 8002792:	430a      	orrs	r2, r1
 8002794:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	4a6a      	ldr	r2, [pc, #424]	@ (8002950 <HAL_I2C_Init+0x274>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d802      	bhi.n	80027b0 <HAL_I2C_Init+0xd4>
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	3301      	adds	r3, #1
 80027ae:	e009      	b.n	80027c4 <HAL_I2C_Init+0xe8>
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80027b6:	fb02 f303 	mul.w	r3, r2, r3
 80027ba:	4a69      	ldr	r2, [pc, #420]	@ (8002960 <HAL_I2C_Init+0x284>)
 80027bc:	fba2 2303 	umull	r2, r3, r2, r3
 80027c0:	099b      	lsrs	r3, r3, #6
 80027c2:	3301      	adds	r3, #1
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	430b      	orrs	r3, r1
 80027ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	69db      	ldr	r3, [r3, #28]
 80027d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80027d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	495c      	ldr	r1, [pc, #368]	@ (8002950 <HAL_I2C_Init+0x274>)
 80027e0:	428b      	cmp	r3, r1
 80027e2:	d819      	bhi.n	8002818 <HAL_I2C_Init+0x13c>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	1e59      	subs	r1, r3, #1
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80027f2:	1c59      	adds	r1, r3, #1
 80027f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80027f8:	400b      	ands	r3, r1
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00a      	beq.n	8002814 <HAL_I2C_Init+0x138>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1e59      	subs	r1, r3, #1
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	fbb1 f3f3 	udiv	r3, r1, r3
 800280c:	3301      	adds	r3, #1
 800280e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002812:	e051      	b.n	80028b8 <HAL_I2C_Init+0x1dc>
 8002814:	2304      	movs	r3, #4
 8002816:	e04f      	b.n	80028b8 <HAL_I2C_Init+0x1dc>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d111      	bne.n	8002844 <HAL_I2C_Init+0x168>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	1e58      	subs	r0, r3, #1
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6859      	ldr	r1, [r3, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	440b      	add	r3, r1
 800282e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002832:	3301      	adds	r3, #1
 8002834:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002838:	2b00      	cmp	r3, #0
 800283a:	bf0c      	ite	eq
 800283c:	2301      	moveq	r3, #1
 800283e:	2300      	movne	r3, #0
 8002840:	b2db      	uxtb	r3, r3
 8002842:	e012      	b.n	800286a <HAL_I2C_Init+0x18e>
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	1e58      	subs	r0, r3, #1
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6859      	ldr	r1, [r3, #4]
 800284c:	460b      	mov	r3, r1
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	440b      	add	r3, r1
 8002852:	0099      	lsls	r1, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	fbb0 f3f3 	udiv	r3, r0, r3
 800285a:	3301      	adds	r3, #1
 800285c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002860:	2b00      	cmp	r3, #0
 8002862:	bf0c      	ite	eq
 8002864:	2301      	moveq	r3, #1
 8002866:	2300      	movne	r3, #0
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_I2C_Init+0x196>
 800286e:	2301      	movs	r3, #1
 8002870:	e022      	b.n	80028b8 <HAL_I2C_Init+0x1dc>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10e      	bne.n	8002898 <HAL_I2C_Init+0x1bc>
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	1e58      	subs	r0, r3, #1
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6859      	ldr	r1, [r3, #4]
 8002882:	460b      	mov	r3, r1
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	440b      	add	r3, r1
 8002888:	fbb0 f3f3 	udiv	r3, r0, r3
 800288c:	3301      	adds	r3, #1
 800288e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002892:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002896:	e00f      	b.n	80028b8 <HAL_I2C_Init+0x1dc>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	1e58      	subs	r0, r3, #1
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6859      	ldr	r1, [r3, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	440b      	add	r3, r1
 80028a6:	0099      	lsls	r1, r3, #2
 80028a8:	440b      	add	r3, r1
 80028aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80028ae:	3301      	adds	r3, #1
 80028b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028b8:	6879      	ldr	r1, [r7, #4]
 80028ba:	6809      	ldr	r1, [r1, #0]
 80028bc:	4313      	orrs	r3, r2
 80028be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69da      	ldr	r2, [r3, #28]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80028e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6911      	ldr	r1, [r2, #16]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	68d2      	ldr	r2, [r2, #12]
 80028f2:	4311      	orrs	r1, r2
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6812      	ldr	r2, [r2, #0]
 80028f8:	430b      	orrs	r3, r1
 80028fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695a      	ldr	r2, [r3, #20]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	431a      	orrs	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0201 	orr.w	r2, r2, #1
 8002926:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2220      	movs	r2, #32
 8002932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	000186a0 	.word	0x000186a0
 8002954:	001e847f 	.word	0x001e847f
 8002958:	003d08ff 	.word	0x003d08ff
 800295c:	431bde83 	.word	0x431bde83
 8002960:	10624dd3 	.word	0x10624dd3

08002964 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b088      	sub	sp, #32
 8002968:	af02      	add	r7, sp, #8
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	4608      	mov	r0, r1
 800296e:	4611      	mov	r1, r2
 8002970:	461a      	mov	r2, r3
 8002972:	4603      	mov	r3, r0
 8002974:	817b      	strh	r3, [r7, #10]
 8002976:	460b      	mov	r3, r1
 8002978:	813b      	strh	r3, [r7, #8]
 800297a:	4613      	mov	r3, r2
 800297c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800297e:	f7ff fbcd 	bl	800211c <HAL_GetTick>
 8002982:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800298a:	b2db      	uxtb	r3, r3
 800298c:	2b20      	cmp	r3, #32
 800298e:	f040 80d9 	bne.w	8002b44 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	9300      	str	r3, [sp, #0]
 8002996:	2319      	movs	r3, #25
 8002998:	2201      	movs	r2, #1
 800299a:	496d      	ldr	r1, [pc, #436]	@ (8002b50 <HAL_I2C_Mem_Write+0x1ec>)
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	f000 fdb9 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80029a8:	2302      	movs	r3, #2
 80029aa:	e0cc      	b.n	8002b46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d101      	bne.n	80029ba <HAL_I2C_Mem_Write+0x56>
 80029b6:	2302      	movs	r3, #2
 80029b8:	e0c5      	b.n	8002b46 <HAL_I2C_Mem_Write+0x1e2>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d007      	beq.n	80029e0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 0201 	orr.w	r2, r2, #1
 80029de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2221      	movs	r2, #33	@ 0x21
 80029f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2240      	movs	r2, #64	@ 0x40
 80029fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6a3a      	ldr	r2, [r7, #32]
 8002a0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4a4d      	ldr	r2, [pc, #308]	@ (8002b54 <HAL_I2C_Mem_Write+0x1f0>)
 8002a20:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a22:	88f8      	ldrh	r0, [r7, #6]
 8002a24:	893a      	ldrh	r2, [r7, #8]
 8002a26:	8979      	ldrh	r1, [r7, #10]
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	9301      	str	r3, [sp, #4]
 8002a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	4603      	mov	r3, r0
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 fbf0 	bl	8003218 <I2C_RequestMemoryWrite>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d052      	beq.n	8002ae4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e081      	b.n	8002b46 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f000 fe7e 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00d      	beq.n	8002a6e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	d107      	bne.n	8002a6a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e06b      	b.n	8002b46 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a72:	781a      	ldrb	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	3b01      	subs	r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	695b      	ldr	r3, [r3, #20]
 8002aa4:	f003 0304 	and.w	r3, r3, #4
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d11b      	bne.n	8002ae4 <HAL_I2C_Mem_Write+0x180>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d017      	beq.n	8002ae4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	781a      	ldrb	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	3b01      	subs	r3, #1
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1aa      	bne.n	8002a42 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 fe71 	bl	80037d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00d      	beq.n	8002b18 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b00:	2b04      	cmp	r3, #4
 8002b02:	d107      	bne.n	8002b14 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b12:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e016      	b.n	8002b46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b40:	2300      	movs	r3, #0
 8002b42:	e000      	b.n	8002b46 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002b44:	2302      	movs	r3, #2
  }
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	00100002 	.word	0x00100002
 8002b54:	ffff0000 	.word	0xffff0000

08002b58 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b08c      	sub	sp, #48	@ 0x30
 8002b5c:	af02      	add	r7, sp, #8
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	4608      	mov	r0, r1
 8002b62:	4611      	mov	r1, r2
 8002b64:	461a      	mov	r2, r3
 8002b66:	4603      	mov	r3, r0
 8002b68:	817b      	strh	r3, [r7, #10]
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	813b      	strh	r3, [r7, #8]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b72:	f7ff fad3 	bl	800211c <HAL_GetTick>
 8002b76:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b20      	cmp	r3, #32
 8002b82:	f040 8214 	bne.w	8002fae <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	2319      	movs	r3, #25
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	497b      	ldr	r1, [pc, #492]	@ (8002d7c <HAL_I2C_Mem_Read+0x224>)
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 fcbf 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	e207      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d101      	bne.n	8002bae <HAL_I2C_Mem_Read+0x56>
 8002baa:	2302      	movs	r3, #2
 8002bac:	e200      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d007      	beq.n	8002bd4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0201 	orr.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002be2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2222      	movs	r2, #34	@ 0x22
 8002be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2240      	movs	r2, #64	@ 0x40
 8002bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bfe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002c04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4a5b      	ldr	r2, [pc, #364]	@ (8002d80 <HAL_I2C_Mem_Read+0x228>)
 8002c14:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c16:	88f8      	ldrh	r0, [r7, #6]
 8002c18:	893a      	ldrh	r2, [r7, #8]
 8002c1a:	8979      	ldrh	r1, [r7, #10]
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1e:	9301      	str	r3, [sp, #4]
 8002c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c22:	9300      	str	r3, [sp, #0]
 8002c24:	4603      	mov	r3, r0
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 fb8c 	bl	8003344 <I2C_RequestMemoryRead>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e1bc      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d113      	bne.n	8002c66 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c3e:	2300      	movs	r3, #0
 8002c40:	623b      	str	r3, [r7, #32]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	695b      	ldr	r3, [r3, #20]
 8002c48:	623b      	str	r3, [r7, #32]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	623b      	str	r3, [r7, #32]
 8002c52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	e190      	b.n	8002f88 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d11b      	bne.n	8002ca6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61fb      	str	r3, [r7, #28]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	699b      	ldr	r3, [r3, #24]
 8002c90:	61fb      	str	r3, [r7, #28]
 8002c92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	e170      	b.n	8002f88 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d11b      	bne.n	8002ce6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cbc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ccc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cce:	2300      	movs	r3, #0
 8002cd0:	61bb      	str	r3, [r7, #24]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	61bb      	str	r3, [r7, #24]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	61bb      	str	r3, [r7, #24]
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	e150      	b.n	8002f88 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	617b      	str	r3, [r7, #20]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	617b      	str	r3, [r7, #20]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	617b      	str	r3, [r7, #20]
 8002cfa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002cfc:	e144      	b.n	8002f88 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d02:	2b03      	cmp	r3, #3
 8002d04:	f200 80f1 	bhi.w	8002eea <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d123      	bne.n	8002d58 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d12:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 fda7 	bl	8003868 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e145      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	691a      	ldr	r2, [r3, #16]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d36:	1c5a      	adds	r2, r3, #1
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d56:	e117      	b.n	8002f88 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d14e      	bne.n	8002dfe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d66:	2200      	movs	r2, #0
 8002d68:	4906      	ldr	r1, [pc, #24]	@ (8002d84 <HAL_I2C_Mem_Read+0x22c>)
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 fbd2 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d008      	beq.n	8002d88 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e11a      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
 8002d7a:	bf00      	nop
 8002d7c:	00100002 	.word	0x00100002
 8002d80:	ffff0000 	.word	0xffff0000
 8002d84:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	691a      	ldr	r2, [r3, #16]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002daa:	1c5a      	adds	r2, r3, #1
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db4:	3b01      	subs	r3, #1
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	691a      	ldr	r2, [r3, #16]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd4:	b2d2      	uxtb	r2, r2
 8002dd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ddc:	1c5a      	adds	r2, r3, #1
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	3b01      	subs	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002dfc:	e0c4      	b.n	8002f88 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e04:	2200      	movs	r2, #0
 8002e06:	496c      	ldr	r1, [pc, #432]	@ (8002fb8 <HAL_I2C_Mem_Read+0x460>)
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f000 fb83 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0cb      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	691a      	ldr	r2, [r3, #16]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e32:	b2d2      	uxtb	r2, r2
 8002e34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3a:	1c5a      	adds	r2, r3, #1
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e44:	3b01      	subs	r3, #1
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	3b01      	subs	r3, #1
 8002e54:	b29a      	uxth	r2, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e60:	2200      	movs	r2, #0
 8002e62:	4955      	ldr	r1, [pc, #340]	@ (8002fb8 <HAL_I2C_Mem_Read+0x460>)
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 fb55 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e09d      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691a      	ldr	r2, [r3, #16]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8e:	b2d2      	uxtb	r2, r2
 8002e90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	b29a      	uxth	r2, r3
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	691a      	ldr	r2, [r3, #16]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec0:	b2d2      	uxtb	r2, r2
 8002ec2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec8:	1c5a      	adds	r2, r3, #1
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ee8:	e04e      	b.n	8002f88 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f000 fcba 	bl	8003868 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e058      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f08:	b2d2      	uxtb	r2, r2
 8002f0a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f10:	1c5a      	adds	r2, r3, #1
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	f003 0304 	and.w	r3, r3, #4
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	d124      	bne.n	8002f88 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f42:	2b03      	cmp	r3, #3
 8002f44:	d107      	bne.n	8002f56 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f54:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	691a      	ldr	r2, [r3, #16]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f60:	b2d2      	uxtb	r2, r2
 8002f62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f68:	1c5a      	adds	r2, r3, #1
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f72:	3b01      	subs	r3, #1
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f47f aeb6 	bne.w	8002cfe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2220      	movs	r2, #32
 8002f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	e000      	b.n	8002fb0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002fae:	2302      	movs	r3, #2
  }
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3728      	adds	r7, #40	@ 0x28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	00010004 	.word	0x00010004

08002fbc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08a      	sub	sp, #40	@ 0x28
 8002fc0:	af02      	add	r7, sp, #8
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	607a      	str	r2, [r7, #4]
 8002fc6:	603b      	str	r3, [r7, #0]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002fcc:	f7ff f8a6 	bl	800211c <HAL_GetTick>
 8002fd0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b20      	cmp	r3, #32
 8002fe0:	f040 8111 	bne.w	8003206 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	9300      	str	r3, [sp, #0]
 8002fe8:	2319      	movs	r3, #25
 8002fea:	2201      	movs	r2, #1
 8002fec:	4988      	ldr	r1, [pc, #544]	@ (8003210 <HAL_I2C_IsDeviceReady+0x254>)
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f000 fa90 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e104      	b.n	8003208 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_I2C_IsDeviceReady+0x50>
 8003008:	2302      	movs	r3, #2
 800300a:	e0fd      	b.n	8003208 <HAL_I2C_IsDeviceReady+0x24c>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b01      	cmp	r3, #1
 8003020:	d007      	beq.n	8003032 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f042 0201 	orr.w	r2, r2, #1
 8003030:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003040:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2224      	movs	r2, #36	@ 0x24
 8003046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	4a70      	ldr	r2, [pc, #448]	@ (8003214 <HAL_I2C_IsDeviceReady+0x258>)
 8003054:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003064:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2200      	movs	r2, #0
 800306e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 fa4e 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00d      	beq.n	800309a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800308c:	d103      	bne.n	8003096 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003094:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e0b6      	b.n	8003208 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800309a:	897b      	ldrh	r3, [r7, #10]
 800309c:	b2db      	uxtb	r3, r3
 800309e:	461a      	mov	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80030a8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80030aa:	f7ff f837 	bl	800211c <HAL_GetTick>
 80030ae:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	bf0c      	ite	eq
 80030be:	2301      	moveq	r3, #1
 80030c0:	2300      	movne	r3, #0
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030d4:	bf0c      	ite	eq
 80030d6:	2301      	moveq	r3, #1
 80030d8:	2300      	movne	r3, #0
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80030de:	e025      	b.n	800312c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030e0:	f7ff f81c 	bl	800211c <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d302      	bcc.n	80030f6 <HAL_I2C_IsDeviceReady+0x13a>
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d103      	bne.n	80030fe <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	22a0      	movs	r2, #160	@ 0xa0
 80030fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b02      	cmp	r3, #2
 800310a:	bf0c      	ite	eq
 800310c:	2301      	moveq	r3, #1
 800310e:	2300      	movne	r3, #0
 8003110:	b2db      	uxtb	r3, r3
 8003112:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800311e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003122:	bf0c      	ite	eq
 8003124:	2301      	moveq	r3, #1
 8003126:	2300      	movne	r3, #0
 8003128:	b2db      	uxtb	r3, r3
 800312a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2ba0      	cmp	r3, #160	@ 0xa0
 8003136:	d005      	beq.n	8003144 <HAL_I2C_IsDeviceReady+0x188>
 8003138:	7dfb      	ldrb	r3, [r7, #23]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d102      	bne.n	8003144 <HAL_I2C_IsDeviceReady+0x188>
 800313e:	7dbb      	ldrb	r3, [r7, #22]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0cd      	beq.n	80030e0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2220      	movs	r2, #32
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b02      	cmp	r3, #2
 8003158:	d129      	bne.n	80031ae <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003168:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800316a:	2300      	movs	r3, #0
 800316c:	613b      	str	r3, [r7, #16]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	613b      	str	r3, [r7, #16]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	613b      	str	r3, [r7, #16]
 800317e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	2319      	movs	r3, #25
 8003186:	2201      	movs	r2, #1
 8003188:	4921      	ldr	r1, [pc, #132]	@ (8003210 <HAL_I2C_IsDeviceReady+0x254>)
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f000 f9c2 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e036      	b.n	8003208 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2220      	movs	r2, #32
 800319e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	e02c      	b.n	8003208 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031bc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031c6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	2319      	movs	r3, #25
 80031ce:	2201      	movs	r2, #1
 80031d0:	490f      	ldr	r1, [pc, #60]	@ (8003210 <HAL_I2C_IsDeviceReady+0x254>)
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 f99e 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e012      	b.n	8003208 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	3301      	adds	r3, #1
 80031e6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	f4ff af32 	bcc.w	8003056 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2220      	movs	r2, #32
 80031f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e000      	b.n	8003208 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003206:	2302      	movs	r3, #2
  }
}
 8003208:	4618      	mov	r0, r3
 800320a:	3720      	adds	r7, #32
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	00100002 	.word	0x00100002
 8003214:	ffff0000 	.word	0xffff0000

08003218 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af02      	add	r7, sp, #8
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	4608      	mov	r0, r1
 8003222:	4611      	mov	r1, r2
 8003224:	461a      	mov	r2, r3
 8003226:	4603      	mov	r3, r0
 8003228:	817b      	strh	r3, [r7, #10]
 800322a:	460b      	mov	r3, r1
 800322c:	813b      	strh	r3, [r7, #8]
 800322e:	4613      	mov	r3, r2
 8003230:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003240:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003244:	9300      	str	r3, [sp, #0]
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	2200      	movs	r2, #0
 800324a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 f960 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00d      	beq.n	8003276 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003264:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003268:	d103      	bne.n	8003272 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003270:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e05f      	b.n	8003336 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003276:	897b      	ldrh	r3, [r7, #10]
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003284:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003288:	6a3a      	ldr	r2, [r7, #32]
 800328a:	492d      	ldr	r1, [pc, #180]	@ (8003340 <I2C_RequestMemoryWrite+0x128>)
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f9bb 	bl	8003608 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e04c      	b.n	8003336 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	617b      	str	r3, [r7, #20]
 80032b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032b4:	6a39      	ldr	r1, [r7, #32]
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 fa46 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00d      	beq.n	80032de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d107      	bne.n	80032da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e02b      	b.n	8003336 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032de:	88fb      	ldrh	r3, [r7, #6]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d105      	bne.n	80032f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032e4:	893b      	ldrh	r3, [r7, #8]
 80032e6:	b2da      	uxtb	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	611a      	str	r2, [r3, #16]
 80032ee:	e021      	b.n	8003334 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80032f0:	893b      	ldrh	r3, [r7, #8]
 80032f2:	0a1b      	lsrs	r3, r3, #8
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003300:	6a39      	ldr	r1, [r7, #32]
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fa20 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00d      	beq.n	800332a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003312:	2b04      	cmp	r3, #4
 8003314:	d107      	bne.n	8003326 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003324:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e005      	b.n	8003336 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800332a:	893b      	ldrh	r3, [r7, #8]
 800332c:	b2da      	uxtb	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	00010002 	.word	0x00010002

08003344 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af02      	add	r7, sp, #8
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	4608      	mov	r0, r1
 800334e:	4611      	mov	r1, r2
 8003350:	461a      	mov	r2, r3
 8003352:	4603      	mov	r3, r0
 8003354:	817b      	strh	r3, [r7, #10]
 8003356:	460b      	mov	r3, r1
 8003358:	813b      	strh	r3, [r7, #8]
 800335a:	4613      	mov	r3, r2
 800335c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800336c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800337c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800337e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	2200      	movs	r2, #0
 8003386:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 f8c2 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00d      	beq.n	80033b2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033a4:	d103      	bne.n	80033ae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e0aa      	b.n	8003508 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033b2:	897b      	ldrh	r3, [r7, #10]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	461a      	mov	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c4:	6a3a      	ldr	r2, [r7, #32]
 80033c6:	4952      	ldr	r1, [pc, #328]	@ (8003510 <I2C_RequestMemoryRead+0x1cc>)
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 f91d 	bl	8003608 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e097      	b.n	8003508 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	617b      	str	r3, [r7, #20]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	617b      	str	r3, [r7, #20]
 80033ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033f0:	6a39      	ldr	r1, [r7, #32]
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f9a8 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00d      	beq.n	800341a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	2b04      	cmp	r3, #4
 8003404:	d107      	bne.n	8003416 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003414:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e076      	b.n	8003508 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800341a:	88fb      	ldrh	r3, [r7, #6]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d105      	bne.n	800342c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003420:	893b      	ldrh	r3, [r7, #8]
 8003422:	b2da      	uxtb	r2, r3
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	611a      	str	r2, [r3, #16]
 800342a:	e021      	b.n	8003470 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800342c:	893b      	ldrh	r3, [r7, #8]
 800342e:	0a1b      	lsrs	r3, r3, #8
 8003430:	b29b      	uxth	r3, r3
 8003432:	b2da      	uxtb	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800343a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800343c:	6a39      	ldr	r1, [r7, #32]
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	f000 f982 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00d      	beq.n	8003466 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	2b04      	cmp	r3, #4
 8003450:	d107      	bne.n	8003462 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003460:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e050      	b.n	8003508 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003466:	893b      	ldrh	r3, [r7, #8]
 8003468:	b2da      	uxtb	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003472:	6a39      	ldr	r1, [r7, #32]
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 f967 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00d      	beq.n	800349c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	2b04      	cmp	r3, #4
 8003486:	d107      	bne.n	8003498 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003496:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e035      	b.n	8003508 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	6a3b      	ldr	r3, [r7, #32]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f000 f82b 	bl	8003514 <I2C_WaitOnFlagUntilTimeout>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00d      	beq.n	80034e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034d2:	d103      	bne.n	80034dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e013      	b.n	8003508 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034e0:	897b      	ldrh	r3, [r7, #10]
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	b2da      	uxtb	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f2:	6a3a      	ldr	r2, [r7, #32]
 80034f4:	4906      	ldr	r1, [pc, #24]	@ (8003510 <I2C_RequestMemoryRead+0x1cc>)
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f000 f886 	bl	8003608 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e000      	b.n	8003508 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	00010002 	.word	0x00010002

08003514 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	603b      	str	r3, [r7, #0]
 8003520:	4613      	mov	r3, r2
 8003522:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003524:	e048      	b.n	80035b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800352c:	d044      	beq.n	80035b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800352e:	f7fe fdf5 	bl	800211c <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	683a      	ldr	r2, [r7, #0]
 800353a:	429a      	cmp	r2, r3
 800353c:	d302      	bcc.n	8003544 <I2C_WaitOnFlagUntilTimeout+0x30>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d139      	bne.n	80035b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	0c1b      	lsrs	r3, r3, #16
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b01      	cmp	r3, #1
 800354c:	d10d      	bne.n	800356a <I2C_WaitOnFlagUntilTimeout+0x56>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	695b      	ldr	r3, [r3, #20]
 8003554:	43da      	mvns	r2, r3
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	4013      	ands	r3, r2
 800355a:	b29b      	uxth	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	bf0c      	ite	eq
 8003560:	2301      	moveq	r3, #1
 8003562:	2300      	movne	r3, #0
 8003564:	b2db      	uxtb	r3, r3
 8003566:	461a      	mov	r2, r3
 8003568:	e00c      	b.n	8003584 <I2C_WaitOnFlagUntilTimeout+0x70>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	43da      	mvns	r2, r3
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	4013      	ands	r3, r2
 8003576:	b29b      	uxth	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	bf0c      	ite	eq
 800357c:	2301      	moveq	r3, #1
 800357e:	2300      	movne	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	461a      	mov	r2, r3
 8003584:	79fb      	ldrb	r3, [r7, #7]
 8003586:	429a      	cmp	r2, r3
 8003588:	d116      	bne.n	80035b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2220      	movs	r2, #32
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a4:	f043 0220 	orr.w	r2, r3, #32
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e023      	b.n	8003600 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	0c1b      	lsrs	r3, r3, #16
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d10d      	bne.n	80035de <I2C_WaitOnFlagUntilTimeout+0xca>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	43da      	mvns	r2, r3
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	4013      	ands	r3, r2
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	bf0c      	ite	eq
 80035d4:	2301      	moveq	r3, #1
 80035d6:	2300      	movne	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	461a      	mov	r2, r3
 80035dc:	e00c      	b.n	80035f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	43da      	mvns	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	4013      	ands	r3, r2
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	461a      	mov	r2, r3
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d093      	beq.n	8003526 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
 8003614:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003616:	e071      	b.n	80036fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003626:	d123      	bne.n	8003670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003636:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003640:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2220      	movs	r2, #32
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365c:	f043 0204 	orr.w	r2, r3, #4
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e067      	b.n	8003740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003676:	d041      	beq.n	80036fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003678:	f7fe fd50 	bl	800211c <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	429a      	cmp	r2, r3
 8003686:	d302      	bcc.n	800368e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d136      	bne.n	80036fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	0c1b      	lsrs	r3, r3, #16
 8003692:	b2db      	uxtb	r3, r3
 8003694:	2b01      	cmp	r3, #1
 8003696:	d10c      	bne.n	80036b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	43da      	mvns	r2, r3
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	4013      	ands	r3, r2
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	bf14      	ite	ne
 80036aa:	2301      	movne	r3, #1
 80036ac:	2300      	moveq	r3, #0
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	e00b      	b.n	80036ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	43da      	mvns	r2, r3
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	4013      	ands	r3, r2
 80036be:	b29b      	uxth	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	bf14      	ite	ne
 80036c4:	2301      	movne	r3, #1
 80036c6:	2300      	moveq	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d016      	beq.n	80036fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e8:	f043 0220 	orr.w	r2, r3, #32
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e021      	b.n	8003740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	0c1b      	lsrs	r3, r3, #16
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b01      	cmp	r3, #1
 8003704:	d10c      	bne.n	8003720 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	43da      	mvns	r2, r3
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	4013      	ands	r3, r2
 8003712:	b29b      	uxth	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf14      	ite	ne
 8003718:	2301      	movne	r3, #1
 800371a:	2300      	moveq	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	e00b      	b.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	43da      	mvns	r2, r3
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	4013      	ands	r3, r2
 800372c:	b29b      	uxth	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	bf14      	ite	ne
 8003732:	2301      	movne	r3, #1
 8003734:	2300      	moveq	r3, #0
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	f47f af6d 	bne.w	8003618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003754:	e034      	b.n	80037c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 f8e3 	bl	8003922 <I2C_IsAcknowledgeFailed>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e034      	b.n	80037d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800376c:	d028      	beq.n	80037c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800376e:	f7fe fcd5 	bl	800211c <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	429a      	cmp	r2, r3
 800377c:	d302      	bcc.n	8003784 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d11d      	bne.n	80037c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378e:	2b80      	cmp	r3, #128	@ 0x80
 8003790:	d016      	beq.n	80037c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2220      	movs	r2, #32
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ac:	f043 0220 	orr.w	r2, r3, #32
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e007      	b.n	80037d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ca:	2b80      	cmp	r3, #128	@ 0x80
 80037cc:	d1c3      	bne.n	8003756 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037e4:	e034      	b.n	8003850 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 f89b 	bl	8003922 <I2C_IsAcknowledgeFailed>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e034      	b.n	8003860 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037fc:	d028      	beq.n	8003850 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037fe:	f7fe fc8d 	bl	800211c <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	429a      	cmp	r2, r3
 800380c:	d302      	bcc.n	8003814 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d11d      	bne.n	8003850 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f003 0304 	and.w	r3, r3, #4
 800381e:	2b04      	cmp	r3, #4
 8003820:	d016      	beq.n	8003850 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2220      	movs	r2, #32
 800382c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383c:	f043 0220 	orr.w	r2, r3, #32
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e007      	b.n	8003860 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f003 0304 	and.w	r3, r3, #4
 800385a:	2b04      	cmp	r3, #4
 800385c:	d1c3      	bne.n	80037e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003874:	e049      	b.n	800390a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	f003 0310 	and.w	r3, r3, #16
 8003880:	2b10      	cmp	r3, #16
 8003882:	d119      	bne.n	80038b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f06f 0210 	mvn.w	r2, #16
 800388c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e030      	b.n	800391a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b8:	f7fe fc30 	bl	800211c <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d302      	bcc.n	80038ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d11d      	bne.n	800390a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038d8:	2b40      	cmp	r3, #64	@ 0x40
 80038da:	d016      	beq.n	800390a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	f043 0220 	orr.w	r2, r3, #32
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e007      	b.n	800391a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003914:	2b40      	cmp	r3, #64	@ 0x40
 8003916:	d1ae      	bne.n	8003876 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003922:	b480      	push	{r7}
 8003924:	b083      	sub	sp, #12
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003934:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003938:	d11b      	bne.n	8003972 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003942:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2220      	movs	r2, #32
 800394e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	f043 0204 	orr.w	r2, r3, #4
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e267      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d075      	beq.n	8003a8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800399e:	4b88      	ldr	r3, [pc, #544]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 030c 	and.w	r3, r3, #12
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d00c      	beq.n	80039c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039aa:	4b85      	ldr	r3, [pc, #532]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039b2:	2b08      	cmp	r3, #8
 80039b4:	d112      	bne.n	80039dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039b6:	4b82      	ldr	r3, [pc, #520]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039c2:	d10b      	bne.n	80039dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c4:	4b7e      	ldr	r3, [pc, #504]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d05b      	beq.n	8003a88 <HAL_RCC_OscConfig+0x108>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d157      	bne.n	8003a88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e242      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e4:	d106      	bne.n	80039f4 <HAL_RCC_OscConfig+0x74>
 80039e6:	4b76      	ldr	r3, [pc, #472]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a75      	ldr	r2, [pc, #468]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 80039ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	e01d      	b.n	8003a30 <HAL_RCC_OscConfig+0xb0>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039fc:	d10c      	bne.n	8003a18 <HAL_RCC_OscConfig+0x98>
 80039fe:	4b70      	ldr	r3, [pc, #448]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a6f      	ldr	r2, [pc, #444]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	4b6d      	ldr	r3, [pc, #436]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a6c      	ldr	r2, [pc, #432]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	e00b      	b.n	8003a30 <HAL_RCC_OscConfig+0xb0>
 8003a18:	4b69      	ldr	r3, [pc, #420]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a68      	ldr	r2, [pc, #416]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	4b66      	ldr	r3, [pc, #408]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a65      	ldr	r2, [pc, #404]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d013      	beq.n	8003a60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a38:	f7fe fb70 	bl	800211c <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a40:	f7fe fb6c 	bl	800211c <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b64      	cmp	r3, #100	@ 0x64
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e207      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a52:	4b5b      	ldr	r3, [pc, #364]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0f0      	beq.n	8003a40 <HAL_RCC_OscConfig+0xc0>
 8003a5e:	e014      	b.n	8003a8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a60:	f7fe fb5c 	bl	800211c <HAL_GetTick>
 8003a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a66:	e008      	b.n	8003a7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a68:	f7fe fb58 	bl	800211c <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b64      	cmp	r3, #100	@ 0x64
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e1f3      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a7a:	4b51      	ldr	r3, [pc, #324]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d1f0      	bne.n	8003a68 <HAL_RCC_OscConfig+0xe8>
 8003a86:	e000      	b.n	8003a8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d063      	beq.n	8003b5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a96:	4b4a      	ldr	r3, [pc, #296]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 030c 	and.w	r3, r3, #12
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00b      	beq.n	8003aba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aa2:	4b47      	ldr	r3, [pc, #284]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003aaa:	2b08      	cmp	r3, #8
 8003aac:	d11c      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aae:	4b44      	ldr	r3, [pc, #272]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d116      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aba:	4b41      	ldr	r3, [pc, #260]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d005      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x152>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d001      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e1c7      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ad2:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	00db      	lsls	r3, r3, #3
 8003ae0:	4937      	ldr	r1, [pc, #220]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ae6:	e03a      	b.n	8003b5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d020      	beq.n	8003b32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003af0:	4b34      	ldr	r3, [pc, #208]	@ (8003bc4 <HAL_RCC_OscConfig+0x244>)
 8003af2:	2201      	movs	r2, #1
 8003af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af6:	f7fe fb11 	bl	800211c <HAL_GetTick>
 8003afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003afc:	e008      	b.n	8003b10 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003afe:	f7fe fb0d 	bl	800211c <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e1a8      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b10:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0f0      	beq.n	8003afe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b1c:	4b28      	ldr	r3, [pc, #160]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	4925      	ldr	r1, [pc, #148]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	600b      	str	r3, [r1, #0]
 8003b30:	e015      	b.n	8003b5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b32:	4b24      	ldr	r3, [pc, #144]	@ (8003bc4 <HAL_RCC_OscConfig+0x244>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b38:	f7fe faf0 	bl	800211c <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b40:	f7fe faec 	bl	800211c <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e187      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b52:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1f0      	bne.n	8003b40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d036      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d016      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b72:	4b15      	ldr	r3, [pc, #84]	@ (8003bc8 <HAL_RCC_OscConfig+0x248>)
 8003b74:	2201      	movs	r2, #1
 8003b76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b78:	f7fe fad0 	bl	800211c <HAL_GetTick>
 8003b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b7e:	e008      	b.n	8003b92 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b80:	f7fe facc 	bl	800211c <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e167      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b92:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc0 <HAL_RCC_OscConfig+0x240>)
 8003b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0f0      	beq.n	8003b80 <HAL_RCC_OscConfig+0x200>
 8003b9e:	e01b      	b.n	8003bd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ba0:	4b09      	ldr	r3, [pc, #36]	@ (8003bc8 <HAL_RCC_OscConfig+0x248>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ba6:	f7fe fab9 	bl	800211c <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bac:	e00e      	b.n	8003bcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bae:	f7fe fab5 	bl	800211c <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d907      	bls.n	8003bcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e150      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	42470000 	.word	0x42470000
 8003bc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bcc:	4b88      	ldr	r3, [pc, #544]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1ea      	bne.n	8003bae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f000 8097 	beq.w	8003d14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003be6:	2300      	movs	r3, #0
 8003be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bea:	4b81      	ldr	r3, [pc, #516]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10f      	bne.n	8003c16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	60bb      	str	r3, [r7, #8]
 8003bfa:	4b7d      	ldr	r3, [pc, #500]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	4a7c      	ldr	r2, [pc, #496]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c06:	4b7a      	ldr	r3, [pc, #488]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c0e:	60bb      	str	r3, [r7, #8]
 8003c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c12:	2301      	movs	r3, #1
 8003c14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c16:	4b77      	ldr	r3, [pc, #476]	@ (8003df4 <HAL_RCC_OscConfig+0x474>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d118      	bne.n	8003c54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c22:	4b74      	ldr	r3, [pc, #464]	@ (8003df4 <HAL_RCC_OscConfig+0x474>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a73      	ldr	r2, [pc, #460]	@ (8003df4 <HAL_RCC_OscConfig+0x474>)
 8003c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c2e:	f7fe fa75 	bl	800211c <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c36:	f7fe fa71 	bl	800211c <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e10c      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c48:	4b6a      	ldr	r3, [pc, #424]	@ (8003df4 <HAL_RCC_OscConfig+0x474>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0f0      	beq.n	8003c36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d106      	bne.n	8003c6a <HAL_RCC_OscConfig+0x2ea>
 8003c5c:	4b64      	ldr	r3, [pc, #400]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c60:	4a63      	ldr	r2, [pc, #396]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c62:	f043 0301 	orr.w	r3, r3, #1
 8003c66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c68:	e01c      	b.n	8003ca4 <HAL_RCC_OscConfig+0x324>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	2b05      	cmp	r3, #5
 8003c70:	d10c      	bne.n	8003c8c <HAL_RCC_OscConfig+0x30c>
 8003c72:	4b5f      	ldr	r3, [pc, #380]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c76:	4a5e      	ldr	r2, [pc, #376]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c78:	f043 0304 	orr.w	r3, r3, #4
 8003c7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c7e:	4b5c      	ldr	r3, [pc, #368]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c82:	4a5b      	ldr	r2, [pc, #364]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c84:	f043 0301 	orr.w	r3, r3, #1
 8003c88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c8a:	e00b      	b.n	8003ca4 <HAL_RCC_OscConfig+0x324>
 8003c8c:	4b58      	ldr	r3, [pc, #352]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c90:	4a57      	ldr	r2, [pc, #348]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c92:	f023 0301 	bic.w	r3, r3, #1
 8003c96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c98:	4b55      	ldr	r3, [pc, #340]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c9c:	4a54      	ldr	r2, [pc, #336]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003c9e:	f023 0304 	bic.w	r3, r3, #4
 8003ca2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d015      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cac:	f7fe fa36 	bl	800211c <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb2:	e00a      	b.n	8003cca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb4:	f7fe fa32 	bl	800211c <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e0cb      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cca:	4b49      	ldr	r3, [pc, #292]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0ee      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x334>
 8003cd6:	e014      	b.n	8003d02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cd8:	f7fe fa20 	bl	800211c <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cde:	e00a      	b.n	8003cf6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce0:	f7fe fa1c 	bl	800211c <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e0b5      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cf6:	4b3e      	ldr	r3, [pc, #248]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1ee      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d02:	7dfb      	ldrb	r3, [r7, #23]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d105      	bne.n	8003d14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d08:	4b39      	ldr	r3, [pc, #228]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	4a38      	ldr	r2, [pc, #224]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003d0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 80a1 	beq.w	8003e60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d1e:	4b34      	ldr	r3, [pc, #208]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 030c 	and.w	r3, r3, #12
 8003d26:	2b08      	cmp	r3, #8
 8003d28:	d05c      	beq.n	8003de4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d141      	bne.n	8003db6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d32:	4b31      	ldr	r3, [pc, #196]	@ (8003df8 <HAL_RCC_OscConfig+0x478>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d38:	f7fe f9f0 	bl	800211c <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d40:	f7fe f9ec 	bl	800211c <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e087      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d52:	4b27      	ldr	r3, [pc, #156]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f0      	bne.n	8003d40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69da      	ldr	r2, [r3, #28]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6c:	019b      	lsls	r3, r3, #6
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	085b      	lsrs	r3, r3, #1
 8003d76:	3b01      	subs	r3, #1
 8003d78:	041b      	lsls	r3, r3, #16
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d80:	061b      	lsls	r3, r3, #24
 8003d82:	491b      	ldr	r1, [pc, #108]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d88:	4b1b      	ldr	r3, [pc, #108]	@ (8003df8 <HAL_RCC_OscConfig+0x478>)
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d8e:	f7fe f9c5 	bl	800211c <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d96:	f7fe f9c1 	bl	800211c <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e05c      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003da8:	4b11      	ldr	r3, [pc, #68]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0f0      	beq.n	8003d96 <HAL_RCC_OscConfig+0x416>
 8003db4:	e054      	b.n	8003e60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003db6:	4b10      	ldr	r3, [pc, #64]	@ (8003df8 <HAL_RCC_OscConfig+0x478>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dbc:	f7fe f9ae 	bl	800211c <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc4:	f7fe f9aa 	bl	800211c <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e045      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dd6:	4b06      	ldr	r3, [pc, #24]	@ (8003df0 <HAL_RCC_OscConfig+0x470>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1f0      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x444>
 8003de2:	e03d      	b.n	8003e60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d107      	bne.n	8003dfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e038      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
 8003df0:	40023800 	.word	0x40023800
 8003df4:	40007000 	.word	0x40007000
 8003df8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e6c <HAL_RCC_OscConfig+0x4ec>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d028      	beq.n	8003e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d121      	bne.n	8003e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d11a      	bne.n	8003e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d111      	bne.n	8003e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e42:	085b      	lsrs	r3, r3, #1
 8003e44:	3b01      	subs	r3, #1
 8003e46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d107      	bne.n	8003e5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e000      	b.n	8003e62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3718      	adds	r7, #24
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40023800 	.word	0x40023800

08003e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e0cc      	b.n	800401e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e84:	4b68      	ldr	r3, [pc, #416]	@ (8004028 <HAL_RCC_ClockConfig+0x1b8>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0307 	and.w	r3, r3, #7
 8003e8c:	683a      	ldr	r2, [r7, #0]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d90c      	bls.n	8003eac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e92:	4b65      	ldr	r3, [pc, #404]	@ (8004028 <HAL_RCC_ClockConfig+0x1b8>)
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	b2d2      	uxtb	r2, r2
 8003e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9a:	4b63      	ldr	r3, [pc, #396]	@ (8004028 <HAL_RCC_ClockConfig+0x1b8>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d001      	beq.n	8003eac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0b8      	b.n	800401e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d020      	beq.n	8003efa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d005      	beq.n	8003ed0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ec4:	4b59      	ldr	r3, [pc, #356]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	4a58      	ldr	r2, [pc, #352]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003eca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ece:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0308 	and.w	r3, r3, #8
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d005      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003edc:	4b53      	ldr	r3, [pc, #332]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	4a52      	ldr	r2, [pc, #328]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ee6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ee8:	4b50      	ldr	r3, [pc, #320]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	494d      	ldr	r1, [pc, #308]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d044      	beq.n	8003f90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d107      	bne.n	8003f1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0e:	4b47      	ldr	r3, [pc, #284]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d119      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e07f      	b.n	800401e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d003      	beq.n	8003f2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f2a:	2b03      	cmp	r3, #3
 8003f2c:	d107      	bne.n	8003f3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f2e:	4b3f      	ldr	r3, [pc, #252]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d109      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e06f      	b.n	800401e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d101      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e067      	b.n	800401e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f4e:	4b37      	ldr	r3, [pc, #220]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f023 0203 	bic.w	r2, r3, #3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	4934      	ldr	r1, [pc, #208]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f60:	f7fe f8dc 	bl	800211c <HAL_GetTick>
 8003f64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f66:	e00a      	b.n	8003f7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f68:	f7fe f8d8 	bl	800211c <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e04f      	b.n	800401e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f7e:	4b2b      	ldr	r3, [pc, #172]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 020c 	and.w	r2, r3, #12
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d1eb      	bne.n	8003f68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f90:	4b25      	ldr	r3, [pc, #148]	@ (8004028 <HAL_RCC_ClockConfig+0x1b8>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d20c      	bcs.n	8003fb8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f9e:	4b22      	ldr	r3, [pc, #136]	@ (8004028 <HAL_RCC_ClockConfig+0x1b8>)
 8003fa0:	683a      	ldr	r2, [r7, #0]
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa6:	4b20      	ldr	r3, [pc, #128]	@ (8004028 <HAL_RCC_ClockConfig+0x1b8>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0307 	and.w	r3, r3, #7
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d001      	beq.n	8003fb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e032      	b.n	800401e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d008      	beq.n	8003fd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fc4:	4b19      	ldr	r3, [pc, #100]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	4916      	ldr	r1, [pc, #88]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0308 	and.w	r3, r3, #8
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d009      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fe2:	4b12      	ldr	r3, [pc, #72]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	490e      	ldr	r1, [pc, #56]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ff6:	f000 f821 	bl	800403c <HAL_RCC_GetSysClockFreq>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800402c <HAL_RCC_ClockConfig+0x1bc>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	091b      	lsrs	r3, r3, #4
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	490a      	ldr	r1, [pc, #40]	@ (8004030 <HAL_RCC_ClockConfig+0x1c0>)
 8004008:	5ccb      	ldrb	r3, [r1, r3]
 800400a:	fa22 f303 	lsr.w	r3, r2, r3
 800400e:	4a09      	ldr	r2, [pc, #36]	@ (8004034 <HAL_RCC_ClockConfig+0x1c4>)
 8004010:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004012:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <HAL_RCC_ClockConfig+0x1c8>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4618      	mov	r0, r3
 8004018:	f7fe f83c 	bl	8002094 <HAL_InitTick>

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40023c00 	.word	0x40023c00
 800402c:	40023800 	.word	0x40023800
 8004030:	08008394 	.word	0x08008394
 8004034:	2000000c 	.word	0x2000000c
 8004038:	20000010 	.word	0x20000010

0800403c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800403c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004040:	b094      	sub	sp, #80	@ 0x50
 8004042:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004044:	2300      	movs	r3, #0
 8004046:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800404c:	2300      	movs	r3, #0
 800404e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004054:	4b79      	ldr	r3, [pc, #484]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f003 030c 	and.w	r3, r3, #12
 800405c:	2b08      	cmp	r3, #8
 800405e:	d00d      	beq.n	800407c <HAL_RCC_GetSysClockFreq+0x40>
 8004060:	2b08      	cmp	r3, #8
 8004062:	f200 80e1 	bhi.w	8004228 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d002      	beq.n	8004070 <HAL_RCC_GetSysClockFreq+0x34>
 800406a:	2b04      	cmp	r3, #4
 800406c:	d003      	beq.n	8004076 <HAL_RCC_GetSysClockFreq+0x3a>
 800406e:	e0db      	b.n	8004228 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004070:	4b73      	ldr	r3, [pc, #460]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x204>)
 8004072:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004074:	e0db      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004076:	4b73      	ldr	r3, [pc, #460]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x208>)
 8004078:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800407a:	e0d8      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800407c:	4b6f      	ldr	r3, [pc, #444]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004084:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004086:	4b6d      	ldr	r3, [pc, #436]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d063      	beq.n	800415a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004092:	4b6a      	ldr	r3, [pc, #424]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	099b      	lsrs	r3, r3, #6
 8004098:	2200      	movs	r2, #0
 800409a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800409c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800409e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80040a6:	2300      	movs	r3, #0
 80040a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80040aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040ae:	4622      	mov	r2, r4
 80040b0:	462b      	mov	r3, r5
 80040b2:	f04f 0000 	mov.w	r0, #0
 80040b6:	f04f 0100 	mov.w	r1, #0
 80040ba:	0159      	lsls	r1, r3, #5
 80040bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040c0:	0150      	lsls	r0, r2, #5
 80040c2:	4602      	mov	r2, r0
 80040c4:	460b      	mov	r3, r1
 80040c6:	4621      	mov	r1, r4
 80040c8:	1a51      	subs	r1, r2, r1
 80040ca:	6139      	str	r1, [r7, #16]
 80040cc:	4629      	mov	r1, r5
 80040ce:	eb63 0301 	sbc.w	r3, r3, r1
 80040d2:	617b      	str	r3, [r7, #20]
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040e0:	4659      	mov	r1, fp
 80040e2:	018b      	lsls	r3, r1, #6
 80040e4:	4651      	mov	r1, sl
 80040e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040ea:	4651      	mov	r1, sl
 80040ec:	018a      	lsls	r2, r1, #6
 80040ee:	4651      	mov	r1, sl
 80040f0:	ebb2 0801 	subs.w	r8, r2, r1
 80040f4:	4659      	mov	r1, fp
 80040f6:	eb63 0901 	sbc.w	r9, r3, r1
 80040fa:	f04f 0200 	mov.w	r2, #0
 80040fe:	f04f 0300 	mov.w	r3, #0
 8004102:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004106:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800410a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800410e:	4690      	mov	r8, r2
 8004110:	4699      	mov	r9, r3
 8004112:	4623      	mov	r3, r4
 8004114:	eb18 0303 	adds.w	r3, r8, r3
 8004118:	60bb      	str	r3, [r7, #8]
 800411a:	462b      	mov	r3, r5
 800411c:	eb49 0303 	adc.w	r3, r9, r3
 8004120:	60fb      	str	r3, [r7, #12]
 8004122:	f04f 0200 	mov.w	r2, #0
 8004126:	f04f 0300 	mov.w	r3, #0
 800412a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800412e:	4629      	mov	r1, r5
 8004130:	024b      	lsls	r3, r1, #9
 8004132:	4621      	mov	r1, r4
 8004134:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004138:	4621      	mov	r1, r4
 800413a:	024a      	lsls	r2, r1, #9
 800413c:	4610      	mov	r0, r2
 800413e:	4619      	mov	r1, r3
 8004140:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004142:	2200      	movs	r2, #0
 8004144:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004146:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004148:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800414c:	f7fc fd84 	bl	8000c58 <__aeabi_uldivmod>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4613      	mov	r3, r2
 8004156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004158:	e058      	b.n	800420c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800415a:	4b38      	ldr	r3, [pc, #224]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	099b      	lsrs	r3, r3, #6
 8004160:	2200      	movs	r2, #0
 8004162:	4618      	mov	r0, r3
 8004164:	4611      	mov	r1, r2
 8004166:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800416a:	623b      	str	r3, [r7, #32]
 800416c:	2300      	movs	r3, #0
 800416e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004170:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004174:	4642      	mov	r2, r8
 8004176:	464b      	mov	r3, r9
 8004178:	f04f 0000 	mov.w	r0, #0
 800417c:	f04f 0100 	mov.w	r1, #0
 8004180:	0159      	lsls	r1, r3, #5
 8004182:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004186:	0150      	lsls	r0, r2, #5
 8004188:	4602      	mov	r2, r0
 800418a:	460b      	mov	r3, r1
 800418c:	4641      	mov	r1, r8
 800418e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004192:	4649      	mov	r1, r9
 8004194:	eb63 0b01 	sbc.w	fp, r3, r1
 8004198:	f04f 0200 	mov.w	r2, #0
 800419c:	f04f 0300 	mov.w	r3, #0
 80041a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041ac:	ebb2 040a 	subs.w	r4, r2, sl
 80041b0:	eb63 050b 	sbc.w	r5, r3, fp
 80041b4:	f04f 0200 	mov.w	r2, #0
 80041b8:	f04f 0300 	mov.w	r3, #0
 80041bc:	00eb      	lsls	r3, r5, #3
 80041be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041c2:	00e2      	lsls	r2, r4, #3
 80041c4:	4614      	mov	r4, r2
 80041c6:	461d      	mov	r5, r3
 80041c8:	4643      	mov	r3, r8
 80041ca:	18e3      	adds	r3, r4, r3
 80041cc:	603b      	str	r3, [r7, #0]
 80041ce:	464b      	mov	r3, r9
 80041d0:	eb45 0303 	adc.w	r3, r5, r3
 80041d4:	607b      	str	r3, [r7, #4]
 80041d6:	f04f 0200 	mov.w	r2, #0
 80041da:	f04f 0300 	mov.w	r3, #0
 80041de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041e2:	4629      	mov	r1, r5
 80041e4:	028b      	lsls	r3, r1, #10
 80041e6:	4621      	mov	r1, r4
 80041e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041ec:	4621      	mov	r1, r4
 80041ee:	028a      	lsls	r2, r1, #10
 80041f0:	4610      	mov	r0, r2
 80041f2:	4619      	mov	r1, r3
 80041f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041f6:	2200      	movs	r2, #0
 80041f8:	61bb      	str	r3, [r7, #24]
 80041fa:	61fa      	str	r2, [r7, #28]
 80041fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004200:	f7fc fd2a 	bl	8000c58 <__aeabi_uldivmod>
 8004204:	4602      	mov	r2, r0
 8004206:	460b      	mov	r3, r1
 8004208:	4613      	mov	r3, r2
 800420a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800420c:	4b0b      	ldr	r3, [pc, #44]	@ (800423c <HAL_RCC_GetSysClockFreq+0x200>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	0c1b      	lsrs	r3, r3, #16
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	3301      	adds	r3, #1
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800421c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800421e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004220:	fbb2 f3f3 	udiv	r3, r2, r3
 8004224:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004226:	e002      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004228:	4b05      	ldr	r3, [pc, #20]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x204>)
 800422a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800422c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800422e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004230:	4618      	mov	r0, r3
 8004232:	3750      	adds	r7, #80	@ 0x50
 8004234:	46bd      	mov	sp, r7
 8004236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800423a:	bf00      	nop
 800423c:	40023800 	.word	0x40023800
 8004240:	00f42400 	.word	0x00f42400
 8004244:	007a1200 	.word	0x007a1200

08004248 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800424c:	4b03      	ldr	r3, [pc, #12]	@ (800425c <HAL_RCC_GetHCLKFreq+0x14>)
 800424e:	681b      	ldr	r3, [r3, #0]
}
 8004250:	4618      	mov	r0, r3
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	2000000c 	.word	0x2000000c

08004260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004264:	f7ff fff0 	bl	8004248 <HAL_RCC_GetHCLKFreq>
 8004268:	4602      	mov	r2, r0
 800426a:	4b05      	ldr	r3, [pc, #20]	@ (8004280 <HAL_RCC_GetPCLK1Freq+0x20>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	0a9b      	lsrs	r3, r3, #10
 8004270:	f003 0307 	and.w	r3, r3, #7
 8004274:	4903      	ldr	r1, [pc, #12]	@ (8004284 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004276:	5ccb      	ldrb	r3, [r1, r3]
 8004278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800427c:	4618      	mov	r0, r3
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40023800 	.word	0x40023800
 8004284:	080083a4 	.word	0x080083a4

08004288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800428c:	f7ff ffdc 	bl	8004248 <HAL_RCC_GetHCLKFreq>
 8004290:	4602      	mov	r2, r0
 8004292:	4b05      	ldr	r3, [pc, #20]	@ (80042a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	0b5b      	lsrs	r3, r3, #13
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	4903      	ldr	r1, [pc, #12]	@ (80042ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800429e:	5ccb      	ldrb	r3, [r1, r3]
 80042a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	40023800 	.word	0x40023800
 80042ac:	080083a4 	.word	0x080083a4

080042b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e041      	b.n	8004346 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d106      	bne.n	80042dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fd fd0e 	bl	8001cf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	3304      	adds	r3, #4
 80042ec:	4619      	mov	r1, r3
 80042ee:	4610      	mov	r0, r2
 80042f0:	f000 fba4 	bl	8004a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3708      	adds	r7, #8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
	...

08004350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	d001      	beq.n	8004368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e044      	b.n	80043f2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a1e      	ldr	r2, [pc, #120]	@ (8004400 <HAL_TIM_Base_Start_IT+0xb0>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d018      	beq.n	80043bc <HAL_TIM_Base_Start_IT+0x6c>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004392:	d013      	beq.n	80043bc <HAL_TIM_Base_Start_IT+0x6c>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a1a      	ldr	r2, [pc, #104]	@ (8004404 <HAL_TIM_Base_Start_IT+0xb4>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d00e      	beq.n	80043bc <HAL_TIM_Base_Start_IT+0x6c>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a19      	ldr	r2, [pc, #100]	@ (8004408 <HAL_TIM_Base_Start_IT+0xb8>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d009      	beq.n	80043bc <HAL_TIM_Base_Start_IT+0x6c>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a17      	ldr	r2, [pc, #92]	@ (800440c <HAL_TIM_Base_Start_IT+0xbc>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d004      	beq.n	80043bc <HAL_TIM_Base_Start_IT+0x6c>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a16      	ldr	r2, [pc, #88]	@ (8004410 <HAL_TIM_Base_Start_IT+0xc0>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d111      	bne.n	80043e0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2b06      	cmp	r3, #6
 80043cc:	d010      	beq.n	80043f0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f042 0201 	orr.w	r2, r2, #1
 80043dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043de:	e007      	b.n	80043f0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0201 	orr.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	40010000 	.word	0x40010000
 8004404:	40000400 	.word	0x40000400
 8004408:	40000800 	.word	0x40000800
 800440c:	40000c00 	.word	0x40000c00
 8004410:	40014000 	.word	0x40014000

08004414 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e097      	b.n	8004558 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	d106      	bne.n	8004442 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f7fd fc15 	bl	8001c6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2202      	movs	r2, #2
 8004446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6812      	ldr	r2, [r2, #0]
 8004454:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004458:	f023 0307 	bic.w	r3, r3, #7
 800445c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	3304      	adds	r3, #4
 8004466:	4619      	mov	r1, r3
 8004468:	4610      	mov	r0, r2
 800446a:	f000 fae7 	bl	8004a3c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6a1b      	ldr	r3, [r3, #32]
 8004484:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004496:	f023 0303 	bic.w	r3, r3, #3
 800449a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	699b      	ldr	r3, [r3, #24]
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	4313      	orrs	r3, r2
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80044b4:	f023 030c 	bic.w	r3, r3, #12
 80044b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80044c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	021b      	lsls	r3, r3, #8
 80044d0:	4313      	orrs	r3, r2
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	011a      	lsls	r2, r3, #4
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	031b      	lsls	r3, r3, #12
 80044e4:	4313      	orrs	r3, r2
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80044f2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80044fa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	4313      	orrs	r3, r2
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	4313      	orrs	r3, r2
 800450c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3718      	adds	r7, #24
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004570:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004578:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004580:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004588:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d110      	bne.n	80045b2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004590:	7bfb      	ldrb	r3, [r7, #15]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d102      	bne.n	800459c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004596:	7b7b      	ldrb	r3, [r7, #13]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d001      	beq.n	80045a0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e069      	b.n	8004674 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045b0:	e031      	b.n	8004616 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	2b04      	cmp	r3, #4
 80045b6:	d110      	bne.n	80045da <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80045b8:	7bbb      	ldrb	r3, [r7, #14]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d102      	bne.n	80045c4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80045be:	7b3b      	ldrb	r3, [r7, #12]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d001      	beq.n	80045c8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e055      	b.n	8004674 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2202      	movs	r2, #2
 80045cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2202      	movs	r2, #2
 80045d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045d8:	e01d      	b.n	8004616 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80045da:	7bfb      	ldrb	r3, [r7, #15]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d108      	bne.n	80045f2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80045e0:	7bbb      	ldrb	r3, [r7, #14]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d105      	bne.n	80045f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80045e6:	7b7b      	ldrb	r3, [r7, #13]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d102      	bne.n	80045f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80045ec:	7b3b      	ldrb	r3, [r7, #12]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d001      	beq.n	80045f6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e03e      	b.n	8004674 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2202      	movs	r2, #2
 80045fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2202      	movs	r2, #2
 8004602:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2202      	movs	r2, #2
 800460a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2202      	movs	r2, #2
 8004612:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_TIM_Encoder_Start+0xc4>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	2b04      	cmp	r3, #4
 8004620:	d008      	beq.n	8004634 <HAL_TIM_Encoder_Start+0xd4>
 8004622:	e00f      	b.n	8004644 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2201      	movs	r2, #1
 800462a:	2100      	movs	r1, #0
 800462c:	4618      	mov	r0, r3
 800462e:	f000 fb25 	bl	8004c7c <TIM_CCxChannelCmd>
      break;
 8004632:	e016      	b.n	8004662 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2201      	movs	r2, #1
 800463a:	2104      	movs	r1, #4
 800463c:	4618      	mov	r0, r3
 800463e:	f000 fb1d 	bl	8004c7c <TIM_CCxChannelCmd>
      break;
 8004642:	e00e      	b.n	8004662 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2201      	movs	r2, #1
 800464a:	2100      	movs	r1, #0
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fb15 	bl	8004c7c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2201      	movs	r2, #1
 8004658:	2104      	movs	r1, #4
 800465a:	4618      	mov	r0, r3
 800465c:	f000 fb0e 	bl	8004c7c <TIM_CCxChannelCmd>
      break;
 8004660:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f042 0201 	orr.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d020      	beq.n	80046e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d01b      	beq.n	80046e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f06f 0202 	mvn.w	r2, #2
 80046b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	f003 0303 	and.w	r3, r3, #3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f999 	bl	80049fe <HAL_TIM_IC_CaptureCallback>
 80046cc:	e005      	b.n	80046da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f98b 	bl	80049ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 f99c 	bl	8004a12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	f003 0304 	and.w	r3, r3, #4
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d020      	beq.n	800472c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f003 0304 	and.w	r3, r3, #4
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d01b      	beq.n	800472c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f06f 0204 	mvn.w	r2, #4
 80046fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2202      	movs	r2, #2
 8004702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800470e:	2b00      	cmp	r3, #0
 8004710:	d003      	beq.n	800471a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f973 	bl	80049fe <HAL_TIM_IC_CaptureCallback>
 8004718:	e005      	b.n	8004726 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 f965 	bl	80049ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 f976 	bl	8004a12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	f003 0308 	and.w	r3, r3, #8
 8004732:	2b00      	cmp	r3, #0
 8004734:	d020      	beq.n	8004778 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b00      	cmp	r3, #0
 800473e:	d01b      	beq.n	8004778 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f06f 0208 	mvn.w	r2, #8
 8004748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2204      	movs	r2, #4
 800474e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	69db      	ldr	r3, [r3, #28]
 8004756:	f003 0303 	and.w	r3, r3, #3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f94d 	bl	80049fe <HAL_TIM_IC_CaptureCallback>
 8004764:	e005      	b.n	8004772 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f93f 	bl	80049ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f950 	bl	8004a12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	f003 0310 	and.w	r3, r3, #16
 800477e:	2b00      	cmp	r3, #0
 8004780:	d020      	beq.n	80047c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f003 0310 	and.w	r3, r3, #16
 8004788:	2b00      	cmp	r3, #0
 800478a:	d01b      	beq.n	80047c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f06f 0210 	mvn.w	r2, #16
 8004794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2208      	movs	r2, #8
 800479a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	69db      	ldr	r3, [r3, #28]
 80047a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 f927 	bl	80049fe <HAL_TIM_IC_CaptureCallback>
 80047b0:	e005      	b.n	80047be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 f919 	bl	80049ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 f92a 	bl	8004a12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00c      	beq.n	80047e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f003 0301 	and.w	r3, r3, #1
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d007      	beq.n	80047e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f06f 0201 	mvn.w	r2, #1
 80047e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f7fc fec0 	bl	8001568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00c      	beq.n	800480c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d007      	beq.n	800480c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 fad6 	bl	8004db8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00c      	beq.n	8004830 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800481c:	2b00      	cmp	r3, #0
 800481e:	d007      	beq.n	8004830 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f000 f8fb 	bl	8004a26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f003 0320 	and.w	r3, r3, #32
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00c      	beq.n	8004854 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f003 0320 	and.w	r3, r3, #32
 8004840:	2b00      	cmp	r3, #0
 8004842:	d007      	beq.n	8004854 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f06f 0220 	mvn.w	r2, #32
 800484c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 faa8 	bl	8004da4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004854:	bf00      	nop
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_TIM_ConfigClockSource+0x1c>
 8004874:	2302      	movs	r3, #2
 8004876:	e0b4      	b.n	80049e2 <HAL_TIM_ConfigClockSource+0x186>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800489e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68ba      	ldr	r2, [r7, #8]
 80048a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048b0:	d03e      	beq.n	8004930 <HAL_TIM_ConfigClockSource+0xd4>
 80048b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048b6:	f200 8087 	bhi.w	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048be:	f000 8086 	beq.w	80049ce <HAL_TIM_ConfigClockSource+0x172>
 80048c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c6:	d87f      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048c8:	2b70      	cmp	r3, #112	@ 0x70
 80048ca:	d01a      	beq.n	8004902 <HAL_TIM_ConfigClockSource+0xa6>
 80048cc:	2b70      	cmp	r3, #112	@ 0x70
 80048ce:	d87b      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048d0:	2b60      	cmp	r3, #96	@ 0x60
 80048d2:	d050      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0x11a>
 80048d4:	2b60      	cmp	r3, #96	@ 0x60
 80048d6:	d877      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048d8:	2b50      	cmp	r3, #80	@ 0x50
 80048da:	d03c      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0xfa>
 80048dc:	2b50      	cmp	r3, #80	@ 0x50
 80048de:	d873      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048e0:	2b40      	cmp	r3, #64	@ 0x40
 80048e2:	d058      	beq.n	8004996 <HAL_TIM_ConfigClockSource+0x13a>
 80048e4:	2b40      	cmp	r3, #64	@ 0x40
 80048e6:	d86f      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048e8:	2b30      	cmp	r3, #48	@ 0x30
 80048ea:	d064      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x15a>
 80048ec:	2b30      	cmp	r3, #48	@ 0x30
 80048ee:	d86b      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048f0:	2b20      	cmp	r3, #32
 80048f2:	d060      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x15a>
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	d867      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d05c      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x15a>
 80048fc:	2b10      	cmp	r3, #16
 80048fe:	d05a      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x15a>
 8004900:	e062      	b.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004912:	f000 f993 	bl	8004c3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004924:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	609a      	str	r2, [r3, #8]
      break;
 800492e:	e04f      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004940:	f000 f97c 	bl	8004c3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004952:	609a      	str	r2, [r3, #8]
      break;
 8004954:	e03c      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004962:	461a      	mov	r2, r3
 8004964:	f000 f8f0 	bl	8004b48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2150      	movs	r1, #80	@ 0x50
 800496e:	4618      	mov	r0, r3
 8004970:	f000 f949 	bl	8004c06 <TIM_ITRx_SetConfig>
      break;
 8004974:	e02c      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004982:	461a      	mov	r2, r3
 8004984:	f000 f90f 	bl	8004ba6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2160      	movs	r1, #96	@ 0x60
 800498e:	4618      	mov	r0, r3
 8004990:	f000 f939 	bl	8004c06 <TIM_ITRx_SetConfig>
      break;
 8004994:	e01c      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049a2:	461a      	mov	r2, r3
 80049a4:	f000 f8d0 	bl	8004b48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2140      	movs	r1, #64	@ 0x40
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 f929 	bl	8004c06 <TIM_ITRx_SetConfig>
      break;
 80049b4:	e00c      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4619      	mov	r1, r3
 80049c0:	4610      	mov	r0, r2
 80049c2:	f000 f920 	bl	8004c06 <TIM_ITRx_SetConfig>
      break;
 80049c6:	e003      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	73fb      	strb	r3, [r7, #15]
      break;
 80049cc:	e000      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a06:	bf00      	nop
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr

08004a12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b083      	sub	sp, #12
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a1a:	bf00      	nop
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr

08004a26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b083      	sub	sp, #12
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
	...

08004a3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a37      	ldr	r2, [pc, #220]	@ (8004b2c <TIM_Base_SetConfig+0xf0>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d00f      	beq.n	8004a74 <TIM_Base_SetConfig+0x38>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a5a:	d00b      	beq.n	8004a74 <TIM_Base_SetConfig+0x38>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a34      	ldr	r2, [pc, #208]	@ (8004b30 <TIM_Base_SetConfig+0xf4>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d007      	beq.n	8004a74 <TIM_Base_SetConfig+0x38>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a33      	ldr	r2, [pc, #204]	@ (8004b34 <TIM_Base_SetConfig+0xf8>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d003      	beq.n	8004a74 <TIM_Base_SetConfig+0x38>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a32      	ldr	r2, [pc, #200]	@ (8004b38 <TIM_Base_SetConfig+0xfc>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d108      	bne.n	8004a86 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a28      	ldr	r2, [pc, #160]	@ (8004b2c <TIM_Base_SetConfig+0xf0>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d01b      	beq.n	8004ac6 <TIM_Base_SetConfig+0x8a>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a94:	d017      	beq.n	8004ac6 <TIM_Base_SetConfig+0x8a>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a25      	ldr	r2, [pc, #148]	@ (8004b30 <TIM_Base_SetConfig+0xf4>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d013      	beq.n	8004ac6 <TIM_Base_SetConfig+0x8a>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a24      	ldr	r2, [pc, #144]	@ (8004b34 <TIM_Base_SetConfig+0xf8>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d00f      	beq.n	8004ac6 <TIM_Base_SetConfig+0x8a>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a23      	ldr	r2, [pc, #140]	@ (8004b38 <TIM_Base_SetConfig+0xfc>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d00b      	beq.n	8004ac6 <TIM_Base_SetConfig+0x8a>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a22      	ldr	r2, [pc, #136]	@ (8004b3c <TIM_Base_SetConfig+0x100>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d007      	beq.n	8004ac6 <TIM_Base_SetConfig+0x8a>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a21      	ldr	r2, [pc, #132]	@ (8004b40 <TIM_Base_SetConfig+0x104>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d003      	beq.n	8004ac6 <TIM_Base_SetConfig+0x8a>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a20      	ldr	r2, [pc, #128]	@ (8004b44 <TIM_Base_SetConfig+0x108>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d108      	bne.n	8004ad8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004acc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	689a      	ldr	r2, [r3, #8]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a0c      	ldr	r2, [pc, #48]	@ (8004b2c <TIM_Base_SetConfig+0xf0>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d103      	bne.n	8004b06 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	691a      	ldr	r2, [r3, #16]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f043 0204 	orr.w	r2, r3, #4
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	601a      	str	r2, [r3, #0]
}
 8004b1e:	bf00      	nop
 8004b20:	3714      	adds	r7, #20
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	40010000 	.word	0x40010000
 8004b30:	40000400 	.word	0x40000400
 8004b34:	40000800 	.word	0x40000800
 8004b38:	40000c00 	.word	0x40000c00
 8004b3c:	40014000 	.word	0x40014000
 8004b40:	40014400 	.word	0x40014400
 8004b44:	40014800 	.word	0x40014800

08004b48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b087      	sub	sp, #28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6a1b      	ldr	r3, [r3, #32]
 8004b58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	f023 0201 	bic.w	r2, r3, #1
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f023 030a 	bic.w	r3, r3, #10
 8004b84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b86:	697a      	ldr	r2, [r7, #20]
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	621a      	str	r2, [r3, #32]
}
 8004b9a:	bf00      	nop
 8004b9c:	371c      	adds	r7, #28
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b087      	sub	sp, #28
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	60f8      	str	r0, [r7, #12]
 8004bae:	60b9      	str	r1, [r7, #8]
 8004bb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	f023 0210 	bic.w	r2, r3, #16
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004bd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	031b      	lsls	r3, r3, #12
 8004bd6:	693a      	ldr	r2, [r7, #16]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004be2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	697a      	ldr	r2, [r7, #20]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	693a      	ldr	r2, [r7, #16]
 8004bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	621a      	str	r2, [r3, #32]
}
 8004bfa:	bf00      	nop
 8004bfc:	371c      	adds	r7, #28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c06:	b480      	push	{r7}
 8004c08:	b085      	sub	sp, #20
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
 8004c0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	f043 0307 	orr.w	r3, r3, #7
 8004c28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	609a      	str	r2, [r3, #8]
}
 8004c30:	bf00      	nop
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
 8004c48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	021a      	lsls	r2, r3, #8
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	609a      	str	r2, [r3, #8]
}
 8004c70:	bf00      	nop
 8004c72:	371c      	adds	r7, #28
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr

08004c7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b087      	sub	sp, #28
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 031f 	and.w	r3, r3, #31
 8004c8e:	2201      	movs	r2, #1
 8004c90:	fa02 f303 	lsl.w	r3, r2, r3
 8004c94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6a1a      	ldr	r2, [r3, #32]
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	43db      	mvns	r3, r3
 8004c9e:	401a      	ands	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6a1a      	ldr	r2, [r3, #32]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	f003 031f 	and.w	r3, r3, #31
 8004cae:	6879      	ldr	r1, [r7, #4]
 8004cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8004cb4:	431a      	orrs	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	621a      	str	r2, [r3, #32]
}
 8004cba:	bf00      	nop
 8004cbc:	371c      	adds	r7, #28
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
	...

08004cc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d101      	bne.n	8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cdc:	2302      	movs	r3, #2
 8004cde:	e050      	b.n	8004d82 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68fa      	ldr	r2, [r7, #12]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a1c      	ldr	r2, [pc, #112]	@ (8004d90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d018      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d2c:	d013      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a18      	ldr	r2, [pc, #96]	@ (8004d94 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d00e      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a16      	ldr	r2, [pc, #88]	@ (8004d98 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d009      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a15      	ldr	r2, [pc, #84]	@ (8004d9c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d004      	beq.n	8004d56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a13      	ldr	r2, [pc, #76]	@ (8004da0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d10c      	bne.n	8004d70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	68ba      	ldr	r2, [r7, #8]
 8004d6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3714      	adds	r7, #20
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	40010000 	.word	0x40010000
 8004d94:	40000400 	.word	0x40000400
 8004d98:	40000800 	.word	0x40000800
 8004d9c:	40000c00 	.word	0x40000c00
 8004da0:	40014000 	.word	0x40014000

08004da4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e042      	b.n	8004e64 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d106      	bne.n	8004df8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7fc ffa8 	bl	8001d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2224      	movs	r2, #36	@ 0x24
 8004dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 f973 	bl	80050fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	691a      	ldr	r2, [r3, #16]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	695a      	ldr	r2, [r3, #20]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68da      	ldr	r2, [r3, #12]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2220      	movs	r2, #32
 8004e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3708      	adds	r7, #8
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b08a      	sub	sp, #40	@ 0x28
 8004e70:	af02      	add	r7, sp, #8
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	603b      	str	r3, [r7, #0]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	2b20      	cmp	r3, #32
 8004e8a:	d175      	bne.n	8004f78 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d002      	beq.n	8004e98 <HAL_UART_Transmit+0x2c>
 8004e92:	88fb      	ldrh	r3, [r7, #6]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e06e      	b.n	8004f7a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2221      	movs	r2, #33	@ 0x21
 8004ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eaa:	f7fd f937 	bl	800211c <HAL_GetTick>
 8004eae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	88fa      	ldrh	r2, [r7, #6]
 8004eb4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	88fa      	ldrh	r2, [r7, #6]
 8004eba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ec4:	d108      	bne.n	8004ed8 <HAL_UART_Transmit+0x6c>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d104      	bne.n	8004ed8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	61bb      	str	r3, [r7, #24]
 8004ed6:	e003      	b.n	8004ee0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004edc:	2300      	movs	r3, #0
 8004ede:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ee0:	e02e      	b.n	8004f40 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	9300      	str	r3, [sp, #0]
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2180      	movs	r1, #128	@ 0x80
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 f848 	bl	8004f82 <UART_WaitOnFlagUntilTimeout>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e03a      	b.n	8004f7a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10b      	bne.n	8004f22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	881b      	ldrh	r3, [r3, #0]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	3302      	adds	r3, #2
 8004f1e:	61bb      	str	r3, [r7, #24]
 8004f20:	e007      	b.n	8004f32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	781a      	ldrb	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	b29a      	uxth	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1cb      	bne.n	8004ee2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	2200      	movs	r2, #0
 8004f52:	2140      	movs	r1, #64	@ 0x40
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 f814 	bl	8004f82 <UART_WaitOnFlagUntilTimeout>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d005      	beq.n	8004f6c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2220      	movs	r2, #32
 8004f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e006      	b.n	8004f7a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2220      	movs	r2, #32
 8004f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004f74:	2300      	movs	r3, #0
 8004f76:	e000      	b.n	8004f7a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004f78:	2302      	movs	r3, #2
  }
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3720      	adds	r7, #32
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b086      	sub	sp, #24
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	60f8      	str	r0, [r7, #12]
 8004f8a:	60b9      	str	r1, [r7, #8]
 8004f8c:	603b      	str	r3, [r7, #0]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f92:	e03b      	b.n	800500c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f94:	6a3b      	ldr	r3, [r7, #32]
 8004f96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f9a:	d037      	beq.n	800500c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f9c:	f7fd f8be 	bl	800211c <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	6a3a      	ldr	r2, [r7, #32]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d302      	bcc.n	8004fb2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e03a      	b.n	800502c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	f003 0304 	and.w	r3, r3, #4
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d023      	beq.n	800500c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	2b80      	cmp	r3, #128	@ 0x80
 8004fc8:	d020      	beq.n	800500c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	2b40      	cmp	r3, #64	@ 0x40
 8004fce:	d01d      	beq.n	800500c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0308 	and.w	r3, r3, #8
 8004fda:	2b08      	cmp	r3, #8
 8004fdc:	d116      	bne.n	800500c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004fde:	2300      	movs	r3, #0
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	617b      	str	r3, [r7, #20]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	617b      	str	r3, [r7, #20]
 8004ff2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 f81d 	bl	8005034 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2208      	movs	r2, #8
 8004ffe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e00f      	b.n	800502c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	4013      	ands	r3, r2
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	429a      	cmp	r2, r3
 800501a:	bf0c      	ite	eq
 800501c:	2301      	moveq	r3, #1
 800501e:	2300      	movne	r3, #0
 8005020:	b2db      	uxtb	r3, r3
 8005022:	461a      	mov	r2, r3
 8005024:	79fb      	ldrb	r3, [r7, #7]
 8005026:	429a      	cmp	r2, r3
 8005028:	d0b4      	beq.n	8004f94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3718      	adds	r7, #24
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005034:	b480      	push	{r7}
 8005036:	b095      	sub	sp, #84	@ 0x54
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	330c      	adds	r3, #12
 8005042:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005046:	e853 3f00 	ldrex	r3, [r3]
 800504a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800504c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005052:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	330c      	adds	r3, #12
 800505a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800505c:	643a      	str	r2, [r7, #64]	@ 0x40
 800505e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005060:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005062:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005064:	e841 2300 	strex	r3, r2, [r1]
 8005068:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800506a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1e5      	bne.n	800503c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3314      	adds	r3, #20
 8005076:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005078:	6a3b      	ldr	r3, [r7, #32]
 800507a:	e853 3f00 	ldrex	r3, [r3]
 800507e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f023 0301 	bic.w	r3, r3, #1
 8005086:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	3314      	adds	r3, #20
 800508e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005090:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005092:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005094:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005098:	e841 2300 	strex	r3, r2, [r1]
 800509c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1e5      	bne.n	8005070 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d119      	bne.n	80050e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	330c      	adds	r3, #12
 80050b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	e853 3f00 	ldrex	r3, [r3]
 80050ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f023 0310 	bic.w	r3, r3, #16
 80050c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	330c      	adds	r3, #12
 80050ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050cc:	61ba      	str	r2, [r7, #24]
 80050ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d0:	6979      	ldr	r1, [r7, #20]
 80050d2:	69ba      	ldr	r2, [r7, #24]
 80050d4:	e841 2300 	strex	r3, r2, [r1]
 80050d8:	613b      	str	r3, [r7, #16]
   return(result);
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d1e5      	bne.n	80050ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2220      	movs	r2, #32
 80050e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80050ee:	bf00      	nop
 80050f0:	3754      	adds	r7, #84	@ 0x54
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
	...

080050fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005100:	b0c0      	sub	sp, #256	@ 0x100
 8005102:	af00      	add	r7, sp, #0
 8005104:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005118:	68d9      	ldr	r1, [r3, #12]
 800511a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	ea40 0301 	orr.w	r3, r0, r1
 8005124:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800512a:	689a      	ldr	r2, [r3, #8]
 800512c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	431a      	orrs	r2, r3
 8005134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	431a      	orrs	r2, r3
 800513c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005140:	69db      	ldr	r3, [r3, #28]
 8005142:	4313      	orrs	r3, r2
 8005144:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005154:	f021 010c 	bic.w	r1, r1, #12
 8005158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005162:	430b      	orrs	r3, r1
 8005164:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005176:	6999      	ldr	r1, [r3, #24]
 8005178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	ea40 0301 	orr.w	r3, r0, r1
 8005182:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	4b8f      	ldr	r3, [pc, #572]	@ (80053c8 <UART_SetConfig+0x2cc>)
 800518c:	429a      	cmp	r2, r3
 800518e:	d005      	beq.n	800519c <UART_SetConfig+0xa0>
 8005190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	4b8d      	ldr	r3, [pc, #564]	@ (80053cc <UART_SetConfig+0x2d0>)
 8005198:	429a      	cmp	r2, r3
 800519a:	d104      	bne.n	80051a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800519c:	f7ff f874 	bl	8004288 <HAL_RCC_GetPCLK2Freq>
 80051a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80051a4:	e003      	b.n	80051ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051a6:	f7ff f85b 	bl	8004260 <HAL_RCC_GetPCLK1Freq>
 80051aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051b8:	f040 810c 	bne.w	80053d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051c0:	2200      	movs	r2, #0
 80051c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80051c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80051ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80051ce:	4622      	mov	r2, r4
 80051d0:	462b      	mov	r3, r5
 80051d2:	1891      	adds	r1, r2, r2
 80051d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80051d6:	415b      	adcs	r3, r3
 80051d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80051de:	4621      	mov	r1, r4
 80051e0:	eb12 0801 	adds.w	r8, r2, r1
 80051e4:	4629      	mov	r1, r5
 80051e6:	eb43 0901 	adc.w	r9, r3, r1
 80051ea:	f04f 0200 	mov.w	r2, #0
 80051ee:	f04f 0300 	mov.w	r3, #0
 80051f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051fe:	4690      	mov	r8, r2
 8005200:	4699      	mov	r9, r3
 8005202:	4623      	mov	r3, r4
 8005204:	eb18 0303 	adds.w	r3, r8, r3
 8005208:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800520c:	462b      	mov	r3, r5
 800520e:	eb49 0303 	adc.w	r3, r9, r3
 8005212:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005222:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005226:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800522a:	460b      	mov	r3, r1
 800522c:	18db      	adds	r3, r3, r3
 800522e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005230:	4613      	mov	r3, r2
 8005232:	eb42 0303 	adc.w	r3, r2, r3
 8005236:	657b      	str	r3, [r7, #84]	@ 0x54
 8005238:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800523c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005240:	f7fb fd0a 	bl	8000c58 <__aeabi_uldivmod>
 8005244:	4602      	mov	r2, r0
 8005246:	460b      	mov	r3, r1
 8005248:	4b61      	ldr	r3, [pc, #388]	@ (80053d0 <UART_SetConfig+0x2d4>)
 800524a:	fba3 2302 	umull	r2, r3, r3, r2
 800524e:	095b      	lsrs	r3, r3, #5
 8005250:	011c      	lsls	r4, r3, #4
 8005252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005256:	2200      	movs	r2, #0
 8005258:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800525c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005260:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005264:	4642      	mov	r2, r8
 8005266:	464b      	mov	r3, r9
 8005268:	1891      	adds	r1, r2, r2
 800526a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800526c:	415b      	adcs	r3, r3
 800526e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005270:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005274:	4641      	mov	r1, r8
 8005276:	eb12 0a01 	adds.w	sl, r2, r1
 800527a:	4649      	mov	r1, r9
 800527c:	eb43 0b01 	adc.w	fp, r3, r1
 8005280:	f04f 0200 	mov.w	r2, #0
 8005284:	f04f 0300 	mov.w	r3, #0
 8005288:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800528c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005290:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005294:	4692      	mov	sl, r2
 8005296:	469b      	mov	fp, r3
 8005298:	4643      	mov	r3, r8
 800529a:	eb1a 0303 	adds.w	r3, sl, r3
 800529e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052a2:	464b      	mov	r3, r9
 80052a4:	eb4b 0303 	adc.w	r3, fp, r3
 80052a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80052bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80052c0:	460b      	mov	r3, r1
 80052c2:	18db      	adds	r3, r3, r3
 80052c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80052c6:	4613      	mov	r3, r2
 80052c8:	eb42 0303 	adc.w	r3, r2, r3
 80052cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80052d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80052d6:	f7fb fcbf 	bl	8000c58 <__aeabi_uldivmod>
 80052da:	4602      	mov	r2, r0
 80052dc:	460b      	mov	r3, r1
 80052de:	4611      	mov	r1, r2
 80052e0:	4b3b      	ldr	r3, [pc, #236]	@ (80053d0 <UART_SetConfig+0x2d4>)
 80052e2:	fba3 2301 	umull	r2, r3, r3, r1
 80052e6:	095b      	lsrs	r3, r3, #5
 80052e8:	2264      	movs	r2, #100	@ 0x64
 80052ea:	fb02 f303 	mul.w	r3, r2, r3
 80052ee:	1acb      	subs	r3, r1, r3
 80052f0:	00db      	lsls	r3, r3, #3
 80052f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80052f6:	4b36      	ldr	r3, [pc, #216]	@ (80053d0 <UART_SetConfig+0x2d4>)
 80052f8:	fba3 2302 	umull	r2, r3, r3, r2
 80052fc:	095b      	lsrs	r3, r3, #5
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005304:	441c      	add	r4, r3
 8005306:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800530a:	2200      	movs	r2, #0
 800530c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005310:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005314:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005318:	4642      	mov	r2, r8
 800531a:	464b      	mov	r3, r9
 800531c:	1891      	adds	r1, r2, r2
 800531e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005320:	415b      	adcs	r3, r3
 8005322:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005324:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005328:	4641      	mov	r1, r8
 800532a:	1851      	adds	r1, r2, r1
 800532c:	6339      	str	r1, [r7, #48]	@ 0x30
 800532e:	4649      	mov	r1, r9
 8005330:	414b      	adcs	r3, r1
 8005332:	637b      	str	r3, [r7, #52]	@ 0x34
 8005334:	f04f 0200 	mov.w	r2, #0
 8005338:	f04f 0300 	mov.w	r3, #0
 800533c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005340:	4659      	mov	r1, fp
 8005342:	00cb      	lsls	r3, r1, #3
 8005344:	4651      	mov	r1, sl
 8005346:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800534a:	4651      	mov	r1, sl
 800534c:	00ca      	lsls	r2, r1, #3
 800534e:	4610      	mov	r0, r2
 8005350:	4619      	mov	r1, r3
 8005352:	4603      	mov	r3, r0
 8005354:	4642      	mov	r2, r8
 8005356:	189b      	adds	r3, r3, r2
 8005358:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800535c:	464b      	mov	r3, r9
 800535e:	460a      	mov	r2, r1
 8005360:	eb42 0303 	adc.w	r3, r2, r3
 8005364:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005374:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005378:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800537c:	460b      	mov	r3, r1
 800537e:	18db      	adds	r3, r3, r3
 8005380:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005382:	4613      	mov	r3, r2
 8005384:	eb42 0303 	adc.w	r3, r2, r3
 8005388:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800538a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800538e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005392:	f7fb fc61 	bl	8000c58 <__aeabi_uldivmod>
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	4b0d      	ldr	r3, [pc, #52]	@ (80053d0 <UART_SetConfig+0x2d4>)
 800539c:	fba3 1302 	umull	r1, r3, r3, r2
 80053a0:	095b      	lsrs	r3, r3, #5
 80053a2:	2164      	movs	r1, #100	@ 0x64
 80053a4:	fb01 f303 	mul.w	r3, r1, r3
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	00db      	lsls	r3, r3, #3
 80053ac:	3332      	adds	r3, #50	@ 0x32
 80053ae:	4a08      	ldr	r2, [pc, #32]	@ (80053d0 <UART_SetConfig+0x2d4>)
 80053b0:	fba2 2303 	umull	r2, r3, r2, r3
 80053b4:	095b      	lsrs	r3, r3, #5
 80053b6:	f003 0207 	and.w	r2, r3, #7
 80053ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4422      	add	r2, r4
 80053c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80053c4:	e106      	b.n	80055d4 <UART_SetConfig+0x4d8>
 80053c6:	bf00      	nop
 80053c8:	40011000 	.word	0x40011000
 80053cc:	40011400 	.word	0x40011400
 80053d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053d8:	2200      	movs	r2, #0
 80053da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80053e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80053e6:	4642      	mov	r2, r8
 80053e8:	464b      	mov	r3, r9
 80053ea:	1891      	adds	r1, r2, r2
 80053ec:	6239      	str	r1, [r7, #32]
 80053ee:	415b      	adcs	r3, r3
 80053f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80053f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053f6:	4641      	mov	r1, r8
 80053f8:	1854      	adds	r4, r2, r1
 80053fa:	4649      	mov	r1, r9
 80053fc:	eb43 0501 	adc.w	r5, r3, r1
 8005400:	f04f 0200 	mov.w	r2, #0
 8005404:	f04f 0300 	mov.w	r3, #0
 8005408:	00eb      	lsls	r3, r5, #3
 800540a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800540e:	00e2      	lsls	r2, r4, #3
 8005410:	4614      	mov	r4, r2
 8005412:	461d      	mov	r5, r3
 8005414:	4643      	mov	r3, r8
 8005416:	18e3      	adds	r3, r4, r3
 8005418:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800541c:	464b      	mov	r3, r9
 800541e:	eb45 0303 	adc.w	r3, r5, r3
 8005422:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005432:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005436:	f04f 0200 	mov.w	r2, #0
 800543a:	f04f 0300 	mov.w	r3, #0
 800543e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005442:	4629      	mov	r1, r5
 8005444:	008b      	lsls	r3, r1, #2
 8005446:	4621      	mov	r1, r4
 8005448:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800544c:	4621      	mov	r1, r4
 800544e:	008a      	lsls	r2, r1, #2
 8005450:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005454:	f7fb fc00 	bl	8000c58 <__aeabi_uldivmod>
 8005458:	4602      	mov	r2, r0
 800545a:	460b      	mov	r3, r1
 800545c:	4b60      	ldr	r3, [pc, #384]	@ (80055e0 <UART_SetConfig+0x4e4>)
 800545e:	fba3 2302 	umull	r2, r3, r3, r2
 8005462:	095b      	lsrs	r3, r3, #5
 8005464:	011c      	lsls	r4, r3, #4
 8005466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800546a:	2200      	movs	r2, #0
 800546c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005470:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005474:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005478:	4642      	mov	r2, r8
 800547a:	464b      	mov	r3, r9
 800547c:	1891      	adds	r1, r2, r2
 800547e:	61b9      	str	r1, [r7, #24]
 8005480:	415b      	adcs	r3, r3
 8005482:	61fb      	str	r3, [r7, #28]
 8005484:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005488:	4641      	mov	r1, r8
 800548a:	1851      	adds	r1, r2, r1
 800548c:	6139      	str	r1, [r7, #16]
 800548e:	4649      	mov	r1, r9
 8005490:	414b      	adcs	r3, r1
 8005492:	617b      	str	r3, [r7, #20]
 8005494:	f04f 0200 	mov.w	r2, #0
 8005498:	f04f 0300 	mov.w	r3, #0
 800549c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054a0:	4659      	mov	r1, fp
 80054a2:	00cb      	lsls	r3, r1, #3
 80054a4:	4651      	mov	r1, sl
 80054a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054aa:	4651      	mov	r1, sl
 80054ac:	00ca      	lsls	r2, r1, #3
 80054ae:	4610      	mov	r0, r2
 80054b0:	4619      	mov	r1, r3
 80054b2:	4603      	mov	r3, r0
 80054b4:	4642      	mov	r2, r8
 80054b6:	189b      	adds	r3, r3, r2
 80054b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054bc:	464b      	mov	r3, r9
 80054be:	460a      	mov	r2, r1
 80054c0:	eb42 0303 	adc.w	r3, r2, r3
 80054c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80054c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80054e0:	4649      	mov	r1, r9
 80054e2:	008b      	lsls	r3, r1, #2
 80054e4:	4641      	mov	r1, r8
 80054e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054ea:	4641      	mov	r1, r8
 80054ec:	008a      	lsls	r2, r1, #2
 80054ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80054f2:	f7fb fbb1 	bl	8000c58 <__aeabi_uldivmod>
 80054f6:	4602      	mov	r2, r0
 80054f8:	460b      	mov	r3, r1
 80054fa:	4611      	mov	r1, r2
 80054fc:	4b38      	ldr	r3, [pc, #224]	@ (80055e0 <UART_SetConfig+0x4e4>)
 80054fe:	fba3 2301 	umull	r2, r3, r3, r1
 8005502:	095b      	lsrs	r3, r3, #5
 8005504:	2264      	movs	r2, #100	@ 0x64
 8005506:	fb02 f303 	mul.w	r3, r2, r3
 800550a:	1acb      	subs	r3, r1, r3
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	3332      	adds	r3, #50	@ 0x32
 8005510:	4a33      	ldr	r2, [pc, #204]	@ (80055e0 <UART_SetConfig+0x4e4>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	095b      	lsrs	r3, r3, #5
 8005518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800551c:	441c      	add	r4, r3
 800551e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005522:	2200      	movs	r2, #0
 8005524:	673b      	str	r3, [r7, #112]	@ 0x70
 8005526:	677a      	str	r2, [r7, #116]	@ 0x74
 8005528:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800552c:	4642      	mov	r2, r8
 800552e:	464b      	mov	r3, r9
 8005530:	1891      	adds	r1, r2, r2
 8005532:	60b9      	str	r1, [r7, #8]
 8005534:	415b      	adcs	r3, r3
 8005536:	60fb      	str	r3, [r7, #12]
 8005538:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800553c:	4641      	mov	r1, r8
 800553e:	1851      	adds	r1, r2, r1
 8005540:	6039      	str	r1, [r7, #0]
 8005542:	4649      	mov	r1, r9
 8005544:	414b      	adcs	r3, r1
 8005546:	607b      	str	r3, [r7, #4]
 8005548:	f04f 0200 	mov.w	r2, #0
 800554c:	f04f 0300 	mov.w	r3, #0
 8005550:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005554:	4659      	mov	r1, fp
 8005556:	00cb      	lsls	r3, r1, #3
 8005558:	4651      	mov	r1, sl
 800555a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800555e:	4651      	mov	r1, sl
 8005560:	00ca      	lsls	r2, r1, #3
 8005562:	4610      	mov	r0, r2
 8005564:	4619      	mov	r1, r3
 8005566:	4603      	mov	r3, r0
 8005568:	4642      	mov	r2, r8
 800556a:	189b      	adds	r3, r3, r2
 800556c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800556e:	464b      	mov	r3, r9
 8005570:	460a      	mov	r2, r1
 8005572:	eb42 0303 	adc.w	r3, r2, r3
 8005576:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	663b      	str	r3, [r7, #96]	@ 0x60
 8005582:	667a      	str	r2, [r7, #100]	@ 0x64
 8005584:	f04f 0200 	mov.w	r2, #0
 8005588:	f04f 0300 	mov.w	r3, #0
 800558c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005590:	4649      	mov	r1, r9
 8005592:	008b      	lsls	r3, r1, #2
 8005594:	4641      	mov	r1, r8
 8005596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800559a:	4641      	mov	r1, r8
 800559c:	008a      	lsls	r2, r1, #2
 800559e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80055a2:	f7fb fb59 	bl	8000c58 <__aeabi_uldivmod>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	4b0d      	ldr	r3, [pc, #52]	@ (80055e0 <UART_SetConfig+0x4e4>)
 80055ac:	fba3 1302 	umull	r1, r3, r3, r2
 80055b0:	095b      	lsrs	r3, r3, #5
 80055b2:	2164      	movs	r1, #100	@ 0x64
 80055b4:	fb01 f303 	mul.w	r3, r1, r3
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	011b      	lsls	r3, r3, #4
 80055bc:	3332      	adds	r3, #50	@ 0x32
 80055be:	4a08      	ldr	r2, [pc, #32]	@ (80055e0 <UART_SetConfig+0x4e4>)
 80055c0:	fba2 2303 	umull	r2, r3, r2, r3
 80055c4:	095b      	lsrs	r3, r3, #5
 80055c6:	f003 020f 	and.w	r2, r3, #15
 80055ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4422      	add	r2, r4
 80055d2:	609a      	str	r2, [r3, #8]
}
 80055d4:	bf00      	nop
 80055d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80055da:	46bd      	mov	sp, r7
 80055dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055e0:	51eb851f 	.word	0x51eb851f

080055e4 <__cvt>:
 80055e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055e8:	ec57 6b10 	vmov	r6, r7, d0
 80055ec:	2f00      	cmp	r7, #0
 80055ee:	460c      	mov	r4, r1
 80055f0:	4619      	mov	r1, r3
 80055f2:	463b      	mov	r3, r7
 80055f4:	bfbb      	ittet	lt
 80055f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80055fa:	461f      	movlt	r7, r3
 80055fc:	2300      	movge	r3, #0
 80055fe:	232d      	movlt	r3, #45	@ 0x2d
 8005600:	700b      	strb	r3, [r1, #0]
 8005602:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005604:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005608:	4691      	mov	r9, r2
 800560a:	f023 0820 	bic.w	r8, r3, #32
 800560e:	bfbc      	itt	lt
 8005610:	4632      	movlt	r2, r6
 8005612:	4616      	movlt	r6, r2
 8005614:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005618:	d005      	beq.n	8005626 <__cvt+0x42>
 800561a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800561e:	d100      	bne.n	8005622 <__cvt+0x3e>
 8005620:	3401      	adds	r4, #1
 8005622:	2102      	movs	r1, #2
 8005624:	e000      	b.n	8005628 <__cvt+0x44>
 8005626:	2103      	movs	r1, #3
 8005628:	ab03      	add	r3, sp, #12
 800562a:	9301      	str	r3, [sp, #4]
 800562c:	ab02      	add	r3, sp, #8
 800562e:	9300      	str	r3, [sp, #0]
 8005630:	ec47 6b10 	vmov	d0, r6, r7
 8005634:	4653      	mov	r3, sl
 8005636:	4622      	mov	r2, r4
 8005638:	f000 fdd2 	bl	80061e0 <_dtoa_r>
 800563c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005640:	4605      	mov	r5, r0
 8005642:	d119      	bne.n	8005678 <__cvt+0x94>
 8005644:	f019 0f01 	tst.w	r9, #1
 8005648:	d00e      	beq.n	8005668 <__cvt+0x84>
 800564a:	eb00 0904 	add.w	r9, r0, r4
 800564e:	2200      	movs	r2, #0
 8005650:	2300      	movs	r3, #0
 8005652:	4630      	mov	r0, r6
 8005654:	4639      	mov	r1, r7
 8005656:	f7fb fa3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800565a:	b108      	cbz	r0, 8005660 <__cvt+0x7c>
 800565c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005660:	2230      	movs	r2, #48	@ 0x30
 8005662:	9b03      	ldr	r3, [sp, #12]
 8005664:	454b      	cmp	r3, r9
 8005666:	d31e      	bcc.n	80056a6 <__cvt+0xc2>
 8005668:	9b03      	ldr	r3, [sp, #12]
 800566a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800566c:	1b5b      	subs	r3, r3, r5
 800566e:	4628      	mov	r0, r5
 8005670:	6013      	str	r3, [r2, #0]
 8005672:	b004      	add	sp, #16
 8005674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005678:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800567c:	eb00 0904 	add.w	r9, r0, r4
 8005680:	d1e5      	bne.n	800564e <__cvt+0x6a>
 8005682:	7803      	ldrb	r3, [r0, #0]
 8005684:	2b30      	cmp	r3, #48	@ 0x30
 8005686:	d10a      	bne.n	800569e <__cvt+0xba>
 8005688:	2200      	movs	r2, #0
 800568a:	2300      	movs	r3, #0
 800568c:	4630      	mov	r0, r6
 800568e:	4639      	mov	r1, r7
 8005690:	f7fb fa22 	bl	8000ad8 <__aeabi_dcmpeq>
 8005694:	b918      	cbnz	r0, 800569e <__cvt+0xba>
 8005696:	f1c4 0401 	rsb	r4, r4, #1
 800569a:	f8ca 4000 	str.w	r4, [sl]
 800569e:	f8da 3000 	ldr.w	r3, [sl]
 80056a2:	4499      	add	r9, r3
 80056a4:	e7d3      	b.n	800564e <__cvt+0x6a>
 80056a6:	1c59      	adds	r1, r3, #1
 80056a8:	9103      	str	r1, [sp, #12]
 80056aa:	701a      	strb	r2, [r3, #0]
 80056ac:	e7d9      	b.n	8005662 <__cvt+0x7e>

080056ae <__exponent>:
 80056ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056b0:	2900      	cmp	r1, #0
 80056b2:	bfba      	itte	lt
 80056b4:	4249      	neglt	r1, r1
 80056b6:	232d      	movlt	r3, #45	@ 0x2d
 80056b8:	232b      	movge	r3, #43	@ 0x2b
 80056ba:	2909      	cmp	r1, #9
 80056bc:	7002      	strb	r2, [r0, #0]
 80056be:	7043      	strb	r3, [r0, #1]
 80056c0:	dd29      	ble.n	8005716 <__exponent+0x68>
 80056c2:	f10d 0307 	add.w	r3, sp, #7
 80056c6:	461d      	mov	r5, r3
 80056c8:	270a      	movs	r7, #10
 80056ca:	461a      	mov	r2, r3
 80056cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80056d0:	fb07 1416 	mls	r4, r7, r6, r1
 80056d4:	3430      	adds	r4, #48	@ 0x30
 80056d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80056da:	460c      	mov	r4, r1
 80056dc:	2c63      	cmp	r4, #99	@ 0x63
 80056de:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80056e2:	4631      	mov	r1, r6
 80056e4:	dcf1      	bgt.n	80056ca <__exponent+0x1c>
 80056e6:	3130      	adds	r1, #48	@ 0x30
 80056e8:	1e94      	subs	r4, r2, #2
 80056ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80056ee:	1c41      	adds	r1, r0, #1
 80056f0:	4623      	mov	r3, r4
 80056f2:	42ab      	cmp	r3, r5
 80056f4:	d30a      	bcc.n	800570c <__exponent+0x5e>
 80056f6:	f10d 0309 	add.w	r3, sp, #9
 80056fa:	1a9b      	subs	r3, r3, r2
 80056fc:	42ac      	cmp	r4, r5
 80056fe:	bf88      	it	hi
 8005700:	2300      	movhi	r3, #0
 8005702:	3302      	adds	r3, #2
 8005704:	4403      	add	r3, r0
 8005706:	1a18      	subs	r0, r3, r0
 8005708:	b003      	add	sp, #12
 800570a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800570c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005710:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005714:	e7ed      	b.n	80056f2 <__exponent+0x44>
 8005716:	2330      	movs	r3, #48	@ 0x30
 8005718:	3130      	adds	r1, #48	@ 0x30
 800571a:	7083      	strb	r3, [r0, #2]
 800571c:	70c1      	strb	r1, [r0, #3]
 800571e:	1d03      	adds	r3, r0, #4
 8005720:	e7f1      	b.n	8005706 <__exponent+0x58>
	...

08005724 <_printf_float>:
 8005724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005728:	b08d      	sub	sp, #52	@ 0x34
 800572a:	460c      	mov	r4, r1
 800572c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005730:	4616      	mov	r6, r2
 8005732:	461f      	mov	r7, r3
 8005734:	4605      	mov	r5, r0
 8005736:	f000 fcc5 	bl	80060c4 <_localeconv_r>
 800573a:	6803      	ldr	r3, [r0, #0]
 800573c:	9304      	str	r3, [sp, #16]
 800573e:	4618      	mov	r0, r3
 8005740:	f7fa fd9e 	bl	8000280 <strlen>
 8005744:	2300      	movs	r3, #0
 8005746:	930a      	str	r3, [sp, #40]	@ 0x28
 8005748:	f8d8 3000 	ldr.w	r3, [r8]
 800574c:	9005      	str	r0, [sp, #20]
 800574e:	3307      	adds	r3, #7
 8005750:	f023 0307 	bic.w	r3, r3, #7
 8005754:	f103 0208 	add.w	r2, r3, #8
 8005758:	f894 a018 	ldrb.w	sl, [r4, #24]
 800575c:	f8d4 b000 	ldr.w	fp, [r4]
 8005760:	f8c8 2000 	str.w	r2, [r8]
 8005764:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005768:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800576c:	9307      	str	r3, [sp, #28]
 800576e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005772:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005776:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800577a:	4b9c      	ldr	r3, [pc, #624]	@ (80059ec <_printf_float+0x2c8>)
 800577c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005780:	f7fb f9dc 	bl	8000b3c <__aeabi_dcmpun>
 8005784:	bb70      	cbnz	r0, 80057e4 <_printf_float+0xc0>
 8005786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800578a:	4b98      	ldr	r3, [pc, #608]	@ (80059ec <_printf_float+0x2c8>)
 800578c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005790:	f7fb f9b6 	bl	8000b00 <__aeabi_dcmple>
 8005794:	bb30      	cbnz	r0, 80057e4 <_printf_float+0xc0>
 8005796:	2200      	movs	r2, #0
 8005798:	2300      	movs	r3, #0
 800579a:	4640      	mov	r0, r8
 800579c:	4649      	mov	r1, r9
 800579e:	f7fb f9a5 	bl	8000aec <__aeabi_dcmplt>
 80057a2:	b110      	cbz	r0, 80057aa <_printf_float+0x86>
 80057a4:	232d      	movs	r3, #45	@ 0x2d
 80057a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057aa:	4a91      	ldr	r2, [pc, #580]	@ (80059f0 <_printf_float+0x2cc>)
 80057ac:	4b91      	ldr	r3, [pc, #580]	@ (80059f4 <_printf_float+0x2d0>)
 80057ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80057b2:	bf8c      	ite	hi
 80057b4:	4690      	movhi	r8, r2
 80057b6:	4698      	movls	r8, r3
 80057b8:	2303      	movs	r3, #3
 80057ba:	6123      	str	r3, [r4, #16]
 80057bc:	f02b 0304 	bic.w	r3, fp, #4
 80057c0:	6023      	str	r3, [r4, #0]
 80057c2:	f04f 0900 	mov.w	r9, #0
 80057c6:	9700      	str	r7, [sp, #0]
 80057c8:	4633      	mov	r3, r6
 80057ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80057cc:	4621      	mov	r1, r4
 80057ce:	4628      	mov	r0, r5
 80057d0:	f000 f9d2 	bl	8005b78 <_printf_common>
 80057d4:	3001      	adds	r0, #1
 80057d6:	f040 808d 	bne.w	80058f4 <_printf_float+0x1d0>
 80057da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057de:	b00d      	add	sp, #52	@ 0x34
 80057e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e4:	4642      	mov	r2, r8
 80057e6:	464b      	mov	r3, r9
 80057e8:	4640      	mov	r0, r8
 80057ea:	4649      	mov	r1, r9
 80057ec:	f7fb f9a6 	bl	8000b3c <__aeabi_dcmpun>
 80057f0:	b140      	cbz	r0, 8005804 <_printf_float+0xe0>
 80057f2:	464b      	mov	r3, r9
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	bfbc      	itt	lt
 80057f8:	232d      	movlt	r3, #45	@ 0x2d
 80057fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80057fe:	4a7e      	ldr	r2, [pc, #504]	@ (80059f8 <_printf_float+0x2d4>)
 8005800:	4b7e      	ldr	r3, [pc, #504]	@ (80059fc <_printf_float+0x2d8>)
 8005802:	e7d4      	b.n	80057ae <_printf_float+0x8a>
 8005804:	6863      	ldr	r3, [r4, #4]
 8005806:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800580a:	9206      	str	r2, [sp, #24]
 800580c:	1c5a      	adds	r2, r3, #1
 800580e:	d13b      	bne.n	8005888 <_printf_float+0x164>
 8005810:	2306      	movs	r3, #6
 8005812:	6063      	str	r3, [r4, #4]
 8005814:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005818:	2300      	movs	r3, #0
 800581a:	6022      	str	r2, [r4, #0]
 800581c:	9303      	str	r3, [sp, #12]
 800581e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005820:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005824:	ab09      	add	r3, sp, #36	@ 0x24
 8005826:	9300      	str	r3, [sp, #0]
 8005828:	6861      	ldr	r1, [r4, #4]
 800582a:	ec49 8b10 	vmov	d0, r8, r9
 800582e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005832:	4628      	mov	r0, r5
 8005834:	f7ff fed6 	bl	80055e4 <__cvt>
 8005838:	9b06      	ldr	r3, [sp, #24]
 800583a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800583c:	2b47      	cmp	r3, #71	@ 0x47
 800583e:	4680      	mov	r8, r0
 8005840:	d129      	bne.n	8005896 <_printf_float+0x172>
 8005842:	1cc8      	adds	r0, r1, #3
 8005844:	db02      	blt.n	800584c <_printf_float+0x128>
 8005846:	6863      	ldr	r3, [r4, #4]
 8005848:	4299      	cmp	r1, r3
 800584a:	dd41      	ble.n	80058d0 <_printf_float+0x1ac>
 800584c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005850:	fa5f fa8a 	uxtb.w	sl, sl
 8005854:	3901      	subs	r1, #1
 8005856:	4652      	mov	r2, sl
 8005858:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800585c:	9109      	str	r1, [sp, #36]	@ 0x24
 800585e:	f7ff ff26 	bl	80056ae <__exponent>
 8005862:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005864:	1813      	adds	r3, r2, r0
 8005866:	2a01      	cmp	r2, #1
 8005868:	4681      	mov	r9, r0
 800586a:	6123      	str	r3, [r4, #16]
 800586c:	dc02      	bgt.n	8005874 <_printf_float+0x150>
 800586e:	6822      	ldr	r2, [r4, #0]
 8005870:	07d2      	lsls	r2, r2, #31
 8005872:	d501      	bpl.n	8005878 <_printf_float+0x154>
 8005874:	3301      	adds	r3, #1
 8005876:	6123      	str	r3, [r4, #16]
 8005878:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0a2      	beq.n	80057c6 <_printf_float+0xa2>
 8005880:	232d      	movs	r3, #45	@ 0x2d
 8005882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005886:	e79e      	b.n	80057c6 <_printf_float+0xa2>
 8005888:	9a06      	ldr	r2, [sp, #24]
 800588a:	2a47      	cmp	r2, #71	@ 0x47
 800588c:	d1c2      	bne.n	8005814 <_printf_float+0xf0>
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1c0      	bne.n	8005814 <_printf_float+0xf0>
 8005892:	2301      	movs	r3, #1
 8005894:	e7bd      	b.n	8005812 <_printf_float+0xee>
 8005896:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800589a:	d9db      	bls.n	8005854 <_printf_float+0x130>
 800589c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80058a0:	d118      	bne.n	80058d4 <_printf_float+0x1b0>
 80058a2:	2900      	cmp	r1, #0
 80058a4:	6863      	ldr	r3, [r4, #4]
 80058a6:	dd0b      	ble.n	80058c0 <_printf_float+0x19c>
 80058a8:	6121      	str	r1, [r4, #16]
 80058aa:	b913      	cbnz	r3, 80058b2 <_printf_float+0x18e>
 80058ac:	6822      	ldr	r2, [r4, #0]
 80058ae:	07d0      	lsls	r0, r2, #31
 80058b0:	d502      	bpl.n	80058b8 <_printf_float+0x194>
 80058b2:	3301      	adds	r3, #1
 80058b4:	440b      	add	r3, r1
 80058b6:	6123      	str	r3, [r4, #16]
 80058b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80058ba:	f04f 0900 	mov.w	r9, #0
 80058be:	e7db      	b.n	8005878 <_printf_float+0x154>
 80058c0:	b913      	cbnz	r3, 80058c8 <_printf_float+0x1a4>
 80058c2:	6822      	ldr	r2, [r4, #0]
 80058c4:	07d2      	lsls	r2, r2, #31
 80058c6:	d501      	bpl.n	80058cc <_printf_float+0x1a8>
 80058c8:	3302      	adds	r3, #2
 80058ca:	e7f4      	b.n	80058b6 <_printf_float+0x192>
 80058cc:	2301      	movs	r3, #1
 80058ce:	e7f2      	b.n	80058b6 <_printf_float+0x192>
 80058d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80058d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058d6:	4299      	cmp	r1, r3
 80058d8:	db05      	blt.n	80058e6 <_printf_float+0x1c2>
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	6121      	str	r1, [r4, #16]
 80058de:	07d8      	lsls	r0, r3, #31
 80058e0:	d5ea      	bpl.n	80058b8 <_printf_float+0x194>
 80058e2:	1c4b      	adds	r3, r1, #1
 80058e4:	e7e7      	b.n	80058b6 <_printf_float+0x192>
 80058e6:	2900      	cmp	r1, #0
 80058e8:	bfd4      	ite	le
 80058ea:	f1c1 0202 	rsble	r2, r1, #2
 80058ee:	2201      	movgt	r2, #1
 80058f0:	4413      	add	r3, r2
 80058f2:	e7e0      	b.n	80058b6 <_printf_float+0x192>
 80058f4:	6823      	ldr	r3, [r4, #0]
 80058f6:	055a      	lsls	r2, r3, #21
 80058f8:	d407      	bmi.n	800590a <_printf_float+0x1e6>
 80058fa:	6923      	ldr	r3, [r4, #16]
 80058fc:	4642      	mov	r2, r8
 80058fe:	4631      	mov	r1, r6
 8005900:	4628      	mov	r0, r5
 8005902:	47b8      	blx	r7
 8005904:	3001      	adds	r0, #1
 8005906:	d12b      	bne.n	8005960 <_printf_float+0x23c>
 8005908:	e767      	b.n	80057da <_printf_float+0xb6>
 800590a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800590e:	f240 80dd 	bls.w	8005acc <_printf_float+0x3a8>
 8005912:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005916:	2200      	movs	r2, #0
 8005918:	2300      	movs	r3, #0
 800591a:	f7fb f8dd 	bl	8000ad8 <__aeabi_dcmpeq>
 800591e:	2800      	cmp	r0, #0
 8005920:	d033      	beq.n	800598a <_printf_float+0x266>
 8005922:	4a37      	ldr	r2, [pc, #220]	@ (8005a00 <_printf_float+0x2dc>)
 8005924:	2301      	movs	r3, #1
 8005926:	4631      	mov	r1, r6
 8005928:	4628      	mov	r0, r5
 800592a:	47b8      	blx	r7
 800592c:	3001      	adds	r0, #1
 800592e:	f43f af54 	beq.w	80057da <_printf_float+0xb6>
 8005932:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005936:	4543      	cmp	r3, r8
 8005938:	db02      	blt.n	8005940 <_printf_float+0x21c>
 800593a:	6823      	ldr	r3, [r4, #0]
 800593c:	07d8      	lsls	r0, r3, #31
 800593e:	d50f      	bpl.n	8005960 <_printf_float+0x23c>
 8005940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005944:	4631      	mov	r1, r6
 8005946:	4628      	mov	r0, r5
 8005948:	47b8      	blx	r7
 800594a:	3001      	adds	r0, #1
 800594c:	f43f af45 	beq.w	80057da <_printf_float+0xb6>
 8005950:	f04f 0900 	mov.w	r9, #0
 8005954:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005958:	f104 0a1a 	add.w	sl, r4, #26
 800595c:	45c8      	cmp	r8, r9
 800595e:	dc09      	bgt.n	8005974 <_printf_float+0x250>
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	079b      	lsls	r3, r3, #30
 8005964:	f100 8103 	bmi.w	8005b6e <_printf_float+0x44a>
 8005968:	68e0      	ldr	r0, [r4, #12]
 800596a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800596c:	4298      	cmp	r0, r3
 800596e:	bfb8      	it	lt
 8005970:	4618      	movlt	r0, r3
 8005972:	e734      	b.n	80057de <_printf_float+0xba>
 8005974:	2301      	movs	r3, #1
 8005976:	4652      	mov	r2, sl
 8005978:	4631      	mov	r1, r6
 800597a:	4628      	mov	r0, r5
 800597c:	47b8      	blx	r7
 800597e:	3001      	adds	r0, #1
 8005980:	f43f af2b 	beq.w	80057da <_printf_float+0xb6>
 8005984:	f109 0901 	add.w	r9, r9, #1
 8005988:	e7e8      	b.n	800595c <_printf_float+0x238>
 800598a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800598c:	2b00      	cmp	r3, #0
 800598e:	dc39      	bgt.n	8005a04 <_printf_float+0x2e0>
 8005990:	4a1b      	ldr	r2, [pc, #108]	@ (8005a00 <_printf_float+0x2dc>)
 8005992:	2301      	movs	r3, #1
 8005994:	4631      	mov	r1, r6
 8005996:	4628      	mov	r0, r5
 8005998:	47b8      	blx	r7
 800599a:	3001      	adds	r0, #1
 800599c:	f43f af1d 	beq.w	80057da <_printf_float+0xb6>
 80059a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80059a4:	ea59 0303 	orrs.w	r3, r9, r3
 80059a8:	d102      	bne.n	80059b0 <_printf_float+0x28c>
 80059aa:	6823      	ldr	r3, [r4, #0]
 80059ac:	07d9      	lsls	r1, r3, #31
 80059ae:	d5d7      	bpl.n	8005960 <_printf_float+0x23c>
 80059b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059b4:	4631      	mov	r1, r6
 80059b6:	4628      	mov	r0, r5
 80059b8:	47b8      	blx	r7
 80059ba:	3001      	adds	r0, #1
 80059bc:	f43f af0d 	beq.w	80057da <_printf_float+0xb6>
 80059c0:	f04f 0a00 	mov.w	sl, #0
 80059c4:	f104 0b1a 	add.w	fp, r4, #26
 80059c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ca:	425b      	negs	r3, r3
 80059cc:	4553      	cmp	r3, sl
 80059ce:	dc01      	bgt.n	80059d4 <_printf_float+0x2b0>
 80059d0:	464b      	mov	r3, r9
 80059d2:	e793      	b.n	80058fc <_printf_float+0x1d8>
 80059d4:	2301      	movs	r3, #1
 80059d6:	465a      	mov	r2, fp
 80059d8:	4631      	mov	r1, r6
 80059da:	4628      	mov	r0, r5
 80059dc:	47b8      	blx	r7
 80059de:	3001      	adds	r0, #1
 80059e0:	f43f aefb 	beq.w	80057da <_printf_float+0xb6>
 80059e4:	f10a 0a01 	add.w	sl, sl, #1
 80059e8:	e7ee      	b.n	80059c8 <_printf_float+0x2a4>
 80059ea:	bf00      	nop
 80059ec:	7fefffff 	.word	0x7fefffff
 80059f0:	080083b0 	.word	0x080083b0
 80059f4:	080083ac 	.word	0x080083ac
 80059f8:	080083b8 	.word	0x080083b8
 80059fc:	080083b4 	.word	0x080083b4
 8005a00:	080083bc 	.word	0x080083bc
 8005a04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a0a:	4553      	cmp	r3, sl
 8005a0c:	bfa8      	it	ge
 8005a0e:	4653      	movge	r3, sl
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	4699      	mov	r9, r3
 8005a14:	dc36      	bgt.n	8005a84 <_printf_float+0x360>
 8005a16:	f04f 0b00 	mov.w	fp, #0
 8005a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a1e:	f104 021a 	add.w	r2, r4, #26
 8005a22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a24:	9306      	str	r3, [sp, #24]
 8005a26:	eba3 0309 	sub.w	r3, r3, r9
 8005a2a:	455b      	cmp	r3, fp
 8005a2c:	dc31      	bgt.n	8005a92 <_printf_float+0x36e>
 8005a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a30:	459a      	cmp	sl, r3
 8005a32:	dc3a      	bgt.n	8005aaa <_printf_float+0x386>
 8005a34:	6823      	ldr	r3, [r4, #0]
 8005a36:	07da      	lsls	r2, r3, #31
 8005a38:	d437      	bmi.n	8005aaa <_printf_float+0x386>
 8005a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a3c:	ebaa 0903 	sub.w	r9, sl, r3
 8005a40:	9b06      	ldr	r3, [sp, #24]
 8005a42:	ebaa 0303 	sub.w	r3, sl, r3
 8005a46:	4599      	cmp	r9, r3
 8005a48:	bfa8      	it	ge
 8005a4a:	4699      	movge	r9, r3
 8005a4c:	f1b9 0f00 	cmp.w	r9, #0
 8005a50:	dc33      	bgt.n	8005aba <_printf_float+0x396>
 8005a52:	f04f 0800 	mov.w	r8, #0
 8005a56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a5a:	f104 0b1a 	add.w	fp, r4, #26
 8005a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a60:	ebaa 0303 	sub.w	r3, sl, r3
 8005a64:	eba3 0309 	sub.w	r3, r3, r9
 8005a68:	4543      	cmp	r3, r8
 8005a6a:	f77f af79 	ble.w	8005960 <_printf_float+0x23c>
 8005a6e:	2301      	movs	r3, #1
 8005a70:	465a      	mov	r2, fp
 8005a72:	4631      	mov	r1, r6
 8005a74:	4628      	mov	r0, r5
 8005a76:	47b8      	blx	r7
 8005a78:	3001      	adds	r0, #1
 8005a7a:	f43f aeae 	beq.w	80057da <_printf_float+0xb6>
 8005a7e:	f108 0801 	add.w	r8, r8, #1
 8005a82:	e7ec      	b.n	8005a5e <_printf_float+0x33a>
 8005a84:	4642      	mov	r2, r8
 8005a86:	4631      	mov	r1, r6
 8005a88:	4628      	mov	r0, r5
 8005a8a:	47b8      	blx	r7
 8005a8c:	3001      	adds	r0, #1
 8005a8e:	d1c2      	bne.n	8005a16 <_printf_float+0x2f2>
 8005a90:	e6a3      	b.n	80057da <_printf_float+0xb6>
 8005a92:	2301      	movs	r3, #1
 8005a94:	4631      	mov	r1, r6
 8005a96:	4628      	mov	r0, r5
 8005a98:	9206      	str	r2, [sp, #24]
 8005a9a:	47b8      	blx	r7
 8005a9c:	3001      	adds	r0, #1
 8005a9e:	f43f ae9c 	beq.w	80057da <_printf_float+0xb6>
 8005aa2:	9a06      	ldr	r2, [sp, #24]
 8005aa4:	f10b 0b01 	add.w	fp, fp, #1
 8005aa8:	e7bb      	b.n	8005a22 <_printf_float+0x2fe>
 8005aaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005aae:	4631      	mov	r1, r6
 8005ab0:	4628      	mov	r0, r5
 8005ab2:	47b8      	blx	r7
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	d1c0      	bne.n	8005a3a <_printf_float+0x316>
 8005ab8:	e68f      	b.n	80057da <_printf_float+0xb6>
 8005aba:	9a06      	ldr	r2, [sp, #24]
 8005abc:	464b      	mov	r3, r9
 8005abe:	4442      	add	r2, r8
 8005ac0:	4631      	mov	r1, r6
 8005ac2:	4628      	mov	r0, r5
 8005ac4:	47b8      	blx	r7
 8005ac6:	3001      	adds	r0, #1
 8005ac8:	d1c3      	bne.n	8005a52 <_printf_float+0x32e>
 8005aca:	e686      	b.n	80057da <_printf_float+0xb6>
 8005acc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ad0:	f1ba 0f01 	cmp.w	sl, #1
 8005ad4:	dc01      	bgt.n	8005ada <_printf_float+0x3b6>
 8005ad6:	07db      	lsls	r3, r3, #31
 8005ad8:	d536      	bpl.n	8005b48 <_printf_float+0x424>
 8005ada:	2301      	movs	r3, #1
 8005adc:	4642      	mov	r2, r8
 8005ade:	4631      	mov	r1, r6
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	47b8      	blx	r7
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	f43f ae78 	beq.w	80057da <_printf_float+0xb6>
 8005aea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005aee:	4631      	mov	r1, r6
 8005af0:	4628      	mov	r0, r5
 8005af2:	47b8      	blx	r7
 8005af4:	3001      	adds	r0, #1
 8005af6:	f43f ae70 	beq.w	80057da <_printf_float+0xb6>
 8005afa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005afe:	2200      	movs	r2, #0
 8005b00:	2300      	movs	r3, #0
 8005b02:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005b06:	f7fa ffe7 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b0a:	b9c0      	cbnz	r0, 8005b3e <_printf_float+0x41a>
 8005b0c:	4653      	mov	r3, sl
 8005b0e:	f108 0201 	add.w	r2, r8, #1
 8005b12:	4631      	mov	r1, r6
 8005b14:	4628      	mov	r0, r5
 8005b16:	47b8      	blx	r7
 8005b18:	3001      	adds	r0, #1
 8005b1a:	d10c      	bne.n	8005b36 <_printf_float+0x412>
 8005b1c:	e65d      	b.n	80057da <_printf_float+0xb6>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	465a      	mov	r2, fp
 8005b22:	4631      	mov	r1, r6
 8005b24:	4628      	mov	r0, r5
 8005b26:	47b8      	blx	r7
 8005b28:	3001      	adds	r0, #1
 8005b2a:	f43f ae56 	beq.w	80057da <_printf_float+0xb6>
 8005b2e:	f108 0801 	add.w	r8, r8, #1
 8005b32:	45d0      	cmp	r8, sl
 8005b34:	dbf3      	blt.n	8005b1e <_printf_float+0x3fa>
 8005b36:	464b      	mov	r3, r9
 8005b38:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005b3c:	e6df      	b.n	80058fe <_printf_float+0x1da>
 8005b3e:	f04f 0800 	mov.w	r8, #0
 8005b42:	f104 0b1a 	add.w	fp, r4, #26
 8005b46:	e7f4      	b.n	8005b32 <_printf_float+0x40e>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	4642      	mov	r2, r8
 8005b4c:	e7e1      	b.n	8005b12 <_printf_float+0x3ee>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	464a      	mov	r2, r9
 8005b52:	4631      	mov	r1, r6
 8005b54:	4628      	mov	r0, r5
 8005b56:	47b8      	blx	r7
 8005b58:	3001      	adds	r0, #1
 8005b5a:	f43f ae3e 	beq.w	80057da <_printf_float+0xb6>
 8005b5e:	f108 0801 	add.w	r8, r8, #1
 8005b62:	68e3      	ldr	r3, [r4, #12]
 8005b64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b66:	1a5b      	subs	r3, r3, r1
 8005b68:	4543      	cmp	r3, r8
 8005b6a:	dcf0      	bgt.n	8005b4e <_printf_float+0x42a>
 8005b6c:	e6fc      	b.n	8005968 <_printf_float+0x244>
 8005b6e:	f04f 0800 	mov.w	r8, #0
 8005b72:	f104 0919 	add.w	r9, r4, #25
 8005b76:	e7f4      	b.n	8005b62 <_printf_float+0x43e>

08005b78 <_printf_common>:
 8005b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b7c:	4616      	mov	r6, r2
 8005b7e:	4698      	mov	r8, r3
 8005b80:	688a      	ldr	r2, [r1, #8]
 8005b82:	690b      	ldr	r3, [r1, #16]
 8005b84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	bfb8      	it	lt
 8005b8c:	4613      	movlt	r3, r2
 8005b8e:	6033      	str	r3, [r6, #0]
 8005b90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b94:	4607      	mov	r7, r0
 8005b96:	460c      	mov	r4, r1
 8005b98:	b10a      	cbz	r2, 8005b9e <_printf_common+0x26>
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	6033      	str	r3, [r6, #0]
 8005b9e:	6823      	ldr	r3, [r4, #0]
 8005ba0:	0699      	lsls	r1, r3, #26
 8005ba2:	bf42      	ittt	mi
 8005ba4:	6833      	ldrmi	r3, [r6, #0]
 8005ba6:	3302      	addmi	r3, #2
 8005ba8:	6033      	strmi	r3, [r6, #0]
 8005baa:	6825      	ldr	r5, [r4, #0]
 8005bac:	f015 0506 	ands.w	r5, r5, #6
 8005bb0:	d106      	bne.n	8005bc0 <_printf_common+0x48>
 8005bb2:	f104 0a19 	add.w	sl, r4, #25
 8005bb6:	68e3      	ldr	r3, [r4, #12]
 8005bb8:	6832      	ldr	r2, [r6, #0]
 8005bba:	1a9b      	subs	r3, r3, r2
 8005bbc:	42ab      	cmp	r3, r5
 8005bbe:	dc26      	bgt.n	8005c0e <_printf_common+0x96>
 8005bc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005bc4:	6822      	ldr	r2, [r4, #0]
 8005bc6:	3b00      	subs	r3, #0
 8005bc8:	bf18      	it	ne
 8005bca:	2301      	movne	r3, #1
 8005bcc:	0692      	lsls	r2, r2, #26
 8005bce:	d42b      	bmi.n	8005c28 <_printf_common+0xb0>
 8005bd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005bd4:	4641      	mov	r1, r8
 8005bd6:	4638      	mov	r0, r7
 8005bd8:	47c8      	blx	r9
 8005bda:	3001      	adds	r0, #1
 8005bdc:	d01e      	beq.n	8005c1c <_printf_common+0xa4>
 8005bde:	6823      	ldr	r3, [r4, #0]
 8005be0:	6922      	ldr	r2, [r4, #16]
 8005be2:	f003 0306 	and.w	r3, r3, #6
 8005be6:	2b04      	cmp	r3, #4
 8005be8:	bf02      	ittt	eq
 8005bea:	68e5      	ldreq	r5, [r4, #12]
 8005bec:	6833      	ldreq	r3, [r6, #0]
 8005bee:	1aed      	subeq	r5, r5, r3
 8005bf0:	68a3      	ldr	r3, [r4, #8]
 8005bf2:	bf0c      	ite	eq
 8005bf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bf8:	2500      	movne	r5, #0
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	bfc4      	itt	gt
 8005bfe:	1a9b      	subgt	r3, r3, r2
 8005c00:	18ed      	addgt	r5, r5, r3
 8005c02:	2600      	movs	r6, #0
 8005c04:	341a      	adds	r4, #26
 8005c06:	42b5      	cmp	r5, r6
 8005c08:	d11a      	bne.n	8005c40 <_printf_common+0xc8>
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	e008      	b.n	8005c20 <_printf_common+0xa8>
 8005c0e:	2301      	movs	r3, #1
 8005c10:	4652      	mov	r2, sl
 8005c12:	4641      	mov	r1, r8
 8005c14:	4638      	mov	r0, r7
 8005c16:	47c8      	blx	r9
 8005c18:	3001      	adds	r0, #1
 8005c1a:	d103      	bne.n	8005c24 <_printf_common+0xac>
 8005c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c24:	3501      	adds	r5, #1
 8005c26:	e7c6      	b.n	8005bb6 <_printf_common+0x3e>
 8005c28:	18e1      	adds	r1, r4, r3
 8005c2a:	1c5a      	adds	r2, r3, #1
 8005c2c:	2030      	movs	r0, #48	@ 0x30
 8005c2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c32:	4422      	add	r2, r4
 8005c34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c3c:	3302      	adds	r3, #2
 8005c3e:	e7c7      	b.n	8005bd0 <_printf_common+0x58>
 8005c40:	2301      	movs	r3, #1
 8005c42:	4622      	mov	r2, r4
 8005c44:	4641      	mov	r1, r8
 8005c46:	4638      	mov	r0, r7
 8005c48:	47c8      	blx	r9
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	d0e6      	beq.n	8005c1c <_printf_common+0xa4>
 8005c4e:	3601      	adds	r6, #1
 8005c50:	e7d9      	b.n	8005c06 <_printf_common+0x8e>
	...

08005c54 <_printf_i>:
 8005c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c58:	7e0f      	ldrb	r7, [r1, #24]
 8005c5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c5c:	2f78      	cmp	r7, #120	@ 0x78
 8005c5e:	4691      	mov	r9, r2
 8005c60:	4680      	mov	r8, r0
 8005c62:	460c      	mov	r4, r1
 8005c64:	469a      	mov	sl, r3
 8005c66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c6a:	d807      	bhi.n	8005c7c <_printf_i+0x28>
 8005c6c:	2f62      	cmp	r7, #98	@ 0x62
 8005c6e:	d80a      	bhi.n	8005c86 <_printf_i+0x32>
 8005c70:	2f00      	cmp	r7, #0
 8005c72:	f000 80d1 	beq.w	8005e18 <_printf_i+0x1c4>
 8005c76:	2f58      	cmp	r7, #88	@ 0x58
 8005c78:	f000 80b8 	beq.w	8005dec <_printf_i+0x198>
 8005c7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c84:	e03a      	b.n	8005cfc <_printf_i+0xa8>
 8005c86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c8a:	2b15      	cmp	r3, #21
 8005c8c:	d8f6      	bhi.n	8005c7c <_printf_i+0x28>
 8005c8e:	a101      	add	r1, pc, #4	@ (adr r1, 8005c94 <_printf_i+0x40>)
 8005c90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c94:	08005ced 	.word	0x08005ced
 8005c98:	08005d01 	.word	0x08005d01
 8005c9c:	08005c7d 	.word	0x08005c7d
 8005ca0:	08005c7d 	.word	0x08005c7d
 8005ca4:	08005c7d 	.word	0x08005c7d
 8005ca8:	08005c7d 	.word	0x08005c7d
 8005cac:	08005d01 	.word	0x08005d01
 8005cb0:	08005c7d 	.word	0x08005c7d
 8005cb4:	08005c7d 	.word	0x08005c7d
 8005cb8:	08005c7d 	.word	0x08005c7d
 8005cbc:	08005c7d 	.word	0x08005c7d
 8005cc0:	08005dff 	.word	0x08005dff
 8005cc4:	08005d2b 	.word	0x08005d2b
 8005cc8:	08005db9 	.word	0x08005db9
 8005ccc:	08005c7d 	.word	0x08005c7d
 8005cd0:	08005c7d 	.word	0x08005c7d
 8005cd4:	08005e21 	.word	0x08005e21
 8005cd8:	08005c7d 	.word	0x08005c7d
 8005cdc:	08005d2b 	.word	0x08005d2b
 8005ce0:	08005c7d 	.word	0x08005c7d
 8005ce4:	08005c7d 	.word	0x08005c7d
 8005ce8:	08005dc1 	.word	0x08005dc1
 8005cec:	6833      	ldr	r3, [r6, #0]
 8005cee:	1d1a      	adds	r2, r3, #4
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	6032      	str	r2, [r6, #0]
 8005cf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e09c      	b.n	8005e3a <_printf_i+0x1e6>
 8005d00:	6833      	ldr	r3, [r6, #0]
 8005d02:	6820      	ldr	r0, [r4, #0]
 8005d04:	1d19      	adds	r1, r3, #4
 8005d06:	6031      	str	r1, [r6, #0]
 8005d08:	0606      	lsls	r6, r0, #24
 8005d0a:	d501      	bpl.n	8005d10 <_printf_i+0xbc>
 8005d0c:	681d      	ldr	r5, [r3, #0]
 8005d0e:	e003      	b.n	8005d18 <_printf_i+0xc4>
 8005d10:	0645      	lsls	r5, r0, #25
 8005d12:	d5fb      	bpl.n	8005d0c <_printf_i+0xb8>
 8005d14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d18:	2d00      	cmp	r5, #0
 8005d1a:	da03      	bge.n	8005d24 <_printf_i+0xd0>
 8005d1c:	232d      	movs	r3, #45	@ 0x2d
 8005d1e:	426d      	negs	r5, r5
 8005d20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d24:	4858      	ldr	r0, [pc, #352]	@ (8005e88 <_printf_i+0x234>)
 8005d26:	230a      	movs	r3, #10
 8005d28:	e011      	b.n	8005d4e <_printf_i+0xfa>
 8005d2a:	6821      	ldr	r1, [r4, #0]
 8005d2c:	6833      	ldr	r3, [r6, #0]
 8005d2e:	0608      	lsls	r0, r1, #24
 8005d30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d34:	d402      	bmi.n	8005d3c <_printf_i+0xe8>
 8005d36:	0649      	lsls	r1, r1, #25
 8005d38:	bf48      	it	mi
 8005d3a:	b2ad      	uxthmi	r5, r5
 8005d3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d3e:	4852      	ldr	r0, [pc, #328]	@ (8005e88 <_printf_i+0x234>)
 8005d40:	6033      	str	r3, [r6, #0]
 8005d42:	bf14      	ite	ne
 8005d44:	230a      	movne	r3, #10
 8005d46:	2308      	moveq	r3, #8
 8005d48:	2100      	movs	r1, #0
 8005d4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d4e:	6866      	ldr	r6, [r4, #4]
 8005d50:	60a6      	str	r6, [r4, #8]
 8005d52:	2e00      	cmp	r6, #0
 8005d54:	db05      	blt.n	8005d62 <_printf_i+0x10e>
 8005d56:	6821      	ldr	r1, [r4, #0]
 8005d58:	432e      	orrs	r6, r5
 8005d5a:	f021 0104 	bic.w	r1, r1, #4
 8005d5e:	6021      	str	r1, [r4, #0]
 8005d60:	d04b      	beq.n	8005dfa <_printf_i+0x1a6>
 8005d62:	4616      	mov	r6, r2
 8005d64:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d68:	fb03 5711 	mls	r7, r3, r1, r5
 8005d6c:	5dc7      	ldrb	r7, [r0, r7]
 8005d6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d72:	462f      	mov	r7, r5
 8005d74:	42bb      	cmp	r3, r7
 8005d76:	460d      	mov	r5, r1
 8005d78:	d9f4      	bls.n	8005d64 <_printf_i+0x110>
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d10b      	bne.n	8005d96 <_printf_i+0x142>
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	07df      	lsls	r7, r3, #31
 8005d82:	d508      	bpl.n	8005d96 <_printf_i+0x142>
 8005d84:	6923      	ldr	r3, [r4, #16]
 8005d86:	6861      	ldr	r1, [r4, #4]
 8005d88:	4299      	cmp	r1, r3
 8005d8a:	bfde      	ittt	le
 8005d8c:	2330      	movle	r3, #48	@ 0x30
 8005d8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d92:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005d96:	1b92      	subs	r2, r2, r6
 8005d98:	6122      	str	r2, [r4, #16]
 8005d9a:	f8cd a000 	str.w	sl, [sp]
 8005d9e:	464b      	mov	r3, r9
 8005da0:	aa03      	add	r2, sp, #12
 8005da2:	4621      	mov	r1, r4
 8005da4:	4640      	mov	r0, r8
 8005da6:	f7ff fee7 	bl	8005b78 <_printf_common>
 8005daa:	3001      	adds	r0, #1
 8005dac:	d14a      	bne.n	8005e44 <_printf_i+0x1f0>
 8005dae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005db2:	b004      	add	sp, #16
 8005db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	f043 0320 	orr.w	r3, r3, #32
 8005dbe:	6023      	str	r3, [r4, #0]
 8005dc0:	4832      	ldr	r0, [pc, #200]	@ (8005e8c <_printf_i+0x238>)
 8005dc2:	2778      	movs	r7, #120	@ 0x78
 8005dc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	6831      	ldr	r1, [r6, #0]
 8005dcc:	061f      	lsls	r7, r3, #24
 8005dce:	f851 5b04 	ldr.w	r5, [r1], #4
 8005dd2:	d402      	bmi.n	8005dda <_printf_i+0x186>
 8005dd4:	065f      	lsls	r7, r3, #25
 8005dd6:	bf48      	it	mi
 8005dd8:	b2ad      	uxthmi	r5, r5
 8005dda:	6031      	str	r1, [r6, #0]
 8005ddc:	07d9      	lsls	r1, r3, #31
 8005dde:	bf44      	itt	mi
 8005de0:	f043 0320 	orrmi.w	r3, r3, #32
 8005de4:	6023      	strmi	r3, [r4, #0]
 8005de6:	b11d      	cbz	r5, 8005df0 <_printf_i+0x19c>
 8005de8:	2310      	movs	r3, #16
 8005dea:	e7ad      	b.n	8005d48 <_printf_i+0xf4>
 8005dec:	4826      	ldr	r0, [pc, #152]	@ (8005e88 <_printf_i+0x234>)
 8005dee:	e7e9      	b.n	8005dc4 <_printf_i+0x170>
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	f023 0320 	bic.w	r3, r3, #32
 8005df6:	6023      	str	r3, [r4, #0]
 8005df8:	e7f6      	b.n	8005de8 <_printf_i+0x194>
 8005dfa:	4616      	mov	r6, r2
 8005dfc:	e7bd      	b.n	8005d7a <_printf_i+0x126>
 8005dfe:	6833      	ldr	r3, [r6, #0]
 8005e00:	6825      	ldr	r5, [r4, #0]
 8005e02:	6961      	ldr	r1, [r4, #20]
 8005e04:	1d18      	adds	r0, r3, #4
 8005e06:	6030      	str	r0, [r6, #0]
 8005e08:	062e      	lsls	r6, r5, #24
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	d501      	bpl.n	8005e12 <_printf_i+0x1be>
 8005e0e:	6019      	str	r1, [r3, #0]
 8005e10:	e002      	b.n	8005e18 <_printf_i+0x1c4>
 8005e12:	0668      	lsls	r0, r5, #25
 8005e14:	d5fb      	bpl.n	8005e0e <_printf_i+0x1ba>
 8005e16:	8019      	strh	r1, [r3, #0]
 8005e18:	2300      	movs	r3, #0
 8005e1a:	6123      	str	r3, [r4, #16]
 8005e1c:	4616      	mov	r6, r2
 8005e1e:	e7bc      	b.n	8005d9a <_printf_i+0x146>
 8005e20:	6833      	ldr	r3, [r6, #0]
 8005e22:	1d1a      	adds	r2, r3, #4
 8005e24:	6032      	str	r2, [r6, #0]
 8005e26:	681e      	ldr	r6, [r3, #0]
 8005e28:	6862      	ldr	r2, [r4, #4]
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	4630      	mov	r0, r6
 8005e2e:	f7fa f9d7 	bl	80001e0 <memchr>
 8005e32:	b108      	cbz	r0, 8005e38 <_printf_i+0x1e4>
 8005e34:	1b80      	subs	r0, r0, r6
 8005e36:	6060      	str	r0, [r4, #4]
 8005e38:	6863      	ldr	r3, [r4, #4]
 8005e3a:	6123      	str	r3, [r4, #16]
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e42:	e7aa      	b.n	8005d9a <_printf_i+0x146>
 8005e44:	6923      	ldr	r3, [r4, #16]
 8005e46:	4632      	mov	r2, r6
 8005e48:	4649      	mov	r1, r9
 8005e4a:	4640      	mov	r0, r8
 8005e4c:	47d0      	blx	sl
 8005e4e:	3001      	adds	r0, #1
 8005e50:	d0ad      	beq.n	8005dae <_printf_i+0x15a>
 8005e52:	6823      	ldr	r3, [r4, #0]
 8005e54:	079b      	lsls	r3, r3, #30
 8005e56:	d413      	bmi.n	8005e80 <_printf_i+0x22c>
 8005e58:	68e0      	ldr	r0, [r4, #12]
 8005e5a:	9b03      	ldr	r3, [sp, #12]
 8005e5c:	4298      	cmp	r0, r3
 8005e5e:	bfb8      	it	lt
 8005e60:	4618      	movlt	r0, r3
 8005e62:	e7a6      	b.n	8005db2 <_printf_i+0x15e>
 8005e64:	2301      	movs	r3, #1
 8005e66:	4632      	mov	r2, r6
 8005e68:	4649      	mov	r1, r9
 8005e6a:	4640      	mov	r0, r8
 8005e6c:	47d0      	blx	sl
 8005e6e:	3001      	adds	r0, #1
 8005e70:	d09d      	beq.n	8005dae <_printf_i+0x15a>
 8005e72:	3501      	adds	r5, #1
 8005e74:	68e3      	ldr	r3, [r4, #12]
 8005e76:	9903      	ldr	r1, [sp, #12]
 8005e78:	1a5b      	subs	r3, r3, r1
 8005e7a:	42ab      	cmp	r3, r5
 8005e7c:	dcf2      	bgt.n	8005e64 <_printf_i+0x210>
 8005e7e:	e7eb      	b.n	8005e58 <_printf_i+0x204>
 8005e80:	2500      	movs	r5, #0
 8005e82:	f104 0619 	add.w	r6, r4, #25
 8005e86:	e7f5      	b.n	8005e74 <_printf_i+0x220>
 8005e88:	080083be 	.word	0x080083be
 8005e8c:	080083cf 	.word	0x080083cf

08005e90 <siprintf>:
 8005e90:	b40e      	push	{r1, r2, r3}
 8005e92:	b510      	push	{r4, lr}
 8005e94:	b09d      	sub	sp, #116	@ 0x74
 8005e96:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005e98:	9002      	str	r0, [sp, #8]
 8005e9a:	9006      	str	r0, [sp, #24]
 8005e9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005ea0:	480a      	ldr	r0, [pc, #40]	@ (8005ecc <siprintf+0x3c>)
 8005ea2:	9107      	str	r1, [sp, #28]
 8005ea4:	9104      	str	r1, [sp, #16]
 8005ea6:	490a      	ldr	r1, [pc, #40]	@ (8005ed0 <siprintf+0x40>)
 8005ea8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eac:	9105      	str	r1, [sp, #20]
 8005eae:	2400      	movs	r4, #0
 8005eb0:	a902      	add	r1, sp, #8
 8005eb2:	6800      	ldr	r0, [r0, #0]
 8005eb4:	9301      	str	r3, [sp, #4]
 8005eb6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005eb8:	f000 ffbe 	bl	8006e38 <_svfiprintf_r>
 8005ebc:	9b02      	ldr	r3, [sp, #8]
 8005ebe:	701c      	strb	r4, [r3, #0]
 8005ec0:	b01d      	add	sp, #116	@ 0x74
 8005ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ec6:	b003      	add	sp, #12
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	20000024 	.word	0x20000024
 8005ed0:	ffff0208 	.word	0xffff0208

08005ed4 <std>:
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	b510      	push	{r4, lr}
 8005ed8:	4604      	mov	r4, r0
 8005eda:	e9c0 3300 	strd	r3, r3, [r0]
 8005ede:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ee2:	6083      	str	r3, [r0, #8]
 8005ee4:	8181      	strh	r1, [r0, #12]
 8005ee6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ee8:	81c2      	strh	r2, [r0, #14]
 8005eea:	6183      	str	r3, [r0, #24]
 8005eec:	4619      	mov	r1, r3
 8005eee:	2208      	movs	r2, #8
 8005ef0:	305c      	adds	r0, #92	@ 0x5c
 8005ef2:	f000 f8b1 	bl	8006058 <memset>
 8005ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f2c <std+0x58>)
 8005ef8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005efa:	4b0d      	ldr	r3, [pc, #52]	@ (8005f30 <std+0x5c>)
 8005efc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005efe:	4b0d      	ldr	r3, [pc, #52]	@ (8005f34 <std+0x60>)
 8005f00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f02:	4b0d      	ldr	r3, [pc, #52]	@ (8005f38 <std+0x64>)
 8005f04:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f06:	4b0d      	ldr	r3, [pc, #52]	@ (8005f3c <std+0x68>)
 8005f08:	6224      	str	r4, [r4, #32]
 8005f0a:	429c      	cmp	r4, r3
 8005f0c:	d006      	beq.n	8005f1c <std+0x48>
 8005f0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f12:	4294      	cmp	r4, r2
 8005f14:	d002      	beq.n	8005f1c <std+0x48>
 8005f16:	33d0      	adds	r3, #208	@ 0xd0
 8005f18:	429c      	cmp	r4, r3
 8005f1a:	d105      	bne.n	8005f28 <std+0x54>
 8005f1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f24:	f000 b8ca 	b.w	80060bc <__retarget_lock_init_recursive>
 8005f28:	bd10      	pop	{r4, pc}
 8005f2a:	bf00      	nop
 8005f2c:	080079e9 	.word	0x080079e9
 8005f30:	08007a0b 	.word	0x08007a0b
 8005f34:	08007a43 	.word	0x08007a43
 8005f38:	08007a67 	.word	0x08007a67
 8005f3c:	2000037c 	.word	0x2000037c

08005f40 <stdio_exit_handler>:
 8005f40:	4a02      	ldr	r2, [pc, #8]	@ (8005f4c <stdio_exit_handler+0xc>)
 8005f42:	4903      	ldr	r1, [pc, #12]	@ (8005f50 <stdio_exit_handler+0x10>)
 8005f44:	4803      	ldr	r0, [pc, #12]	@ (8005f54 <stdio_exit_handler+0x14>)
 8005f46:	f000 b869 	b.w	800601c <_fwalk_sglue>
 8005f4a:	bf00      	nop
 8005f4c:	20000018 	.word	0x20000018
 8005f50:	0800728d 	.word	0x0800728d
 8005f54:	20000028 	.word	0x20000028

08005f58 <cleanup_stdio>:
 8005f58:	6841      	ldr	r1, [r0, #4]
 8005f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005f8c <cleanup_stdio+0x34>)
 8005f5c:	4299      	cmp	r1, r3
 8005f5e:	b510      	push	{r4, lr}
 8005f60:	4604      	mov	r4, r0
 8005f62:	d001      	beq.n	8005f68 <cleanup_stdio+0x10>
 8005f64:	f001 f992 	bl	800728c <_fflush_r>
 8005f68:	68a1      	ldr	r1, [r4, #8]
 8005f6a:	4b09      	ldr	r3, [pc, #36]	@ (8005f90 <cleanup_stdio+0x38>)
 8005f6c:	4299      	cmp	r1, r3
 8005f6e:	d002      	beq.n	8005f76 <cleanup_stdio+0x1e>
 8005f70:	4620      	mov	r0, r4
 8005f72:	f001 f98b 	bl	800728c <_fflush_r>
 8005f76:	68e1      	ldr	r1, [r4, #12]
 8005f78:	4b06      	ldr	r3, [pc, #24]	@ (8005f94 <cleanup_stdio+0x3c>)
 8005f7a:	4299      	cmp	r1, r3
 8005f7c:	d004      	beq.n	8005f88 <cleanup_stdio+0x30>
 8005f7e:	4620      	mov	r0, r4
 8005f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f84:	f001 b982 	b.w	800728c <_fflush_r>
 8005f88:	bd10      	pop	{r4, pc}
 8005f8a:	bf00      	nop
 8005f8c:	2000037c 	.word	0x2000037c
 8005f90:	200003e4 	.word	0x200003e4
 8005f94:	2000044c 	.word	0x2000044c

08005f98 <global_stdio_init.part.0>:
 8005f98:	b510      	push	{r4, lr}
 8005f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005fc8 <global_stdio_init.part.0+0x30>)
 8005f9c:	4c0b      	ldr	r4, [pc, #44]	@ (8005fcc <global_stdio_init.part.0+0x34>)
 8005f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8005fd0 <global_stdio_init.part.0+0x38>)
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2104      	movs	r1, #4
 8005fa8:	f7ff ff94 	bl	8005ed4 <std>
 8005fac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	2109      	movs	r1, #9
 8005fb4:	f7ff ff8e 	bl	8005ed4 <std>
 8005fb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005fbc:	2202      	movs	r2, #2
 8005fbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc2:	2112      	movs	r1, #18
 8005fc4:	f7ff bf86 	b.w	8005ed4 <std>
 8005fc8:	200004b4 	.word	0x200004b4
 8005fcc:	2000037c 	.word	0x2000037c
 8005fd0:	08005f41 	.word	0x08005f41

08005fd4 <__sfp_lock_acquire>:
 8005fd4:	4801      	ldr	r0, [pc, #4]	@ (8005fdc <__sfp_lock_acquire+0x8>)
 8005fd6:	f000 b872 	b.w	80060be <__retarget_lock_acquire_recursive>
 8005fda:	bf00      	nop
 8005fdc:	200004b9 	.word	0x200004b9

08005fe0 <__sfp_lock_release>:
 8005fe0:	4801      	ldr	r0, [pc, #4]	@ (8005fe8 <__sfp_lock_release+0x8>)
 8005fe2:	f000 b86d 	b.w	80060c0 <__retarget_lock_release_recursive>
 8005fe6:	bf00      	nop
 8005fe8:	200004b9 	.word	0x200004b9

08005fec <__sinit>:
 8005fec:	b510      	push	{r4, lr}
 8005fee:	4604      	mov	r4, r0
 8005ff0:	f7ff fff0 	bl	8005fd4 <__sfp_lock_acquire>
 8005ff4:	6a23      	ldr	r3, [r4, #32]
 8005ff6:	b11b      	cbz	r3, 8006000 <__sinit+0x14>
 8005ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ffc:	f7ff bff0 	b.w	8005fe0 <__sfp_lock_release>
 8006000:	4b04      	ldr	r3, [pc, #16]	@ (8006014 <__sinit+0x28>)
 8006002:	6223      	str	r3, [r4, #32]
 8006004:	4b04      	ldr	r3, [pc, #16]	@ (8006018 <__sinit+0x2c>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1f5      	bne.n	8005ff8 <__sinit+0xc>
 800600c:	f7ff ffc4 	bl	8005f98 <global_stdio_init.part.0>
 8006010:	e7f2      	b.n	8005ff8 <__sinit+0xc>
 8006012:	bf00      	nop
 8006014:	08005f59 	.word	0x08005f59
 8006018:	200004b4 	.word	0x200004b4

0800601c <_fwalk_sglue>:
 800601c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006020:	4607      	mov	r7, r0
 8006022:	4688      	mov	r8, r1
 8006024:	4614      	mov	r4, r2
 8006026:	2600      	movs	r6, #0
 8006028:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800602c:	f1b9 0901 	subs.w	r9, r9, #1
 8006030:	d505      	bpl.n	800603e <_fwalk_sglue+0x22>
 8006032:	6824      	ldr	r4, [r4, #0]
 8006034:	2c00      	cmp	r4, #0
 8006036:	d1f7      	bne.n	8006028 <_fwalk_sglue+0xc>
 8006038:	4630      	mov	r0, r6
 800603a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800603e:	89ab      	ldrh	r3, [r5, #12]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d907      	bls.n	8006054 <_fwalk_sglue+0x38>
 8006044:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006048:	3301      	adds	r3, #1
 800604a:	d003      	beq.n	8006054 <_fwalk_sglue+0x38>
 800604c:	4629      	mov	r1, r5
 800604e:	4638      	mov	r0, r7
 8006050:	47c0      	blx	r8
 8006052:	4306      	orrs	r6, r0
 8006054:	3568      	adds	r5, #104	@ 0x68
 8006056:	e7e9      	b.n	800602c <_fwalk_sglue+0x10>

08006058 <memset>:
 8006058:	4402      	add	r2, r0
 800605a:	4603      	mov	r3, r0
 800605c:	4293      	cmp	r3, r2
 800605e:	d100      	bne.n	8006062 <memset+0xa>
 8006060:	4770      	bx	lr
 8006062:	f803 1b01 	strb.w	r1, [r3], #1
 8006066:	e7f9      	b.n	800605c <memset+0x4>

08006068 <__errno>:
 8006068:	4b01      	ldr	r3, [pc, #4]	@ (8006070 <__errno+0x8>)
 800606a:	6818      	ldr	r0, [r3, #0]
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	20000024 	.word	0x20000024

08006074 <__libc_init_array>:
 8006074:	b570      	push	{r4, r5, r6, lr}
 8006076:	4d0d      	ldr	r5, [pc, #52]	@ (80060ac <__libc_init_array+0x38>)
 8006078:	4c0d      	ldr	r4, [pc, #52]	@ (80060b0 <__libc_init_array+0x3c>)
 800607a:	1b64      	subs	r4, r4, r5
 800607c:	10a4      	asrs	r4, r4, #2
 800607e:	2600      	movs	r6, #0
 8006080:	42a6      	cmp	r6, r4
 8006082:	d109      	bne.n	8006098 <__libc_init_array+0x24>
 8006084:	4d0b      	ldr	r5, [pc, #44]	@ (80060b4 <__libc_init_array+0x40>)
 8006086:	4c0c      	ldr	r4, [pc, #48]	@ (80060b8 <__libc_init_array+0x44>)
 8006088:	f002 f8f8 	bl	800827c <_init>
 800608c:	1b64      	subs	r4, r4, r5
 800608e:	10a4      	asrs	r4, r4, #2
 8006090:	2600      	movs	r6, #0
 8006092:	42a6      	cmp	r6, r4
 8006094:	d105      	bne.n	80060a2 <__libc_init_array+0x2e>
 8006096:	bd70      	pop	{r4, r5, r6, pc}
 8006098:	f855 3b04 	ldr.w	r3, [r5], #4
 800609c:	4798      	blx	r3
 800609e:	3601      	adds	r6, #1
 80060a0:	e7ee      	b.n	8006080 <__libc_init_array+0xc>
 80060a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060a6:	4798      	blx	r3
 80060a8:	3601      	adds	r6, #1
 80060aa:	e7f2      	b.n	8006092 <__libc_init_array+0x1e>
 80060ac:	0800872c 	.word	0x0800872c
 80060b0:	0800872c 	.word	0x0800872c
 80060b4:	0800872c 	.word	0x0800872c
 80060b8:	08008730 	.word	0x08008730

080060bc <__retarget_lock_init_recursive>:
 80060bc:	4770      	bx	lr

080060be <__retarget_lock_acquire_recursive>:
 80060be:	4770      	bx	lr

080060c0 <__retarget_lock_release_recursive>:
 80060c0:	4770      	bx	lr
	...

080060c4 <_localeconv_r>:
 80060c4:	4800      	ldr	r0, [pc, #0]	@ (80060c8 <_localeconv_r+0x4>)
 80060c6:	4770      	bx	lr
 80060c8:	20000164 	.word	0x20000164

080060cc <quorem>:
 80060cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d0:	6903      	ldr	r3, [r0, #16]
 80060d2:	690c      	ldr	r4, [r1, #16]
 80060d4:	42a3      	cmp	r3, r4
 80060d6:	4607      	mov	r7, r0
 80060d8:	db7e      	blt.n	80061d8 <quorem+0x10c>
 80060da:	3c01      	subs	r4, #1
 80060dc:	f101 0814 	add.w	r8, r1, #20
 80060e0:	00a3      	lsls	r3, r4, #2
 80060e2:	f100 0514 	add.w	r5, r0, #20
 80060e6:	9300      	str	r3, [sp, #0]
 80060e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060ec:	9301      	str	r3, [sp, #4]
 80060ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80060f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060f6:	3301      	adds	r3, #1
 80060f8:	429a      	cmp	r2, r3
 80060fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80060fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8006102:	d32e      	bcc.n	8006162 <quorem+0x96>
 8006104:	f04f 0a00 	mov.w	sl, #0
 8006108:	46c4      	mov	ip, r8
 800610a:	46ae      	mov	lr, r5
 800610c:	46d3      	mov	fp, sl
 800610e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006112:	b298      	uxth	r0, r3
 8006114:	fb06 a000 	mla	r0, r6, r0, sl
 8006118:	0c02      	lsrs	r2, r0, #16
 800611a:	0c1b      	lsrs	r3, r3, #16
 800611c:	fb06 2303 	mla	r3, r6, r3, r2
 8006120:	f8de 2000 	ldr.w	r2, [lr]
 8006124:	b280      	uxth	r0, r0
 8006126:	b292      	uxth	r2, r2
 8006128:	1a12      	subs	r2, r2, r0
 800612a:	445a      	add	r2, fp
 800612c:	f8de 0000 	ldr.w	r0, [lr]
 8006130:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006134:	b29b      	uxth	r3, r3
 8006136:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800613a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800613e:	b292      	uxth	r2, r2
 8006140:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006144:	45e1      	cmp	r9, ip
 8006146:	f84e 2b04 	str.w	r2, [lr], #4
 800614a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800614e:	d2de      	bcs.n	800610e <quorem+0x42>
 8006150:	9b00      	ldr	r3, [sp, #0]
 8006152:	58eb      	ldr	r3, [r5, r3]
 8006154:	b92b      	cbnz	r3, 8006162 <quorem+0x96>
 8006156:	9b01      	ldr	r3, [sp, #4]
 8006158:	3b04      	subs	r3, #4
 800615a:	429d      	cmp	r5, r3
 800615c:	461a      	mov	r2, r3
 800615e:	d32f      	bcc.n	80061c0 <quorem+0xf4>
 8006160:	613c      	str	r4, [r7, #16]
 8006162:	4638      	mov	r0, r7
 8006164:	f001 fb38 	bl	80077d8 <__mcmp>
 8006168:	2800      	cmp	r0, #0
 800616a:	db25      	blt.n	80061b8 <quorem+0xec>
 800616c:	4629      	mov	r1, r5
 800616e:	2000      	movs	r0, #0
 8006170:	f858 2b04 	ldr.w	r2, [r8], #4
 8006174:	f8d1 c000 	ldr.w	ip, [r1]
 8006178:	fa1f fe82 	uxth.w	lr, r2
 800617c:	fa1f f38c 	uxth.w	r3, ip
 8006180:	eba3 030e 	sub.w	r3, r3, lr
 8006184:	4403      	add	r3, r0
 8006186:	0c12      	lsrs	r2, r2, #16
 8006188:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800618c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006190:	b29b      	uxth	r3, r3
 8006192:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006196:	45c1      	cmp	r9, r8
 8006198:	f841 3b04 	str.w	r3, [r1], #4
 800619c:	ea4f 4022 	mov.w	r0, r2, asr #16
 80061a0:	d2e6      	bcs.n	8006170 <quorem+0xa4>
 80061a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061aa:	b922      	cbnz	r2, 80061b6 <quorem+0xea>
 80061ac:	3b04      	subs	r3, #4
 80061ae:	429d      	cmp	r5, r3
 80061b0:	461a      	mov	r2, r3
 80061b2:	d30b      	bcc.n	80061cc <quorem+0x100>
 80061b4:	613c      	str	r4, [r7, #16]
 80061b6:	3601      	adds	r6, #1
 80061b8:	4630      	mov	r0, r6
 80061ba:	b003      	add	sp, #12
 80061bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c0:	6812      	ldr	r2, [r2, #0]
 80061c2:	3b04      	subs	r3, #4
 80061c4:	2a00      	cmp	r2, #0
 80061c6:	d1cb      	bne.n	8006160 <quorem+0x94>
 80061c8:	3c01      	subs	r4, #1
 80061ca:	e7c6      	b.n	800615a <quorem+0x8e>
 80061cc:	6812      	ldr	r2, [r2, #0]
 80061ce:	3b04      	subs	r3, #4
 80061d0:	2a00      	cmp	r2, #0
 80061d2:	d1ef      	bne.n	80061b4 <quorem+0xe8>
 80061d4:	3c01      	subs	r4, #1
 80061d6:	e7ea      	b.n	80061ae <quorem+0xe2>
 80061d8:	2000      	movs	r0, #0
 80061da:	e7ee      	b.n	80061ba <quorem+0xee>
 80061dc:	0000      	movs	r0, r0
	...

080061e0 <_dtoa_r>:
 80061e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e4:	69c7      	ldr	r7, [r0, #28]
 80061e6:	b097      	sub	sp, #92	@ 0x5c
 80061e8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80061ec:	ec55 4b10 	vmov	r4, r5, d0
 80061f0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80061f2:	9107      	str	r1, [sp, #28]
 80061f4:	4681      	mov	r9, r0
 80061f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80061f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80061fa:	b97f      	cbnz	r7, 800621c <_dtoa_r+0x3c>
 80061fc:	2010      	movs	r0, #16
 80061fe:	f000 ff17 	bl	8007030 <malloc>
 8006202:	4602      	mov	r2, r0
 8006204:	f8c9 001c 	str.w	r0, [r9, #28]
 8006208:	b920      	cbnz	r0, 8006214 <_dtoa_r+0x34>
 800620a:	4ba9      	ldr	r3, [pc, #676]	@ (80064b0 <_dtoa_r+0x2d0>)
 800620c:	21ef      	movs	r1, #239	@ 0xef
 800620e:	48a9      	ldr	r0, [pc, #676]	@ (80064b4 <_dtoa_r+0x2d4>)
 8006210:	f001 fcda 	bl	8007bc8 <__assert_func>
 8006214:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006218:	6007      	str	r7, [r0, #0]
 800621a:	60c7      	str	r7, [r0, #12]
 800621c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006220:	6819      	ldr	r1, [r3, #0]
 8006222:	b159      	cbz	r1, 800623c <_dtoa_r+0x5c>
 8006224:	685a      	ldr	r2, [r3, #4]
 8006226:	604a      	str	r2, [r1, #4]
 8006228:	2301      	movs	r3, #1
 800622a:	4093      	lsls	r3, r2
 800622c:	608b      	str	r3, [r1, #8]
 800622e:	4648      	mov	r0, r9
 8006230:	f001 f8a0 	bl	8007374 <_Bfree>
 8006234:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006238:	2200      	movs	r2, #0
 800623a:	601a      	str	r2, [r3, #0]
 800623c:	1e2b      	subs	r3, r5, #0
 800623e:	bfb9      	ittee	lt
 8006240:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006244:	9305      	strlt	r3, [sp, #20]
 8006246:	2300      	movge	r3, #0
 8006248:	6033      	strge	r3, [r6, #0]
 800624a:	9f05      	ldr	r7, [sp, #20]
 800624c:	4b9a      	ldr	r3, [pc, #616]	@ (80064b8 <_dtoa_r+0x2d8>)
 800624e:	bfbc      	itt	lt
 8006250:	2201      	movlt	r2, #1
 8006252:	6032      	strlt	r2, [r6, #0]
 8006254:	43bb      	bics	r3, r7
 8006256:	d112      	bne.n	800627e <_dtoa_r+0x9e>
 8006258:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800625a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006264:	4323      	orrs	r3, r4
 8006266:	f000 855a 	beq.w	8006d1e <_dtoa_r+0xb3e>
 800626a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800626c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80064cc <_dtoa_r+0x2ec>
 8006270:	2b00      	cmp	r3, #0
 8006272:	f000 855c 	beq.w	8006d2e <_dtoa_r+0xb4e>
 8006276:	f10a 0303 	add.w	r3, sl, #3
 800627a:	f000 bd56 	b.w	8006d2a <_dtoa_r+0xb4a>
 800627e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006282:	2200      	movs	r2, #0
 8006284:	ec51 0b17 	vmov	r0, r1, d7
 8006288:	2300      	movs	r3, #0
 800628a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800628e:	f7fa fc23 	bl	8000ad8 <__aeabi_dcmpeq>
 8006292:	4680      	mov	r8, r0
 8006294:	b158      	cbz	r0, 80062ae <_dtoa_r+0xce>
 8006296:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006298:	2301      	movs	r3, #1
 800629a:	6013      	str	r3, [r2, #0]
 800629c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800629e:	b113      	cbz	r3, 80062a6 <_dtoa_r+0xc6>
 80062a0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80062a2:	4b86      	ldr	r3, [pc, #536]	@ (80064bc <_dtoa_r+0x2dc>)
 80062a4:	6013      	str	r3, [r2, #0]
 80062a6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80064d0 <_dtoa_r+0x2f0>
 80062aa:	f000 bd40 	b.w	8006d2e <_dtoa_r+0xb4e>
 80062ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80062b2:	aa14      	add	r2, sp, #80	@ 0x50
 80062b4:	a915      	add	r1, sp, #84	@ 0x54
 80062b6:	4648      	mov	r0, r9
 80062b8:	f001 fb3e 	bl	8007938 <__d2b>
 80062bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80062c0:	9002      	str	r0, [sp, #8]
 80062c2:	2e00      	cmp	r6, #0
 80062c4:	d078      	beq.n	80063b8 <_dtoa_r+0x1d8>
 80062c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062c8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80062cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80062d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80062d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80062dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80062e0:	4619      	mov	r1, r3
 80062e2:	2200      	movs	r2, #0
 80062e4:	4b76      	ldr	r3, [pc, #472]	@ (80064c0 <_dtoa_r+0x2e0>)
 80062e6:	f7f9 ffd7 	bl	8000298 <__aeabi_dsub>
 80062ea:	a36b      	add	r3, pc, #428	@ (adr r3, 8006498 <_dtoa_r+0x2b8>)
 80062ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f0:	f7fa f98a 	bl	8000608 <__aeabi_dmul>
 80062f4:	a36a      	add	r3, pc, #424	@ (adr r3, 80064a0 <_dtoa_r+0x2c0>)
 80062f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062fa:	f7f9 ffcf 	bl	800029c <__adddf3>
 80062fe:	4604      	mov	r4, r0
 8006300:	4630      	mov	r0, r6
 8006302:	460d      	mov	r5, r1
 8006304:	f7fa f916 	bl	8000534 <__aeabi_i2d>
 8006308:	a367      	add	r3, pc, #412	@ (adr r3, 80064a8 <_dtoa_r+0x2c8>)
 800630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630e:	f7fa f97b 	bl	8000608 <__aeabi_dmul>
 8006312:	4602      	mov	r2, r0
 8006314:	460b      	mov	r3, r1
 8006316:	4620      	mov	r0, r4
 8006318:	4629      	mov	r1, r5
 800631a:	f7f9 ffbf 	bl	800029c <__adddf3>
 800631e:	4604      	mov	r4, r0
 8006320:	460d      	mov	r5, r1
 8006322:	f7fa fc21 	bl	8000b68 <__aeabi_d2iz>
 8006326:	2200      	movs	r2, #0
 8006328:	4607      	mov	r7, r0
 800632a:	2300      	movs	r3, #0
 800632c:	4620      	mov	r0, r4
 800632e:	4629      	mov	r1, r5
 8006330:	f7fa fbdc 	bl	8000aec <__aeabi_dcmplt>
 8006334:	b140      	cbz	r0, 8006348 <_dtoa_r+0x168>
 8006336:	4638      	mov	r0, r7
 8006338:	f7fa f8fc 	bl	8000534 <__aeabi_i2d>
 800633c:	4622      	mov	r2, r4
 800633e:	462b      	mov	r3, r5
 8006340:	f7fa fbca 	bl	8000ad8 <__aeabi_dcmpeq>
 8006344:	b900      	cbnz	r0, 8006348 <_dtoa_r+0x168>
 8006346:	3f01      	subs	r7, #1
 8006348:	2f16      	cmp	r7, #22
 800634a:	d852      	bhi.n	80063f2 <_dtoa_r+0x212>
 800634c:	4b5d      	ldr	r3, [pc, #372]	@ (80064c4 <_dtoa_r+0x2e4>)
 800634e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006356:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800635a:	f7fa fbc7 	bl	8000aec <__aeabi_dcmplt>
 800635e:	2800      	cmp	r0, #0
 8006360:	d049      	beq.n	80063f6 <_dtoa_r+0x216>
 8006362:	3f01      	subs	r7, #1
 8006364:	2300      	movs	r3, #0
 8006366:	9310      	str	r3, [sp, #64]	@ 0x40
 8006368:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800636a:	1b9b      	subs	r3, r3, r6
 800636c:	1e5a      	subs	r2, r3, #1
 800636e:	bf45      	ittet	mi
 8006370:	f1c3 0301 	rsbmi	r3, r3, #1
 8006374:	9300      	strmi	r3, [sp, #0]
 8006376:	2300      	movpl	r3, #0
 8006378:	2300      	movmi	r3, #0
 800637a:	9206      	str	r2, [sp, #24]
 800637c:	bf54      	ite	pl
 800637e:	9300      	strpl	r3, [sp, #0]
 8006380:	9306      	strmi	r3, [sp, #24]
 8006382:	2f00      	cmp	r7, #0
 8006384:	db39      	blt.n	80063fa <_dtoa_r+0x21a>
 8006386:	9b06      	ldr	r3, [sp, #24]
 8006388:	970d      	str	r7, [sp, #52]	@ 0x34
 800638a:	443b      	add	r3, r7
 800638c:	9306      	str	r3, [sp, #24]
 800638e:	2300      	movs	r3, #0
 8006390:	9308      	str	r3, [sp, #32]
 8006392:	9b07      	ldr	r3, [sp, #28]
 8006394:	2b09      	cmp	r3, #9
 8006396:	d863      	bhi.n	8006460 <_dtoa_r+0x280>
 8006398:	2b05      	cmp	r3, #5
 800639a:	bfc4      	itt	gt
 800639c:	3b04      	subgt	r3, #4
 800639e:	9307      	strgt	r3, [sp, #28]
 80063a0:	9b07      	ldr	r3, [sp, #28]
 80063a2:	f1a3 0302 	sub.w	r3, r3, #2
 80063a6:	bfcc      	ite	gt
 80063a8:	2400      	movgt	r4, #0
 80063aa:	2401      	movle	r4, #1
 80063ac:	2b03      	cmp	r3, #3
 80063ae:	d863      	bhi.n	8006478 <_dtoa_r+0x298>
 80063b0:	e8df f003 	tbb	[pc, r3]
 80063b4:	2b375452 	.word	0x2b375452
 80063b8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80063bc:	441e      	add	r6, r3
 80063be:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80063c2:	2b20      	cmp	r3, #32
 80063c4:	bfc1      	itttt	gt
 80063c6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80063ca:	409f      	lslgt	r7, r3
 80063cc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80063d0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80063d4:	bfd6      	itet	le
 80063d6:	f1c3 0320 	rsble	r3, r3, #32
 80063da:	ea47 0003 	orrgt.w	r0, r7, r3
 80063de:	fa04 f003 	lslle.w	r0, r4, r3
 80063e2:	f7fa f897 	bl	8000514 <__aeabi_ui2d>
 80063e6:	2201      	movs	r2, #1
 80063e8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80063ec:	3e01      	subs	r6, #1
 80063ee:	9212      	str	r2, [sp, #72]	@ 0x48
 80063f0:	e776      	b.n	80062e0 <_dtoa_r+0x100>
 80063f2:	2301      	movs	r3, #1
 80063f4:	e7b7      	b.n	8006366 <_dtoa_r+0x186>
 80063f6:	9010      	str	r0, [sp, #64]	@ 0x40
 80063f8:	e7b6      	b.n	8006368 <_dtoa_r+0x188>
 80063fa:	9b00      	ldr	r3, [sp, #0]
 80063fc:	1bdb      	subs	r3, r3, r7
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	427b      	negs	r3, r7
 8006402:	9308      	str	r3, [sp, #32]
 8006404:	2300      	movs	r3, #0
 8006406:	930d      	str	r3, [sp, #52]	@ 0x34
 8006408:	e7c3      	b.n	8006392 <_dtoa_r+0x1b2>
 800640a:	2301      	movs	r3, #1
 800640c:	9309      	str	r3, [sp, #36]	@ 0x24
 800640e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006410:	eb07 0b03 	add.w	fp, r7, r3
 8006414:	f10b 0301 	add.w	r3, fp, #1
 8006418:	2b01      	cmp	r3, #1
 800641a:	9303      	str	r3, [sp, #12]
 800641c:	bfb8      	it	lt
 800641e:	2301      	movlt	r3, #1
 8006420:	e006      	b.n	8006430 <_dtoa_r+0x250>
 8006422:	2301      	movs	r3, #1
 8006424:	9309      	str	r3, [sp, #36]	@ 0x24
 8006426:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006428:	2b00      	cmp	r3, #0
 800642a:	dd28      	ble.n	800647e <_dtoa_r+0x29e>
 800642c:	469b      	mov	fp, r3
 800642e:	9303      	str	r3, [sp, #12]
 8006430:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006434:	2100      	movs	r1, #0
 8006436:	2204      	movs	r2, #4
 8006438:	f102 0514 	add.w	r5, r2, #20
 800643c:	429d      	cmp	r5, r3
 800643e:	d926      	bls.n	800648e <_dtoa_r+0x2ae>
 8006440:	6041      	str	r1, [r0, #4]
 8006442:	4648      	mov	r0, r9
 8006444:	f000 ff56 	bl	80072f4 <_Balloc>
 8006448:	4682      	mov	sl, r0
 800644a:	2800      	cmp	r0, #0
 800644c:	d142      	bne.n	80064d4 <_dtoa_r+0x2f4>
 800644e:	4b1e      	ldr	r3, [pc, #120]	@ (80064c8 <_dtoa_r+0x2e8>)
 8006450:	4602      	mov	r2, r0
 8006452:	f240 11af 	movw	r1, #431	@ 0x1af
 8006456:	e6da      	b.n	800620e <_dtoa_r+0x2e>
 8006458:	2300      	movs	r3, #0
 800645a:	e7e3      	b.n	8006424 <_dtoa_r+0x244>
 800645c:	2300      	movs	r3, #0
 800645e:	e7d5      	b.n	800640c <_dtoa_r+0x22c>
 8006460:	2401      	movs	r4, #1
 8006462:	2300      	movs	r3, #0
 8006464:	9307      	str	r3, [sp, #28]
 8006466:	9409      	str	r4, [sp, #36]	@ 0x24
 8006468:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800646c:	2200      	movs	r2, #0
 800646e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006472:	2312      	movs	r3, #18
 8006474:	920c      	str	r2, [sp, #48]	@ 0x30
 8006476:	e7db      	b.n	8006430 <_dtoa_r+0x250>
 8006478:	2301      	movs	r3, #1
 800647a:	9309      	str	r3, [sp, #36]	@ 0x24
 800647c:	e7f4      	b.n	8006468 <_dtoa_r+0x288>
 800647e:	f04f 0b01 	mov.w	fp, #1
 8006482:	f8cd b00c 	str.w	fp, [sp, #12]
 8006486:	465b      	mov	r3, fp
 8006488:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800648c:	e7d0      	b.n	8006430 <_dtoa_r+0x250>
 800648e:	3101      	adds	r1, #1
 8006490:	0052      	lsls	r2, r2, #1
 8006492:	e7d1      	b.n	8006438 <_dtoa_r+0x258>
 8006494:	f3af 8000 	nop.w
 8006498:	636f4361 	.word	0x636f4361
 800649c:	3fd287a7 	.word	0x3fd287a7
 80064a0:	8b60c8b3 	.word	0x8b60c8b3
 80064a4:	3fc68a28 	.word	0x3fc68a28
 80064a8:	509f79fb 	.word	0x509f79fb
 80064ac:	3fd34413 	.word	0x3fd34413
 80064b0:	080083ed 	.word	0x080083ed
 80064b4:	08008404 	.word	0x08008404
 80064b8:	7ff00000 	.word	0x7ff00000
 80064bc:	080083bd 	.word	0x080083bd
 80064c0:	3ff80000 	.word	0x3ff80000
 80064c4:	08008558 	.word	0x08008558
 80064c8:	0800845c 	.word	0x0800845c
 80064cc:	080083e9 	.word	0x080083e9
 80064d0:	080083bc 	.word	0x080083bc
 80064d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064d8:	6018      	str	r0, [r3, #0]
 80064da:	9b03      	ldr	r3, [sp, #12]
 80064dc:	2b0e      	cmp	r3, #14
 80064de:	f200 80a1 	bhi.w	8006624 <_dtoa_r+0x444>
 80064e2:	2c00      	cmp	r4, #0
 80064e4:	f000 809e 	beq.w	8006624 <_dtoa_r+0x444>
 80064e8:	2f00      	cmp	r7, #0
 80064ea:	dd33      	ble.n	8006554 <_dtoa_r+0x374>
 80064ec:	4b9c      	ldr	r3, [pc, #624]	@ (8006760 <_dtoa_r+0x580>)
 80064ee:	f007 020f 	and.w	r2, r7, #15
 80064f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064f6:	ed93 7b00 	vldr	d7, [r3]
 80064fa:	05f8      	lsls	r0, r7, #23
 80064fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006500:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006504:	d516      	bpl.n	8006534 <_dtoa_r+0x354>
 8006506:	4b97      	ldr	r3, [pc, #604]	@ (8006764 <_dtoa_r+0x584>)
 8006508:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800650c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006510:	f7fa f9a4 	bl	800085c <__aeabi_ddiv>
 8006514:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006518:	f004 040f 	and.w	r4, r4, #15
 800651c:	2603      	movs	r6, #3
 800651e:	4d91      	ldr	r5, [pc, #580]	@ (8006764 <_dtoa_r+0x584>)
 8006520:	b954      	cbnz	r4, 8006538 <_dtoa_r+0x358>
 8006522:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800652a:	f7fa f997 	bl	800085c <__aeabi_ddiv>
 800652e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006532:	e028      	b.n	8006586 <_dtoa_r+0x3a6>
 8006534:	2602      	movs	r6, #2
 8006536:	e7f2      	b.n	800651e <_dtoa_r+0x33e>
 8006538:	07e1      	lsls	r1, r4, #31
 800653a:	d508      	bpl.n	800654e <_dtoa_r+0x36e>
 800653c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006540:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006544:	f7fa f860 	bl	8000608 <__aeabi_dmul>
 8006548:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800654c:	3601      	adds	r6, #1
 800654e:	1064      	asrs	r4, r4, #1
 8006550:	3508      	adds	r5, #8
 8006552:	e7e5      	b.n	8006520 <_dtoa_r+0x340>
 8006554:	f000 80af 	beq.w	80066b6 <_dtoa_r+0x4d6>
 8006558:	427c      	negs	r4, r7
 800655a:	4b81      	ldr	r3, [pc, #516]	@ (8006760 <_dtoa_r+0x580>)
 800655c:	4d81      	ldr	r5, [pc, #516]	@ (8006764 <_dtoa_r+0x584>)
 800655e:	f004 020f 	and.w	r2, r4, #15
 8006562:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800656e:	f7fa f84b 	bl	8000608 <__aeabi_dmul>
 8006572:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006576:	1124      	asrs	r4, r4, #4
 8006578:	2300      	movs	r3, #0
 800657a:	2602      	movs	r6, #2
 800657c:	2c00      	cmp	r4, #0
 800657e:	f040 808f 	bne.w	80066a0 <_dtoa_r+0x4c0>
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1d3      	bne.n	800652e <_dtoa_r+0x34e>
 8006586:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006588:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800658c:	2b00      	cmp	r3, #0
 800658e:	f000 8094 	beq.w	80066ba <_dtoa_r+0x4da>
 8006592:	4b75      	ldr	r3, [pc, #468]	@ (8006768 <_dtoa_r+0x588>)
 8006594:	2200      	movs	r2, #0
 8006596:	4620      	mov	r0, r4
 8006598:	4629      	mov	r1, r5
 800659a:	f7fa faa7 	bl	8000aec <__aeabi_dcmplt>
 800659e:	2800      	cmp	r0, #0
 80065a0:	f000 808b 	beq.w	80066ba <_dtoa_r+0x4da>
 80065a4:	9b03      	ldr	r3, [sp, #12]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f000 8087 	beq.w	80066ba <_dtoa_r+0x4da>
 80065ac:	f1bb 0f00 	cmp.w	fp, #0
 80065b0:	dd34      	ble.n	800661c <_dtoa_r+0x43c>
 80065b2:	4620      	mov	r0, r4
 80065b4:	4b6d      	ldr	r3, [pc, #436]	@ (800676c <_dtoa_r+0x58c>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	4629      	mov	r1, r5
 80065ba:	f7fa f825 	bl	8000608 <__aeabi_dmul>
 80065be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065c2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80065c6:	3601      	adds	r6, #1
 80065c8:	465c      	mov	r4, fp
 80065ca:	4630      	mov	r0, r6
 80065cc:	f7f9 ffb2 	bl	8000534 <__aeabi_i2d>
 80065d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065d4:	f7fa f818 	bl	8000608 <__aeabi_dmul>
 80065d8:	4b65      	ldr	r3, [pc, #404]	@ (8006770 <_dtoa_r+0x590>)
 80065da:	2200      	movs	r2, #0
 80065dc:	f7f9 fe5e 	bl	800029c <__adddf3>
 80065e0:	4605      	mov	r5, r0
 80065e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80065e6:	2c00      	cmp	r4, #0
 80065e8:	d16a      	bne.n	80066c0 <_dtoa_r+0x4e0>
 80065ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065ee:	4b61      	ldr	r3, [pc, #388]	@ (8006774 <_dtoa_r+0x594>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	f7f9 fe51 	bl	8000298 <__aeabi_dsub>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1
 80065fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065fe:	462a      	mov	r2, r5
 8006600:	4633      	mov	r3, r6
 8006602:	f7fa fa91 	bl	8000b28 <__aeabi_dcmpgt>
 8006606:	2800      	cmp	r0, #0
 8006608:	f040 8298 	bne.w	8006b3c <_dtoa_r+0x95c>
 800660c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006610:	462a      	mov	r2, r5
 8006612:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006616:	f7fa fa69 	bl	8000aec <__aeabi_dcmplt>
 800661a:	bb38      	cbnz	r0, 800666c <_dtoa_r+0x48c>
 800661c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006620:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006624:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006626:	2b00      	cmp	r3, #0
 8006628:	f2c0 8157 	blt.w	80068da <_dtoa_r+0x6fa>
 800662c:	2f0e      	cmp	r7, #14
 800662e:	f300 8154 	bgt.w	80068da <_dtoa_r+0x6fa>
 8006632:	4b4b      	ldr	r3, [pc, #300]	@ (8006760 <_dtoa_r+0x580>)
 8006634:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006638:	ed93 7b00 	vldr	d7, [r3]
 800663c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800663e:	2b00      	cmp	r3, #0
 8006640:	ed8d 7b00 	vstr	d7, [sp]
 8006644:	f280 80e5 	bge.w	8006812 <_dtoa_r+0x632>
 8006648:	9b03      	ldr	r3, [sp, #12]
 800664a:	2b00      	cmp	r3, #0
 800664c:	f300 80e1 	bgt.w	8006812 <_dtoa_r+0x632>
 8006650:	d10c      	bne.n	800666c <_dtoa_r+0x48c>
 8006652:	4b48      	ldr	r3, [pc, #288]	@ (8006774 <_dtoa_r+0x594>)
 8006654:	2200      	movs	r2, #0
 8006656:	ec51 0b17 	vmov	r0, r1, d7
 800665a:	f7f9 ffd5 	bl	8000608 <__aeabi_dmul>
 800665e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006662:	f7fa fa57 	bl	8000b14 <__aeabi_dcmpge>
 8006666:	2800      	cmp	r0, #0
 8006668:	f000 8266 	beq.w	8006b38 <_dtoa_r+0x958>
 800666c:	2400      	movs	r4, #0
 800666e:	4625      	mov	r5, r4
 8006670:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006672:	4656      	mov	r6, sl
 8006674:	ea6f 0803 	mvn.w	r8, r3
 8006678:	2700      	movs	r7, #0
 800667a:	4621      	mov	r1, r4
 800667c:	4648      	mov	r0, r9
 800667e:	f000 fe79 	bl	8007374 <_Bfree>
 8006682:	2d00      	cmp	r5, #0
 8006684:	f000 80bd 	beq.w	8006802 <_dtoa_r+0x622>
 8006688:	b12f      	cbz	r7, 8006696 <_dtoa_r+0x4b6>
 800668a:	42af      	cmp	r7, r5
 800668c:	d003      	beq.n	8006696 <_dtoa_r+0x4b6>
 800668e:	4639      	mov	r1, r7
 8006690:	4648      	mov	r0, r9
 8006692:	f000 fe6f 	bl	8007374 <_Bfree>
 8006696:	4629      	mov	r1, r5
 8006698:	4648      	mov	r0, r9
 800669a:	f000 fe6b 	bl	8007374 <_Bfree>
 800669e:	e0b0      	b.n	8006802 <_dtoa_r+0x622>
 80066a0:	07e2      	lsls	r2, r4, #31
 80066a2:	d505      	bpl.n	80066b0 <_dtoa_r+0x4d0>
 80066a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80066a8:	f7f9 ffae 	bl	8000608 <__aeabi_dmul>
 80066ac:	3601      	adds	r6, #1
 80066ae:	2301      	movs	r3, #1
 80066b0:	1064      	asrs	r4, r4, #1
 80066b2:	3508      	adds	r5, #8
 80066b4:	e762      	b.n	800657c <_dtoa_r+0x39c>
 80066b6:	2602      	movs	r6, #2
 80066b8:	e765      	b.n	8006586 <_dtoa_r+0x3a6>
 80066ba:	9c03      	ldr	r4, [sp, #12]
 80066bc:	46b8      	mov	r8, r7
 80066be:	e784      	b.n	80065ca <_dtoa_r+0x3ea>
 80066c0:	4b27      	ldr	r3, [pc, #156]	@ (8006760 <_dtoa_r+0x580>)
 80066c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80066c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80066cc:	4454      	add	r4, sl
 80066ce:	2900      	cmp	r1, #0
 80066d0:	d054      	beq.n	800677c <_dtoa_r+0x59c>
 80066d2:	4929      	ldr	r1, [pc, #164]	@ (8006778 <_dtoa_r+0x598>)
 80066d4:	2000      	movs	r0, #0
 80066d6:	f7fa f8c1 	bl	800085c <__aeabi_ddiv>
 80066da:	4633      	mov	r3, r6
 80066dc:	462a      	mov	r2, r5
 80066de:	f7f9 fddb 	bl	8000298 <__aeabi_dsub>
 80066e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80066e6:	4656      	mov	r6, sl
 80066e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ec:	f7fa fa3c 	bl	8000b68 <__aeabi_d2iz>
 80066f0:	4605      	mov	r5, r0
 80066f2:	f7f9 ff1f 	bl	8000534 <__aeabi_i2d>
 80066f6:	4602      	mov	r2, r0
 80066f8:	460b      	mov	r3, r1
 80066fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066fe:	f7f9 fdcb 	bl	8000298 <__aeabi_dsub>
 8006702:	3530      	adds	r5, #48	@ 0x30
 8006704:	4602      	mov	r2, r0
 8006706:	460b      	mov	r3, r1
 8006708:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800670c:	f806 5b01 	strb.w	r5, [r6], #1
 8006710:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006714:	f7fa f9ea 	bl	8000aec <__aeabi_dcmplt>
 8006718:	2800      	cmp	r0, #0
 800671a:	d172      	bne.n	8006802 <_dtoa_r+0x622>
 800671c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006720:	4911      	ldr	r1, [pc, #68]	@ (8006768 <_dtoa_r+0x588>)
 8006722:	2000      	movs	r0, #0
 8006724:	f7f9 fdb8 	bl	8000298 <__aeabi_dsub>
 8006728:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800672c:	f7fa f9de 	bl	8000aec <__aeabi_dcmplt>
 8006730:	2800      	cmp	r0, #0
 8006732:	f040 80b4 	bne.w	800689e <_dtoa_r+0x6be>
 8006736:	42a6      	cmp	r6, r4
 8006738:	f43f af70 	beq.w	800661c <_dtoa_r+0x43c>
 800673c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006740:	4b0a      	ldr	r3, [pc, #40]	@ (800676c <_dtoa_r+0x58c>)
 8006742:	2200      	movs	r2, #0
 8006744:	f7f9 ff60 	bl	8000608 <__aeabi_dmul>
 8006748:	4b08      	ldr	r3, [pc, #32]	@ (800676c <_dtoa_r+0x58c>)
 800674a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800674e:	2200      	movs	r2, #0
 8006750:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006754:	f7f9 ff58 	bl	8000608 <__aeabi_dmul>
 8006758:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800675c:	e7c4      	b.n	80066e8 <_dtoa_r+0x508>
 800675e:	bf00      	nop
 8006760:	08008558 	.word	0x08008558
 8006764:	08008530 	.word	0x08008530
 8006768:	3ff00000 	.word	0x3ff00000
 800676c:	40240000 	.word	0x40240000
 8006770:	401c0000 	.word	0x401c0000
 8006774:	40140000 	.word	0x40140000
 8006778:	3fe00000 	.word	0x3fe00000
 800677c:	4631      	mov	r1, r6
 800677e:	4628      	mov	r0, r5
 8006780:	f7f9 ff42 	bl	8000608 <__aeabi_dmul>
 8006784:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006788:	9413      	str	r4, [sp, #76]	@ 0x4c
 800678a:	4656      	mov	r6, sl
 800678c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006790:	f7fa f9ea 	bl	8000b68 <__aeabi_d2iz>
 8006794:	4605      	mov	r5, r0
 8006796:	f7f9 fecd 	bl	8000534 <__aeabi_i2d>
 800679a:	4602      	mov	r2, r0
 800679c:	460b      	mov	r3, r1
 800679e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067a2:	f7f9 fd79 	bl	8000298 <__aeabi_dsub>
 80067a6:	3530      	adds	r5, #48	@ 0x30
 80067a8:	f806 5b01 	strb.w	r5, [r6], #1
 80067ac:	4602      	mov	r2, r0
 80067ae:	460b      	mov	r3, r1
 80067b0:	42a6      	cmp	r6, r4
 80067b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80067b6:	f04f 0200 	mov.w	r2, #0
 80067ba:	d124      	bne.n	8006806 <_dtoa_r+0x626>
 80067bc:	4baf      	ldr	r3, [pc, #700]	@ (8006a7c <_dtoa_r+0x89c>)
 80067be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80067c2:	f7f9 fd6b 	bl	800029c <__adddf3>
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067ce:	f7fa f9ab 	bl	8000b28 <__aeabi_dcmpgt>
 80067d2:	2800      	cmp	r0, #0
 80067d4:	d163      	bne.n	800689e <_dtoa_r+0x6be>
 80067d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80067da:	49a8      	ldr	r1, [pc, #672]	@ (8006a7c <_dtoa_r+0x89c>)
 80067dc:	2000      	movs	r0, #0
 80067de:	f7f9 fd5b 	bl	8000298 <__aeabi_dsub>
 80067e2:	4602      	mov	r2, r0
 80067e4:	460b      	mov	r3, r1
 80067e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067ea:	f7fa f97f 	bl	8000aec <__aeabi_dcmplt>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	f43f af14 	beq.w	800661c <_dtoa_r+0x43c>
 80067f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80067f6:	1e73      	subs	r3, r6, #1
 80067f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80067fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80067fe:	2b30      	cmp	r3, #48	@ 0x30
 8006800:	d0f8      	beq.n	80067f4 <_dtoa_r+0x614>
 8006802:	4647      	mov	r7, r8
 8006804:	e03b      	b.n	800687e <_dtoa_r+0x69e>
 8006806:	4b9e      	ldr	r3, [pc, #632]	@ (8006a80 <_dtoa_r+0x8a0>)
 8006808:	f7f9 fefe 	bl	8000608 <__aeabi_dmul>
 800680c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006810:	e7bc      	b.n	800678c <_dtoa_r+0x5ac>
 8006812:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006816:	4656      	mov	r6, sl
 8006818:	e9dd 2300 	ldrd	r2, r3, [sp]
 800681c:	4620      	mov	r0, r4
 800681e:	4629      	mov	r1, r5
 8006820:	f7fa f81c 	bl	800085c <__aeabi_ddiv>
 8006824:	f7fa f9a0 	bl	8000b68 <__aeabi_d2iz>
 8006828:	4680      	mov	r8, r0
 800682a:	f7f9 fe83 	bl	8000534 <__aeabi_i2d>
 800682e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006832:	f7f9 fee9 	bl	8000608 <__aeabi_dmul>
 8006836:	4602      	mov	r2, r0
 8006838:	460b      	mov	r3, r1
 800683a:	4620      	mov	r0, r4
 800683c:	4629      	mov	r1, r5
 800683e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006842:	f7f9 fd29 	bl	8000298 <__aeabi_dsub>
 8006846:	f806 4b01 	strb.w	r4, [r6], #1
 800684a:	9d03      	ldr	r5, [sp, #12]
 800684c:	eba6 040a 	sub.w	r4, r6, sl
 8006850:	42a5      	cmp	r5, r4
 8006852:	4602      	mov	r2, r0
 8006854:	460b      	mov	r3, r1
 8006856:	d133      	bne.n	80068c0 <_dtoa_r+0x6e0>
 8006858:	f7f9 fd20 	bl	800029c <__adddf3>
 800685c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006860:	4604      	mov	r4, r0
 8006862:	460d      	mov	r5, r1
 8006864:	f7fa f960 	bl	8000b28 <__aeabi_dcmpgt>
 8006868:	b9c0      	cbnz	r0, 800689c <_dtoa_r+0x6bc>
 800686a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800686e:	4620      	mov	r0, r4
 8006870:	4629      	mov	r1, r5
 8006872:	f7fa f931 	bl	8000ad8 <__aeabi_dcmpeq>
 8006876:	b110      	cbz	r0, 800687e <_dtoa_r+0x69e>
 8006878:	f018 0f01 	tst.w	r8, #1
 800687c:	d10e      	bne.n	800689c <_dtoa_r+0x6bc>
 800687e:	9902      	ldr	r1, [sp, #8]
 8006880:	4648      	mov	r0, r9
 8006882:	f000 fd77 	bl	8007374 <_Bfree>
 8006886:	2300      	movs	r3, #0
 8006888:	7033      	strb	r3, [r6, #0]
 800688a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800688c:	3701      	adds	r7, #1
 800688e:	601f      	str	r7, [r3, #0]
 8006890:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 824b 	beq.w	8006d2e <_dtoa_r+0xb4e>
 8006898:	601e      	str	r6, [r3, #0]
 800689a:	e248      	b.n	8006d2e <_dtoa_r+0xb4e>
 800689c:	46b8      	mov	r8, r7
 800689e:	4633      	mov	r3, r6
 80068a0:	461e      	mov	r6, r3
 80068a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068a6:	2a39      	cmp	r2, #57	@ 0x39
 80068a8:	d106      	bne.n	80068b8 <_dtoa_r+0x6d8>
 80068aa:	459a      	cmp	sl, r3
 80068ac:	d1f8      	bne.n	80068a0 <_dtoa_r+0x6c0>
 80068ae:	2230      	movs	r2, #48	@ 0x30
 80068b0:	f108 0801 	add.w	r8, r8, #1
 80068b4:	f88a 2000 	strb.w	r2, [sl]
 80068b8:	781a      	ldrb	r2, [r3, #0]
 80068ba:	3201      	adds	r2, #1
 80068bc:	701a      	strb	r2, [r3, #0]
 80068be:	e7a0      	b.n	8006802 <_dtoa_r+0x622>
 80068c0:	4b6f      	ldr	r3, [pc, #444]	@ (8006a80 <_dtoa_r+0x8a0>)
 80068c2:	2200      	movs	r2, #0
 80068c4:	f7f9 fea0 	bl	8000608 <__aeabi_dmul>
 80068c8:	2200      	movs	r2, #0
 80068ca:	2300      	movs	r3, #0
 80068cc:	4604      	mov	r4, r0
 80068ce:	460d      	mov	r5, r1
 80068d0:	f7fa f902 	bl	8000ad8 <__aeabi_dcmpeq>
 80068d4:	2800      	cmp	r0, #0
 80068d6:	d09f      	beq.n	8006818 <_dtoa_r+0x638>
 80068d8:	e7d1      	b.n	800687e <_dtoa_r+0x69e>
 80068da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068dc:	2a00      	cmp	r2, #0
 80068de:	f000 80ea 	beq.w	8006ab6 <_dtoa_r+0x8d6>
 80068e2:	9a07      	ldr	r2, [sp, #28]
 80068e4:	2a01      	cmp	r2, #1
 80068e6:	f300 80cd 	bgt.w	8006a84 <_dtoa_r+0x8a4>
 80068ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80068ec:	2a00      	cmp	r2, #0
 80068ee:	f000 80c1 	beq.w	8006a74 <_dtoa_r+0x894>
 80068f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80068f6:	9c08      	ldr	r4, [sp, #32]
 80068f8:	9e00      	ldr	r6, [sp, #0]
 80068fa:	9a00      	ldr	r2, [sp, #0]
 80068fc:	441a      	add	r2, r3
 80068fe:	9200      	str	r2, [sp, #0]
 8006900:	9a06      	ldr	r2, [sp, #24]
 8006902:	2101      	movs	r1, #1
 8006904:	441a      	add	r2, r3
 8006906:	4648      	mov	r0, r9
 8006908:	9206      	str	r2, [sp, #24]
 800690a:	f000 fde7 	bl	80074dc <__i2b>
 800690e:	4605      	mov	r5, r0
 8006910:	b166      	cbz	r6, 800692c <_dtoa_r+0x74c>
 8006912:	9b06      	ldr	r3, [sp, #24]
 8006914:	2b00      	cmp	r3, #0
 8006916:	dd09      	ble.n	800692c <_dtoa_r+0x74c>
 8006918:	42b3      	cmp	r3, r6
 800691a:	9a00      	ldr	r2, [sp, #0]
 800691c:	bfa8      	it	ge
 800691e:	4633      	movge	r3, r6
 8006920:	1ad2      	subs	r2, r2, r3
 8006922:	9200      	str	r2, [sp, #0]
 8006924:	9a06      	ldr	r2, [sp, #24]
 8006926:	1af6      	subs	r6, r6, r3
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	9306      	str	r3, [sp, #24]
 800692c:	9b08      	ldr	r3, [sp, #32]
 800692e:	b30b      	cbz	r3, 8006974 <_dtoa_r+0x794>
 8006930:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006932:	2b00      	cmp	r3, #0
 8006934:	f000 80c6 	beq.w	8006ac4 <_dtoa_r+0x8e4>
 8006938:	2c00      	cmp	r4, #0
 800693a:	f000 80c0 	beq.w	8006abe <_dtoa_r+0x8de>
 800693e:	4629      	mov	r1, r5
 8006940:	4622      	mov	r2, r4
 8006942:	4648      	mov	r0, r9
 8006944:	f000 fe82 	bl	800764c <__pow5mult>
 8006948:	9a02      	ldr	r2, [sp, #8]
 800694a:	4601      	mov	r1, r0
 800694c:	4605      	mov	r5, r0
 800694e:	4648      	mov	r0, r9
 8006950:	f000 fdda 	bl	8007508 <__multiply>
 8006954:	9902      	ldr	r1, [sp, #8]
 8006956:	4680      	mov	r8, r0
 8006958:	4648      	mov	r0, r9
 800695a:	f000 fd0b 	bl	8007374 <_Bfree>
 800695e:	9b08      	ldr	r3, [sp, #32]
 8006960:	1b1b      	subs	r3, r3, r4
 8006962:	9308      	str	r3, [sp, #32]
 8006964:	f000 80b1 	beq.w	8006aca <_dtoa_r+0x8ea>
 8006968:	9a08      	ldr	r2, [sp, #32]
 800696a:	4641      	mov	r1, r8
 800696c:	4648      	mov	r0, r9
 800696e:	f000 fe6d 	bl	800764c <__pow5mult>
 8006972:	9002      	str	r0, [sp, #8]
 8006974:	2101      	movs	r1, #1
 8006976:	4648      	mov	r0, r9
 8006978:	f000 fdb0 	bl	80074dc <__i2b>
 800697c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800697e:	4604      	mov	r4, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 81d8 	beq.w	8006d36 <_dtoa_r+0xb56>
 8006986:	461a      	mov	r2, r3
 8006988:	4601      	mov	r1, r0
 800698a:	4648      	mov	r0, r9
 800698c:	f000 fe5e 	bl	800764c <__pow5mult>
 8006990:	9b07      	ldr	r3, [sp, #28]
 8006992:	2b01      	cmp	r3, #1
 8006994:	4604      	mov	r4, r0
 8006996:	f300 809f 	bgt.w	8006ad8 <_dtoa_r+0x8f8>
 800699a:	9b04      	ldr	r3, [sp, #16]
 800699c:	2b00      	cmp	r3, #0
 800699e:	f040 8097 	bne.w	8006ad0 <_dtoa_r+0x8f0>
 80069a2:	9b05      	ldr	r3, [sp, #20]
 80069a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f040 8093 	bne.w	8006ad4 <_dtoa_r+0x8f4>
 80069ae:	9b05      	ldr	r3, [sp, #20]
 80069b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069b4:	0d1b      	lsrs	r3, r3, #20
 80069b6:	051b      	lsls	r3, r3, #20
 80069b8:	b133      	cbz	r3, 80069c8 <_dtoa_r+0x7e8>
 80069ba:	9b00      	ldr	r3, [sp, #0]
 80069bc:	3301      	adds	r3, #1
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	9b06      	ldr	r3, [sp, #24]
 80069c2:	3301      	adds	r3, #1
 80069c4:	9306      	str	r3, [sp, #24]
 80069c6:	2301      	movs	r3, #1
 80069c8:	9308      	str	r3, [sp, #32]
 80069ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 81b8 	beq.w	8006d42 <_dtoa_r+0xb62>
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069d8:	6918      	ldr	r0, [r3, #16]
 80069da:	f000 fd33 	bl	8007444 <__hi0bits>
 80069de:	f1c0 0020 	rsb	r0, r0, #32
 80069e2:	9b06      	ldr	r3, [sp, #24]
 80069e4:	4418      	add	r0, r3
 80069e6:	f010 001f 	ands.w	r0, r0, #31
 80069ea:	f000 8082 	beq.w	8006af2 <_dtoa_r+0x912>
 80069ee:	f1c0 0320 	rsb	r3, r0, #32
 80069f2:	2b04      	cmp	r3, #4
 80069f4:	dd73      	ble.n	8006ade <_dtoa_r+0x8fe>
 80069f6:	9b00      	ldr	r3, [sp, #0]
 80069f8:	f1c0 001c 	rsb	r0, r0, #28
 80069fc:	4403      	add	r3, r0
 80069fe:	9300      	str	r3, [sp, #0]
 8006a00:	9b06      	ldr	r3, [sp, #24]
 8006a02:	4403      	add	r3, r0
 8006a04:	4406      	add	r6, r0
 8006a06:	9306      	str	r3, [sp, #24]
 8006a08:	9b00      	ldr	r3, [sp, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	dd05      	ble.n	8006a1a <_dtoa_r+0x83a>
 8006a0e:	9902      	ldr	r1, [sp, #8]
 8006a10:	461a      	mov	r2, r3
 8006a12:	4648      	mov	r0, r9
 8006a14:	f000 fe74 	bl	8007700 <__lshift>
 8006a18:	9002      	str	r0, [sp, #8]
 8006a1a:	9b06      	ldr	r3, [sp, #24]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	dd05      	ble.n	8006a2c <_dtoa_r+0x84c>
 8006a20:	4621      	mov	r1, r4
 8006a22:	461a      	mov	r2, r3
 8006a24:	4648      	mov	r0, r9
 8006a26:	f000 fe6b 	bl	8007700 <__lshift>
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d061      	beq.n	8006af6 <_dtoa_r+0x916>
 8006a32:	9802      	ldr	r0, [sp, #8]
 8006a34:	4621      	mov	r1, r4
 8006a36:	f000 fecf 	bl	80077d8 <__mcmp>
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	da5b      	bge.n	8006af6 <_dtoa_r+0x916>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	9902      	ldr	r1, [sp, #8]
 8006a42:	220a      	movs	r2, #10
 8006a44:	4648      	mov	r0, r9
 8006a46:	f000 fcb7 	bl	80073b8 <__multadd>
 8006a4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a4c:	9002      	str	r0, [sp, #8]
 8006a4e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f000 8177 	beq.w	8006d46 <_dtoa_r+0xb66>
 8006a58:	4629      	mov	r1, r5
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	220a      	movs	r2, #10
 8006a5e:	4648      	mov	r0, r9
 8006a60:	f000 fcaa 	bl	80073b8 <__multadd>
 8006a64:	f1bb 0f00 	cmp.w	fp, #0
 8006a68:	4605      	mov	r5, r0
 8006a6a:	dc6f      	bgt.n	8006b4c <_dtoa_r+0x96c>
 8006a6c:	9b07      	ldr	r3, [sp, #28]
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	dc49      	bgt.n	8006b06 <_dtoa_r+0x926>
 8006a72:	e06b      	b.n	8006b4c <_dtoa_r+0x96c>
 8006a74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006a7a:	e73c      	b.n	80068f6 <_dtoa_r+0x716>
 8006a7c:	3fe00000 	.word	0x3fe00000
 8006a80:	40240000 	.word	0x40240000
 8006a84:	9b03      	ldr	r3, [sp, #12]
 8006a86:	1e5c      	subs	r4, r3, #1
 8006a88:	9b08      	ldr	r3, [sp, #32]
 8006a8a:	42a3      	cmp	r3, r4
 8006a8c:	db09      	blt.n	8006aa2 <_dtoa_r+0x8c2>
 8006a8e:	1b1c      	subs	r4, r3, r4
 8006a90:	9b03      	ldr	r3, [sp, #12]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	f6bf af30 	bge.w	80068f8 <_dtoa_r+0x718>
 8006a98:	9b00      	ldr	r3, [sp, #0]
 8006a9a:	9a03      	ldr	r2, [sp, #12]
 8006a9c:	1a9e      	subs	r6, r3, r2
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	e72b      	b.n	80068fa <_dtoa_r+0x71a>
 8006aa2:	9b08      	ldr	r3, [sp, #32]
 8006aa4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006aa6:	9408      	str	r4, [sp, #32]
 8006aa8:	1ae3      	subs	r3, r4, r3
 8006aaa:	441a      	add	r2, r3
 8006aac:	9e00      	ldr	r6, [sp, #0]
 8006aae:	9b03      	ldr	r3, [sp, #12]
 8006ab0:	920d      	str	r2, [sp, #52]	@ 0x34
 8006ab2:	2400      	movs	r4, #0
 8006ab4:	e721      	b.n	80068fa <_dtoa_r+0x71a>
 8006ab6:	9c08      	ldr	r4, [sp, #32]
 8006ab8:	9e00      	ldr	r6, [sp, #0]
 8006aba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006abc:	e728      	b.n	8006910 <_dtoa_r+0x730>
 8006abe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006ac2:	e751      	b.n	8006968 <_dtoa_r+0x788>
 8006ac4:	9a08      	ldr	r2, [sp, #32]
 8006ac6:	9902      	ldr	r1, [sp, #8]
 8006ac8:	e750      	b.n	800696c <_dtoa_r+0x78c>
 8006aca:	f8cd 8008 	str.w	r8, [sp, #8]
 8006ace:	e751      	b.n	8006974 <_dtoa_r+0x794>
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	e779      	b.n	80069c8 <_dtoa_r+0x7e8>
 8006ad4:	9b04      	ldr	r3, [sp, #16]
 8006ad6:	e777      	b.n	80069c8 <_dtoa_r+0x7e8>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	9308      	str	r3, [sp, #32]
 8006adc:	e779      	b.n	80069d2 <_dtoa_r+0x7f2>
 8006ade:	d093      	beq.n	8006a08 <_dtoa_r+0x828>
 8006ae0:	9a00      	ldr	r2, [sp, #0]
 8006ae2:	331c      	adds	r3, #28
 8006ae4:	441a      	add	r2, r3
 8006ae6:	9200      	str	r2, [sp, #0]
 8006ae8:	9a06      	ldr	r2, [sp, #24]
 8006aea:	441a      	add	r2, r3
 8006aec:	441e      	add	r6, r3
 8006aee:	9206      	str	r2, [sp, #24]
 8006af0:	e78a      	b.n	8006a08 <_dtoa_r+0x828>
 8006af2:	4603      	mov	r3, r0
 8006af4:	e7f4      	b.n	8006ae0 <_dtoa_r+0x900>
 8006af6:	9b03      	ldr	r3, [sp, #12]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	46b8      	mov	r8, r7
 8006afc:	dc20      	bgt.n	8006b40 <_dtoa_r+0x960>
 8006afe:	469b      	mov	fp, r3
 8006b00:	9b07      	ldr	r3, [sp, #28]
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	dd1e      	ble.n	8006b44 <_dtoa_r+0x964>
 8006b06:	f1bb 0f00 	cmp.w	fp, #0
 8006b0a:	f47f adb1 	bne.w	8006670 <_dtoa_r+0x490>
 8006b0e:	4621      	mov	r1, r4
 8006b10:	465b      	mov	r3, fp
 8006b12:	2205      	movs	r2, #5
 8006b14:	4648      	mov	r0, r9
 8006b16:	f000 fc4f 	bl	80073b8 <__multadd>
 8006b1a:	4601      	mov	r1, r0
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	9802      	ldr	r0, [sp, #8]
 8006b20:	f000 fe5a 	bl	80077d8 <__mcmp>
 8006b24:	2800      	cmp	r0, #0
 8006b26:	f77f ada3 	ble.w	8006670 <_dtoa_r+0x490>
 8006b2a:	4656      	mov	r6, sl
 8006b2c:	2331      	movs	r3, #49	@ 0x31
 8006b2e:	f806 3b01 	strb.w	r3, [r6], #1
 8006b32:	f108 0801 	add.w	r8, r8, #1
 8006b36:	e59f      	b.n	8006678 <_dtoa_r+0x498>
 8006b38:	9c03      	ldr	r4, [sp, #12]
 8006b3a:	46b8      	mov	r8, r7
 8006b3c:	4625      	mov	r5, r4
 8006b3e:	e7f4      	b.n	8006b2a <_dtoa_r+0x94a>
 8006b40:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 8101 	beq.w	8006d4e <_dtoa_r+0xb6e>
 8006b4c:	2e00      	cmp	r6, #0
 8006b4e:	dd05      	ble.n	8006b5c <_dtoa_r+0x97c>
 8006b50:	4629      	mov	r1, r5
 8006b52:	4632      	mov	r2, r6
 8006b54:	4648      	mov	r0, r9
 8006b56:	f000 fdd3 	bl	8007700 <__lshift>
 8006b5a:	4605      	mov	r5, r0
 8006b5c:	9b08      	ldr	r3, [sp, #32]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d05c      	beq.n	8006c1c <_dtoa_r+0xa3c>
 8006b62:	6869      	ldr	r1, [r5, #4]
 8006b64:	4648      	mov	r0, r9
 8006b66:	f000 fbc5 	bl	80072f4 <_Balloc>
 8006b6a:	4606      	mov	r6, r0
 8006b6c:	b928      	cbnz	r0, 8006b7a <_dtoa_r+0x99a>
 8006b6e:	4b82      	ldr	r3, [pc, #520]	@ (8006d78 <_dtoa_r+0xb98>)
 8006b70:	4602      	mov	r2, r0
 8006b72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006b76:	f7ff bb4a 	b.w	800620e <_dtoa_r+0x2e>
 8006b7a:	692a      	ldr	r2, [r5, #16]
 8006b7c:	3202      	adds	r2, #2
 8006b7e:	0092      	lsls	r2, r2, #2
 8006b80:	f105 010c 	add.w	r1, r5, #12
 8006b84:	300c      	adds	r0, #12
 8006b86:	f001 f811 	bl	8007bac <memcpy>
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	4631      	mov	r1, r6
 8006b8e:	4648      	mov	r0, r9
 8006b90:	f000 fdb6 	bl	8007700 <__lshift>
 8006b94:	f10a 0301 	add.w	r3, sl, #1
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	eb0a 030b 	add.w	r3, sl, fp
 8006b9e:	9308      	str	r3, [sp, #32]
 8006ba0:	9b04      	ldr	r3, [sp, #16]
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	462f      	mov	r7, r5
 8006ba8:	9306      	str	r3, [sp, #24]
 8006baa:	4605      	mov	r5, r0
 8006bac:	9b00      	ldr	r3, [sp, #0]
 8006bae:	9802      	ldr	r0, [sp, #8]
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006bb6:	f7ff fa89 	bl	80060cc <quorem>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	3330      	adds	r3, #48	@ 0x30
 8006bbe:	9003      	str	r0, [sp, #12]
 8006bc0:	4639      	mov	r1, r7
 8006bc2:	9802      	ldr	r0, [sp, #8]
 8006bc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bc6:	f000 fe07 	bl	80077d8 <__mcmp>
 8006bca:	462a      	mov	r2, r5
 8006bcc:	9004      	str	r0, [sp, #16]
 8006bce:	4621      	mov	r1, r4
 8006bd0:	4648      	mov	r0, r9
 8006bd2:	f000 fe1d 	bl	8007810 <__mdiff>
 8006bd6:	68c2      	ldr	r2, [r0, #12]
 8006bd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bda:	4606      	mov	r6, r0
 8006bdc:	bb02      	cbnz	r2, 8006c20 <_dtoa_r+0xa40>
 8006bde:	4601      	mov	r1, r0
 8006be0:	9802      	ldr	r0, [sp, #8]
 8006be2:	f000 fdf9 	bl	80077d8 <__mcmp>
 8006be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be8:	4602      	mov	r2, r0
 8006bea:	4631      	mov	r1, r6
 8006bec:	4648      	mov	r0, r9
 8006bee:	920c      	str	r2, [sp, #48]	@ 0x30
 8006bf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bf2:	f000 fbbf 	bl	8007374 <_Bfree>
 8006bf6:	9b07      	ldr	r3, [sp, #28]
 8006bf8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006bfa:	9e00      	ldr	r6, [sp, #0]
 8006bfc:	ea42 0103 	orr.w	r1, r2, r3
 8006c00:	9b06      	ldr	r3, [sp, #24]
 8006c02:	4319      	orrs	r1, r3
 8006c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c06:	d10d      	bne.n	8006c24 <_dtoa_r+0xa44>
 8006c08:	2b39      	cmp	r3, #57	@ 0x39
 8006c0a:	d027      	beq.n	8006c5c <_dtoa_r+0xa7c>
 8006c0c:	9a04      	ldr	r2, [sp, #16]
 8006c0e:	2a00      	cmp	r2, #0
 8006c10:	dd01      	ble.n	8006c16 <_dtoa_r+0xa36>
 8006c12:	9b03      	ldr	r3, [sp, #12]
 8006c14:	3331      	adds	r3, #49	@ 0x31
 8006c16:	f88b 3000 	strb.w	r3, [fp]
 8006c1a:	e52e      	b.n	800667a <_dtoa_r+0x49a>
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	e7b9      	b.n	8006b94 <_dtoa_r+0x9b4>
 8006c20:	2201      	movs	r2, #1
 8006c22:	e7e2      	b.n	8006bea <_dtoa_r+0xa0a>
 8006c24:	9904      	ldr	r1, [sp, #16]
 8006c26:	2900      	cmp	r1, #0
 8006c28:	db04      	blt.n	8006c34 <_dtoa_r+0xa54>
 8006c2a:	9807      	ldr	r0, [sp, #28]
 8006c2c:	4301      	orrs	r1, r0
 8006c2e:	9806      	ldr	r0, [sp, #24]
 8006c30:	4301      	orrs	r1, r0
 8006c32:	d120      	bne.n	8006c76 <_dtoa_r+0xa96>
 8006c34:	2a00      	cmp	r2, #0
 8006c36:	ddee      	ble.n	8006c16 <_dtoa_r+0xa36>
 8006c38:	9902      	ldr	r1, [sp, #8]
 8006c3a:	9300      	str	r3, [sp, #0]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	4648      	mov	r0, r9
 8006c40:	f000 fd5e 	bl	8007700 <__lshift>
 8006c44:	4621      	mov	r1, r4
 8006c46:	9002      	str	r0, [sp, #8]
 8006c48:	f000 fdc6 	bl	80077d8 <__mcmp>
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	9b00      	ldr	r3, [sp, #0]
 8006c50:	dc02      	bgt.n	8006c58 <_dtoa_r+0xa78>
 8006c52:	d1e0      	bne.n	8006c16 <_dtoa_r+0xa36>
 8006c54:	07da      	lsls	r2, r3, #31
 8006c56:	d5de      	bpl.n	8006c16 <_dtoa_r+0xa36>
 8006c58:	2b39      	cmp	r3, #57	@ 0x39
 8006c5a:	d1da      	bne.n	8006c12 <_dtoa_r+0xa32>
 8006c5c:	2339      	movs	r3, #57	@ 0x39
 8006c5e:	f88b 3000 	strb.w	r3, [fp]
 8006c62:	4633      	mov	r3, r6
 8006c64:	461e      	mov	r6, r3
 8006c66:	3b01      	subs	r3, #1
 8006c68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006c6c:	2a39      	cmp	r2, #57	@ 0x39
 8006c6e:	d04e      	beq.n	8006d0e <_dtoa_r+0xb2e>
 8006c70:	3201      	adds	r2, #1
 8006c72:	701a      	strb	r2, [r3, #0]
 8006c74:	e501      	b.n	800667a <_dtoa_r+0x49a>
 8006c76:	2a00      	cmp	r2, #0
 8006c78:	dd03      	ble.n	8006c82 <_dtoa_r+0xaa2>
 8006c7a:	2b39      	cmp	r3, #57	@ 0x39
 8006c7c:	d0ee      	beq.n	8006c5c <_dtoa_r+0xa7c>
 8006c7e:	3301      	adds	r3, #1
 8006c80:	e7c9      	b.n	8006c16 <_dtoa_r+0xa36>
 8006c82:	9a00      	ldr	r2, [sp, #0]
 8006c84:	9908      	ldr	r1, [sp, #32]
 8006c86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006c8a:	428a      	cmp	r2, r1
 8006c8c:	d028      	beq.n	8006ce0 <_dtoa_r+0xb00>
 8006c8e:	9902      	ldr	r1, [sp, #8]
 8006c90:	2300      	movs	r3, #0
 8006c92:	220a      	movs	r2, #10
 8006c94:	4648      	mov	r0, r9
 8006c96:	f000 fb8f 	bl	80073b8 <__multadd>
 8006c9a:	42af      	cmp	r7, r5
 8006c9c:	9002      	str	r0, [sp, #8]
 8006c9e:	f04f 0300 	mov.w	r3, #0
 8006ca2:	f04f 020a 	mov.w	r2, #10
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	4648      	mov	r0, r9
 8006caa:	d107      	bne.n	8006cbc <_dtoa_r+0xadc>
 8006cac:	f000 fb84 	bl	80073b8 <__multadd>
 8006cb0:	4607      	mov	r7, r0
 8006cb2:	4605      	mov	r5, r0
 8006cb4:	9b00      	ldr	r3, [sp, #0]
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	e777      	b.n	8006bac <_dtoa_r+0x9cc>
 8006cbc:	f000 fb7c 	bl	80073b8 <__multadd>
 8006cc0:	4629      	mov	r1, r5
 8006cc2:	4607      	mov	r7, r0
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	220a      	movs	r2, #10
 8006cc8:	4648      	mov	r0, r9
 8006cca:	f000 fb75 	bl	80073b8 <__multadd>
 8006cce:	4605      	mov	r5, r0
 8006cd0:	e7f0      	b.n	8006cb4 <_dtoa_r+0xad4>
 8006cd2:	f1bb 0f00 	cmp.w	fp, #0
 8006cd6:	bfcc      	ite	gt
 8006cd8:	465e      	movgt	r6, fp
 8006cda:	2601      	movle	r6, #1
 8006cdc:	4456      	add	r6, sl
 8006cde:	2700      	movs	r7, #0
 8006ce0:	9902      	ldr	r1, [sp, #8]
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	4648      	mov	r0, r9
 8006ce8:	f000 fd0a 	bl	8007700 <__lshift>
 8006cec:	4621      	mov	r1, r4
 8006cee:	9002      	str	r0, [sp, #8]
 8006cf0:	f000 fd72 	bl	80077d8 <__mcmp>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	dcb4      	bgt.n	8006c62 <_dtoa_r+0xa82>
 8006cf8:	d102      	bne.n	8006d00 <_dtoa_r+0xb20>
 8006cfa:	9b00      	ldr	r3, [sp, #0]
 8006cfc:	07db      	lsls	r3, r3, #31
 8006cfe:	d4b0      	bmi.n	8006c62 <_dtoa_r+0xa82>
 8006d00:	4633      	mov	r3, r6
 8006d02:	461e      	mov	r6, r3
 8006d04:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d08:	2a30      	cmp	r2, #48	@ 0x30
 8006d0a:	d0fa      	beq.n	8006d02 <_dtoa_r+0xb22>
 8006d0c:	e4b5      	b.n	800667a <_dtoa_r+0x49a>
 8006d0e:	459a      	cmp	sl, r3
 8006d10:	d1a8      	bne.n	8006c64 <_dtoa_r+0xa84>
 8006d12:	2331      	movs	r3, #49	@ 0x31
 8006d14:	f108 0801 	add.w	r8, r8, #1
 8006d18:	f88a 3000 	strb.w	r3, [sl]
 8006d1c:	e4ad      	b.n	800667a <_dtoa_r+0x49a>
 8006d1e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d20:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006d7c <_dtoa_r+0xb9c>
 8006d24:	b11b      	cbz	r3, 8006d2e <_dtoa_r+0xb4e>
 8006d26:	f10a 0308 	add.w	r3, sl, #8
 8006d2a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006d2c:	6013      	str	r3, [r2, #0]
 8006d2e:	4650      	mov	r0, sl
 8006d30:	b017      	add	sp, #92	@ 0x5c
 8006d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d36:	9b07      	ldr	r3, [sp, #28]
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	f77f ae2e 	ble.w	800699a <_dtoa_r+0x7ba>
 8006d3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d40:	9308      	str	r3, [sp, #32]
 8006d42:	2001      	movs	r0, #1
 8006d44:	e64d      	b.n	80069e2 <_dtoa_r+0x802>
 8006d46:	f1bb 0f00 	cmp.w	fp, #0
 8006d4a:	f77f aed9 	ble.w	8006b00 <_dtoa_r+0x920>
 8006d4e:	4656      	mov	r6, sl
 8006d50:	9802      	ldr	r0, [sp, #8]
 8006d52:	4621      	mov	r1, r4
 8006d54:	f7ff f9ba 	bl	80060cc <quorem>
 8006d58:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006d5c:	f806 3b01 	strb.w	r3, [r6], #1
 8006d60:	eba6 020a 	sub.w	r2, r6, sl
 8006d64:	4593      	cmp	fp, r2
 8006d66:	ddb4      	ble.n	8006cd2 <_dtoa_r+0xaf2>
 8006d68:	9902      	ldr	r1, [sp, #8]
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	220a      	movs	r2, #10
 8006d6e:	4648      	mov	r0, r9
 8006d70:	f000 fb22 	bl	80073b8 <__multadd>
 8006d74:	9002      	str	r0, [sp, #8]
 8006d76:	e7eb      	b.n	8006d50 <_dtoa_r+0xb70>
 8006d78:	0800845c 	.word	0x0800845c
 8006d7c:	080083e0 	.word	0x080083e0

08006d80 <__ssputs_r>:
 8006d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d84:	688e      	ldr	r6, [r1, #8]
 8006d86:	461f      	mov	r7, r3
 8006d88:	42be      	cmp	r6, r7
 8006d8a:	680b      	ldr	r3, [r1, #0]
 8006d8c:	4682      	mov	sl, r0
 8006d8e:	460c      	mov	r4, r1
 8006d90:	4690      	mov	r8, r2
 8006d92:	d82d      	bhi.n	8006df0 <__ssputs_r+0x70>
 8006d94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006d9c:	d026      	beq.n	8006dec <__ssputs_r+0x6c>
 8006d9e:	6965      	ldr	r5, [r4, #20]
 8006da0:	6909      	ldr	r1, [r1, #16]
 8006da2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006da6:	eba3 0901 	sub.w	r9, r3, r1
 8006daa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006dae:	1c7b      	adds	r3, r7, #1
 8006db0:	444b      	add	r3, r9
 8006db2:	106d      	asrs	r5, r5, #1
 8006db4:	429d      	cmp	r5, r3
 8006db6:	bf38      	it	cc
 8006db8:	461d      	movcc	r5, r3
 8006dba:	0553      	lsls	r3, r2, #21
 8006dbc:	d527      	bpl.n	8006e0e <__ssputs_r+0x8e>
 8006dbe:	4629      	mov	r1, r5
 8006dc0:	f000 f960 	bl	8007084 <_malloc_r>
 8006dc4:	4606      	mov	r6, r0
 8006dc6:	b360      	cbz	r0, 8006e22 <__ssputs_r+0xa2>
 8006dc8:	6921      	ldr	r1, [r4, #16]
 8006dca:	464a      	mov	r2, r9
 8006dcc:	f000 feee 	bl	8007bac <memcpy>
 8006dd0:	89a3      	ldrh	r3, [r4, #12]
 8006dd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006dd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dda:	81a3      	strh	r3, [r4, #12]
 8006ddc:	6126      	str	r6, [r4, #16]
 8006dde:	6165      	str	r5, [r4, #20]
 8006de0:	444e      	add	r6, r9
 8006de2:	eba5 0509 	sub.w	r5, r5, r9
 8006de6:	6026      	str	r6, [r4, #0]
 8006de8:	60a5      	str	r5, [r4, #8]
 8006dea:	463e      	mov	r6, r7
 8006dec:	42be      	cmp	r6, r7
 8006dee:	d900      	bls.n	8006df2 <__ssputs_r+0x72>
 8006df0:	463e      	mov	r6, r7
 8006df2:	6820      	ldr	r0, [r4, #0]
 8006df4:	4632      	mov	r2, r6
 8006df6:	4641      	mov	r1, r8
 8006df8:	f000 fe67 	bl	8007aca <memmove>
 8006dfc:	68a3      	ldr	r3, [r4, #8]
 8006dfe:	1b9b      	subs	r3, r3, r6
 8006e00:	60a3      	str	r3, [r4, #8]
 8006e02:	6823      	ldr	r3, [r4, #0]
 8006e04:	4433      	add	r3, r6
 8006e06:	6023      	str	r3, [r4, #0]
 8006e08:	2000      	movs	r0, #0
 8006e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e0e:	462a      	mov	r2, r5
 8006e10:	f000 fe2d 	bl	8007a6e <_realloc_r>
 8006e14:	4606      	mov	r6, r0
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d1e0      	bne.n	8006ddc <__ssputs_r+0x5c>
 8006e1a:	6921      	ldr	r1, [r4, #16]
 8006e1c:	4650      	mov	r0, sl
 8006e1e:	f000 ff05 	bl	8007c2c <_free_r>
 8006e22:	230c      	movs	r3, #12
 8006e24:	f8ca 3000 	str.w	r3, [sl]
 8006e28:	89a3      	ldrh	r3, [r4, #12]
 8006e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e2e:	81a3      	strh	r3, [r4, #12]
 8006e30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e34:	e7e9      	b.n	8006e0a <__ssputs_r+0x8a>
	...

08006e38 <_svfiprintf_r>:
 8006e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e3c:	4698      	mov	r8, r3
 8006e3e:	898b      	ldrh	r3, [r1, #12]
 8006e40:	061b      	lsls	r3, r3, #24
 8006e42:	b09d      	sub	sp, #116	@ 0x74
 8006e44:	4607      	mov	r7, r0
 8006e46:	460d      	mov	r5, r1
 8006e48:	4614      	mov	r4, r2
 8006e4a:	d510      	bpl.n	8006e6e <_svfiprintf_r+0x36>
 8006e4c:	690b      	ldr	r3, [r1, #16]
 8006e4e:	b973      	cbnz	r3, 8006e6e <_svfiprintf_r+0x36>
 8006e50:	2140      	movs	r1, #64	@ 0x40
 8006e52:	f000 f917 	bl	8007084 <_malloc_r>
 8006e56:	6028      	str	r0, [r5, #0]
 8006e58:	6128      	str	r0, [r5, #16]
 8006e5a:	b930      	cbnz	r0, 8006e6a <_svfiprintf_r+0x32>
 8006e5c:	230c      	movs	r3, #12
 8006e5e:	603b      	str	r3, [r7, #0]
 8006e60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e64:	b01d      	add	sp, #116	@ 0x74
 8006e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e6a:	2340      	movs	r3, #64	@ 0x40
 8006e6c:	616b      	str	r3, [r5, #20]
 8006e6e:	2300      	movs	r3, #0
 8006e70:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e72:	2320      	movs	r3, #32
 8006e74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e78:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e7c:	2330      	movs	r3, #48	@ 0x30
 8006e7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800701c <_svfiprintf_r+0x1e4>
 8006e82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e86:	f04f 0901 	mov.w	r9, #1
 8006e8a:	4623      	mov	r3, r4
 8006e8c:	469a      	mov	sl, r3
 8006e8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e92:	b10a      	cbz	r2, 8006e98 <_svfiprintf_r+0x60>
 8006e94:	2a25      	cmp	r2, #37	@ 0x25
 8006e96:	d1f9      	bne.n	8006e8c <_svfiprintf_r+0x54>
 8006e98:	ebba 0b04 	subs.w	fp, sl, r4
 8006e9c:	d00b      	beq.n	8006eb6 <_svfiprintf_r+0x7e>
 8006e9e:	465b      	mov	r3, fp
 8006ea0:	4622      	mov	r2, r4
 8006ea2:	4629      	mov	r1, r5
 8006ea4:	4638      	mov	r0, r7
 8006ea6:	f7ff ff6b 	bl	8006d80 <__ssputs_r>
 8006eaa:	3001      	adds	r0, #1
 8006eac:	f000 80a7 	beq.w	8006ffe <_svfiprintf_r+0x1c6>
 8006eb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eb2:	445a      	add	r2, fp
 8006eb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8006eb6:	f89a 3000 	ldrb.w	r3, [sl]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f000 809f 	beq.w	8006ffe <_svfiprintf_r+0x1c6>
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ec6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006eca:	f10a 0a01 	add.w	sl, sl, #1
 8006ece:	9304      	str	r3, [sp, #16]
 8006ed0:	9307      	str	r3, [sp, #28]
 8006ed2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ed6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ed8:	4654      	mov	r4, sl
 8006eda:	2205      	movs	r2, #5
 8006edc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ee0:	484e      	ldr	r0, [pc, #312]	@ (800701c <_svfiprintf_r+0x1e4>)
 8006ee2:	f7f9 f97d 	bl	80001e0 <memchr>
 8006ee6:	9a04      	ldr	r2, [sp, #16]
 8006ee8:	b9d8      	cbnz	r0, 8006f22 <_svfiprintf_r+0xea>
 8006eea:	06d0      	lsls	r0, r2, #27
 8006eec:	bf44      	itt	mi
 8006eee:	2320      	movmi	r3, #32
 8006ef0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ef4:	0711      	lsls	r1, r2, #28
 8006ef6:	bf44      	itt	mi
 8006ef8:	232b      	movmi	r3, #43	@ 0x2b
 8006efa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006efe:	f89a 3000 	ldrb.w	r3, [sl]
 8006f02:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f04:	d015      	beq.n	8006f32 <_svfiprintf_r+0xfa>
 8006f06:	9a07      	ldr	r2, [sp, #28]
 8006f08:	4654      	mov	r4, sl
 8006f0a:	2000      	movs	r0, #0
 8006f0c:	f04f 0c0a 	mov.w	ip, #10
 8006f10:	4621      	mov	r1, r4
 8006f12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f16:	3b30      	subs	r3, #48	@ 0x30
 8006f18:	2b09      	cmp	r3, #9
 8006f1a:	d94b      	bls.n	8006fb4 <_svfiprintf_r+0x17c>
 8006f1c:	b1b0      	cbz	r0, 8006f4c <_svfiprintf_r+0x114>
 8006f1e:	9207      	str	r2, [sp, #28]
 8006f20:	e014      	b.n	8006f4c <_svfiprintf_r+0x114>
 8006f22:	eba0 0308 	sub.w	r3, r0, r8
 8006f26:	fa09 f303 	lsl.w	r3, r9, r3
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	9304      	str	r3, [sp, #16]
 8006f2e:	46a2      	mov	sl, r4
 8006f30:	e7d2      	b.n	8006ed8 <_svfiprintf_r+0xa0>
 8006f32:	9b03      	ldr	r3, [sp, #12]
 8006f34:	1d19      	adds	r1, r3, #4
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	9103      	str	r1, [sp, #12]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	bfbb      	ittet	lt
 8006f3e:	425b      	neglt	r3, r3
 8006f40:	f042 0202 	orrlt.w	r2, r2, #2
 8006f44:	9307      	strge	r3, [sp, #28]
 8006f46:	9307      	strlt	r3, [sp, #28]
 8006f48:	bfb8      	it	lt
 8006f4a:	9204      	strlt	r2, [sp, #16]
 8006f4c:	7823      	ldrb	r3, [r4, #0]
 8006f4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f50:	d10a      	bne.n	8006f68 <_svfiprintf_r+0x130>
 8006f52:	7863      	ldrb	r3, [r4, #1]
 8006f54:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f56:	d132      	bne.n	8006fbe <_svfiprintf_r+0x186>
 8006f58:	9b03      	ldr	r3, [sp, #12]
 8006f5a:	1d1a      	adds	r2, r3, #4
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	9203      	str	r2, [sp, #12]
 8006f60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f64:	3402      	adds	r4, #2
 8006f66:	9305      	str	r3, [sp, #20]
 8006f68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800702c <_svfiprintf_r+0x1f4>
 8006f6c:	7821      	ldrb	r1, [r4, #0]
 8006f6e:	2203      	movs	r2, #3
 8006f70:	4650      	mov	r0, sl
 8006f72:	f7f9 f935 	bl	80001e0 <memchr>
 8006f76:	b138      	cbz	r0, 8006f88 <_svfiprintf_r+0x150>
 8006f78:	9b04      	ldr	r3, [sp, #16]
 8006f7a:	eba0 000a 	sub.w	r0, r0, sl
 8006f7e:	2240      	movs	r2, #64	@ 0x40
 8006f80:	4082      	lsls	r2, r0
 8006f82:	4313      	orrs	r3, r2
 8006f84:	3401      	adds	r4, #1
 8006f86:	9304      	str	r3, [sp, #16]
 8006f88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f8c:	4824      	ldr	r0, [pc, #144]	@ (8007020 <_svfiprintf_r+0x1e8>)
 8006f8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f92:	2206      	movs	r2, #6
 8006f94:	f7f9 f924 	bl	80001e0 <memchr>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d036      	beq.n	800700a <_svfiprintf_r+0x1d2>
 8006f9c:	4b21      	ldr	r3, [pc, #132]	@ (8007024 <_svfiprintf_r+0x1ec>)
 8006f9e:	bb1b      	cbnz	r3, 8006fe8 <_svfiprintf_r+0x1b0>
 8006fa0:	9b03      	ldr	r3, [sp, #12]
 8006fa2:	3307      	adds	r3, #7
 8006fa4:	f023 0307 	bic.w	r3, r3, #7
 8006fa8:	3308      	adds	r3, #8
 8006faa:	9303      	str	r3, [sp, #12]
 8006fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fae:	4433      	add	r3, r6
 8006fb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fb2:	e76a      	b.n	8006e8a <_svfiprintf_r+0x52>
 8006fb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fb8:	460c      	mov	r4, r1
 8006fba:	2001      	movs	r0, #1
 8006fbc:	e7a8      	b.n	8006f10 <_svfiprintf_r+0xd8>
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	3401      	adds	r4, #1
 8006fc2:	9305      	str	r3, [sp, #20]
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	f04f 0c0a 	mov.w	ip, #10
 8006fca:	4620      	mov	r0, r4
 8006fcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fd0:	3a30      	subs	r2, #48	@ 0x30
 8006fd2:	2a09      	cmp	r2, #9
 8006fd4:	d903      	bls.n	8006fde <_svfiprintf_r+0x1a6>
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d0c6      	beq.n	8006f68 <_svfiprintf_r+0x130>
 8006fda:	9105      	str	r1, [sp, #20]
 8006fdc:	e7c4      	b.n	8006f68 <_svfiprintf_r+0x130>
 8006fde:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e7f0      	b.n	8006fca <_svfiprintf_r+0x192>
 8006fe8:	ab03      	add	r3, sp, #12
 8006fea:	9300      	str	r3, [sp, #0]
 8006fec:	462a      	mov	r2, r5
 8006fee:	4b0e      	ldr	r3, [pc, #56]	@ (8007028 <_svfiprintf_r+0x1f0>)
 8006ff0:	a904      	add	r1, sp, #16
 8006ff2:	4638      	mov	r0, r7
 8006ff4:	f7fe fb96 	bl	8005724 <_printf_float>
 8006ff8:	1c42      	adds	r2, r0, #1
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	d1d6      	bne.n	8006fac <_svfiprintf_r+0x174>
 8006ffe:	89ab      	ldrh	r3, [r5, #12]
 8007000:	065b      	lsls	r3, r3, #25
 8007002:	f53f af2d 	bmi.w	8006e60 <_svfiprintf_r+0x28>
 8007006:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007008:	e72c      	b.n	8006e64 <_svfiprintf_r+0x2c>
 800700a:	ab03      	add	r3, sp, #12
 800700c:	9300      	str	r3, [sp, #0]
 800700e:	462a      	mov	r2, r5
 8007010:	4b05      	ldr	r3, [pc, #20]	@ (8007028 <_svfiprintf_r+0x1f0>)
 8007012:	a904      	add	r1, sp, #16
 8007014:	4638      	mov	r0, r7
 8007016:	f7fe fe1d 	bl	8005c54 <_printf_i>
 800701a:	e7ed      	b.n	8006ff8 <_svfiprintf_r+0x1c0>
 800701c:	0800846d 	.word	0x0800846d
 8007020:	08008477 	.word	0x08008477
 8007024:	08005725 	.word	0x08005725
 8007028:	08006d81 	.word	0x08006d81
 800702c:	08008473 	.word	0x08008473

08007030 <malloc>:
 8007030:	4b02      	ldr	r3, [pc, #8]	@ (800703c <malloc+0xc>)
 8007032:	4601      	mov	r1, r0
 8007034:	6818      	ldr	r0, [r3, #0]
 8007036:	f000 b825 	b.w	8007084 <_malloc_r>
 800703a:	bf00      	nop
 800703c:	20000024 	.word	0x20000024

08007040 <sbrk_aligned>:
 8007040:	b570      	push	{r4, r5, r6, lr}
 8007042:	4e0f      	ldr	r6, [pc, #60]	@ (8007080 <sbrk_aligned+0x40>)
 8007044:	460c      	mov	r4, r1
 8007046:	6831      	ldr	r1, [r6, #0]
 8007048:	4605      	mov	r5, r0
 800704a:	b911      	cbnz	r1, 8007052 <sbrk_aligned+0x12>
 800704c:	f000 fd7c 	bl	8007b48 <_sbrk_r>
 8007050:	6030      	str	r0, [r6, #0]
 8007052:	4621      	mov	r1, r4
 8007054:	4628      	mov	r0, r5
 8007056:	f000 fd77 	bl	8007b48 <_sbrk_r>
 800705a:	1c43      	adds	r3, r0, #1
 800705c:	d103      	bne.n	8007066 <sbrk_aligned+0x26>
 800705e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007062:	4620      	mov	r0, r4
 8007064:	bd70      	pop	{r4, r5, r6, pc}
 8007066:	1cc4      	adds	r4, r0, #3
 8007068:	f024 0403 	bic.w	r4, r4, #3
 800706c:	42a0      	cmp	r0, r4
 800706e:	d0f8      	beq.n	8007062 <sbrk_aligned+0x22>
 8007070:	1a21      	subs	r1, r4, r0
 8007072:	4628      	mov	r0, r5
 8007074:	f000 fd68 	bl	8007b48 <_sbrk_r>
 8007078:	3001      	adds	r0, #1
 800707a:	d1f2      	bne.n	8007062 <sbrk_aligned+0x22>
 800707c:	e7ef      	b.n	800705e <sbrk_aligned+0x1e>
 800707e:	bf00      	nop
 8007080:	200004bc 	.word	0x200004bc

08007084 <_malloc_r>:
 8007084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007088:	1ccd      	adds	r5, r1, #3
 800708a:	f025 0503 	bic.w	r5, r5, #3
 800708e:	3508      	adds	r5, #8
 8007090:	2d0c      	cmp	r5, #12
 8007092:	bf38      	it	cc
 8007094:	250c      	movcc	r5, #12
 8007096:	2d00      	cmp	r5, #0
 8007098:	4606      	mov	r6, r0
 800709a:	db01      	blt.n	80070a0 <_malloc_r+0x1c>
 800709c:	42a9      	cmp	r1, r5
 800709e:	d904      	bls.n	80070aa <_malloc_r+0x26>
 80070a0:	230c      	movs	r3, #12
 80070a2:	6033      	str	r3, [r6, #0]
 80070a4:	2000      	movs	r0, #0
 80070a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007180 <_malloc_r+0xfc>
 80070ae:	f000 f915 	bl	80072dc <__malloc_lock>
 80070b2:	f8d8 3000 	ldr.w	r3, [r8]
 80070b6:	461c      	mov	r4, r3
 80070b8:	bb44      	cbnz	r4, 800710c <_malloc_r+0x88>
 80070ba:	4629      	mov	r1, r5
 80070bc:	4630      	mov	r0, r6
 80070be:	f7ff ffbf 	bl	8007040 <sbrk_aligned>
 80070c2:	1c43      	adds	r3, r0, #1
 80070c4:	4604      	mov	r4, r0
 80070c6:	d158      	bne.n	800717a <_malloc_r+0xf6>
 80070c8:	f8d8 4000 	ldr.w	r4, [r8]
 80070cc:	4627      	mov	r7, r4
 80070ce:	2f00      	cmp	r7, #0
 80070d0:	d143      	bne.n	800715a <_malloc_r+0xd6>
 80070d2:	2c00      	cmp	r4, #0
 80070d4:	d04b      	beq.n	800716e <_malloc_r+0xea>
 80070d6:	6823      	ldr	r3, [r4, #0]
 80070d8:	4639      	mov	r1, r7
 80070da:	4630      	mov	r0, r6
 80070dc:	eb04 0903 	add.w	r9, r4, r3
 80070e0:	f000 fd32 	bl	8007b48 <_sbrk_r>
 80070e4:	4581      	cmp	r9, r0
 80070e6:	d142      	bne.n	800716e <_malloc_r+0xea>
 80070e8:	6821      	ldr	r1, [r4, #0]
 80070ea:	1a6d      	subs	r5, r5, r1
 80070ec:	4629      	mov	r1, r5
 80070ee:	4630      	mov	r0, r6
 80070f0:	f7ff ffa6 	bl	8007040 <sbrk_aligned>
 80070f4:	3001      	adds	r0, #1
 80070f6:	d03a      	beq.n	800716e <_malloc_r+0xea>
 80070f8:	6823      	ldr	r3, [r4, #0]
 80070fa:	442b      	add	r3, r5
 80070fc:	6023      	str	r3, [r4, #0]
 80070fe:	f8d8 3000 	ldr.w	r3, [r8]
 8007102:	685a      	ldr	r2, [r3, #4]
 8007104:	bb62      	cbnz	r2, 8007160 <_malloc_r+0xdc>
 8007106:	f8c8 7000 	str.w	r7, [r8]
 800710a:	e00f      	b.n	800712c <_malloc_r+0xa8>
 800710c:	6822      	ldr	r2, [r4, #0]
 800710e:	1b52      	subs	r2, r2, r5
 8007110:	d420      	bmi.n	8007154 <_malloc_r+0xd0>
 8007112:	2a0b      	cmp	r2, #11
 8007114:	d917      	bls.n	8007146 <_malloc_r+0xc2>
 8007116:	1961      	adds	r1, r4, r5
 8007118:	42a3      	cmp	r3, r4
 800711a:	6025      	str	r5, [r4, #0]
 800711c:	bf18      	it	ne
 800711e:	6059      	strne	r1, [r3, #4]
 8007120:	6863      	ldr	r3, [r4, #4]
 8007122:	bf08      	it	eq
 8007124:	f8c8 1000 	streq.w	r1, [r8]
 8007128:	5162      	str	r2, [r4, r5]
 800712a:	604b      	str	r3, [r1, #4]
 800712c:	4630      	mov	r0, r6
 800712e:	f000 f8db 	bl	80072e8 <__malloc_unlock>
 8007132:	f104 000b 	add.w	r0, r4, #11
 8007136:	1d23      	adds	r3, r4, #4
 8007138:	f020 0007 	bic.w	r0, r0, #7
 800713c:	1ac2      	subs	r2, r0, r3
 800713e:	bf1c      	itt	ne
 8007140:	1a1b      	subne	r3, r3, r0
 8007142:	50a3      	strne	r3, [r4, r2]
 8007144:	e7af      	b.n	80070a6 <_malloc_r+0x22>
 8007146:	6862      	ldr	r2, [r4, #4]
 8007148:	42a3      	cmp	r3, r4
 800714a:	bf0c      	ite	eq
 800714c:	f8c8 2000 	streq.w	r2, [r8]
 8007150:	605a      	strne	r2, [r3, #4]
 8007152:	e7eb      	b.n	800712c <_malloc_r+0xa8>
 8007154:	4623      	mov	r3, r4
 8007156:	6864      	ldr	r4, [r4, #4]
 8007158:	e7ae      	b.n	80070b8 <_malloc_r+0x34>
 800715a:	463c      	mov	r4, r7
 800715c:	687f      	ldr	r7, [r7, #4]
 800715e:	e7b6      	b.n	80070ce <_malloc_r+0x4a>
 8007160:	461a      	mov	r2, r3
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	42a3      	cmp	r3, r4
 8007166:	d1fb      	bne.n	8007160 <_malloc_r+0xdc>
 8007168:	2300      	movs	r3, #0
 800716a:	6053      	str	r3, [r2, #4]
 800716c:	e7de      	b.n	800712c <_malloc_r+0xa8>
 800716e:	230c      	movs	r3, #12
 8007170:	6033      	str	r3, [r6, #0]
 8007172:	4630      	mov	r0, r6
 8007174:	f000 f8b8 	bl	80072e8 <__malloc_unlock>
 8007178:	e794      	b.n	80070a4 <_malloc_r+0x20>
 800717a:	6005      	str	r5, [r0, #0]
 800717c:	e7d6      	b.n	800712c <_malloc_r+0xa8>
 800717e:	bf00      	nop
 8007180:	200004c0 	.word	0x200004c0

08007184 <__sflush_r>:
 8007184:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800718c:	0716      	lsls	r6, r2, #28
 800718e:	4605      	mov	r5, r0
 8007190:	460c      	mov	r4, r1
 8007192:	d454      	bmi.n	800723e <__sflush_r+0xba>
 8007194:	684b      	ldr	r3, [r1, #4]
 8007196:	2b00      	cmp	r3, #0
 8007198:	dc02      	bgt.n	80071a0 <__sflush_r+0x1c>
 800719a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800719c:	2b00      	cmp	r3, #0
 800719e:	dd48      	ble.n	8007232 <__sflush_r+0xae>
 80071a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80071a2:	2e00      	cmp	r6, #0
 80071a4:	d045      	beq.n	8007232 <__sflush_r+0xae>
 80071a6:	2300      	movs	r3, #0
 80071a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80071ac:	682f      	ldr	r7, [r5, #0]
 80071ae:	6a21      	ldr	r1, [r4, #32]
 80071b0:	602b      	str	r3, [r5, #0]
 80071b2:	d030      	beq.n	8007216 <__sflush_r+0x92>
 80071b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80071b6:	89a3      	ldrh	r3, [r4, #12]
 80071b8:	0759      	lsls	r1, r3, #29
 80071ba:	d505      	bpl.n	80071c8 <__sflush_r+0x44>
 80071bc:	6863      	ldr	r3, [r4, #4]
 80071be:	1ad2      	subs	r2, r2, r3
 80071c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80071c2:	b10b      	cbz	r3, 80071c8 <__sflush_r+0x44>
 80071c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80071c6:	1ad2      	subs	r2, r2, r3
 80071c8:	2300      	movs	r3, #0
 80071ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80071cc:	6a21      	ldr	r1, [r4, #32]
 80071ce:	4628      	mov	r0, r5
 80071d0:	47b0      	blx	r6
 80071d2:	1c43      	adds	r3, r0, #1
 80071d4:	89a3      	ldrh	r3, [r4, #12]
 80071d6:	d106      	bne.n	80071e6 <__sflush_r+0x62>
 80071d8:	6829      	ldr	r1, [r5, #0]
 80071da:	291d      	cmp	r1, #29
 80071dc:	d82b      	bhi.n	8007236 <__sflush_r+0xb2>
 80071de:	4a2a      	ldr	r2, [pc, #168]	@ (8007288 <__sflush_r+0x104>)
 80071e0:	40ca      	lsrs	r2, r1
 80071e2:	07d6      	lsls	r6, r2, #31
 80071e4:	d527      	bpl.n	8007236 <__sflush_r+0xb2>
 80071e6:	2200      	movs	r2, #0
 80071e8:	6062      	str	r2, [r4, #4]
 80071ea:	04d9      	lsls	r1, r3, #19
 80071ec:	6922      	ldr	r2, [r4, #16]
 80071ee:	6022      	str	r2, [r4, #0]
 80071f0:	d504      	bpl.n	80071fc <__sflush_r+0x78>
 80071f2:	1c42      	adds	r2, r0, #1
 80071f4:	d101      	bne.n	80071fa <__sflush_r+0x76>
 80071f6:	682b      	ldr	r3, [r5, #0]
 80071f8:	b903      	cbnz	r3, 80071fc <__sflush_r+0x78>
 80071fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80071fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071fe:	602f      	str	r7, [r5, #0]
 8007200:	b1b9      	cbz	r1, 8007232 <__sflush_r+0xae>
 8007202:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007206:	4299      	cmp	r1, r3
 8007208:	d002      	beq.n	8007210 <__sflush_r+0x8c>
 800720a:	4628      	mov	r0, r5
 800720c:	f000 fd0e 	bl	8007c2c <_free_r>
 8007210:	2300      	movs	r3, #0
 8007212:	6363      	str	r3, [r4, #52]	@ 0x34
 8007214:	e00d      	b.n	8007232 <__sflush_r+0xae>
 8007216:	2301      	movs	r3, #1
 8007218:	4628      	mov	r0, r5
 800721a:	47b0      	blx	r6
 800721c:	4602      	mov	r2, r0
 800721e:	1c50      	adds	r0, r2, #1
 8007220:	d1c9      	bne.n	80071b6 <__sflush_r+0x32>
 8007222:	682b      	ldr	r3, [r5, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d0c6      	beq.n	80071b6 <__sflush_r+0x32>
 8007228:	2b1d      	cmp	r3, #29
 800722a:	d001      	beq.n	8007230 <__sflush_r+0xac>
 800722c:	2b16      	cmp	r3, #22
 800722e:	d11e      	bne.n	800726e <__sflush_r+0xea>
 8007230:	602f      	str	r7, [r5, #0]
 8007232:	2000      	movs	r0, #0
 8007234:	e022      	b.n	800727c <__sflush_r+0xf8>
 8007236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800723a:	b21b      	sxth	r3, r3
 800723c:	e01b      	b.n	8007276 <__sflush_r+0xf2>
 800723e:	690f      	ldr	r7, [r1, #16]
 8007240:	2f00      	cmp	r7, #0
 8007242:	d0f6      	beq.n	8007232 <__sflush_r+0xae>
 8007244:	0793      	lsls	r3, r2, #30
 8007246:	680e      	ldr	r6, [r1, #0]
 8007248:	bf08      	it	eq
 800724a:	694b      	ldreq	r3, [r1, #20]
 800724c:	600f      	str	r7, [r1, #0]
 800724e:	bf18      	it	ne
 8007250:	2300      	movne	r3, #0
 8007252:	eba6 0807 	sub.w	r8, r6, r7
 8007256:	608b      	str	r3, [r1, #8]
 8007258:	f1b8 0f00 	cmp.w	r8, #0
 800725c:	dde9      	ble.n	8007232 <__sflush_r+0xae>
 800725e:	6a21      	ldr	r1, [r4, #32]
 8007260:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007262:	4643      	mov	r3, r8
 8007264:	463a      	mov	r2, r7
 8007266:	4628      	mov	r0, r5
 8007268:	47b0      	blx	r6
 800726a:	2800      	cmp	r0, #0
 800726c:	dc08      	bgt.n	8007280 <__sflush_r+0xfc>
 800726e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007276:	81a3      	strh	r3, [r4, #12]
 8007278:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800727c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007280:	4407      	add	r7, r0
 8007282:	eba8 0800 	sub.w	r8, r8, r0
 8007286:	e7e7      	b.n	8007258 <__sflush_r+0xd4>
 8007288:	20400001 	.word	0x20400001

0800728c <_fflush_r>:
 800728c:	b538      	push	{r3, r4, r5, lr}
 800728e:	690b      	ldr	r3, [r1, #16]
 8007290:	4605      	mov	r5, r0
 8007292:	460c      	mov	r4, r1
 8007294:	b913      	cbnz	r3, 800729c <_fflush_r+0x10>
 8007296:	2500      	movs	r5, #0
 8007298:	4628      	mov	r0, r5
 800729a:	bd38      	pop	{r3, r4, r5, pc}
 800729c:	b118      	cbz	r0, 80072a6 <_fflush_r+0x1a>
 800729e:	6a03      	ldr	r3, [r0, #32]
 80072a0:	b90b      	cbnz	r3, 80072a6 <_fflush_r+0x1a>
 80072a2:	f7fe fea3 	bl	8005fec <__sinit>
 80072a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0f3      	beq.n	8007296 <_fflush_r+0xa>
 80072ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80072b0:	07d0      	lsls	r0, r2, #31
 80072b2:	d404      	bmi.n	80072be <_fflush_r+0x32>
 80072b4:	0599      	lsls	r1, r3, #22
 80072b6:	d402      	bmi.n	80072be <_fflush_r+0x32>
 80072b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072ba:	f7fe ff00 	bl	80060be <__retarget_lock_acquire_recursive>
 80072be:	4628      	mov	r0, r5
 80072c0:	4621      	mov	r1, r4
 80072c2:	f7ff ff5f 	bl	8007184 <__sflush_r>
 80072c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072c8:	07da      	lsls	r2, r3, #31
 80072ca:	4605      	mov	r5, r0
 80072cc:	d4e4      	bmi.n	8007298 <_fflush_r+0xc>
 80072ce:	89a3      	ldrh	r3, [r4, #12]
 80072d0:	059b      	lsls	r3, r3, #22
 80072d2:	d4e1      	bmi.n	8007298 <_fflush_r+0xc>
 80072d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072d6:	f7fe fef3 	bl	80060c0 <__retarget_lock_release_recursive>
 80072da:	e7dd      	b.n	8007298 <_fflush_r+0xc>

080072dc <__malloc_lock>:
 80072dc:	4801      	ldr	r0, [pc, #4]	@ (80072e4 <__malloc_lock+0x8>)
 80072de:	f7fe beee 	b.w	80060be <__retarget_lock_acquire_recursive>
 80072e2:	bf00      	nop
 80072e4:	200004b8 	.word	0x200004b8

080072e8 <__malloc_unlock>:
 80072e8:	4801      	ldr	r0, [pc, #4]	@ (80072f0 <__malloc_unlock+0x8>)
 80072ea:	f7fe bee9 	b.w	80060c0 <__retarget_lock_release_recursive>
 80072ee:	bf00      	nop
 80072f0:	200004b8 	.word	0x200004b8

080072f4 <_Balloc>:
 80072f4:	b570      	push	{r4, r5, r6, lr}
 80072f6:	69c6      	ldr	r6, [r0, #28]
 80072f8:	4604      	mov	r4, r0
 80072fa:	460d      	mov	r5, r1
 80072fc:	b976      	cbnz	r6, 800731c <_Balloc+0x28>
 80072fe:	2010      	movs	r0, #16
 8007300:	f7ff fe96 	bl	8007030 <malloc>
 8007304:	4602      	mov	r2, r0
 8007306:	61e0      	str	r0, [r4, #28]
 8007308:	b920      	cbnz	r0, 8007314 <_Balloc+0x20>
 800730a:	4b18      	ldr	r3, [pc, #96]	@ (800736c <_Balloc+0x78>)
 800730c:	4818      	ldr	r0, [pc, #96]	@ (8007370 <_Balloc+0x7c>)
 800730e:	216b      	movs	r1, #107	@ 0x6b
 8007310:	f000 fc5a 	bl	8007bc8 <__assert_func>
 8007314:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007318:	6006      	str	r6, [r0, #0]
 800731a:	60c6      	str	r6, [r0, #12]
 800731c:	69e6      	ldr	r6, [r4, #28]
 800731e:	68f3      	ldr	r3, [r6, #12]
 8007320:	b183      	cbz	r3, 8007344 <_Balloc+0x50>
 8007322:	69e3      	ldr	r3, [r4, #28]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800732a:	b9b8      	cbnz	r0, 800735c <_Balloc+0x68>
 800732c:	2101      	movs	r1, #1
 800732e:	fa01 f605 	lsl.w	r6, r1, r5
 8007332:	1d72      	adds	r2, r6, #5
 8007334:	0092      	lsls	r2, r2, #2
 8007336:	4620      	mov	r0, r4
 8007338:	f000 fc64 	bl	8007c04 <_calloc_r>
 800733c:	b160      	cbz	r0, 8007358 <_Balloc+0x64>
 800733e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007342:	e00e      	b.n	8007362 <_Balloc+0x6e>
 8007344:	2221      	movs	r2, #33	@ 0x21
 8007346:	2104      	movs	r1, #4
 8007348:	4620      	mov	r0, r4
 800734a:	f000 fc5b 	bl	8007c04 <_calloc_r>
 800734e:	69e3      	ldr	r3, [r4, #28]
 8007350:	60f0      	str	r0, [r6, #12]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d1e4      	bne.n	8007322 <_Balloc+0x2e>
 8007358:	2000      	movs	r0, #0
 800735a:	bd70      	pop	{r4, r5, r6, pc}
 800735c:	6802      	ldr	r2, [r0, #0]
 800735e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007362:	2300      	movs	r3, #0
 8007364:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007368:	e7f7      	b.n	800735a <_Balloc+0x66>
 800736a:	bf00      	nop
 800736c:	080083ed 	.word	0x080083ed
 8007370:	0800847e 	.word	0x0800847e

08007374 <_Bfree>:
 8007374:	b570      	push	{r4, r5, r6, lr}
 8007376:	69c6      	ldr	r6, [r0, #28]
 8007378:	4605      	mov	r5, r0
 800737a:	460c      	mov	r4, r1
 800737c:	b976      	cbnz	r6, 800739c <_Bfree+0x28>
 800737e:	2010      	movs	r0, #16
 8007380:	f7ff fe56 	bl	8007030 <malloc>
 8007384:	4602      	mov	r2, r0
 8007386:	61e8      	str	r0, [r5, #28]
 8007388:	b920      	cbnz	r0, 8007394 <_Bfree+0x20>
 800738a:	4b09      	ldr	r3, [pc, #36]	@ (80073b0 <_Bfree+0x3c>)
 800738c:	4809      	ldr	r0, [pc, #36]	@ (80073b4 <_Bfree+0x40>)
 800738e:	218f      	movs	r1, #143	@ 0x8f
 8007390:	f000 fc1a 	bl	8007bc8 <__assert_func>
 8007394:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007398:	6006      	str	r6, [r0, #0]
 800739a:	60c6      	str	r6, [r0, #12]
 800739c:	b13c      	cbz	r4, 80073ae <_Bfree+0x3a>
 800739e:	69eb      	ldr	r3, [r5, #28]
 80073a0:	6862      	ldr	r2, [r4, #4]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073a8:	6021      	str	r1, [r4, #0]
 80073aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073ae:	bd70      	pop	{r4, r5, r6, pc}
 80073b0:	080083ed 	.word	0x080083ed
 80073b4:	0800847e 	.word	0x0800847e

080073b8 <__multadd>:
 80073b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073bc:	690d      	ldr	r5, [r1, #16]
 80073be:	4607      	mov	r7, r0
 80073c0:	460c      	mov	r4, r1
 80073c2:	461e      	mov	r6, r3
 80073c4:	f101 0c14 	add.w	ip, r1, #20
 80073c8:	2000      	movs	r0, #0
 80073ca:	f8dc 3000 	ldr.w	r3, [ip]
 80073ce:	b299      	uxth	r1, r3
 80073d0:	fb02 6101 	mla	r1, r2, r1, r6
 80073d4:	0c1e      	lsrs	r6, r3, #16
 80073d6:	0c0b      	lsrs	r3, r1, #16
 80073d8:	fb02 3306 	mla	r3, r2, r6, r3
 80073dc:	b289      	uxth	r1, r1
 80073de:	3001      	adds	r0, #1
 80073e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073e4:	4285      	cmp	r5, r0
 80073e6:	f84c 1b04 	str.w	r1, [ip], #4
 80073ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073ee:	dcec      	bgt.n	80073ca <__multadd+0x12>
 80073f0:	b30e      	cbz	r6, 8007436 <__multadd+0x7e>
 80073f2:	68a3      	ldr	r3, [r4, #8]
 80073f4:	42ab      	cmp	r3, r5
 80073f6:	dc19      	bgt.n	800742c <__multadd+0x74>
 80073f8:	6861      	ldr	r1, [r4, #4]
 80073fa:	4638      	mov	r0, r7
 80073fc:	3101      	adds	r1, #1
 80073fe:	f7ff ff79 	bl	80072f4 <_Balloc>
 8007402:	4680      	mov	r8, r0
 8007404:	b928      	cbnz	r0, 8007412 <__multadd+0x5a>
 8007406:	4602      	mov	r2, r0
 8007408:	4b0c      	ldr	r3, [pc, #48]	@ (800743c <__multadd+0x84>)
 800740a:	480d      	ldr	r0, [pc, #52]	@ (8007440 <__multadd+0x88>)
 800740c:	21ba      	movs	r1, #186	@ 0xba
 800740e:	f000 fbdb 	bl	8007bc8 <__assert_func>
 8007412:	6922      	ldr	r2, [r4, #16]
 8007414:	3202      	adds	r2, #2
 8007416:	f104 010c 	add.w	r1, r4, #12
 800741a:	0092      	lsls	r2, r2, #2
 800741c:	300c      	adds	r0, #12
 800741e:	f000 fbc5 	bl	8007bac <memcpy>
 8007422:	4621      	mov	r1, r4
 8007424:	4638      	mov	r0, r7
 8007426:	f7ff ffa5 	bl	8007374 <_Bfree>
 800742a:	4644      	mov	r4, r8
 800742c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007430:	3501      	adds	r5, #1
 8007432:	615e      	str	r6, [r3, #20]
 8007434:	6125      	str	r5, [r4, #16]
 8007436:	4620      	mov	r0, r4
 8007438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800743c:	0800845c 	.word	0x0800845c
 8007440:	0800847e 	.word	0x0800847e

08007444 <__hi0bits>:
 8007444:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007448:	4603      	mov	r3, r0
 800744a:	bf36      	itet	cc
 800744c:	0403      	lslcc	r3, r0, #16
 800744e:	2000      	movcs	r0, #0
 8007450:	2010      	movcc	r0, #16
 8007452:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007456:	bf3c      	itt	cc
 8007458:	021b      	lslcc	r3, r3, #8
 800745a:	3008      	addcc	r0, #8
 800745c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007460:	bf3c      	itt	cc
 8007462:	011b      	lslcc	r3, r3, #4
 8007464:	3004      	addcc	r0, #4
 8007466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800746a:	bf3c      	itt	cc
 800746c:	009b      	lslcc	r3, r3, #2
 800746e:	3002      	addcc	r0, #2
 8007470:	2b00      	cmp	r3, #0
 8007472:	db05      	blt.n	8007480 <__hi0bits+0x3c>
 8007474:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007478:	f100 0001 	add.w	r0, r0, #1
 800747c:	bf08      	it	eq
 800747e:	2020      	moveq	r0, #32
 8007480:	4770      	bx	lr

08007482 <__lo0bits>:
 8007482:	6803      	ldr	r3, [r0, #0]
 8007484:	4602      	mov	r2, r0
 8007486:	f013 0007 	ands.w	r0, r3, #7
 800748a:	d00b      	beq.n	80074a4 <__lo0bits+0x22>
 800748c:	07d9      	lsls	r1, r3, #31
 800748e:	d421      	bmi.n	80074d4 <__lo0bits+0x52>
 8007490:	0798      	lsls	r0, r3, #30
 8007492:	bf49      	itett	mi
 8007494:	085b      	lsrmi	r3, r3, #1
 8007496:	089b      	lsrpl	r3, r3, #2
 8007498:	2001      	movmi	r0, #1
 800749a:	6013      	strmi	r3, [r2, #0]
 800749c:	bf5c      	itt	pl
 800749e:	6013      	strpl	r3, [r2, #0]
 80074a0:	2002      	movpl	r0, #2
 80074a2:	4770      	bx	lr
 80074a4:	b299      	uxth	r1, r3
 80074a6:	b909      	cbnz	r1, 80074ac <__lo0bits+0x2a>
 80074a8:	0c1b      	lsrs	r3, r3, #16
 80074aa:	2010      	movs	r0, #16
 80074ac:	b2d9      	uxtb	r1, r3
 80074ae:	b909      	cbnz	r1, 80074b4 <__lo0bits+0x32>
 80074b0:	3008      	adds	r0, #8
 80074b2:	0a1b      	lsrs	r3, r3, #8
 80074b4:	0719      	lsls	r1, r3, #28
 80074b6:	bf04      	itt	eq
 80074b8:	091b      	lsreq	r3, r3, #4
 80074ba:	3004      	addeq	r0, #4
 80074bc:	0799      	lsls	r1, r3, #30
 80074be:	bf04      	itt	eq
 80074c0:	089b      	lsreq	r3, r3, #2
 80074c2:	3002      	addeq	r0, #2
 80074c4:	07d9      	lsls	r1, r3, #31
 80074c6:	d403      	bmi.n	80074d0 <__lo0bits+0x4e>
 80074c8:	085b      	lsrs	r3, r3, #1
 80074ca:	f100 0001 	add.w	r0, r0, #1
 80074ce:	d003      	beq.n	80074d8 <__lo0bits+0x56>
 80074d0:	6013      	str	r3, [r2, #0]
 80074d2:	4770      	bx	lr
 80074d4:	2000      	movs	r0, #0
 80074d6:	4770      	bx	lr
 80074d8:	2020      	movs	r0, #32
 80074da:	4770      	bx	lr

080074dc <__i2b>:
 80074dc:	b510      	push	{r4, lr}
 80074de:	460c      	mov	r4, r1
 80074e0:	2101      	movs	r1, #1
 80074e2:	f7ff ff07 	bl	80072f4 <_Balloc>
 80074e6:	4602      	mov	r2, r0
 80074e8:	b928      	cbnz	r0, 80074f6 <__i2b+0x1a>
 80074ea:	4b05      	ldr	r3, [pc, #20]	@ (8007500 <__i2b+0x24>)
 80074ec:	4805      	ldr	r0, [pc, #20]	@ (8007504 <__i2b+0x28>)
 80074ee:	f240 1145 	movw	r1, #325	@ 0x145
 80074f2:	f000 fb69 	bl	8007bc8 <__assert_func>
 80074f6:	2301      	movs	r3, #1
 80074f8:	6144      	str	r4, [r0, #20]
 80074fa:	6103      	str	r3, [r0, #16]
 80074fc:	bd10      	pop	{r4, pc}
 80074fe:	bf00      	nop
 8007500:	0800845c 	.word	0x0800845c
 8007504:	0800847e 	.word	0x0800847e

08007508 <__multiply>:
 8007508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800750c:	4617      	mov	r7, r2
 800750e:	690a      	ldr	r2, [r1, #16]
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	429a      	cmp	r2, r3
 8007514:	bfa8      	it	ge
 8007516:	463b      	movge	r3, r7
 8007518:	4689      	mov	r9, r1
 800751a:	bfa4      	itt	ge
 800751c:	460f      	movge	r7, r1
 800751e:	4699      	movge	r9, r3
 8007520:	693d      	ldr	r5, [r7, #16]
 8007522:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	6879      	ldr	r1, [r7, #4]
 800752a:	eb05 060a 	add.w	r6, r5, sl
 800752e:	42b3      	cmp	r3, r6
 8007530:	b085      	sub	sp, #20
 8007532:	bfb8      	it	lt
 8007534:	3101      	addlt	r1, #1
 8007536:	f7ff fedd 	bl	80072f4 <_Balloc>
 800753a:	b930      	cbnz	r0, 800754a <__multiply+0x42>
 800753c:	4602      	mov	r2, r0
 800753e:	4b41      	ldr	r3, [pc, #260]	@ (8007644 <__multiply+0x13c>)
 8007540:	4841      	ldr	r0, [pc, #260]	@ (8007648 <__multiply+0x140>)
 8007542:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007546:	f000 fb3f 	bl	8007bc8 <__assert_func>
 800754a:	f100 0414 	add.w	r4, r0, #20
 800754e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007552:	4623      	mov	r3, r4
 8007554:	2200      	movs	r2, #0
 8007556:	4573      	cmp	r3, lr
 8007558:	d320      	bcc.n	800759c <__multiply+0x94>
 800755a:	f107 0814 	add.w	r8, r7, #20
 800755e:	f109 0114 	add.w	r1, r9, #20
 8007562:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007566:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800756a:	9302      	str	r3, [sp, #8]
 800756c:	1beb      	subs	r3, r5, r7
 800756e:	3b15      	subs	r3, #21
 8007570:	f023 0303 	bic.w	r3, r3, #3
 8007574:	3304      	adds	r3, #4
 8007576:	3715      	adds	r7, #21
 8007578:	42bd      	cmp	r5, r7
 800757a:	bf38      	it	cc
 800757c:	2304      	movcc	r3, #4
 800757e:	9301      	str	r3, [sp, #4]
 8007580:	9b02      	ldr	r3, [sp, #8]
 8007582:	9103      	str	r1, [sp, #12]
 8007584:	428b      	cmp	r3, r1
 8007586:	d80c      	bhi.n	80075a2 <__multiply+0x9a>
 8007588:	2e00      	cmp	r6, #0
 800758a:	dd03      	ble.n	8007594 <__multiply+0x8c>
 800758c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007590:	2b00      	cmp	r3, #0
 8007592:	d055      	beq.n	8007640 <__multiply+0x138>
 8007594:	6106      	str	r6, [r0, #16]
 8007596:	b005      	add	sp, #20
 8007598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800759c:	f843 2b04 	str.w	r2, [r3], #4
 80075a0:	e7d9      	b.n	8007556 <__multiply+0x4e>
 80075a2:	f8b1 a000 	ldrh.w	sl, [r1]
 80075a6:	f1ba 0f00 	cmp.w	sl, #0
 80075aa:	d01f      	beq.n	80075ec <__multiply+0xe4>
 80075ac:	46c4      	mov	ip, r8
 80075ae:	46a1      	mov	r9, r4
 80075b0:	2700      	movs	r7, #0
 80075b2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80075b6:	f8d9 3000 	ldr.w	r3, [r9]
 80075ba:	fa1f fb82 	uxth.w	fp, r2
 80075be:	b29b      	uxth	r3, r3
 80075c0:	fb0a 330b 	mla	r3, sl, fp, r3
 80075c4:	443b      	add	r3, r7
 80075c6:	f8d9 7000 	ldr.w	r7, [r9]
 80075ca:	0c12      	lsrs	r2, r2, #16
 80075cc:	0c3f      	lsrs	r7, r7, #16
 80075ce:	fb0a 7202 	mla	r2, sl, r2, r7
 80075d2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075dc:	4565      	cmp	r5, ip
 80075de:	f849 3b04 	str.w	r3, [r9], #4
 80075e2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80075e6:	d8e4      	bhi.n	80075b2 <__multiply+0xaa>
 80075e8:	9b01      	ldr	r3, [sp, #4]
 80075ea:	50e7      	str	r7, [r4, r3]
 80075ec:	9b03      	ldr	r3, [sp, #12]
 80075ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80075f2:	3104      	adds	r1, #4
 80075f4:	f1b9 0f00 	cmp.w	r9, #0
 80075f8:	d020      	beq.n	800763c <__multiply+0x134>
 80075fa:	6823      	ldr	r3, [r4, #0]
 80075fc:	4647      	mov	r7, r8
 80075fe:	46a4      	mov	ip, r4
 8007600:	f04f 0a00 	mov.w	sl, #0
 8007604:	f8b7 b000 	ldrh.w	fp, [r7]
 8007608:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800760c:	fb09 220b 	mla	r2, r9, fp, r2
 8007610:	4452      	add	r2, sl
 8007612:	b29b      	uxth	r3, r3
 8007614:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007618:	f84c 3b04 	str.w	r3, [ip], #4
 800761c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007620:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007624:	f8bc 3000 	ldrh.w	r3, [ip]
 8007628:	fb09 330a 	mla	r3, r9, sl, r3
 800762c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007630:	42bd      	cmp	r5, r7
 8007632:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007636:	d8e5      	bhi.n	8007604 <__multiply+0xfc>
 8007638:	9a01      	ldr	r2, [sp, #4]
 800763a:	50a3      	str	r3, [r4, r2]
 800763c:	3404      	adds	r4, #4
 800763e:	e79f      	b.n	8007580 <__multiply+0x78>
 8007640:	3e01      	subs	r6, #1
 8007642:	e7a1      	b.n	8007588 <__multiply+0x80>
 8007644:	0800845c 	.word	0x0800845c
 8007648:	0800847e 	.word	0x0800847e

0800764c <__pow5mult>:
 800764c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007650:	4615      	mov	r5, r2
 8007652:	f012 0203 	ands.w	r2, r2, #3
 8007656:	4607      	mov	r7, r0
 8007658:	460e      	mov	r6, r1
 800765a:	d007      	beq.n	800766c <__pow5mult+0x20>
 800765c:	4c25      	ldr	r4, [pc, #148]	@ (80076f4 <__pow5mult+0xa8>)
 800765e:	3a01      	subs	r2, #1
 8007660:	2300      	movs	r3, #0
 8007662:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007666:	f7ff fea7 	bl	80073b8 <__multadd>
 800766a:	4606      	mov	r6, r0
 800766c:	10ad      	asrs	r5, r5, #2
 800766e:	d03d      	beq.n	80076ec <__pow5mult+0xa0>
 8007670:	69fc      	ldr	r4, [r7, #28]
 8007672:	b97c      	cbnz	r4, 8007694 <__pow5mult+0x48>
 8007674:	2010      	movs	r0, #16
 8007676:	f7ff fcdb 	bl	8007030 <malloc>
 800767a:	4602      	mov	r2, r0
 800767c:	61f8      	str	r0, [r7, #28]
 800767e:	b928      	cbnz	r0, 800768c <__pow5mult+0x40>
 8007680:	4b1d      	ldr	r3, [pc, #116]	@ (80076f8 <__pow5mult+0xac>)
 8007682:	481e      	ldr	r0, [pc, #120]	@ (80076fc <__pow5mult+0xb0>)
 8007684:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007688:	f000 fa9e 	bl	8007bc8 <__assert_func>
 800768c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007690:	6004      	str	r4, [r0, #0]
 8007692:	60c4      	str	r4, [r0, #12]
 8007694:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007698:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800769c:	b94c      	cbnz	r4, 80076b2 <__pow5mult+0x66>
 800769e:	f240 2171 	movw	r1, #625	@ 0x271
 80076a2:	4638      	mov	r0, r7
 80076a4:	f7ff ff1a 	bl	80074dc <__i2b>
 80076a8:	2300      	movs	r3, #0
 80076aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80076ae:	4604      	mov	r4, r0
 80076b0:	6003      	str	r3, [r0, #0]
 80076b2:	f04f 0900 	mov.w	r9, #0
 80076b6:	07eb      	lsls	r3, r5, #31
 80076b8:	d50a      	bpl.n	80076d0 <__pow5mult+0x84>
 80076ba:	4631      	mov	r1, r6
 80076bc:	4622      	mov	r2, r4
 80076be:	4638      	mov	r0, r7
 80076c0:	f7ff ff22 	bl	8007508 <__multiply>
 80076c4:	4631      	mov	r1, r6
 80076c6:	4680      	mov	r8, r0
 80076c8:	4638      	mov	r0, r7
 80076ca:	f7ff fe53 	bl	8007374 <_Bfree>
 80076ce:	4646      	mov	r6, r8
 80076d0:	106d      	asrs	r5, r5, #1
 80076d2:	d00b      	beq.n	80076ec <__pow5mult+0xa0>
 80076d4:	6820      	ldr	r0, [r4, #0]
 80076d6:	b938      	cbnz	r0, 80076e8 <__pow5mult+0x9c>
 80076d8:	4622      	mov	r2, r4
 80076da:	4621      	mov	r1, r4
 80076dc:	4638      	mov	r0, r7
 80076de:	f7ff ff13 	bl	8007508 <__multiply>
 80076e2:	6020      	str	r0, [r4, #0]
 80076e4:	f8c0 9000 	str.w	r9, [r0]
 80076e8:	4604      	mov	r4, r0
 80076ea:	e7e4      	b.n	80076b6 <__pow5mult+0x6a>
 80076ec:	4630      	mov	r0, r6
 80076ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076f2:	bf00      	nop
 80076f4:	08008520 	.word	0x08008520
 80076f8:	080083ed 	.word	0x080083ed
 80076fc:	0800847e 	.word	0x0800847e

08007700 <__lshift>:
 8007700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007704:	460c      	mov	r4, r1
 8007706:	6849      	ldr	r1, [r1, #4]
 8007708:	6923      	ldr	r3, [r4, #16]
 800770a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800770e:	68a3      	ldr	r3, [r4, #8]
 8007710:	4607      	mov	r7, r0
 8007712:	4691      	mov	r9, r2
 8007714:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007718:	f108 0601 	add.w	r6, r8, #1
 800771c:	42b3      	cmp	r3, r6
 800771e:	db0b      	blt.n	8007738 <__lshift+0x38>
 8007720:	4638      	mov	r0, r7
 8007722:	f7ff fde7 	bl	80072f4 <_Balloc>
 8007726:	4605      	mov	r5, r0
 8007728:	b948      	cbnz	r0, 800773e <__lshift+0x3e>
 800772a:	4602      	mov	r2, r0
 800772c:	4b28      	ldr	r3, [pc, #160]	@ (80077d0 <__lshift+0xd0>)
 800772e:	4829      	ldr	r0, [pc, #164]	@ (80077d4 <__lshift+0xd4>)
 8007730:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007734:	f000 fa48 	bl	8007bc8 <__assert_func>
 8007738:	3101      	adds	r1, #1
 800773a:	005b      	lsls	r3, r3, #1
 800773c:	e7ee      	b.n	800771c <__lshift+0x1c>
 800773e:	2300      	movs	r3, #0
 8007740:	f100 0114 	add.w	r1, r0, #20
 8007744:	f100 0210 	add.w	r2, r0, #16
 8007748:	4618      	mov	r0, r3
 800774a:	4553      	cmp	r3, sl
 800774c:	db33      	blt.n	80077b6 <__lshift+0xb6>
 800774e:	6920      	ldr	r0, [r4, #16]
 8007750:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007754:	f104 0314 	add.w	r3, r4, #20
 8007758:	f019 091f 	ands.w	r9, r9, #31
 800775c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007760:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007764:	d02b      	beq.n	80077be <__lshift+0xbe>
 8007766:	f1c9 0e20 	rsb	lr, r9, #32
 800776a:	468a      	mov	sl, r1
 800776c:	2200      	movs	r2, #0
 800776e:	6818      	ldr	r0, [r3, #0]
 8007770:	fa00 f009 	lsl.w	r0, r0, r9
 8007774:	4310      	orrs	r0, r2
 8007776:	f84a 0b04 	str.w	r0, [sl], #4
 800777a:	f853 2b04 	ldr.w	r2, [r3], #4
 800777e:	459c      	cmp	ip, r3
 8007780:	fa22 f20e 	lsr.w	r2, r2, lr
 8007784:	d8f3      	bhi.n	800776e <__lshift+0x6e>
 8007786:	ebac 0304 	sub.w	r3, ip, r4
 800778a:	3b15      	subs	r3, #21
 800778c:	f023 0303 	bic.w	r3, r3, #3
 8007790:	3304      	adds	r3, #4
 8007792:	f104 0015 	add.w	r0, r4, #21
 8007796:	4560      	cmp	r0, ip
 8007798:	bf88      	it	hi
 800779a:	2304      	movhi	r3, #4
 800779c:	50ca      	str	r2, [r1, r3]
 800779e:	b10a      	cbz	r2, 80077a4 <__lshift+0xa4>
 80077a0:	f108 0602 	add.w	r6, r8, #2
 80077a4:	3e01      	subs	r6, #1
 80077a6:	4638      	mov	r0, r7
 80077a8:	612e      	str	r6, [r5, #16]
 80077aa:	4621      	mov	r1, r4
 80077ac:	f7ff fde2 	bl	8007374 <_Bfree>
 80077b0:	4628      	mov	r0, r5
 80077b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80077ba:	3301      	adds	r3, #1
 80077bc:	e7c5      	b.n	800774a <__lshift+0x4a>
 80077be:	3904      	subs	r1, #4
 80077c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80077c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80077c8:	459c      	cmp	ip, r3
 80077ca:	d8f9      	bhi.n	80077c0 <__lshift+0xc0>
 80077cc:	e7ea      	b.n	80077a4 <__lshift+0xa4>
 80077ce:	bf00      	nop
 80077d0:	0800845c 	.word	0x0800845c
 80077d4:	0800847e 	.word	0x0800847e

080077d8 <__mcmp>:
 80077d8:	690a      	ldr	r2, [r1, #16]
 80077da:	4603      	mov	r3, r0
 80077dc:	6900      	ldr	r0, [r0, #16]
 80077de:	1a80      	subs	r0, r0, r2
 80077e0:	b530      	push	{r4, r5, lr}
 80077e2:	d10e      	bne.n	8007802 <__mcmp+0x2a>
 80077e4:	3314      	adds	r3, #20
 80077e6:	3114      	adds	r1, #20
 80077e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80077ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80077f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80077f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80077f8:	4295      	cmp	r5, r2
 80077fa:	d003      	beq.n	8007804 <__mcmp+0x2c>
 80077fc:	d205      	bcs.n	800780a <__mcmp+0x32>
 80077fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007802:	bd30      	pop	{r4, r5, pc}
 8007804:	42a3      	cmp	r3, r4
 8007806:	d3f3      	bcc.n	80077f0 <__mcmp+0x18>
 8007808:	e7fb      	b.n	8007802 <__mcmp+0x2a>
 800780a:	2001      	movs	r0, #1
 800780c:	e7f9      	b.n	8007802 <__mcmp+0x2a>
	...

08007810 <__mdiff>:
 8007810:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007814:	4689      	mov	r9, r1
 8007816:	4606      	mov	r6, r0
 8007818:	4611      	mov	r1, r2
 800781a:	4648      	mov	r0, r9
 800781c:	4614      	mov	r4, r2
 800781e:	f7ff ffdb 	bl	80077d8 <__mcmp>
 8007822:	1e05      	subs	r5, r0, #0
 8007824:	d112      	bne.n	800784c <__mdiff+0x3c>
 8007826:	4629      	mov	r1, r5
 8007828:	4630      	mov	r0, r6
 800782a:	f7ff fd63 	bl	80072f4 <_Balloc>
 800782e:	4602      	mov	r2, r0
 8007830:	b928      	cbnz	r0, 800783e <__mdiff+0x2e>
 8007832:	4b3f      	ldr	r3, [pc, #252]	@ (8007930 <__mdiff+0x120>)
 8007834:	f240 2137 	movw	r1, #567	@ 0x237
 8007838:	483e      	ldr	r0, [pc, #248]	@ (8007934 <__mdiff+0x124>)
 800783a:	f000 f9c5 	bl	8007bc8 <__assert_func>
 800783e:	2301      	movs	r3, #1
 8007840:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007844:	4610      	mov	r0, r2
 8007846:	b003      	add	sp, #12
 8007848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800784c:	bfbc      	itt	lt
 800784e:	464b      	movlt	r3, r9
 8007850:	46a1      	movlt	r9, r4
 8007852:	4630      	mov	r0, r6
 8007854:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007858:	bfba      	itte	lt
 800785a:	461c      	movlt	r4, r3
 800785c:	2501      	movlt	r5, #1
 800785e:	2500      	movge	r5, #0
 8007860:	f7ff fd48 	bl	80072f4 <_Balloc>
 8007864:	4602      	mov	r2, r0
 8007866:	b918      	cbnz	r0, 8007870 <__mdiff+0x60>
 8007868:	4b31      	ldr	r3, [pc, #196]	@ (8007930 <__mdiff+0x120>)
 800786a:	f240 2145 	movw	r1, #581	@ 0x245
 800786e:	e7e3      	b.n	8007838 <__mdiff+0x28>
 8007870:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007874:	6926      	ldr	r6, [r4, #16]
 8007876:	60c5      	str	r5, [r0, #12]
 8007878:	f109 0310 	add.w	r3, r9, #16
 800787c:	f109 0514 	add.w	r5, r9, #20
 8007880:	f104 0e14 	add.w	lr, r4, #20
 8007884:	f100 0b14 	add.w	fp, r0, #20
 8007888:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800788c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007890:	9301      	str	r3, [sp, #4]
 8007892:	46d9      	mov	r9, fp
 8007894:	f04f 0c00 	mov.w	ip, #0
 8007898:	9b01      	ldr	r3, [sp, #4]
 800789a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800789e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80078a2:	9301      	str	r3, [sp, #4]
 80078a4:	fa1f f38a 	uxth.w	r3, sl
 80078a8:	4619      	mov	r1, r3
 80078aa:	b283      	uxth	r3, r0
 80078ac:	1acb      	subs	r3, r1, r3
 80078ae:	0c00      	lsrs	r0, r0, #16
 80078b0:	4463      	add	r3, ip
 80078b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80078b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80078c0:	4576      	cmp	r6, lr
 80078c2:	f849 3b04 	str.w	r3, [r9], #4
 80078c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078ca:	d8e5      	bhi.n	8007898 <__mdiff+0x88>
 80078cc:	1b33      	subs	r3, r6, r4
 80078ce:	3b15      	subs	r3, #21
 80078d0:	f023 0303 	bic.w	r3, r3, #3
 80078d4:	3415      	adds	r4, #21
 80078d6:	3304      	adds	r3, #4
 80078d8:	42a6      	cmp	r6, r4
 80078da:	bf38      	it	cc
 80078dc:	2304      	movcc	r3, #4
 80078de:	441d      	add	r5, r3
 80078e0:	445b      	add	r3, fp
 80078e2:	461e      	mov	r6, r3
 80078e4:	462c      	mov	r4, r5
 80078e6:	4544      	cmp	r4, r8
 80078e8:	d30e      	bcc.n	8007908 <__mdiff+0xf8>
 80078ea:	f108 0103 	add.w	r1, r8, #3
 80078ee:	1b49      	subs	r1, r1, r5
 80078f0:	f021 0103 	bic.w	r1, r1, #3
 80078f4:	3d03      	subs	r5, #3
 80078f6:	45a8      	cmp	r8, r5
 80078f8:	bf38      	it	cc
 80078fa:	2100      	movcc	r1, #0
 80078fc:	440b      	add	r3, r1
 80078fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007902:	b191      	cbz	r1, 800792a <__mdiff+0x11a>
 8007904:	6117      	str	r7, [r2, #16]
 8007906:	e79d      	b.n	8007844 <__mdiff+0x34>
 8007908:	f854 1b04 	ldr.w	r1, [r4], #4
 800790c:	46e6      	mov	lr, ip
 800790e:	0c08      	lsrs	r0, r1, #16
 8007910:	fa1c fc81 	uxtah	ip, ip, r1
 8007914:	4471      	add	r1, lr
 8007916:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800791a:	b289      	uxth	r1, r1
 800791c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007920:	f846 1b04 	str.w	r1, [r6], #4
 8007924:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007928:	e7dd      	b.n	80078e6 <__mdiff+0xd6>
 800792a:	3f01      	subs	r7, #1
 800792c:	e7e7      	b.n	80078fe <__mdiff+0xee>
 800792e:	bf00      	nop
 8007930:	0800845c 	.word	0x0800845c
 8007934:	0800847e 	.word	0x0800847e

08007938 <__d2b>:
 8007938:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800793c:	460f      	mov	r7, r1
 800793e:	2101      	movs	r1, #1
 8007940:	ec59 8b10 	vmov	r8, r9, d0
 8007944:	4616      	mov	r6, r2
 8007946:	f7ff fcd5 	bl	80072f4 <_Balloc>
 800794a:	4604      	mov	r4, r0
 800794c:	b930      	cbnz	r0, 800795c <__d2b+0x24>
 800794e:	4602      	mov	r2, r0
 8007950:	4b23      	ldr	r3, [pc, #140]	@ (80079e0 <__d2b+0xa8>)
 8007952:	4824      	ldr	r0, [pc, #144]	@ (80079e4 <__d2b+0xac>)
 8007954:	f240 310f 	movw	r1, #783	@ 0x30f
 8007958:	f000 f936 	bl	8007bc8 <__assert_func>
 800795c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007960:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007964:	b10d      	cbz	r5, 800796a <__d2b+0x32>
 8007966:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800796a:	9301      	str	r3, [sp, #4]
 800796c:	f1b8 0300 	subs.w	r3, r8, #0
 8007970:	d023      	beq.n	80079ba <__d2b+0x82>
 8007972:	4668      	mov	r0, sp
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	f7ff fd84 	bl	8007482 <__lo0bits>
 800797a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800797e:	b1d0      	cbz	r0, 80079b6 <__d2b+0x7e>
 8007980:	f1c0 0320 	rsb	r3, r0, #32
 8007984:	fa02 f303 	lsl.w	r3, r2, r3
 8007988:	430b      	orrs	r3, r1
 800798a:	40c2      	lsrs	r2, r0
 800798c:	6163      	str	r3, [r4, #20]
 800798e:	9201      	str	r2, [sp, #4]
 8007990:	9b01      	ldr	r3, [sp, #4]
 8007992:	61a3      	str	r3, [r4, #24]
 8007994:	2b00      	cmp	r3, #0
 8007996:	bf0c      	ite	eq
 8007998:	2201      	moveq	r2, #1
 800799a:	2202      	movne	r2, #2
 800799c:	6122      	str	r2, [r4, #16]
 800799e:	b1a5      	cbz	r5, 80079ca <__d2b+0x92>
 80079a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80079a4:	4405      	add	r5, r0
 80079a6:	603d      	str	r5, [r7, #0]
 80079a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80079ac:	6030      	str	r0, [r6, #0]
 80079ae:	4620      	mov	r0, r4
 80079b0:	b003      	add	sp, #12
 80079b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079b6:	6161      	str	r1, [r4, #20]
 80079b8:	e7ea      	b.n	8007990 <__d2b+0x58>
 80079ba:	a801      	add	r0, sp, #4
 80079bc:	f7ff fd61 	bl	8007482 <__lo0bits>
 80079c0:	9b01      	ldr	r3, [sp, #4]
 80079c2:	6163      	str	r3, [r4, #20]
 80079c4:	3020      	adds	r0, #32
 80079c6:	2201      	movs	r2, #1
 80079c8:	e7e8      	b.n	800799c <__d2b+0x64>
 80079ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80079d2:	6038      	str	r0, [r7, #0]
 80079d4:	6918      	ldr	r0, [r3, #16]
 80079d6:	f7ff fd35 	bl	8007444 <__hi0bits>
 80079da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079de:	e7e5      	b.n	80079ac <__d2b+0x74>
 80079e0:	0800845c 	.word	0x0800845c
 80079e4:	0800847e 	.word	0x0800847e

080079e8 <__sread>:
 80079e8:	b510      	push	{r4, lr}
 80079ea:	460c      	mov	r4, r1
 80079ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079f0:	f000 f898 	bl	8007b24 <_read_r>
 80079f4:	2800      	cmp	r0, #0
 80079f6:	bfab      	itete	ge
 80079f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80079fa:	89a3      	ldrhlt	r3, [r4, #12]
 80079fc:	181b      	addge	r3, r3, r0
 80079fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a02:	bfac      	ite	ge
 8007a04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a06:	81a3      	strhlt	r3, [r4, #12]
 8007a08:	bd10      	pop	{r4, pc}

08007a0a <__swrite>:
 8007a0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a0e:	461f      	mov	r7, r3
 8007a10:	898b      	ldrh	r3, [r1, #12]
 8007a12:	05db      	lsls	r3, r3, #23
 8007a14:	4605      	mov	r5, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	4616      	mov	r6, r2
 8007a1a:	d505      	bpl.n	8007a28 <__swrite+0x1e>
 8007a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a20:	2302      	movs	r3, #2
 8007a22:	2200      	movs	r2, #0
 8007a24:	f000 f86c 	bl	8007b00 <_lseek_r>
 8007a28:	89a3      	ldrh	r3, [r4, #12]
 8007a2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a32:	81a3      	strh	r3, [r4, #12]
 8007a34:	4632      	mov	r2, r6
 8007a36:	463b      	mov	r3, r7
 8007a38:	4628      	mov	r0, r5
 8007a3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a3e:	f000 b893 	b.w	8007b68 <_write_r>

08007a42 <__sseek>:
 8007a42:	b510      	push	{r4, lr}
 8007a44:	460c      	mov	r4, r1
 8007a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a4a:	f000 f859 	bl	8007b00 <_lseek_r>
 8007a4e:	1c43      	adds	r3, r0, #1
 8007a50:	89a3      	ldrh	r3, [r4, #12]
 8007a52:	bf15      	itete	ne
 8007a54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a5e:	81a3      	strheq	r3, [r4, #12]
 8007a60:	bf18      	it	ne
 8007a62:	81a3      	strhne	r3, [r4, #12]
 8007a64:	bd10      	pop	{r4, pc}

08007a66 <__sclose>:
 8007a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a6a:	f000 b88f 	b.w	8007b8c <_close_r>

08007a6e <_realloc_r>:
 8007a6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a72:	4607      	mov	r7, r0
 8007a74:	4614      	mov	r4, r2
 8007a76:	460d      	mov	r5, r1
 8007a78:	b921      	cbnz	r1, 8007a84 <_realloc_r+0x16>
 8007a7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a7e:	4611      	mov	r1, r2
 8007a80:	f7ff bb00 	b.w	8007084 <_malloc_r>
 8007a84:	b92a      	cbnz	r2, 8007a92 <_realloc_r+0x24>
 8007a86:	f000 f8d1 	bl	8007c2c <_free_r>
 8007a8a:	4625      	mov	r5, r4
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a92:	f000 f927 	bl	8007ce4 <_malloc_usable_size_r>
 8007a96:	4284      	cmp	r4, r0
 8007a98:	4606      	mov	r6, r0
 8007a9a:	d802      	bhi.n	8007aa2 <_realloc_r+0x34>
 8007a9c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007aa0:	d8f4      	bhi.n	8007a8c <_realloc_r+0x1e>
 8007aa2:	4621      	mov	r1, r4
 8007aa4:	4638      	mov	r0, r7
 8007aa6:	f7ff faed 	bl	8007084 <_malloc_r>
 8007aaa:	4680      	mov	r8, r0
 8007aac:	b908      	cbnz	r0, 8007ab2 <_realloc_r+0x44>
 8007aae:	4645      	mov	r5, r8
 8007ab0:	e7ec      	b.n	8007a8c <_realloc_r+0x1e>
 8007ab2:	42b4      	cmp	r4, r6
 8007ab4:	4622      	mov	r2, r4
 8007ab6:	4629      	mov	r1, r5
 8007ab8:	bf28      	it	cs
 8007aba:	4632      	movcs	r2, r6
 8007abc:	f000 f876 	bl	8007bac <memcpy>
 8007ac0:	4629      	mov	r1, r5
 8007ac2:	4638      	mov	r0, r7
 8007ac4:	f000 f8b2 	bl	8007c2c <_free_r>
 8007ac8:	e7f1      	b.n	8007aae <_realloc_r+0x40>

08007aca <memmove>:
 8007aca:	4288      	cmp	r0, r1
 8007acc:	b510      	push	{r4, lr}
 8007ace:	eb01 0402 	add.w	r4, r1, r2
 8007ad2:	d902      	bls.n	8007ada <memmove+0x10>
 8007ad4:	4284      	cmp	r4, r0
 8007ad6:	4623      	mov	r3, r4
 8007ad8:	d807      	bhi.n	8007aea <memmove+0x20>
 8007ada:	1e43      	subs	r3, r0, #1
 8007adc:	42a1      	cmp	r1, r4
 8007ade:	d008      	beq.n	8007af2 <memmove+0x28>
 8007ae0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ae4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ae8:	e7f8      	b.n	8007adc <memmove+0x12>
 8007aea:	4402      	add	r2, r0
 8007aec:	4601      	mov	r1, r0
 8007aee:	428a      	cmp	r2, r1
 8007af0:	d100      	bne.n	8007af4 <memmove+0x2a>
 8007af2:	bd10      	pop	{r4, pc}
 8007af4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007af8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007afc:	e7f7      	b.n	8007aee <memmove+0x24>
	...

08007b00 <_lseek_r>:
 8007b00:	b538      	push	{r3, r4, r5, lr}
 8007b02:	4d07      	ldr	r5, [pc, #28]	@ (8007b20 <_lseek_r+0x20>)
 8007b04:	4604      	mov	r4, r0
 8007b06:	4608      	mov	r0, r1
 8007b08:	4611      	mov	r1, r2
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	602a      	str	r2, [r5, #0]
 8007b0e:	461a      	mov	r2, r3
 8007b10:	f7fa fa1f 	bl	8001f52 <_lseek>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d102      	bne.n	8007b1e <_lseek_r+0x1e>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	b103      	cbz	r3, 8007b1e <_lseek_r+0x1e>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	200004c4 	.word	0x200004c4

08007b24 <_read_r>:
 8007b24:	b538      	push	{r3, r4, r5, lr}
 8007b26:	4d07      	ldr	r5, [pc, #28]	@ (8007b44 <_read_r+0x20>)
 8007b28:	4604      	mov	r4, r0
 8007b2a:	4608      	mov	r0, r1
 8007b2c:	4611      	mov	r1, r2
 8007b2e:	2200      	movs	r2, #0
 8007b30:	602a      	str	r2, [r5, #0]
 8007b32:	461a      	mov	r2, r3
 8007b34:	f7fa f9ad 	bl	8001e92 <_read>
 8007b38:	1c43      	adds	r3, r0, #1
 8007b3a:	d102      	bne.n	8007b42 <_read_r+0x1e>
 8007b3c:	682b      	ldr	r3, [r5, #0]
 8007b3e:	b103      	cbz	r3, 8007b42 <_read_r+0x1e>
 8007b40:	6023      	str	r3, [r4, #0]
 8007b42:	bd38      	pop	{r3, r4, r5, pc}
 8007b44:	200004c4 	.word	0x200004c4

08007b48 <_sbrk_r>:
 8007b48:	b538      	push	{r3, r4, r5, lr}
 8007b4a:	4d06      	ldr	r5, [pc, #24]	@ (8007b64 <_sbrk_r+0x1c>)
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	4604      	mov	r4, r0
 8007b50:	4608      	mov	r0, r1
 8007b52:	602b      	str	r3, [r5, #0]
 8007b54:	f7fa fa0a 	bl	8001f6c <_sbrk>
 8007b58:	1c43      	adds	r3, r0, #1
 8007b5a:	d102      	bne.n	8007b62 <_sbrk_r+0x1a>
 8007b5c:	682b      	ldr	r3, [r5, #0]
 8007b5e:	b103      	cbz	r3, 8007b62 <_sbrk_r+0x1a>
 8007b60:	6023      	str	r3, [r4, #0]
 8007b62:	bd38      	pop	{r3, r4, r5, pc}
 8007b64:	200004c4 	.word	0x200004c4

08007b68 <_write_r>:
 8007b68:	b538      	push	{r3, r4, r5, lr}
 8007b6a:	4d07      	ldr	r5, [pc, #28]	@ (8007b88 <_write_r+0x20>)
 8007b6c:	4604      	mov	r4, r0
 8007b6e:	4608      	mov	r0, r1
 8007b70:	4611      	mov	r1, r2
 8007b72:	2200      	movs	r2, #0
 8007b74:	602a      	str	r2, [r5, #0]
 8007b76:	461a      	mov	r2, r3
 8007b78:	f7fa f9a8 	bl	8001ecc <_write>
 8007b7c:	1c43      	adds	r3, r0, #1
 8007b7e:	d102      	bne.n	8007b86 <_write_r+0x1e>
 8007b80:	682b      	ldr	r3, [r5, #0]
 8007b82:	b103      	cbz	r3, 8007b86 <_write_r+0x1e>
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	bd38      	pop	{r3, r4, r5, pc}
 8007b88:	200004c4 	.word	0x200004c4

08007b8c <_close_r>:
 8007b8c:	b538      	push	{r3, r4, r5, lr}
 8007b8e:	4d06      	ldr	r5, [pc, #24]	@ (8007ba8 <_close_r+0x1c>)
 8007b90:	2300      	movs	r3, #0
 8007b92:	4604      	mov	r4, r0
 8007b94:	4608      	mov	r0, r1
 8007b96:	602b      	str	r3, [r5, #0]
 8007b98:	f7fa f9b4 	bl	8001f04 <_close>
 8007b9c:	1c43      	adds	r3, r0, #1
 8007b9e:	d102      	bne.n	8007ba6 <_close_r+0x1a>
 8007ba0:	682b      	ldr	r3, [r5, #0]
 8007ba2:	b103      	cbz	r3, 8007ba6 <_close_r+0x1a>
 8007ba4:	6023      	str	r3, [r4, #0]
 8007ba6:	bd38      	pop	{r3, r4, r5, pc}
 8007ba8:	200004c4 	.word	0x200004c4

08007bac <memcpy>:
 8007bac:	440a      	add	r2, r1
 8007bae:	4291      	cmp	r1, r2
 8007bb0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007bb4:	d100      	bne.n	8007bb8 <memcpy+0xc>
 8007bb6:	4770      	bx	lr
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bc2:	4291      	cmp	r1, r2
 8007bc4:	d1f9      	bne.n	8007bba <memcpy+0xe>
 8007bc6:	bd10      	pop	{r4, pc}

08007bc8 <__assert_func>:
 8007bc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007bca:	4614      	mov	r4, r2
 8007bcc:	461a      	mov	r2, r3
 8007bce:	4b09      	ldr	r3, [pc, #36]	@ (8007bf4 <__assert_func+0x2c>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4605      	mov	r5, r0
 8007bd4:	68d8      	ldr	r0, [r3, #12]
 8007bd6:	b14c      	cbz	r4, 8007bec <__assert_func+0x24>
 8007bd8:	4b07      	ldr	r3, [pc, #28]	@ (8007bf8 <__assert_func+0x30>)
 8007bda:	9100      	str	r1, [sp, #0]
 8007bdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007be0:	4906      	ldr	r1, [pc, #24]	@ (8007bfc <__assert_func+0x34>)
 8007be2:	462b      	mov	r3, r5
 8007be4:	f000 f886 	bl	8007cf4 <fiprintf>
 8007be8:	f000 f8a3 	bl	8007d32 <abort>
 8007bec:	4b04      	ldr	r3, [pc, #16]	@ (8007c00 <__assert_func+0x38>)
 8007bee:	461c      	mov	r4, r3
 8007bf0:	e7f3      	b.n	8007bda <__assert_func+0x12>
 8007bf2:	bf00      	nop
 8007bf4:	20000024 	.word	0x20000024
 8007bf8:	080084e1 	.word	0x080084e1
 8007bfc:	080084ee 	.word	0x080084ee
 8007c00:	0800851c 	.word	0x0800851c

08007c04 <_calloc_r>:
 8007c04:	b570      	push	{r4, r5, r6, lr}
 8007c06:	fba1 5402 	umull	r5, r4, r1, r2
 8007c0a:	b934      	cbnz	r4, 8007c1a <_calloc_r+0x16>
 8007c0c:	4629      	mov	r1, r5
 8007c0e:	f7ff fa39 	bl	8007084 <_malloc_r>
 8007c12:	4606      	mov	r6, r0
 8007c14:	b928      	cbnz	r0, 8007c22 <_calloc_r+0x1e>
 8007c16:	4630      	mov	r0, r6
 8007c18:	bd70      	pop	{r4, r5, r6, pc}
 8007c1a:	220c      	movs	r2, #12
 8007c1c:	6002      	str	r2, [r0, #0]
 8007c1e:	2600      	movs	r6, #0
 8007c20:	e7f9      	b.n	8007c16 <_calloc_r+0x12>
 8007c22:	462a      	mov	r2, r5
 8007c24:	4621      	mov	r1, r4
 8007c26:	f7fe fa17 	bl	8006058 <memset>
 8007c2a:	e7f4      	b.n	8007c16 <_calloc_r+0x12>

08007c2c <_free_r>:
 8007c2c:	b538      	push	{r3, r4, r5, lr}
 8007c2e:	4605      	mov	r5, r0
 8007c30:	2900      	cmp	r1, #0
 8007c32:	d041      	beq.n	8007cb8 <_free_r+0x8c>
 8007c34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c38:	1f0c      	subs	r4, r1, #4
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	bfb8      	it	lt
 8007c3e:	18e4      	addlt	r4, r4, r3
 8007c40:	f7ff fb4c 	bl	80072dc <__malloc_lock>
 8007c44:	4a1d      	ldr	r2, [pc, #116]	@ (8007cbc <_free_r+0x90>)
 8007c46:	6813      	ldr	r3, [r2, #0]
 8007c48:	b933      	cbnz	r3, 8007c58 <_free_r+0x2c>
 8007c4a:	6063      	str	r3, [r4, #4]
 8007c4c:	6014      	str	r4, [r2, #0]
 8007c4e:	4628      	mov	r0, r5
 8007c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c54:	f7ff bb48 	b.w	80072e8 <__malloc_unlock>
 8007c58:	42a3      	cmp	r3, r4
 8007c5a:	d908      	bls.n	8007c6e <_free_r+0x42>
 8007c5c:	6820      	ldr	r0, [r4, #0]
 8007c5e:	1821      	adds	r1, r4, r0
 8007c60:	428b      	cmp	r3, r1
 8007c62:	bf01      	itttt	eq
 8007c64:	6819      	ldreq	r1, [r3, #0]
 8007c66:	685b      	ldreq	r3, [r3, #4]
 8007c68:	1809      	addeq	r1, r1, r0
 8007c6a:	6021      	streq	r1, [r4, #0]
 8007c6c:	e7ed      	b.n	8007c4a <_free_r+0x1e>
 8007c6e:	461a      	mov	r2, r3
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	b10b      	cbz	r3, 8007c78 <_free_r+0x4c>
 8007c74:	42a3      	cmp	r3, r4
 8007c76:	d9fa      	bls.n	8007c6e <_free_r+0x42>
 8007c78:	6811      	ldr	r1, [r2, #0]
 8007c7a:	1850      	adds	r0, r2, r1
 8007c7c:	42a0      	cmp	r0, r4
 8007c7e:	d10b      	bne.n	8007c98 <_free_r+0x6c>
 8007c80:	6820      	ldr	r0, [r4, #0]
 8007c82:	4401      	add	r1, r0
 8007c84:	1850      	adds	r0, r2, r1
 8007c86:	4283      	cmp	r3, r0
 8007c88:	6011      	str	r1, [r2, #0]
 8007c8a:	d1e0      	bne.n	8007c4e <_free_r+0x22>
 8007c8c:	6818      	ldr	r0, [r3, #0]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	6053      	str	r3, [r2, #4]
 8007c92:	4408      	add	r0, r1
 8007c94:	6010      	str	r0, [r2, #0]
 8007c96:	e7da      	b.n	8007c4e <_free_r+0x22>
 8007c98:	d902      	bls.n	8007ca0 <_free_r+0x74>
 8007c9a:	230c      	movs	r3, #12
 8007c9c:	602b      	str	r3, [r5, #0]
 8007c9e:	e7d6      	b.n	8007c4e <_free_r+0x22>
 8007ca0:	6820      	ldr	r0, [r4, #0]
 8007ca2:	1821      	adds	r1, r4, r0
 8007ca4:	428b      	cmp	r3, r1
 8007ca6:	bf04      	itt	eq
 8007ca8:	6819      	ldreq	r1, [r3, #0]
 8007caa:	685b      	ldreq	r3, [r3, #4]
 8007cac:	6063      	str	r3, [r4, #4]
 8007cae:	bf04      	itt	eq
 8007cb0:	1809      	addeq	r1, r1, r0
 8007cb2:	6021      	streq	r1, [r4, #0]
 8007cb4:	6054      	str	r4, [r2, #4]
 8007cb6:	e7ca      	b.n	8007c4e <_free_r+0x22>
 8007cb8:	bd38      	pop	{r3, r4, r5, pc}
 8007cba:	bf00      	nop
 8007cbc:	200004c0 	.word	0x200004c0

08007cc0 <__ascii_mbtowc>:
 8007cc0:	b082      	sub	sp, #8
 8007cc2:	b901      	cbnz	r1, 8007cc6 <__ascii_mbtowc+0x6>
 8007cc4:	a901      	add	r1, sp, #4
 8007cc6:	b142      	cbz	r2, 8007cda <__ascii_mbtowc+0x1a>
 8007cc8:	b14b      	cbz	r3, 8007cde <__ascii_mbtowc+0x1e>
 8007cca:	7813      	ldrb	r3, [r2, #0]
 8007ccc:	600b      	str	r3, [r1, #0]
 8007cce:	7812      	ldrb	r2, [r2, #0]
 8007cd0:	1e10      	subs	r0, r2, #0
 8007cd2:	bf18      	it	ne
 8007cd4:	2001      	movne	r0, #1
 8007cd6:	b002      	add	sp, #8
 8007cd8:	4770      	bx	lr
 8007cda:	4610      	mov	r0, r2
 8007cdc:	e7fb      	b.n	8007cd6 <__ascii_mbtowc+0x16>
 8007cde:	f06f 0001 	mvn.w	r0, #1
 8007ce2:	e7f8      	b.n	8007cd6 <__ascii_mbtowc+0x16>

08007ce4 <_malloc_usable_size_r>:
 8007ce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ce8:	1f18      	subs	r0, r3, #4
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	bfbc      	itt	lt
 8007cee:	580b      	ldrlt	r3, [r1, r0]
 8007cf0:	18c0      	addlt	r0, r0, r3
 8007cf2:	4770      	bx	lr

08007cf4 <fiprintf>:
 8007cf4:	b40e      	push	{r1, r2, r3}
 8007cf6:	b503      	push	{r0, r1, lr}
 8007cf8:	4601      	mov	r1, r0
 8007cfa:	ab03      	add	r3, sp, #12
 8007cfc:	4805      	ldr	r0, [pc, #20]	@ (8007d14 <fiprintf+0x20>)
 8007cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d02:	6800      	ldr	r0, [r0, #0]
 8007d04:	9301      	str	r3, [sp, #4]
 8007d06:	f000 f845 	bl	8007d94 <_vfiprintf_r>
 8007d0a:	b002      	add	sp, #8
 8007d0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d10:	b003      	add	sp, #12
 8007d12:	4770      	bx	lr
 8007d14:	20000024 	.word	0x20000024

08007d18 <__ascii_wctomb>:
 8007d18:	4603      	mov	r3, r0
 8007d1a:	4608      	mov	r0, r1
 8007d1c:	b141      	cbz	r1, 8007d30 <__ascii_wctomb+0x18>
 8007d1e:	2aff      	cmp	r2, #255	@ 0xff
 8007d20:	d904      	bls.n	8007d2c <__ascii_wctomb+0x14>
 8007d22:	228a      	movs	r2, #138	@ 0x8a
 8007d24:	601a      	str	r2, [r3, #0]
 8007d26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d2a:	4770      	bx	lr
 8007d2c:	700a      	strb	r2, [r1, #0]
 8007d2e:	2001      	movs	r0, #1
 8007d30:	4770      	bx	lr

08007d32 <abort>:
 8007d32:	b508      	push	{r3, lr}
 8007d34:	2006      	movs	r0, #6
 8007d36:	f000 fa63 	bl	8008200 <raise>
 8007d3a:	2001      	movs	r0, #1
 8007d3c:	f7fa f89e 	bl	8001e7c <_exit>

08007d40 <__sfputc_r>:
 8007d40:	6893      	ldr	r3, [r2, #8]
 8007d42:	3b01      	subs	r3, #1
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	b410      	push	{r4}
 8007d48:	6093      	str	r3, [r2, #8]
 8007d4a:	da08      	bge.n	8007d5e <__sfputc_r+0x1e>
 8007d4c:	6994      	ldr	r4, [r2, #24]
 8007d4e:	42a3      	cmp	r3, r4
 8007d50:	db01      	blt.n	8007d56 <__sfputc_r+0x16>
 8007d52:	290a      	cmp	r1, #10
 8007d54:	d103      	bne.n	8007d5e <__sfputc_r+0x1e>
 8007d56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d5a:	f000 b933 	b.w	8007fc4 <__swbuf_r>
 8007d5e:	6813      	ldr	r3, [r2, #0]
 8007d60:	1c58      	adds	r0, r3, #1
 8007d62:	6010      	str	r0, [r2, #0]
 8007d64:	7019      	strb	r1, [r3, #0]
 8007d66:	4608      	mov	r0, r1
 8007d68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <__sfputs_r>:
 8007d6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d70:	4606      	mov	r6, r0
 8007d72:	460f      	mov	r7, r1
 8007d74:	4614      	mov	r4, r2
 8007d76:	18d5      	adds	r5, r2, r3
 8007d78:	42ac      	cmp	r4, r5
 8007d7a:	d101      	bne.n	8007d80 <__sfputs_r+0x12>
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	e007      	b.n	8007d90 <__sfputs_r+0x22>
 8007d80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d84:	463a      	mov	r2, r7
 8007d86:	4630      	mov	r0, r6
 8007d88:	f7ff ffda 	bl	8007d40 <__sfputc_r>
 8007d8c:	1c43      	adds	r3, r0, #1
 8007d8e:	d1f3      	bne.n	8007d78 <__sfputs_r+0xa>
 8007d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007d94 <_vfiprintf_r>:
 8007d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d98:	460d      	mov	r5, r1
 8007d9a:	b09d      	sub	sp, #116	@ 0x74
 8007d9c:	4614      	mov	r4, r2
 8007d9e:	4698      	mov	r8, r3
 8007da0:	4606      	mov	r6, r0
 8007da2:	b118      	cbz	r0, 8007dac <_vfiprintf_r+0x18>
 8007da4:	6a03      	ldr	r3, [r0, #32]
 8007da6:	b90b      	cbnz	r3, 8007dac <_vfiprintf_r+0x18>
 8007da8:	f7fe f920 	bl	8005fec <__sinit>
 8007dac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dae:	07d9      	lsls	r1, r3, #31
 8007db0:	d405      	bmi.n	8007dbe <_vfiprintf_r+0x2a>
 8007db2:	89ab      	ldrh	r3, [r5, #12]
 8007db4:	059a      	lsls	r2, r3, #22
 8007db6:	d402      	bmi.n	8007dbe <_vfiprintf_r+0x2a>
 8007db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007dba:	f7fe f980 	bl	80060be <__retarget_lock_acquire_recursive>
 8007dbe:	89ab      	ldrh	r3, [r5, #12]
 8007dc0:	071b      	lsls	r3, r3, #28
 8007dc2:	d501      	bpl.n	8007dc8 <_vfiprintf_r+0x34>
 8007dc4:	692b      	ldr	r3, [r5, #16]
 8007dc6:	b99b      	cbnz	r3, 8007df0 <_vfiprintf_r+0x5c>
 8007dc8:	4629      	mov	r1, r5
 8007dca:	4630      	mov	r0, r6
 8007dcc:	f000 f938 	bl	8008040 <__swsetup_r>
 8007dd0:	b170      	cbz	r0, 8007df0 <_vfiprintf_r+0x5c>
 8007dd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dd4:	07dc      	lsls	r4, r3, #31
 8007dd6:	d504      	bpl.n	8007de2 <_vfiprintf_r+0x4e>
 8007dd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ddc:	b01d      	add	sp, #116	@ 0x74
 8007dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de2:	89ab      	ldrh	r3, [r5, #12]
 8007de4:	0598      	lsls	r0, r3, #22
 8007de6:	d4f7      	bmi.n	8007dd8 <_vfiprintf_r+0x44>
 8007de8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007dea:	f7fe f969 	bl	80060c0 <__retarget_lock_release_recursive>
 8007dee:	e7f3      	b.n	8007dd8 <_vfiprintf_r+0x44>
 8007df0:	2300      	movs	r3, #0
 8007df2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007df4:	2320      	movs	r3, #32
 8007df6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007dfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8007dfe:	2330      	movs	r3, #48	@ 0x30
 8007e00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007fb0 <_vfiprintf_r+0x21c>
 8007e04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e08:	f04f 0901 	mov.w	r9, #1
 8007e0c:	4623      	mov	r3, r4
 8007e0e:	469a      	mov	sl, r3
 8007e10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e14:	b10a      	cbz	r2, 8007e1a <_vfiprintf_r+0x86>
 8007e16:	2a25      	cmp	r2, #37	@ 0x25
 8007e18:	d1f9      	bne.n	8007e0e <_vfiprintf_r+0x7a>
 8007e1a:	ebba 0b04 	subs.w	fp, sl, r4
 8007e1e:	d00b      	beq.n	8007e38 <_vfiprintf_r+0xa4>
 8007e20:	465b      	mov	r3, fp
 8007e22:	4622      	mov	r2, r4
 8007e24:	4629      	mov	r1, r5
 8007e26:	4630      	mov	r0, r6
 8007e28:	f7ff ffa1 	bl	8007d6e <__sfputs_r>
 8007e2c:	3001      	adds	r0, #1
 8007e2e:	f000 80a7 	beq.w	8007f80 <_vfiprintf_r+0x1ec>
 8007e32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e34:	445a      	add	r2, fp
 8007e36:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e38:	f89a 3000 	ldrb.w	r3, [sl]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f000 809f 	beq.w	8007f80 <_vfiprintf_r+0x1ec>
 8007e42:	2300      	movs	r3, #0
 8007e44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e4c:	f10a 0a01 	add.w	sl, sl, #1
 8007e50:	9304      	str	r3, [sp, #16]
 8007e52:	9307      	str	r3, [sp, #28]
 8007e54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e58:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e5a:	4654      	mov	r4, sl
 8007e5c:	2205      	movs	r2, #5
 8007e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e62:	4853      	ldr	r0, [pc, #332]	@ (8007fb0 <_vfiprintf_r+0x21c>)
 8007e64:	f7f8 f9bc 	bl	80001e0 <memchr>
 8007e68:	9a04      	ldr	r2, [sp, #16]
 8007e6a:	b9d8      	cbnz	r0, 8007ea4 <_vfiprintf_r+0x110>
 8007e6c:	06d1      	lsls	r1, r2, #27
 8007e6e:	bf44      	itt	mi
 8007e70:	2320      	movmi	r3, #32
 8007e72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e76:	0713      	lsls	r3, r2, #28
 8007e78:	bf44      	itt	mi
 8007e7a:	232b      	movmi	r3, #43	@ 0x2b
 8007e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e80:	f89a 3000 	ldrb.w	r3, [sl]
 8007e84:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e86:	d015      	beq.n	8007eb4 <_vfiprintf_r+0x120>
 8007e88:	9a07      	ldr	r2, [sp, #28]
 8007e8a:	4654      	mov	r4, sl
 8007e8c:	2000      	movs	r0, #0
 8007e8e:	f04f 0c0a 	mov.w	ip, #10
 8007e92:	4621      	mov	r1, r4
 8007e94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e98:	3b30      	subs	r3, #48	@ 0x30
 8007e9a:	2b09      	cmp	r3, #9
 8007e9c:	d94b      	bls.n	8007f36 <_vfiprintf_r+0x1a2>
 8007e9e:	b1b0      	cbz	r0, 8007ece <_vfiprintf_r+0x13a>
 8007ea0:	9207      	str	r2, [sp, #28]
 8007ea2:	e014      	b.n	8007ece <_vfiprintf_r+0x13a>
 8007ea4:	eba0 0308 	sub.w	r3, r0, r8
 8007ea8:	fa09 f303 	lsl.w	r3, r9, r3
 8007eac:	4313      	orrs	r3, r2
 8007eae:	9304      	str	r3, [sp, #16]
 8007eb0:	46a2      	mov	sl, r4
 8007eb2:	e7d2      	b.n	8007e5a <_vfiprintf_r+0xc6>
 8007eb4:	9b03      	ldr	r3, [sp, #12]
 8007eb6:	1d19      	adds	r1, r3, #4
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	9103      	str	r1, [sp, #12]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	bfbb      	ittet	lt
 8007ec0:	425b      	neglt	r3, r3
 8007ec2:	f042 0202 	orrlt.w	r2, r2, #2
 8007ec6:	9307      	strge	r3, [sp, #28]
 8007ec8:	9307      	strlt	r3, [sp, #28]
 8007eca:	bfb8      	it	lt
 8007ecc:	9204      	strlt	r2, [sp, #16]
 8007ece:	7823      	ldrb	r3, [r4, #0]
 8007ed0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ed2:	d10a      	bne.n	8007eea <_vfiprintf_r+0x156>
 8007ed4:	7863      	ldrb	r3, [r4, #1]
 8007ed6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ed8:	d132      	bne.n	8007f40 <_vfiprintf_r+0x1ac>
 8007eda:	9b03      	ldr	r3, [sp, #12]
 8007edc:	1d1a      	adds	r2, r3, #4
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	9203      	str	r2, [sp, #12]
 8007ee2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ee6:	3402      	adds	r4, #2
 8007ee8:	9305      	str	r3, [sp, #20]
 8007eea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007fc0 <_vfiprintf_r+0x22c>
 8007eee:	7821      	ldrb	r1, [r4, #0]
 8007ef0:	2203      	movs	r2, #3
 8007ef2:	4650      	mov	r0, sl
 8007ef4:	f7f8 f974 	bl	80001e0 <memchr>
 8007ef8:	b138      	cbz	r0, 8007f0a <_vfiprintf_r+0x176>
 8007efa:	9b04      	ldr	r3, [sp, #16]
 8007efc:	eba0 000a 	sub.w	r0, r0, sl
 8007f00:	2240      	movs	r2, #64	@ 0x40
 8007f02:	4082      	lsls	r2, r0
 8007f04:	4313      	orrs	r3, r2
 8007f06:	3401      	adds	r4, #1
 8007f08:	9304      	str	r3, [sp, #16]
 8007f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f0e:	4829      	ldr	r0, [pc, #164]	@ (8007fb4 <_vfiprintf_r+0x220>)
 8007f10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f14:	2206      	movs	r2, #6
 8007f16:	f7f8 f963 	bl	80001e0 <memchr>
 8007f1a:	2800      	cmp	r0, #0
 8007f1c:	d03f      	beq.n	8007f9e <_vfiprintf_r+0x20a>
 8007f1e:	4b26      	ldr	r3, [pc, #152]	@ (8007fb8 <_vfiprintf_r+0x224>)
 8007f20:	bb1b      	cbnz	r3, 8007f6a <_vfiprintf_r+0x1d6>
 8007f22:	9b03      	ldr	r3, [sp, #12]
 8007f24:	3307      	adds	r3, #7
 8007f26:	f023 0307 	bic.w	r3, r3, #7
 8007f2a:	3308      	adds	r3, #8
 8007f2c:	9303      	str	r3, [sp, #12]
 8007f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f30:	443b      	add	r3, r7
 8007f32:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f34:	e76a      	b.n	8007e0c <_vfiprintf_r+0x78>
 8007f36:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f3a:	460c      	mov	r4, r1
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	e7a8      	b.n	8007e92 <_vfiprintf_r+0xfe>
 8007f40:	2300      	movs	r3, #0
 8007f42:	3401      	adds	r4, #1
 8007f44:	9305      	str	r3, [sp, #20]
 8007f46:	4619      	mov	r1, r3
 8007f48:	f04f 0c0a 	mov.w	ip, #10
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f52:	3a30      	subs	r2, #48	@ 0x30
 8007f54:	2a09      	cmp	r2, #9
 8007f56:	d903      	bls.n	8007f60 <_vfiprintf_r+0x1cc>
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d0c6      	beq.n	8007eea <_vfiprintf_r+0x156>
 8007f5c:	9105      	str	r1, [sp, #20]
 8007f5e:	e7c4      	b.n	8007eea <_vfiprintf_r+0x156>
 8007f60:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f64:	4604      	mov	r4, r0
 8007f66:	2301      	movs	r3, #1
 8007f68:	e7f0      	b.n	8007f4c <_vfiprintf_r+0x1b8>
 8007f6a:	ab03      	add	r3, sp, #12
 8007f6c:	9300      	str	r3, [sp, #0]
 8007f6e:	462a      	mov	r2, r5
 8007f70:	4b12      	ldr	r3, [pc, #72]	@ (8007fbc <_vfiprintf_r+0x228>)
 8007f72:	a904      	add	r1, sp, #16
 8007f74:	4630      	mov	r0, r6
 8007f76:	f7fd fbd5 	bl	8005724 <_printf_float>
 8007f7a:	4607      	mov	r7, r0
 8007f7c:	1c78      	adds	r0, r7, #1
 8007f7e:	d1d6      	bne.n	8007f2e <_vfiprintf_r+0x19a>
 8007f80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f82:	07d9      	lsls	r1, r3, #31
 8007f84:	d405      	bmi.n	8007f92 <_vfiprintf_r+0x1fe>
 8007f86:	89ab      	ldrh	r3, [r5, #12]
 8007f88:	059a      	lsls	r2, r3, #22
 8007f8a:	d402      	bmi.n	8007f92 <_vfiprintf_r+0x1fe>
 8007f8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f8e:	f7fe f897 	bl	80060c0 <__retarget_lock_release_recursive>
 8007f92:	89ab      	ldrh	r3, [r5, #12]
 8007f94:	065b      	lsls	r3, r3, #25
 8007f96:	f53f af1f 	bmi.w	8007dd8 <_vfiprintf_r+0x44>
 8007f9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f9c:	e71e      	b.n	8007ddc <_vfiprintf_r+0x48>
 8007f9e:	ab03      	add	r3, sp, #12
 8007fa0:	9300      	str	r3, [sp, #0]
 8007fa2:	462a      	mov	r2, r5
 8007fa4:	4b05      	ldr	r3, [pc, #20]	@ (8007fbc <_vfiprintf_r+0x228>)
 8007fa6:	a904      	add	r1, sp, #16
 8007fa8:	4630      	mov	r0, r6
 8007faa:	f7fd fe53 	bl	8005c54 <_printf_i>
 8007fae:	e7e4      	b.n	8007f7a <_vfiprintf_r+0x1e6>
 8007fb0:	0800846d 	.word	0x0800846d
 8007fb4:	08008477 	.word	0x08008477
 8007fb8:	08005725 	.word	0x08005725
 8007fbc:	08007d6f 	.word	0x08007d6f
 8007fc0:	08008473 	.word	0x08008473

08007fc4 <__swbuf_r>:
 8007fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fc6:	460e      	mov	r6, r1
 8007fc8:	4614      	mov	r4, r2
 8007fca:	4605      	mov	r5, r0
 8007fcc:	b118      	cbz	r0, 8007fd6 <__swbuf_r+0x12>
 8007fce:	6a03      	ldr	r3, [r0, #32]
 8007fd0:	b90b      	cbnz	r3, 8007fd6 <__swbuf_r+0x12>
 8007fd2:	f7fe f80b 	bl	8005fec <__sinit>
 8007fd6:	69a3      	ldr	r3, [r4, #24]
 8007fd8:	60a3      	str	r3, [r4, #8]
 8007fda:	89a3      	ldrh	r3, [r4, #12]
 8007fdc:	071a      	lsls	r2, r3, #28
 8007fde:	d501      	bpl.n	8007fe4 <__swbuf_r+0x20>
 8007fe0:	6923      	ldr	r3, [r4, #16]
 8007fe2:	b943      	cbnz	r3, 8007ff6 <__swbuf_r+0x32>
 8007fe4:	4621      	mov	r1, r4
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f000 f82a 	bl	8008040 <__swsetup_r>
 8007fec:	b118      	cbz	r0, 8007ff6 <__swbuf_r+0x32>
 8007fee:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007ff2:	4638      	mov	r0, r7
 8007ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ff6:	6823      	ldr	r3, [r4, #0]
 8007ff8:	6922      	ldr	r2, [r4, #16]
 8007ffa:	1a98      	subs	r0, r3, r2
 8007ffc:	6963      	ldr	r3, [r4, #20]
 8007ffe:	b2f6      	uxtb	r6, r6
 8008000:	4283      	cmp	r3, r0
 8008002:	4637      	mov	r7, r6
 8008004:	dc05      	bgt.n	8008012 <__swbuf_r+0x4e>
 8008006:	4621      	mov	r1, r4
 8008008:	4628      	mov	r0, r5
 800800a:	f7ff f93f 	bl	800728c <_fflush_r>
 800800e:	2800      	cmp	r0, #0
 8008010:	d1ed      	bne.n	8007fee <__swbuf_r+0x2a>
 8008012:	68a3      	ldr	r3, [r4, #8]
 8008014:	3b01      	subs	r3, #1
 8008016:	60a3      	str	r3, [r4, #8]
 8008018:	6823      	ldr	r3, [r4, #0]
 800801a:	1c5a      	adds	r2, r3, #1
 800801c:	6022      	str	r2, [r4, #0]
 800801e:	701e      	strb	r6, [r3, #0]
 8008020:	6962      	ldr	r2, [r4, #20]
 8008022:	1c43      	adds	r3, r0, #1
 8008024:	429a      	cmp	r2, r3
 8008026:	d004      	beq.n	8008032 <__swbuf_r+0x6e>
 8008028:	89a3      	ldrh	r3, [r4, #12]
 800802a:	07db      	lsls	r3, r3, #31
 800802c:	d5e1      	bpl.n	8007ff2 <__swbuf_r+0x2e>
 800802e:	2e0a      	cmp	r6, #10
 8008030:	d1df      	bne.n	8007ff2 <__swbuf_r+0x2e>
 8008032:	4621      	mov	r1, r4
 8008034:	4628      	mov	r0, r5
 8008036:	f7ff f929 	bl	800728c <_fflush_r>
 800803a:	2800      	cmp	r0, #0
 800803c:	d0d9      	beq.n	8007ff2 <__swbuf_r+0x2e>
 800803e:	e7d6      	b.n	8007fee <__swbuf_r+0x2a>

08008040 <__swsetup_r>:
 8008040:	b538      	push	{r3, r4, r5, lr}
 8008042:	4b29      	ldr	r3, [pc, #164]	@ (80080e8 <__swsetup_r+0xa8>)
 8008044:	4605      	mov	r5, r0
 8008046:	6818      	ldr	r0, [r3, #0]
 8008048:	460c      	mov	r4, r1
 800804a:	b118      	cbz	r0, 8008054 <__swsetup_r+0x14>
 800804c:	6a03      	ldr	r3, [r0, #32]
 800804e:	b90b      	cbnz	r3, 8008054 <__swsetup_r+0x14>
 8008050:	f7fd ffcc 	bl	8005fec <__sinit>
 8008054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008058:	0719      	lsls	r1, r3, #28
 800805a:	d422      	bmi.n	80080a2 <__swsetup_r+0x62>
 800805c:	06da      	lsls	r2, r3, #27
 800805e:	d407      	bmi.n	8008070 <__swsetup_r+0x30>
 8008060:	2209      	movs	r2, #9
 8008062:	602a      	str	r2, [r5, #0]
 8008064:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008068:	81a3      	strh	r3, [r4, #12]
 800806a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800806e:	e033      	b.n	80080d8 <__swsetup_r+0x98>
 8008070:	0758      	lsls	r0, r3, #29
 8008072:	d512      	bpl.n	800809a <__swsetup_r+0x5a>
 8008074:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008076:	b141      	cbz	r1, 800808a <__swsetup_r+0x4a>
 8008078:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800807c:	4299      	cmp	r1, r3
 800807e:	d002      	beq.n	8008086 <__swsetup_r+0x46>
 8008080:	4628      	mov	r0, r5
 8008082:	f7ff fdd3 	bl	8007c2c <_free_r>
 8008086:	2300      	movs	r3, #0
 8008088:	6363      	str	r3, [r4, #52]	@ 0x34
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008090:	81a3      	strh	r3, [r4, #12]
 8008092:	2300      	movs	r3, #0
 8008094:	6063      	str	r3, [r4, #4]
 8008096:	6923      	ldr	r3, [r4, #16]
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	89a3      	ldrh	r3, [r4, #12]
 800809c:	f043 0308 	orr.w	r3, r3, #8
 80080a0:	81a3      	strh	r3, [r4, #12]
 80080a2:	6923      	ldr	r3, [r4, #16]
 80080a4:	b94b      	cbnz	r3, 80080ba <__swsetup_r+0x7a>
 80080a6:	89a3      	ldrh	r3, [r4, #12]
 80080a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80080ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080b0:	d003      	beq.n	80080ba <__swsetup_r+0x7a>
 80080b2:	4621      	mov	r1, r4
 80080b4:	4628      	mov	r0, r5
 80080b6:	f000 f83f 	bl	8008138 <__smakebuf_r>
 80080ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080be:	f013 0201 	ands.w	r2, r3, #1
 80080c2:	d00a      	beq.n	80080da <__swsetup_r+0x9a>
 80080c4:	2200      	movs	r2, #0
 80080c6:	60a2      	str	r2, [r4, #8]
 80080c8:	6962      	ldr	r2, [r4, #20]
 80080ca:	4252      	negs	r2, r2
 80080cc:	61a2      	str	r2, [r4, #24]
 80080ce:	6922      	ldr	r2, [r4, #16]
 80080d0:	b942      	cbnz	r2, 80080e4 <__swsetup_r+0xa4>
 80080d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80080d6:	d1c5      	bne.n	8008064 <__swsetup_r+0x24>
 80080d8:	bd38      	pop	{r3, r4, r5, pc}
 80080da:	0799      	lsls	r1, r3, #30
 80080dc:	bf58      	it	pl
 80080de:	6962      	ldrpl	r2, [r4, #20]
 80080e0:	60a2      	str	r2, [r4, #8]
 80080e2:	e7f4      	b.n	80080ce <__swsetup_r+0x8e>
 80080e4:	2000      	movs	r0, #0
 80080e6:	e7f7      	b.n	80080d8 <__swsetup_r+0x98>
 80080e8:	20000024 	.word	0x20000024

080080ec <__swhatbuf_r>:
 80080ec:	b570      	push	{r4, r5, r6, lr}
 80080ee:	460c      	mov	r4, r1
 80080f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f4:	2900      	cmp	r1, #0
 80080f6:	b096      	sub	sp, #88	@ 0x58
 80080f8:	4615      	mov	r5, r2
 80080fa:	461e      	mov	r6, r3
 80080fc:	da0d      	bge.n	800811a <__swhatbuf_r+0x2e>
 80080fe:	89a3      	ldrh	r3, [r4, #12]
 8008100:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008104:	f04f 0100 	mov.w	r1, #0
 8008108:	bf14      	ite	ne
 800810a:	2340      	movne	r3, #64	@ 0x40
 800810c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008110:	2000      	movs	r0, #0
 8008112:	6031      	str	r1, [r6, #0]
 8008114:	602b      	str	r3, [r5, #0]
 8008116:	b016      	add	sp, #88	@ 0x58
 8008118:	bd70      	pop	{r4, r5, r6, pc}
 800811a:	466a      	mov	r2, sp
 800811c:	f000 f89c 	bl	8008258 <_fstat_r>
 8008120:	2800      	cmp	r0, #0
 8008122:	dbec      	blt.n	80080fe <__swhatbuf_r+0x12>
 8008124:	9901      	ldr	r1, [sp, #4]
 8008126:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800812a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800812e:	4259      	negs	r1, r3
 8008130:	4159      	adcs	r1, r3
 8008132:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008136:	e7eb      	b.n	8008110 <__swhatbuf_r+0x24>

08008138 <__smakebuf_r>:
 8008138:	898b      	ldrh	r3, [r1, #12]
 800813a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800813c:	079d      	lsls	r5, r3, #30
 800813e:	4606      	mov	r6, r0
 8008140:	460c      	mov	r4, r1
 8008142:	d507      	bpl.n	8008154 <__smakebuf_r+0x1c>
 8008144:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008148:	6023      	str	r3, [r4, #0]
 800814a:	6123      	str	r3, [r4, #16]
 800814c:	2301      	movs	r3, #1
 800814e:	6163      	str	r3, [r4, #20]
 8008150:	b003      	add	sp, #12
 8008152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008154:	ab01      	add	r3, sp, #4
 8008156:	466a      	mov	r2, sp
 8008158:	f7ff ffc8 	bl	80080ec <__swhatbuf_r>
 800815c:	9f00      	ldr	r7, [sp, #0]
 800815e:	4605      	mov	r5, r0
 8008160:	4639      	mov	r1, r7
 8008162:	4630      	mov	r0, r6
 8008164:	f7fe ff8e 	bl	8007084 <_malloc_r>
 8008168:	b948      	cbnz	r0, 800817e <__smakebuf_r+0x46>
 800816a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800816e:	059a      	lsls	r2, r3, #22
 8008170:	d4ee      	bmi.n	8008150 <__smakebuf_r+0x18>
 8008172:	f023 0303 	bic.w	r3, r3, #3
 8008176:	f043 0302 	orr.w	r3, r3, #2
 800817a:	81a3      	strh	r3, [r4, #12]
 800817c:	e7e2      	b.n	8008144 <__smakebuf_r+0xc>
 800817e:	89a3      	ldrh	r3, [r4, #12]
 8008180:	6020      	str	r0, [r4, #0]
 8008182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008186:	81a3      	strh	r3, [r4, #12]
 8008188:	9b01      	ldr	r3, [sp, #4]
 800818a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800818e:	b15b      	cbz	r3, 80081a8 <__smakebuf_r+0x70>
 8008190:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008194:	4630      	mov	r0, r6
 8008196:	f000 f83b 	bl	8008210 <_isatty_r>
 800819a:	b128      	cbz	r0, 80081a8 <__smakebuf_r+0x70>
 800819c:	89a3      	ldrh	r3, [r4, #12]
 800819e:	f023 0303 	bic.w	r3, r3, #3
 80081a2:	f043 0301 	orr.w	r3, r3, #1
 80081a6:	81a3      	strh	r3, [r4, #12]
 80081a8:	89a3      	ldrh	r3, [r4, #12]
 80081aa:	431d      	orrs	r5, r3
 80081ac:	81a5      	strh	r5, [r4, #12]
 80081ae:	e7cf      	b.n	8008150 <__smakebuf_r+0x18>

080081b0 <_raise_r>:
 80081b0:	291f      	cmp	r1, #31
 80081b2:	b538      	push	{r3, r4, r5, lr}
 80081b4:	4605      	mov	r5, r0
 80081b6:	460c      	mov	r4, r1
 80081b8:	d904      	bls.n	80081c4 <_raise_r+0x14>
 80081ba:	2316      	movs	r3, #22
 80081bc:	6003      	str	r3, [r0, #0]
 80081be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
 80081c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80081c6:	b112      	cbz	r2, 80081ce <_raise_r+0x1e>
 80081c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081cc:	b94b      	cbnz	r3, 80081e2 <_raise_r+0x32>
 80081ce:	4628      	mov	r0, r5
 80081d0:	f000 f840 	bl	8008254 <_getpid_r>
 80081d4:	4622      	mov	r2, r4
 80081d6:	4601      	mov	r1, r0
 80081d8:	4628      	mov	r0, r5
 80081da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081de:	f000 b827 	b.w	8008230 <_kill_r>
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d00a      	beq.n	80081fc <_raise_r+0x4c>
 80081e6:	1c59      	adds	r1, r3, #1
 80081e8:	d103      	bne.n	80081f2 <_raise_r+0x42>
 80081ea:	2316      	movs	r3, #22
 80081ec:	6003      	str	r3, [r0, #0]
 80081ee:	2001      	movs	r0, #1
 80081f0:	e7e7      	b.n	80081c2 <_raise_r+0x12>
 80081f2:	2100      	movs	r1, #0
 80081f4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80081f8:	4620      	mov	r0, r4
 80081fa:	4798      	blx	r3
 80081fc:	2000      	movs	r0, #0
 80081fe:	e7e0      	b.n	80081c2 <_raise_r+0x12>

08008200 <raise>:
 8008200:	4b02      	ldr	r3, [pc, #8]	@ (800820c <raise+0xc>)
 8008202:	4601      	mov	r1, r0
 8008204:	6818      	ldr	r0, [r3, #0]
 8008206:	f7ff bfd3 	b.w	80081b0 <_raise_r>
 800820a:	bf00      	nop
 800820c:	20000024 	.word	0x20000024

08008210 <_isatty_r>:
 8008210:	b538      	push	{r3, r4, r5, lr}
 8008212:	4d06      	ldr	r5, [pc, #24]	@ (800822c <_isatty_r+0x1c>)
 8008214:	2300      	movs	r3, #0
 8008216:	4604      	mov	r4, r0
 8008218:	4608      	mov	r0, r1
 800821a:	602b      	str	r3, [r5, #0]
 800821c:	f7f9 fe8e 	bl	8001f3c <_isatty>
 8008220:	1c43      	adds	r3, r0, #1
 8008222:	d102      	bne.n	800822a <_isatty_r+0x1a>
 8008224:	682b      	ldr	r3, [r5, #0]
 8008226:	b103      	cbz	r3, 800822a <_isatty_r+0x1a>
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	bd38      	pop	{r3, r4, r5, pc}
 800822c:	200004c4 	.word	0x200004c4

08008230 <_kill_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	4d07      	ldr	r5, [pc, #28]	@ (8008250 <_kill_r+0x20>)
 8008234:	2300      	movs	r3, #0
 8008236:	4604      	mov	r4, r0
 8008238:	4608      	mov	r0, r1
 800823a:	4611      	mov	r1, r2
 800823c:	602b      	str	r3, [r5, #0]
 800823e:	f7f9 fe0d 	bl	8001e5c <_kill>
 8008242:	1c43      	adds	r3, r0, #1
 8008244:	d102      	bne.n	800824c <_kill_r+0x1c>
 8008246:	682b      	ldr	r3, [r5, #0]
 8008248:	b103      	cbz	r3, 800824c <_kill_r+0x1c>
 800824a:	6023      	str	r3, [r4, #0]
 800824c:	bd38      	pop	{r3, r4, r5, pc}
 800824e:	bf00      	nop
 8008250:	200004c4 	.word	0x200004c4

08008254 <_getpid_r>:
 8008254:	f7f9 bdfa 	b.w	8001e4c <_getpid>

08008258 <_fstat_r>:
 8008258:	b538      	push	{r3, r4, r5, lr}
 800825a:	4d07      	ldr	r5, [pc, #28]	@ (8008278 <_fstat_r+0x20>)
 800825c:	2300      	movs	r3, #0
 800825e:	4604      	mov	r4, r0
 8008260:	4608      	mov	r0, r1
 8008262:	4611      	mov	r1, r2
 8008264:	602b      	str	r3, [r5, #0]
 8008266:	f7f9 fe59 	bl	8001f1c <_fstat>
 800826a:	1c43      	adds	r3, r0, #1
 800826c:	d102      	bne.n	8008274 <_fstat_r+0x1c>
 800826e:	682b      	ldr	r3, [r5, #0]
 8008270:	b103      	cbz	r3, 8008274 <_fstat_r+0x1c>
 8008272:	6023      	str	r3, [r4, #0]
 8008274:	bd38      	pop	{r3, r4, r5, pc}
 8008276:	bf00      	nop
 8008278:	200004c4 	.word	0x200004c4

0800827c <_init>:
 800827c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800827e:	bf00      	nop
 8008280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008282:	bc08      	pop	{r3}
 8008284:	469e      	mov	lr, r3
 8008286:	4770      	bx	lr

08008288 <_fini>:
 8008288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800828a:	bf00      	nop
 800828c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800828e:	bc08      	pop	{r3}
 8008290:	469e      	mov	lr, r3
 8008292:	4770      	bx	lr
