Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 31 13:20:48 2021
| Host         : DESKTOP-FTNKO2C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325tl
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    65 |
|    Minimum number of control sets                        |    65 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    65 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             165 |           84 |
| No           | No                    | Yes                    |             205 |           76 |
| No           | Yes                   | No                     |              68 |           29 |
| Yes          | No                    | No                     |            1370 |          643 |
| Yes          | No                    | Yes                    |            1092 |          579 |
| Yes          | Yes                   | No                     |              54 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+
|               Clock Signal              |               Enable Signal              |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  core/exp_unit/csr_w_reg_i_2_n_1        |                                          |                                  |                2 |              3 |         1.50 |
|  core/exp_unit/csr_raddr_reg[6]_i_2_n_1 |                                          |                                  |                1 |              4 |         4.00 |
|  CLK_GEN/CLK_OUT3                       | DISPLAY/P2S_LED/data_count[3]_i_1__0_n_1 | rst_all                          |                1 |              4 |         4.00 |
|  core/exp_unit/mcause_next__0           |                                          |                                  |                2 |              5 |         2.50 |
|  CLK_GEN/CLK_OUT1                       |                                          | vga/U12/v_count_reg[8]_0         |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT3                       | BTN_SCAN/p_0_in                          |                                  |                1 |              5 |         5.00 |
|  CLK_GEN/CLK_OUT3                       | DISPLAY/P2S_SEG/next_data_count          | rst_all                          |                2 |              6 |         3.00 |
|  CLK_GEN/CLK_OUT1                       | vga/U12/E[0]                             |                                  |                6 |              7 |         1.17 |
|  CLK_GEN/CLK_OUT3                       | DISPLAY/P2S_LED/buff_0                   | DISPLAY/P2S_LED/buff[16]_i_1_n_1 |                2 |              7 |         3.50 |
|  debug_clk                              |                                          |                                  |                5 |              8 |         1.60 |
|  debug_clk                              | core/reg_IF_ID/rst_all_reg               | core/reg_IF_ID/rst_all_reg_0     |                3 |              9 |         3.00 |
|  debug_clk                              | core/reg_IF_ID/mret_MEM_reg[0]           | rst_all                          |                2 |             10 |         5.00 |
|  CLK_GEN/CLK_OUT3                       |                                          | vga/U12/h_count[9]_i_1_n_1       |                5 |             10 |         2.00 |
|  CLK_GEN/CLK_OUT3                       | vga/U12/v_count__30                      |                                  |                3 |             10 |         3.33 |
|  CLK_GEN/CLK_OUT3                       | DISPLAY/P2S_LED/buff_0                   |                                  |                3 |             10 |         3.33 |
|  CLK_GEN/CLK_OUT3                       |                                          | vga/U12/rdn_reg_n_1              |                6 |             12 |         2.00 |
|  CLK_GEN/CLK_OUT1                       |                                          | vga/U12/v_count_reg[8]_15        |                6 |             13 |         2.17 |
|  CLK_GEN/CLK_OUT3                       | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[64]_i_1_n_1 |                2 |             13 |         6.50 |
|  CLK_GEN/CLK_OUT3                       | DISPLAY/P2S_SEG/buff                     |                                  |                2 |             14 |         7.00 |
|  CLK_GEN/CLK_OUT3                       | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[63]_i_1_n_1 |                2 |             15 |         7.50 |
|  CLK_GEN/CLK_OUT4                       |                                          |                                  |                6 |             17 |         2.83 |
|  CLK_GEN/CLK_OUT3                       |                                          |                                  |               12 |             26 |         2.17 |
|  CLK_GEN/CLK_OUT3                       |                                          | rst_all                          |                9 |             28 |         3.11 |
|  CLK_GEN/CLK_OUT1                       |                                          |                                  |               21 |             31 |         1.48 |
|  debug_clk                              | core/exp_unit/csr/CSR[0][31]_i_1_n_1     | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk                              | core/exp_unit/csr/CSR[10][31]_i_1_n_1    | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk                              | core/exp_unit/csr/CSR[14][31]_i_1_n_1    | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk                              | core/exp_unit/csr/CSR[8][31]_i_1_n_1     | rst_all                          |               24 |             32 |         1.33 |
|  debug_clk                              | core/exp_unit/csr/CSR[9][31]_i_1_n_1     | rst_all                          |               22 |             32 |         1.45 |
|  debug_clk                              | core/exp_unit/csr/CSR[12][31]_i_1_n_1    | rst_all                          |               18 |             32 |         1.78 |
|  debug_clk                              | core/exp_unit/csr/CSR[3][31]_i_1_n_1     | rst_all                          |               22 |             32 |         1.45 |
|  debug_clk                              | core/exp_unit/csr/CSR[5][31]_i_1_n_1     | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk                              | core/exp_unit/csr/CSR[1][31]_i_1_n_1     | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk                              | core/exp_unit/csr/CSR[2][31]_i_1_n_1     | rst_all                          |               22 |             32 |         1.45 |
|  debug_clk                              | core/exp_unit/csr/CSR[11][31]_i_1_n_1    | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk                              | core/exp_unit/csr/CSR[6][31]_i_1_n_1     | rst_all                          |               27 |             32 |         1.19 |
|  debug_clk                              | core/exp_unit/csr/CSR[7][31]_i_1_n_1     | rst_all                          |               24 |             32 |         1.33 |
|  debug_clk                              | core/exp_unit/csr/CSR[15][31]_i_1_n_1    | rst_all                          |               23 |             32 |         1.39 |
|  debug_clk                              | core/exp_unit/csr/CSR[13][31]_i_1_n_1    | rst_all                          |               20 |             32 |         1.60 |
|  debug_clk                              | core/exp_unit/csr/CSR[4][31]_i_1_n_1     | rst_all                          |               21 |             32 |         1.52 |
|  debug_clk                              | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1   | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_0[0]     | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_5[0]     | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_13[0]    | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_4[0]     | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_1[0]     | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_7[0]     | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_10[0]    | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_11[0]    | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_12[0]    | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_2[0]     | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_3[0]     | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_6[0]     | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_8[0]     | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_9[0]     | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk                              | core/reg_MEM_WB/RegWrite_WB_reg_14[0]    | rst_all                          |               14 |             32 |         2.29 |
|  n_0_6693_BUFG                          |                                          |                                  |               18 |             32 |         1.78 |
|  exp_unit/csr_waddr__0                  |                                          |                                  |               17 |             39 |         2.29 |
|  CLK_GEN/CLK_OUT1                       | vga/U12/should_latch_debug_data          |                                  |                6 |             48 |         8.00 |
|  debug_clk                              | core/reg_IF_ID/E[0]                      | rst_all                          |               26 |             58 |         2.23 |
|  debug_clk                              | core/reg_EXE_MEM/E[0]                    |                                  |               17 |             65 |         3.82 |
|  debug_clk                              | core/reg_IF_ID/rst_all_reg               |                                  |               47 |             97 |         2.06 |
|  debug_clk                              | core/reg_ID_EX/rst_all_reg               |                                  |               84 |            145 |         1.73 |
|  debug_clk                              |                                          | rst_all                          |               76 |            205 |         2.70 |
| ~debug_clk                              | core/reg_EXE_MEM/ALUO_MEM_reg[26]_0[0]   |                                  |              480 |           1024 |         2.13 |
+-----------------------------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+


