/*
 * s2se911-register.h - PMIC register for the S2SE911
 *
 *  Copyright (C) 2024 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_S2SE911_REGISTER_H
#define __LINUX_S2SE911_REGISTER_H

/* PMIC base addr */
#define S2SE911_VGPIO_ADDR			0x00
#define S2SE911_COM_ADDR			0x03
#define S2SE911_PM1_ADDR			0x05
#define S2SE911_PM2_ADDR			0x06
#define S2SE911_PM3_ADDR			0x07
#define S2SE911_BUCK_ADDR			0x08
#define S2SE911_LDO_ADDR			0x09
#define S2SE911_GPIO_ADDR			0x0B
#define S2SE911_EXT_ADDR			0x0E
#define S2SE911_BUCK_TRIM_ADDR			0x10
#define S2SE911_BUCK1_TRIM_ADDR			0x11
#define S2SE911_BUCK2_TRIM_ADDR			0x12
#define S2SE911_BUCK3_TRIM_ADDR			0x13
#define S2SE911_BUCK4_TRIM_ADDR			0x14
#define S2SE911_BUCK5_TRIM_ADDR			0x15
#define S2SE911_BUCK6_TRIM_ADDR			0x16
#define S2SE911_BUCK_SR_TRIM_ADDR		0x17
#define S2SE911_LDO_TRIM_ADDR			0x20

/* S2SE911 VGPIO(0x00) Address */
#define S2SE911_VGPIO_REG0			0x00
#define S2SE911_VGPIO_PSI			0x01
#define S2SE911_VGPIO_VGI0			0x02
#define S2SE911_VGPIO_VGI1			0x03
#define S2SE911_VGPIO_VGI2			0x04
#define S2SE911_VGPIO_VGI3			0x05
#define S2SE911_VGPIO_VGI4			0x06
#define S2SE911_VGPIO_VGI5			0x07
#define S2SE911_VGPIO_VGI6			0x08
#define S2SE911_VGPIO_VGI7			0x09
#define S2SE911_VGPIO_VGI8			0x0A
#define S2SE911_VGPIO_VGI9			0x0B
#define S2SE911_VGPIO_VGI10			0x0C
#define S2SE911_VGPIO_VGI11			0x0D
#define S2SE911_VGPIO_VGI12			0x0E
#define S2SE911_VGPIO_VGI13			0x0F
#define S2SE911_VGPIO_VGI14			0x10
#define S2SE911_VGPIO_VGI15			0x11
#define S2SE911_VGPIO_VGI16			0x12
#define S2SE911_VGPIO_VGI17			0x13
#define S2SE911_VGPIO_VGI18			0x14
#define S2SE911_VGPIO_VGI19			0x15

/* S2SE911 COM(0x03) Address */
#define S2SE911_COM_CHIP_ID			0x0E
#define S2SE911_COM_PLATFORM_ID			0x0F
#define S2SE911_COM_SPMI_CFG5			0x14
#define S2SE911_COM_COM_CTRL1			0x15
#define S2SE911_COM_TX_MASK			0x16
#define S2SE911_COM_IRQ				0x17

/* CHIP ID MASK */
#define S2SE911_CHIP_ID_MASK			(0xFF)
#define S2SE911_CHIP_ID_HW_MASK			(0x0F)
#define S2SE911_CHIP_ID_SW_MASK			(0xF0)
#define S2SE911_CHIP_ID_HW(id)			(id & S2SE911_CHIP_ID_HW_MASK)
#define S2SE911_CHIP_ID_SW(id)			((id & S2SE911_CHIP_ID_SW_MASK) >> 4)

/* S2SE911 PM1(0x05) Address */
#define S2SE911_PM1_INT1			0x00
#define S2SE911_PM1_INT2			0x01
#define S2SE911_PM1_INT3			0x02
#define S2SE911_PM1_INT4			0x03
#define S2SE911_PM1_INT1M			0x04
#define S2SE911_PM1_INT2M			0x05
#define S2SE911_PM1_INT3M			0x06
#define S2SE911_PM1_INT4M			0x07
#define S2SE911_PM1_STATUS1			0x08
#define S2SE911_PM1_OFFSRC1_CUR			0x09
#define S2SE911_PM1_OFFSRC1_OLD1		0x0A
#define S2SE911_PM1_OFFSRC1_OLD2		0x0B
#define S2SE911_PM1_CTRL1			0x17
#define S2SE911_PM1_CTRL2			0x18
#define S2SE911_PM1_CTRL3			0x19
#define S2SE911_PM1_CFG_PM			0x1D
#define S2SE911_PM1_TIME_CTRL			0x1E
#define S2SE911_PM1_RET_SICD_CTRL		0x20
#define S2SE911_PM1_RET_DSUPD_CTRL		0x21
#define S2SE911_PM1_SR_ADVC_CTRL		0x22
#define S2SE911_PM1_ADVC_CTRL			0x23
#define S2SE911_PM1_PSI_WTSR			0xF0
#define S2SE911_PM1_EXT_PWRHOLD			0xFB
#define S2SE911_PM1_EXT_LDO6_CTRL		0xFC

/* S2SE911 PM2(0x06) Address */
#define S2SE911_PM2_ONSEQ_CTRL1			0x00
#define S2SE911_PM2_ONSEQ_CTRL2			0x01
#define S2SE911_PM2_ONSEQ_CTRL3			0x02
#define S2SE911_PM2_ONSEQ_CTRL4			0x03
#define S2SE911_PM2_ONSEQ_CTRL5			0x04
#define S2SE911_PM2_ONSEQ_CTRL6			0x05
#define S2SE911_PM2_ONSEQ_CTRL7			0x06
#define S2SE911_PM2_ONSEQ_CTRL8			0x07
#define S2SE911_PM2_ONSEQ_CTRL9			0x08
#define S2SE911_PM2_ONSEQ_CTRL10		0x09
#define S2SE911_PM2_ONSEQ_CTRL11		0x0A
#define S2SE911_PM2_ONSEQ_CTRL12		0x0B
#define S2SE911_PM2_ONSEQ_CTRL13		0x0C
#define S2SE911_PM2_OFF_SEQ_CTRL1		0x0D
#define S2SE911_PM2_OFF_SEQ_CTRL2		0x0E
#define S2SE911_PM2_OFF_SEQ_CTRL3		0x0F
#define S2SE911_PM2_OFF_SEQ_CTRL4		0x10
#define S2SE911_PM2_OFF_SEQ_CTRL5		0x11
#define S2SE911_PM2_OFF_SEQ_CTRL6		0x12
#define S2SE911_PM2_OFF_SEQ_CTRL7		0x13
#define S2SE911_PM2_SEL_VGPIO1			0x14
#define S2SE911_PM2_SEL_VGPIO2			0x15
#define S2SE911_PM2_SEL_VGPIO3			0x16
#define S2SE911_PM2_SEL_VGPIO4			0x17
#define S2SE911_PM2_SEL_VGPIO5			0x18
#define S2SE911_PM2_SEL_VGPIO6			0x19
#define S2SE911_PM2_SEL_VGPIO7			0x1A
#define S2SE911_PM2_SEL_VGPIO8			0x1B
#define S2SE911_PM2_SEL_VGPIO9			0x1C
#define S2SE911_PM2_SEL_VGPIO10			0x1D
#define S2SE911_PM2_SEL_VGPIO11			0x1E
#define S2SE911_PM2_SEL_VGPIO12			0x1F
#define S2SE911_PM2_SEL_VGPIO13			0x20
#define S2SE911_PM2_SEL_DVS_EN1			0x21
#define S2SE911_PM2_SEL_DVS_EN2			0x22
#define S2SE911_PM2_SEL_DVS_EN3			0x23
#define S2SE911_PM2_SEL_DVS_EN4			0x24
#define S2SE911_PM2_SEL_DVS_EN5			0x25
#define S2SE911_PM2_SEL_DVS_EN6			0x26
#define S2SE911_PM2_SEL_DVS_EN7			0x27
#define S2SE911_PM2_BUCK_WRST_CTRL		0x28
#define S2SE911_PM2_LDO_WRST_CTRL		0x29
#define S2SE911_PM2_OFF_CTRL1			0x2A
#define S2SE911_PM2_OFF_CTRL2			0x2B
#define S2SE911_PM2_OFF_CTRL3			0x2C
#define S2SE911_PM2_OFF_CTRL4			0x2D
#define S2SE911_PM2_OFF_CTRL5			0x2E
#define S2SE911_PM2_OFF_CTRL6			0x2F
#define S2SE911_PM2_OFF_CTRL7			0x30

/* S2SE911 PM3(0x07) Address */
#define S2SE911_PM3_IO1P2_CTRL			0x22

/* S2SE911 BUCK(0x08) Address */
#define S2SE911_BUCK_BUCK1_CTRL			0x10
#define S2SE911_BUCK_BUCK1_OUT1			0x11
#define S2SE911_BUCK_BUCK1_OUT2			0x12
#define S2SE911_BUCK_BUCK1_OUT3			0x13
#define S2SE911_BUCK_BUCK1_OUT4			0x14
#define S2SE911_BUCK_BUCK1_AFMX			0x15
#define S2SE911_BUCK_BUCK1_AFMY			0x16
#define S2SE911_BUCK_BUCK1_AFMZ			0x17
#define S2SE911_BUCK_BUCK1_AFM			0x18
#define S2SE911_BUCK_BUCK1_AVP			0x19
#define S2SE911_BUCK_BUCK1_OCP			0x1A
#define S2SE911_BUCK_BUCK1_DVS			0x1B
#define S2SE911_BUCK_BUCK1_OUT5			0x1C
#define S2SE911_BUCK_BUCK1_OUT6			0x1D
#define S2SE911_BUCK_BUCK1_OUT7			0x1E
#define S2SE911_BUCK_BUCK1_OUT8			0x1F
#define S2SE911_BUCK_BUCK2_CTRL			0x20
#define S2SE911_BUCK_BUCK2_OUT1			0x21
#define S2SE911_BUCK_BUCK2_OUT2			0x22
#define S2SE911_BUCK_BUCK2_OUT3			0x23
#define S2SE911_BUCK_BUCK2_OUT4			0x24
#define S2SE911_BUCK_BUCK2_AFMX			0x25
#define S2SE911_BUCK_BUCK2_AFMY			0x26
#define S2SE911_BUCK_BUCK2_AFMZ			0x27
#define S2SE911_BUCK_BUCK2_AFM			0x28
#define S2SE911_BUCK_BUCK2_AVP			0x29
#define S2SE911_BUCK_BUCK2_OCP			0x2A
#define S2SE911_BUCK_BUCK2_DVS			0x2B
#define S2SE911_BUCK_BUCK2_SYNC_CTRL1		0x2E
#define S2SE911_BUCK_BUCK2_SYNC_CTRL2		0x2F
#define S2SE911_BUCK_BUCK3_CTRL			0x30
#define S2SE911_BUCK_BUCK3_OUT1			0x31
#define S2SE911_BUCK_BUCK3_OUT2			0x32
#define S2SE911_BUCK_BUCK3_OUT3			0x33
#define S2SE911_BUCK_BUCK3_OUT4			0x34
#define S2SE911_BUCK_BUCK3_AFMX			0x35
#define S2SE911_BUCK_BUCK3_AFMY			0x36
#define S2SE911_BUCK_BUCK3_AFMZ			0x37
#define S2SE911_BUCK_BUCK3_AFM			0x38
#define S2SE911_BUCK_BUCK3_AVP			0x39
#define S2SE911_BUCK_BUCK3_OCP			0x3A
#define S2SE911_BUCK_BUCK3_DVS			0x3B
#define S2SE911_BUCK_BUCK4_CTRL			0x40
#define S2SE911_BUCK_BUCK4_OUT1			0x41
#define S2SE911_BUCK_BUCK4_OUT2			0x42
#define S2SE911_BUCK_BUCK4_OUT3			0x43
#define S2SE911_BUCK_BUCK4_OUT4			0x44
#define S2SE911_BUCK_BUCK4_AFMX			0x45
#define S2SE911_BUCK_BUCK4_AFMY			0x46
#define S2SE911_BUCK_BUCK4_AFMZ			0x47
#define S2SE911_BUCK_BUCK4_AFM			0x48
#define S2SE911_BUCK_BUCK4_AVP			0x49
#define S2SE911_BUCK_BUCK4_OCP			0x4A
#define S2SE911_BUCK_BUCK4_DVS			0x4B
#define S2SE911_BUCK_BUCK5_CTRL			0x50
#define S2SE911_BUCK_BUCK5_OUT1			0x51
#define S2SE911_BUCK_BUCK5_OUT2			0x52
#define S2SE911_BUCK_BUCK5_OUT3			0x53
#define S2SE911_BUCK_BUCK5_OUT4			0x54
#define S2SE911_BUCK_BUCK5_AFMX			0x55
#define S2SE911_BUCK_BUCK5_AFMY			0x56
#define S2SE911_BUCK_BUCK5_AFMZ			0x57
#define S2SE911_BUCK_BUCK5_AFM			0x58
#define S2SE911_BUCK_BUCK5_AVP			0x59
#define S2SE911_BUCK_BUCK5_OCP			0x5A
#define S2SE911_BUCK_BUCK5_DVS			0x5B
#define S2SE911_BUCK_BUCK6_CTRL			0x60
#define S2SE911_BUCK_BUCK6_OUT1			0x61
#define S2SE911_BUCK_BUCK6_OUT2			0x62
#define S2SE911_BUCK_BUCK6_OUT3			0x63
#define S2SE911_BUCK_BUCK6_OUT4			0x64
#define S2SE911_BUCK_BUCK6_AFMX			0x65
#define S2SE911_BUCK_BUCK6_AFMY			0x66
#define S2SE911_BUCK_BUCK6_AFMZ			0x67
#define S2SE911_BUCK_BUCK6_AFM			0x68
#define S2SE911_BUCK_BUCK6_AVP			0x69
#define S2SE911_BUCK_BUCK6_OCP			0x6A
#define S2SE911_BUCK_BUCK6_DVS			0x6B
#define S2SE911_BUCK_SR1_CTRL			0x70
#define S2SE911_BUCK_SR1_OUT1			0x71
#define S2SE911_BUCK_SR1_OUT2			0x72
#define S2SE911_BUCK_SR1_OCP			0x7A
#define S2SE911_BUCK_SR1_DVS			0x7B

/* S2SE911 LDO(0x09) Address */
#define S2SE911_LDO_LDO1_CTRL			0x10
#define S2SE911_LDO_LDO1_OUT1			0x11
#define S2SE911_LDO_LDO1_OUT2			0x12
#define S2SE911_LDO_LDO1_OUT3			0x13
#define S2SE911_LDO_LDO1_OUT4			0x14
#define S2SE911_LDO_LDO1_DVS_CTRL1		0x15
#define S2SE911_LDO_LDO1_DVS_CTRL2		0x16
#define S2SE911_LDO_LDO1_DVS_CTRL3		0x17
#define S2SE911_LDO_LDO2_CTRL			0x18
#define S2SE911_LDO_LDO2_OUT1			0x19
#define S2SE911_LDO_LDO2_OUT2			0x1A
#define S2SE911_LDO_LDO2_OUT3			0x1B
#define S2SE911_LDO_LDO2_OUT4			0x1C
#define S2SE911_LDO_LDO2_DVS_CTRL1		0x1D
#define S2SE911_LDO_LDO2_DVS_CTRL2		0x1E
#define S2SE911_LDO_LDO2_DVS_CTRL3		0x1F
#define S2SE911_LDO_LDO3_CTRL			0x20
#define S2SE911_LDO_LDO3_OUT1			0x21
#define S2SE911_LDO_LDO3_OUT2			0x22
#define S2SE911_LDO_LDO3_OUT3			0x23
#define S2SE911_LDO_LDO3_OUT4			0x24
#define S2SE911_LDO_LDO3_DVS_CTRL1		0x25
#define S2SE911_LDO_LDO3_DVS_CTRL2		0x26
#define S2SE911_LDO_LDO3_DVS_CTRL3		0x27
#define S2SE911_LDO_LDO4_CTRL			0x28
#define S2SE911_LDO_LDO4_OUT1			0x29
#define S2SE911_LDO_LDO4_OUT2			0x2A
#define S2SE911_LDO_LDO4_OUT3			0x2B
#define S2SE911_LDO_LDO4_OUT4			0x2C
#define S2SE911_LDO_LDO4_DVS_CTRL1		0x2D
#define S2SE911_LDO_LDO4_DVS_CTRL2		0x2E
#define S2SE911_LDO_LDO4_DVS_CTRL3		0x2F
#define S2SE911_LDO_LDO5_CTRL			0x30
#define S2SE911_LDO_LDO5_OUT1			0x31
#define S2SE911_LDO_LDO5_OUT2			0x32
#define S2SE911_LDO_LDO5_OUT3			0x33
#define S2SE911_LDO_LDO5_OUT4			0x34
#define S2SE911_LDO_LDO5_DVS_CTRL1		0x35
#define S2SE911_LDO_LDO5_DVS_CTRL2		0x36
#define S2SE911_LDO_LDO5_DVS_CTRL3		0x37
#define S2SE911_LDO_LDO6_CTRL			0x38
#define S2SE911_LDO_LDO6_OUT1			0x39
#define S2SE911_LDO_LDO6_OUT2			0x3A
#define S2SE911_LDO_LDO6_OUT3			0x3B
#define S2SE911_LDO_LDO6_OUT4			0x3C
#define S2SE911_LDO_LDO6_DVS_CTRL1		0x3D
#define S2SE911_LDO_LDO6_DVS_CTRL2		0x3E
#define S2SE911_LDO_LDO6_DVS_CTRL3		0x3F

/* CFG_PM reg WTSR_EN Mask */
#define S2SE911_WTSREN_MASK		(1 << 2)

/* IO1P2_CTRL reg GPIO_LVL_SEL Mask */
#define S2SE911_GPIO_LVL_SEL_MASK		(1 << 3)

/* S2SE911 GPIO(0x0B) Address */
#define S2SE911_GPIO_GPIO_INT1			0x00
#define S2SE911_GPIO_GPIO_INT2			0x01
#define S2SE911_GPIO_GPIO_INTM1			0x02
#define S2SE911_GPIO_GPIO_INTM2			0x03
#define S2SE911_GPIO_GPIO_STATUS1		0x04
#define S2SE911_GPIO_GPIO0_SET			0x05
#define S2SE911_GPIO_GPIO1_SET			0x06
#define S2SE911_GPIO_GPIO2_SET			0x07
#define S2SE911_GPIO_GPIO3_SET			0x08
#define S2SE911_GPIO_GPIO4_SET			0x09
#define S2SE911_GPIO_GPIO5_SET			0x0A
#define S2SE911_GPIO_GPIO_TX_MASK		0x0B

/* GPIO BIT */
/* Samsung specific pin configurations */
#define S2SE911_GPIO_OEN_SHIFT			(6)
#define S2SE911_GPIO_OEN_MASK			(0x01 << S2SE911_GPIO_OEN_SHIFT)

#define S2SE911_GPIO_OUT_SHIFT			(5)
#define S2SE911_GPIO_OUT_MASK			(0x01 << S2SE911_GPIO_OUT_SHIFT)

#define S2SE911_GPIO_PULL_SHIFT			(3)
#define S2SE911_GPIO_PULL_MASK			(0x03 << S2SE911_GPIO_PULL_SHIFT)

#define S2SE911_GPIO_DRV_STR_SHIFT		(0)
#define S2SE911_GPIO_DRV_STR_MASK		(0x03 << S2SE911_GPIO_DRV_STR_SHIFT)

/* GPIO Info */
#define S2SE911_GPIO0_IDX			(0)
#define S2SE911_GPIO5_IDX			(5)
#define S2SE911_GPIO_VGI_RANGE			(4)
#define S2SE911_GPIO_RANGE			(6)

#endif /* __LINUX_S2SE911_REGISTER_H */
