
rsense-micro-adc-dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db94  080001c0  080001c0  000101c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013950  0800dd54  0800dd54  0001dd54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080216a4  080216a4  000401f8  2**0
                  CONTENTS
  4 .ARM          00000008  080216a4  080216a4  000316a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080216ac  080216ac  000401f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080216ac  080216ac  000316ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080216b0  080216b0  000316b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  080216b4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f1c  200001f8  080218ac  000401f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002114  080218ac  00042114  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020b43  00000000  00000000  00040228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000425b  00000000  00000000  00060d6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  00064fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a8  00000000  00000000  00066500  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035c20  00000000  00000000  000678a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015d04  00000000  00000000  0009d4c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001368c9  00000000  00000000  000b31cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001e9a95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c60  00000000  00000000  001e9b80  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003452  00000000  00000000  001ef7e0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800dd3c 	.word	0x0800dd3c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	0800dd3c 	.word	0x0800dd3c

08000200 <arm_bitreversal_32>:
 8000200:	1c4b      	adds	r3, r1, #1
 8000202:	2b01      	cmp	r3, #1
 8000204:	bf98      	it	ls
 8000206:	4770      	bxls	lr
 8000208:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800020c:	1c91      	adds	r1, r2, #2
 800020e:	089b      	lsrs	r3, r3, #2

08000210 <arm_bitreversal_32_0>:
 8000210:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000214:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000218:	880a      	ldrh	r2, [r1, #0]
 800021a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800021e:	4480      	add	r8, r0
 8000220:	4481      	add	r9, r0
 8000222:	4402      	add	r2, r0
 8000224:	4484      	add	ip, r0
 8000226:	f8d9 7000 	ldr.w	r7, [r9]
 800022a:	f8d8 6000 	ldr.w	r6, [r8]
 800022e:	6815      	ldr	r5, [r2, #0]
 8000230:	f8dc 4000 	ldr.w	r4, [ip]
 8000234:	f8c9 6000 	str.w	r6, [r9]
 8000238:	f8c8 7000 	str.w	r7, [r8]
 800023c:	f8cc 5000 	str.w	r5, [ip]
 8000240:	6014      	str	r4, [r2, #0]
 8000242:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000246:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800024a:	6855      	ldr	r5, [r2, #4]
 800024c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000250:	f8c9 6004 	str.w	r6, [r9, #4]
 8000254:	f8c8 7004 	str.w	r7, [r8, #4]
 8000258:	f8cc 5004 	str.w	r5, [ip, #4]
 800025c:	6054      	str	r4, [r2, #4]
 800025e:	3108      	adds	r1, #8
 8000260:	3b01      	subs	r3, #1
 8000262:	d1d5      	bne.n	8000210 <arm_bitreversal_32_0>
 8000264:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000268:	4770      	bx	lr

0800026a <arm_bitreversal_16>:
 800026a:	1c4b      	adds	r3, r1, #1
 800026c:	2b01      	cmp	r3, #1
 800026e:	bf98      	it	ls
 8000270:	4770      	bxls	lr
 8000272:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000276:	1c91      	adds	r1, r2, #2
 8000278:	089b      	lsrs	r3, r3, #2

0800027a <arm_bitreversal_16_0>:
 800027a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800027e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000282:	880a      	ldrh	r2, [r1, #0]
 8000284:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000288:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800028c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000290:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000294:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000298:	f8d9 7000 	ldr.w	r7, [r9]
 800029c:	f8d8 6000 	ldr.w	r6, [r8]
 80002a0:	6815      	ldr	r5, [r2, #0]
 80002a2:	f8dc 4000 	ldr.w	r4, [ip]
 80002a6:	f8c9 6000 	str.w	r6, [r9]
 80002aa:	f8c8 7000 	str.w	r7, [r8]
 80002ae:	f8cc 5000 	str.w	r5, [ip]
 80002b2:	6014      	str	r4, [r2, #0]
 80002b4:	3108      	adds	r1, #8
 80002b6:	3b01      	subs	r3, #1
 80002b8:	d1df      	bne.n	800027a <arm_bitreversal_16_0>
 80002ba:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <AUDIO_FFT_Init>:
* @brief  Initialize the FFT processing depending on the desired configuration
* @param  AUDIO_FFT_instance_t* AUDIO_FFT_instance
* @retval None
*/
int32_t AUDIO_FFT_Init(AUDIO_FFT_instance_t* AUDIO_FFT_instance)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Initialize FFT ARM structure */
  arm_rfft_fast_init_f32(&(AUDIO_FFT_instance->context.S), AUDIO_FFT_instance->FFT_len);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f103 0214 	add.w	r2, r3, #20
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4610      	mov	r0, r2
 8000fa0:	f00a fcd2 	bl	800b948 <arm_rfft_fast_init_f32>

  /*Compute indexes to be used for overlap */
  AUDIO_FFT_instance->context.new_data_len = (uint32_t)((float)(AUDIO_FFT_instance->FFT_len) *  (1.0f - (float)(AUDIO_FFT_instance->overlap)));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	ee07 3a90 	vmov	s15, r3
 8000fac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fc6:	ee17 2a90 	vmov	r2, s15
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	62da      	str	r2, [r3, #44]	; 0x2c
  AUDIO_FFT_instance->context.old_data_len = (uint32_t)((float)(AUDIO_FFT_instance->FFT_len) -  AUDIO_FFT_instance->context.new_data_len);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	ee07 3a90 	vmov	s15, r3
 8000fd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fee:	ee17 2a90 	vmov	r2, s15
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize scratch buffer index */
  AUDIO_FFT_instance->context.scratch_idx = 0;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Memory allocation */
  if(AUDIO_FFT_instance->win_type != AUDIO_FTT_RECT_WIN)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d009      	beq.n	8001018 <AUDIO_FFT_Init+0x90>
  {
    AUDIO_FFT_instance->context.win = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	2104      	movs	r1, #4
 800100a:	4618      	mov	r0, r3
 800100c:	f00b fd9e 	bl	800cb4c <calloc>
 8001010:	4603      	mov	r3, r0
 8001012:	461a      	mov	r2, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	639a      	str	r2, [r3, #56]	; 0x38
  }
  AUDIO_FFT_instance->context.scratch = (float * )calloc(AUDIO_FFT_instance->context.new_data_len, sizeof(float));
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101c:	2104      	movs	r1, #4
 800101e:	4618      	mov	r0, r3
 8001020:	f00b fd94 	bl	800cb4c <calloc>
 8001024:	4603      	mov	r3, r0
 8001026:	461a      	mov	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	63da      	str	r2, [r3, #60]	; 0x3c
  AUDIO_FFT_instance->context.dataIn = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2104      	movs	r1, #4
 8001032:	4618      	mov	r0, r3
 8001034:	f00b fd8a 	bl	800cb4c <calloc>
 8001038:	4603      	mov	r3, r0
 800103a:	461a      	mov	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	641a      	str	r2, [r3, #64]	; 0x40
  AUDIO_FFT_instance->context.fftIn = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2104      	movs	r1, #4
 8001046:	4618      	mov	r0, r3
 8001048:	f00b fd80 	bl	800cb4c <calloc>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	645a      	str	r2, [r3, #68]	; 0x44
  if(AUDIO_FFT_instance->output == MAGNITUDE || AUDIO_FFT_instance->output == PHASE)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	691b      	ldr	r3, [r3, #16]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d003      	beq.n	8001064 <AUDIO_FFT_Init+0xdc>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d109      	bne.n	8001078 <AUDIO_FFT_Init+0xf0>
  {
  AUDIO_FFT_instance->context.fftOut = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	2104      	movs	r1, #4
 800106a:	4618      	mov	r0, r3
 800106c:	f00b fd6e 	bl	800cb4c <calloc>
 8001070:	4603      	mov	r3, r0
 8001072:	461a      	mov	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	649a      	str	r2, [r3, #72]	; 0x48
  }

  /* Create window depending on the user choice */
  switch(AUDIO_FFT_instance->win_type)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	2b05      	cmp	r3, #5
 800107e:	d847      	bhi.n	8001110 <AUDIO_FFT_Init+0x188>
 8001080:	a201      	add	r2, pc, #4	; (adr r2, 8001088 <AUDIO_FFT_Init+0x100>)
 8001082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001086:	bf00      	nop
 8001088:	08001111 	.word	0x08001111
 800108c:	080010a1 	.word	0x080010a1
 8001090:	080010b5 	.word	0x080010b5
 8001094:	080010cd 	.word	0x080010cd
 8001098:	080010e1 	.word	0x080010e1
 800109c:	080010f9 	.word	0x080010f9
  {
  case AUDIO_FTT_RECT_WIN:
    break;
  case AUDIO_FTT_HAMMING_WIN:
    HammingWin(AUDIO_FFT_instance->FFT_len, AUDIO_FFT_instance->context.win);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010aa:	4619      	mov	r1, r3
 80010ac:	4610      	mov	r0, r2
 80010ae:	f000 f9eb 	bl	8001488 <HammingWin>
    break;
 80010b2:	e02d      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_HANNING_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 1.0f, AUDIO_FFT_instance->context.win);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010be:	4619      	mov	r1, r3
 80010c0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80010c4:	4610      	mov	r0, r2
 80010c6:	f000 f8df 	bl	8001288 <TukeyWin>
    break;
 80010ca:	e021      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_BLACKMAN_HARRIS_WIN:
    BlackmanHarrisWin(AUDIO_FFT_instance->FFT_len, AUDIO_FFT_instance->context.win);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d6:	4619      	mov	r1, r3
 80010d8:	4610      	mov	r0, r2
 80010da:	f000 fa39 	bl	8001550 <BlackmanHarrisWin>
    break;
 80010de:	e017      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_TUKEY_0_25_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 0.25f, AUDIO_FFT_instance->context.win);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ea:	4619      	mov	r1, r3
 80010ec:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 80010f0:	4610      	mov	r0, r2
 80010f2:	f000 f8c9 	bl	8001288 <TukeyWin>
    break;
 80010f6:	e00b      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_TUKEY_0_75_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 0.75f, AUDIO_FFT_instance->context.win);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001102:	4619      	mov	r1, r3
 8001104:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 8001108:	4610      	mov	r0, r2
 800110a:	f000 f8bd 	bl	8001288 <TukeyWin>
    break;
 800110e:	bf00      	nop
  }

  return 0;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop

0800111c <AUDIO_FFT_Data_Input>:
* @param  data: input data buffer
* @param  len: length of input data buffer
* @retval None
*/
int32_t AUDIO_FFT_Data_Input(int16_t * data, uint32_t len, AUDIO_FFT_instance_t* AUDIO_FFT_instance)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08c      	sub	sp, #48	; 0x30
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  int32_t ret = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	62fb      	str	r3, [r7, #44]	; 0x2c
  int32_t index = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t s_idx = AUDIO_FFT_instance->context.scratch_idx;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001134:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t new_data_len = AUDIO_FFT_instance->context.new_data_len;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113a:	61fb      	str	r3, [r7, #28]

  float * scratch_ptr = &AUDIO_FFT_instance->context.scratch[s_idx];
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	4413      	add	r3, r2
 8001146:	623b      	str	r3, [r7, #32]

  for (index = 0; index < len; index ++)
 8001148:	2300      	movs	r3, #0
 800114a:	62bb      	str	r3, [r7, #40]	; 0x28
 800114c:	e041      	b.n	80011d2 <AUDIO_FFT_Data_Input+0xb6>
  {
    *scratch_ptr++ = (float)data[index]/32768.0f;
 800114e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4413      	add	r3, r2
 8001156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001162:	6a3b      	ldr	r3, [r7, #32]
 8001164:	1d1a      	adds	r2, r3, #4
 8001166:	623a      	str	r2, [r7, #32]
 8001168:	eddf 6a20 	vldr	s13, [pc, #128]	; 80011ec <AUDIO_FFT_Data_Input+0xd0>
 800116c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001170:	edc3 7a00 	vstr	s15, [r3]
    s_idx++;
 8001174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001176:	3301      	adds	r3, #1
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
    if (s_idx == new_data_len)
 800117a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	429a      	cmp	r2, r3
 8001180:	d124      	bne.n	80011cc <AUDIO_FFT_Data_Input+0xb0>
    {
      float * data_in = AUDIO_FFT_instance->context.dataIn;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	61bb      	str	r3, [r7, #24]
      uint32_t old_data_len = AUDIO_FFT_instance->context.old_data_len;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	617b      	str	r3, [r7, #20]

      memcpy(data_in, &data_in[AUDIO_FFT_instance->FFT_len - old_data_len], old_data_len * sizeof(float));
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	18d1      	adds	r1, r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	461a      	mov	r2, r3
 80011a2:	69b8      	ldr	r0, [r7, #24]
 80011a4:	f00b fd14 	bl	800cbd0 <memcpy>
      memcpy(&data_in[old_data_len], AUDIO_FFT_instance->context.scratch, new_data_len * sizeof(float));
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	18d0      	adds	r0, r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	461a      	mov	r2, r3
 80011ba:	f00b fd09 	bl	800cbd0 <memcpy>

      ret = 1;
 80011be:	2301      	movs	r3, #1
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      s_idx = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
      scratch_ptr = &AUDIO_FFT_instance->context.scratch[0];
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ca:	623b      	str	r3, [r7, #32]
  for (index = 0; index < len; index ++)
 80011cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ce:	3301      	adds	r3, #1
 80011d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80011d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011d4:	68ba      	ldr	r2, [r7, #8]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d8b9      	bhi.n	800114e <AUDIO_FFT_Data_Input+0x32>
//      AUDIO_FFT_Process(AUDIO_FFT_instance, FFT_Out);
    }

  }

  AUDIO_FFT_instance->context.scratch_idx = s_idx;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011de:	635a      	str	r2, [r3, #52]	; 0x34

  return ret;
 80011e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3730      	adds	r7, #48	; 0x30
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	47000000 	.word	0x47000000

080011f0 <AUDIO_FFT_Process>:
* @param  AUDIO_FFT_instance_t* AUDIO_FFT_instance
* @param  output: FFT amplitude buffer
* @retval None
*/
int32_t AUDIO_FFT_Process(AUDIO_FFT_instance_t* AUDIO_FFT_instance, float * output)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]

  float * win = AUDIO_FFT_instance->context.win;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011fe:	617b      	str	r3, [r7, #20]
  float * dataIn = AUDIO_FFT_instance->context.dataIn;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	613b      	str	r3, [r7, #16]
  float * fftIn = AUDIO_FFT_instance->context.fftIn;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120a:	60fb      	str	r3, [r7, #12]

  if(AUDIO_FFT_instance->win_type != AUDIO_FTT_RECT_WIN)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d007      	beq.n	8001224 <AUDIO_FFT_Process+0x34>
  {
  arm_mult_f32(dataIn, win, fftIn, AUDIO_FFT_instance->FFT_len);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	6979      	ldr	r1, [r7, #20]
 800121c:	6938      	ldr	r0, [r7, #16]
 800121e:	f00b f96d 	bl	800c4fc <arm_mult_f32>
 8001222:	e007      	b.n	8001234 <AUDIO_FFT_Process+0x44>
  }
  else
  {
    memcpy(fftIn, dataIn, sizeof(float) * AUDIO_FFT_instance->FFT_len);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	461a      	mov	r2, r3
 800122c:	6939      	ldr	r1, [r7, #16]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f00b fcce 	bl	800cbd0 <memcpy>
  }

  if(AUDIO_FFT_instance->output == COMPLEX)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d107      	bne.n	800124c <AUDIO_FFT_Process+0x5c>
  {
  arm_rfft_fast_f32(&AUDIO_FFT_instance->context.S, fftIn, output, 0);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f103 0014 	add.w	r0, r3, #20
 8001242:	2300      	movs	r3, #0
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	68f9      	ldr	r1, [r7, #12]
 8001248:	f00a fc02 	bl	800ba50 <arm_rfft_fast_f32>
  }

  if(AUDIO_FFT_instance->output == MAGNITUDE)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	691b      	ldr	r3, [r3, #16]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d112      	bne.n	800127a <AUDIO_FFT_Process+0x8a>
  {
    float * fftOut = AUDIO_FFT_instance->context.fftOut;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001258:	60bb      	str	r3, [r7, #8]
    arm_rfft_fast_f32(&AUDIO_FFT_instance->context.S, fftIn, fftOut, 0);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f103 0014 	add.w	r0, r3, #20
 8001260:	2300      	movs	r3, #0
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	68f9      	ldr	r1, [r7, #12]
 8001266:	f00a fbf3 	bl	800ba50 <arm_rfft_fast_f32>
    arm_cmplx_mag_f32(fftOut, output, AUDIO_FFT_instance->FFT_len/ 2);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	085b      	lsrs	r3, r3, #1
 8001270:	461a      	mov	r2, r3
 8001272:	6839      	ldr	r1, [r7, #0]
 8001274:	68b8      	ldr	r0, [r7, #8]
 8001276:	f00b f859 	bl	800c32c <arm_cmplx_mag_f32>
  if(AUDIO_FFT_instance->output == PHASE)
  {
    /*Not implemented in v1.0.0*/
  }

  return 0;
 800127a:	2300      	movs	r3, #0
}
 800127c:	4618      	mov	r0, r3
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	0000      	movs	r0, r0
	...

08001288 <TukeyWin>:


static void TukeyWin(uint16_t len, float ratio, float * dest)
{
 8001288:	b5b0      	push	{r4, r5, r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	ed87 0a02 	vstr	s0, [r7, #8]
 8001294:	6079      	str	r1, [r7, #4]
 8001296:	81fb      	strh	r3, [r7, #14]
  uint16_t x = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	82fb      	strh	r3, [r7, #22]
  for ( x = 0; x < len * (ratio / 2) ; x++)
 800129c:	2300      	movs	r3, #0
 800129e:	82fb      	strh	r3, [r7, #22]
 80012a0:	e04f      	b.n	8001342 <TukeyWin+0xba>
  {
    dest[x] = 0.5f * (1.0f + cosf(2.0f * M_PI / ratio * ( (float)x/(len - 1.0f) - (ratio / 2))));
 80012a2:	68b8      	ldr	r0, [r7, #8]
 80012a4:	f7ff f970 	bl	8000588 <__aeabi_f2d>
 80012a8:	4603      	mov	r3, r0
 80012aa:	460c      	mov	r4, r1
 80012ac:	461a      	mov	r2, r3
 80012ae:	4623      	mov	r3, r4
 80012b0:	a173      	add	r1, pc, #460	; (adr r1, 8001480 <TukeyWin+0x1f8>)
 80012b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012b6:	f7ff fae9 	bl	800088c <__aeabi_ddiv>
 80012ba:	4603      	mov	r3, r0
 80012bc:	460c      	mov	r4, r1
 80012be:	4625      	mov	r5, r4
 80012c0:	461c      	mov	r4, r3
 80012c2:	8afb      	ldrh	r3, [r7, #22]
 80012c4:	ee07 3a90 	vmov	s15, r3
 80012c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80012cc:	89fb      	ldrh	r3, [r7, #14]
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80012e2:	edd7 6a02 	vldr	s13, [r7, #8]
 80012e6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80012ea:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80012ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012f2:	ee17 0a90 	vmov	r0, s15
 80012f6:	f7ff f947 	bl	8000588 <__aeabi_f2d>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4620      	mov	r0, r4
 8001300:	4629      	mov	r1, r5
 8001302:	f7ff f999 	bl	8000638 <__aeabi_dmul>
 8001306:	4603      	mov	r3, r0
 8001308:	460c      	mov	r4, r1
 800130a:	4618      	mov	r0, r3
 800130c:	4621      	mov	r1, r4
 800130e:	f7ff fc6b 	bl	8000be8 <__aeabi_d2f>
 8001312:	4603      	mov	r3, r0
 8001314:	ee00 3a10 	vmov	s0, r3
 8001318:	f00b fd36 	bl	800cd88 <cosf>
 800131c:	eeb0 7a40 	vmov.f32	s14, s0
 8001320:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001324:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001328:	8afb      	ldrh	r3, [r7, #22]
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001334:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001338:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len * (ratio / 2) ; x++)
 800133c:	8afb      	ldrh	r3, [r7, #22]
 800133e:	3301      	adds	r3, #1
 8001340:	82fb      	strh	r3, [r7, #22]
 8001342:	8afb      	ldrh	r3, [r7, #22]
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134c:	89fb      	ldrh	r3, [r7, #14]
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001356:	ed97 6a02 	vldr	s12, [r7, #8]
 800135a:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800135e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001366:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800136a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136e:	d498      	bmi.n	80012a2 <TukeyWin+0x1a>
  }
  for( ; x <  len - len * (ratio / 2); x++)
 8001370:	e009      	b.n	8001386 <TukeyWin+0xfe>
  {
    dest[x] = 1.0f;
 8001372:	8afb      	ldrh	r3, [r7, #22]
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800137e:	601a      	str	r2, [r3, #0]
  for( ; x <  len - len * (ratio / 2); x++)
 8001380:	8afb      	ldrh	r3, [r7, #22]
 8001382:	3301      	adds	r3, #1
 8001384:	82fb      	strh	r3, [r7, #22]
 8001386:	8afb      	ldrh	r3, [r7, #22]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001390:	89fb      	ldrh	r3, [r7, #14]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800139a:	89fb      	ldrh	r3, [r7, #14]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80013a4:	edd7 5a02 	vldr	s11, [r7, #8]
 80013a8:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 80013ac:	eec5 7a85 	vdiv.f32	s15, s11, s10
 80013b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80013b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c0:	d4d7      	bmi.n	8001372 <TukeyWin+0xea>
  }
  for( ; x <  len; x++)
 80013c2:	e053      	b.n	800146c <TukeyWin+0x1e4>
  {
    dest[x] = 0.5f * (1.0f + cosf(2.0f * M_PI / ratio * ( (float)x/(len - 1.0f) - 1 + (ratio / 2))));
 80013c4:	68b8      	ldr	r0, [r7, #8]
 80013c6:	f7ff f8df 	bl	8000588 <__aeabi_f2d>
 80013ca:	4603      	mov	r3, r0
 80013cc:	460c      	mov	r4, r1
 80013ce:	461a      	mov	r2, r3
 80013d0:	4623      	mov	r3, r4
 80013d2:	a12b      	add	r1, pc, #172	; (adr r1, 8001480 <TukeyWin+0x1f8>)
 80013d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013d8:	f7ff fa58 	bl	800088c <__aeabi_ddiv>
 80013dc:	4603      	mov	r3, r0
 80013de:	460c      	mov	r4, r1
 80013e0:	4625      	mov	r5, r4
 80013e2:	461c      	mov	r4, r3
 80013e4:	8afb      	ldrh	r3, [r7, #22]
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013fc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001404:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001408:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800140c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001410:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001414:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141c:	ee17 0a90 	vmov	r0, s15
 8001420:	f7ff f8b2 	bl	8000588 <__aeabi_f2d>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4620      	mov	r0, r4
 800142a:	4629      	mov	r1, r5
 800142c:	f7ff f904 	bl	8000638 <__aeabi_dmul>
 8001430:	4603      	mov	r3, r0
 8001432:	460c      	mov	r4, r1
 8001434:	4618      	mov	r0, r3
 8001436:	4621      	mov	r1, r4
 8001438:	f7ff fbd6 	bl	8000be8 <__aeabi_d2f>
 800143c:	4603      	mov	r3, r0
 800143e:	ee00 3a10 	vmov	s0, r3
 8001442:	f00b fca1 	bl	800cd88 <cosf>
 8001446:	eeb0 7a40 	vmov.f32	s14, s0
 800144a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800144e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001452:	8afb      	ldrh	r3, [r7, #22]
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800145e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001462:	edc3 7a00 	vstr	s15, [r3]
  for( ; x <  len; x++)
 8001466:	8afb      	ldrh	r3, [r7, #22]
 8001468:	3301      	adds	r3, #1
 800146a:	82fb      	strh	r3, [r7, #22]
 800146c:	8afa      	ldrh	r2, [r7, #22]
 800146e:	89fb      	ldrh	r3, [r7, #14]
 8001470:	429a      	cmp	r2, r3
 8001472:	d3a7      	bcc.n	80013c4 <TukeyWin+0x13c>
  }
}
 8001474:	bf00      	nop
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bdb0      	pop	{r4, r5, r7, pc}
 800147c:	f3af 8000 	nop.w
 8001480:	54442d18 	.word	0x54442d18
 8001484:	401921fb 	.word	0x401921fb

08001488 <HammingWin>:

static void HammingWin(uint16_t len, float * dest)
{
 8001488:	b5b0      	push	{r4, r5, r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	6039      	str	r1, [r7, #0]
 8001492:	80fb      	strh	r3, [r7, #6]
  uint16_t x = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	82fb      	strh	r3, [r7, #22]
  float alpha0 = 0.53836f;
 8001498:	4b2b      	ldr	r3, [pc, #172]	; (8001548 <HammingWin+0xc0>)
 800149a:	613b      	str	r3, [r7, #16]
  float alpha1 = 1.0f - alpha0;
 800149c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a8:	edc7 7a03 	vstr	s15, [r7, #12]

  for ( x = 0; x < len ; x++)
 80014ac:	2300      	movs	r3, #0
 80014ae:	82fb      	strh	r3, [r7, #22]
 80014b0:	e03e      	b.n	8001530 <HammingWin+0xa8>
  {
    dest[x] = alpha0 - alpha1 * cosf(2.0f * M_PI * (float)x / (float)len);
 80014b2:	8afb      	ldrh	r3, [r7, #22]
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014bc:	ee17 0a90 	vmov	r0, s15
 80014c0:	f7ff f862 	bl	8000588 <__aeabi_f2d>
 80014c4:	a31e      	add	r3, pc, #120	; (adr r3, 8001540 <HammingWin+0xb8>)
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	f7ff f8b5 	bl	8000638 <__aeabi_dmul>
 80014ce:	4603      	mov	r3, r0
 80014d0:	460c      	mov	r4, r1
 80014d2:	4625      	mov	r5, r4
 80014d4:	461c      	mov	r4, r3
 80014d6:	88fb      	ldrh	r3, [r7, #6]
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e0:	ee17 0a90 	vmov	r0, s15
 80014e4:	f7ff f850 	bl	8000588 <__aeabi_f2d>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4620      	mov	r0, r4
 80014ee:	4629      	mov	r1, r5
 80014f0:	f7ff f9cc 	bl	800088c <__aeabi_ddiv>
 80014f4:	4603      	mov	r3, r0
 80014f6:	460c      	mov	r4, r1
 80014f8:	4618      	mov	r0, r3
 80014fa:	4621      	mov	r1, r4
 80014fc:	f7ff fb74 	bl	8000be8 <__aeabi_d2f>
 8001500:	4603      	mov	r3, r0
 8001502:	ee00 3a10 	vmov	s0, r3
 8001506:	f00b fc3f 	bl	800cd88 <cosf>
 800150a:	eeb0 7a40 	vmov.f32	s14, s0
 800150e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001516:	8afb      	ldrh	r3, [r7, #22]
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	4413      	add	r3, r2
 800151e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001522:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001526:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len ; x++)
 800152a:	8afb      	ldrh	r3, [r7, #22]
 800152c:	3301      	adds	r3, #1
 800152e:	82fb      	strh	r3, [r7, #22]
 8001530:	8afa      	ldrh	r2, [r7, #22]
 8001532:	88fb      	ldrh	r3, [r7, #6]
 8001534:	429a      	cmp	r2, r3
 8001536:	d3bc      	bcc.n	80014b2 <HammingWin+0x2a>
  }
}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bdb0      	pop	{r4, r5, r7, pc}
 8001540:	54442d18 	.word	0x54442d18
 8001544:	401921fb 	.word	0x401921fb
 8001548:	3f09d1f6 	.word	0x3f09d1f6
 800154c:	00000000 	.word	0x00000000

08001550 <BlackmanHarrisWin>:

static void BlackmanHarrisWin(uint16_t len, float * dest)
{
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	ed2d 8b02 	vpush	{d8}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	80fb      	strh	r3, [r7, #6]
  uint16_t x = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	82fb      	strh	r3, [r7, #22]
  float alpha0 = 0.42f;
 8001564:	4b48      	ldr	r3, [pc, #288]	; (8001688 <BlackmanHarrisWin+0x138>)
 8001566:	613b      	str	r3, [r7, #16]
  float alpha1 = 0.5;
 8001568:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800156c:	60fb      	str	r3, [r7, #12]
  float alpha2 = 0.08f;
 800156e:	4b47      	ldr	r3, [pc, #284]	; (800168c <BlackmanHarrisWin+0x13c>)
 8001570:	60bb      	str	r3, [r7, #8]

  for ( x = 0; x < len ; x++)
 8001572:	2300      	movs	r3, #0
 8001574:	82fb      	strh	r3, [r7, #22]
 8001576:	e074      	b.n	8001662 <BlackmanHarrisWin+0x112>
  {
    dest[x] = alpha0 - alpha1 * cosf(2.0f * M_PI * (float)x / (float)len) + - alpha2 * cosf(4.0f * M_PI * (float)x / (float)len);
 8001578:	8afb      	ldrh	r3, [r7, #22]
 800157a:	ee07 3a90 	vmov	s15, r3
 800157e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001582:	ee17 0a90 	vmov	r0, s15
 8001586:	f7fe ffff 	bl	8000588 <__aeabi_f2d>
 800158a:	a33b      	add	r3, pc, #236	; (adr r3, 8001678 <BlackmanHarrisWin+0x128>)
 800158c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001590:	f7ff f852 	bl	8000638 <__aeabi_dmul>
 8001594:	4603      	mov	r3, r0
 8001596:	460c      	mov	r4, r1
 8001598:	4625      	mov	r5, r4
 800159a:	461c      	mov	r4, r3
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015a6:	ee17 0a90 	vmov	r0, s15
 80015aa:	f7fe ffed 	bl	8000588 <__aeabi_f2d>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4620      	mov	r0, r4
 80015b4:	4629      	mov	r1, r5
 80015b6:	f7ff f969 	bl	800088c <__aeabi_ddiv>
 80015ba:	4603      	mov	r3, r0
 80015bc:	460c      	mov	r4, r1
 80015be:	4618      	mov	r0, r3
 80015c0:	4621      	mov	r1, r4
 80015c2:	f7ff fb11 	bl	8000be8 <__aeabi_d2f>
 80015c6:	4603      	mov	r3, r0
 80015c8:	ee00 3a10 	vmov	s0, r3
 80015cc:	f00b fbdc 	bl	800cd88 <cosf>
 80015d0:	eeb0 7a40 	vmov.f32	s14, s0
 80015d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80015e0:	ee37 8a67 	vsub.f32	s16, s14, s15
 80015e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e8:	eef1 8a67 	vneg.f32	s17, s15
 80015ec:	8afb      	ldrh	r3, [r7, #22]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015f6:	ee17 0a90 	vmov	r0, s15
 80015fa:	f7fe ffc5 	bl	8000588 <__aeabi_f2d>
 80015fe:	a320      	add	r3, pc, #128	; (adr r3, 8001680 <BlackmanHarrisWin+0x130>)
 8001600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001604:	f7ff f818 	bl	8000638 <__aeabi_dmul>
 8001608:	4603      	mov	r3, r0
 800160a:	460c      	mov	r4, r1
 800160c:	4625      	mov	r5, r4
 800160e:	461c      	mov	r4, r3
 8001610:	88fb      	ldrh	r3, [r7, #6]
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800161a:	ee17 0a90 	vmov	r0, s15
 800161e:	f7fe ffb3 	bl	8000588 <__aeabi_f2d>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4620      	mov	r0, r4
 8001628:	4629      	mov	r1, r5
 800162a:	f7ff f92f 	bl	800088c <__aeabi_ddiv>
 800162e:	4603      	mov	r3, r0
 8001630:	460c      	mov	r4, r1
 8001632:	4618      	mov	r0, r3
 8001634:	4621      	mov	r1, r4
 8001636:	f7ff fad7 	bl	8000be8 <__aeabi_d2f>
 800163a:	4603      	mov	r3, r0
 800163c:	ee00 3a10 	vmov	s0, r3
 8001640:	f00b fba2 	bl	800cd88 <cosf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
 8001648:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800164c:	8afb      	ldrh	r3, [r7, #22]
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	4413      	add	r3, r2
 8001654:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001658:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len ; x++)
 800165c:	8afb      	ldrh	r3, [r7, #22]
 800165e:	3301      	adds	r3, #1
 8001660:	82fb      	strh	r3, [r7, #22]
 8001662:	8afa      	ldrh	r2, [r7, #22]
 8001664:	88fb      	ldrh	r3, [r7, #6]
 8001666:	429a      	cmp	r2, r3
 8001668:	d386      	bcc.n	8001578 <BlackmanHarrisWin+0x28>
  }
}
 800166a:	bf00      	nop
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	ecbd 8b02 	vpop	{d8}
 8001674:	bdb0      	pop	{r4, r5, r7, pc}
 8001676:	bf00      	nop
 8001678:	54442d18 	.word	0x54442d18
 800167c:	401921fb 	.word	0x401921fb
 8001680:	54442d18 	.word	0x54442d18
 8001684:	402921fb 	.word	0x402921fb
 8001688:	3ed70a3d 	.word	0x3ed70a3d
 800168c:	3da3d70a 	.word	0x3da3d70a

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b5b0      	push	{r4, r5, r7, lr}
 8001692:	f5ad 6d03 	sub.w	sp, sp, #2096	; 0x830
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	estado = apagados;
 8001698:	4bbb      	ldr	r3, [pc, #748]	; (8001988 <main+0x2f8>)
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800169e:	f001 f8a8 	bl	80027f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016a2:	f000 fa81 	bl	8001ba8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a6:	f000 fbd1 	bl	8001e4c <MX_GPIO_Init>
  MX_DMA_Init();
 80016aa:	f000 fb9d 	bl	8001de8 <MX_DMA_Init>
  MX_ADC1_Init();
 80016ae:	f000 fae9 	bl	8001c84 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80016b2:	f000 fb4d 	bl	8001d50 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80016b6:	f009 fb59 	bl	800ad6c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	//	HAL_DMA_RegisterCallback(&hdma_usart2_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMATransferComplete);
	HAL_ADC_Start_DMA(&hadc1, (int32_t*)adc_buf, ADC_BUF_LEN);
 80016ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016be:	49b3      	ldr	r1, [pc, #716]	; (800198c <main+0x2fc>)
 80016c0:	48b3      	ldr	r0, [pc, #716]	; (8001990 <main+0x300>)
 80016c2:	f001 fc9f 	bl	8003004 <HAL_ADC_Start_DMA>

	audio_fft_M1.sampling_frequency = 133333; 					//66667; //
 80016c6:	4bb3      	ldr	r3, [pc, #716]	; (8001994 <main+0x304>)
 80016c8:	4ab3      	ldr	r2, [pc, #716]	; (8001998 <main+0x308>)
 80016ca:	601a      	str	r2, [r3, #0]
	audio_fft_M1.FFT_len = 1024;
 80016cc:	4bb1      	ldr	r3, [pc, #708]	; (8001994 <main+0x304>)
 80016ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016d2:	605a      	str	r2, [r3, #4]
	audio_fft_M1.overlap = 0.5f;
 80016d4:	4baf      	ldr	r3, [pc, #700]	; (8001994 <main+0x304>)
 80016d6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80016da:	609a      	str	r2, [r3, #8]
	audio_fft_M1.win_type = AUDIO_FTT_HANNING_WIN;
 80016dc:	4bad      	ldr	r3, [pc, #692]	; (8001994 <main+0x304>)
 80016de:	2202      	movs	r2, #2
 80016e0:	60da      	str	r2, [r3, #12]
	audio_fft_M1.output = MAGNITUDE;
 80016e2:	4bac      	ldr	r3, [pc, #688]	; (8001994 <main+0x304>)
 80016e4:	2201      	movs	r2, #1
 80016e6:	611a      	str	r2, [r3, #16]
	AUDIO_FFT_Init(&audio_fft_M1);
 80016e8:	48aa      	ldr	r0, [pc, #680]	; (8001994 <main+0x304>)
 80016ea:	f7ff fc4d 	bl	8000f88 <AUDIO_FFT_Init>

	/* Allocate output buffer */
	FFT_Out = calloc(audio_fft_M1.FFT_len / 2, sizeof(float));
 80016ee:	4ba9      	ldr	r3, [pc, #676]	; (8001994 <main+0x304>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	085b      	lsrs	r3, r3, #1
 80016f4:	2104      	movs	r1, #4
 80016f6:	4618      	mov	r0, r3
 80016f8:	f00b fa28 	bl	800cb4c <calloc>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	4ba6      	ldr	r3, [pc, #664]	; (800199c <main+0x30c>)
 8001702:	601a      	str	r2, [r3, #0]
	FFT_Average = calloc(audio_fft_M1.FFT_len / 2, sizeof(float));
 8001704:	4ba3      	ldr	r3, [pc, #652]	; (8001994 <main+0x304>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	2104      	movs	r1, #4
 800170c:	4618      	mov	r0, r3
 800170e:	f00b fa1d 	bl	800cb4c <calloc>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	4ba2      	ldr	r3, [pc, #648]	; (80019a0 <main+0x310>)
 8001718:	601a      	str	r2, [r3, #0]
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (completo==1)
 800171a:	4ba2      	ldr	r3, [pc, #648]	; (80019a4 <main+0x314>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d1fb      	bne.n	800171a <main+0x8a>
		{
			HAL_ADC_Stop_DMA(&hadc1);
 8001722:	489b      	ldr	r0, [pc, #620]	; (8001990 <main+0x300>)
 8001724:	f001 fcf2 	bl	800310c <HAL_ADC_Stop_DMA>
			AUDIO_FFT_Data_Input(adc_buf, ADC_BUF_LEN, &audio_fft_M1);
 8001728:	4a9a      	ldr	r2, [pc, #616]	; (8001994 <main+0x304>)
 800172a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800172e:	4897      	ldr	r0, [pc, #604]	; (800198c <main+0x2fc>)
 8001730:	f7ff fcf4 	bl	800111c <AUDIO_FFT_Data_Input>
			AUDIO_FFT_Process(&audio_fft_M1, FFT_Out);
 8001734:	4b99      	ldr	r3, [pc, #612]	; (800199c <main+0x30c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4619      	mov	r1, r3
 800173a:	4896      	ldr	r0, [pc, #600]	; (8001994 <main+0x304>)
 800173c:	f7ff fd58 	bl	80011f0 <AUDIO_FFT_Process>

			float suma = 0.0;
 8001740:	f04f 0300 	mov.w	r3, #0
 8001744:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 8001748:	6013      	str	r3, [r2, #0]
			int j=0;
 800174a:	2300      	movs	r3, #0
 800174c:	f8c7 3824 	str.w	r3, [r7, #2084]	; 0x824
			for (int i = 0; i<(ADC_BUF_LEN); i++){
 8001750:	2300      	movs	r3, #0
 8001752:	f8c7 3828 	str.w	r3, [r7, #2088]	; 0x828
 8001756:	e043      	b.n	80017e0 <main+0x150>
				prueba[i] = 20 * log(FFT_Out[i]/256);
 8001758:	4b90      	ldr	r3, [pc, #576]	; (800199c <main+0x30c>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	f8d7 3828 	ldr.w	r3, [r7, #2088]	; 0x828
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 80019a8 <main+0x318>
 800176c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001770:	ee16 0a90 	vmov	r0, s13
 8001774:	f7fe ff08 	bl	8000588 <__aeabi_f2d>
 8001778:	4603      	mov	r3, r0
 800177a:	460c      	mov	r4, r1
 800177c:	ec44 3b10 	vmov	d0, r3, r4
 8001780:	f00b fb42 	bl	800ce08 <log>
 8001784:	ec51 0b10 	vmov	r0, r1, d0
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	4b87      	ldr	r3, [pc, #540]	; (80019ac <main+0x31c>)
 800178e:	f7fe ff53 	bl	8000638 <__aeabi_dmul>
 8001792:	4603      	mov	r3, r0
 8001794:	460c      	mov	r4, r1
 8001796:	4618      	mov	r0, r3
 8001798:	4621      	mov	r1, r4
 800179a:	f7ff f9fd 	bl	8000b98 <__aeabi_d2iz>
 800179e:	4603      	mov	r3, r0
 80017a0:	b219      	sxth	r1, r3
 80017a2:	f207 4324 	addw	r3, r7, #1060	; 0x424
 80017a6:	f8d7 2828 	ldr.w	r2, [r7, #2088]	; 0x828
 80017aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				suma = suma + prueba[i];
 80017ae:	f207 4324 	addw	r3, r7, #1060	; 0x424
 80017b2:	f8d7 2828 	ldr.w	r2, [r7, #2088]	; 0x828
 80017b6:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017c2:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 80017c6:	ed93 7a00 	vldr	s14, [r3]
 80017ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ce:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 80017d2:	edc3 7a00 	vstr	s15, [r3]
			for (int i = 0; i<(ADC_BUF_LEN); i++){
 80017d6:	f8d7 3828 	ldr.w	r3, [r7, #2088]	; 0x828
 80017da:	3301      	adds	r3, #1
 80017dc:	f8c7 3828 	str.w	r3, [r7, #2088]	; 0x828
 80017e0:	f8d7 3828 	ldr.w	r3, [r7, #2088]	; 0x828
 80017e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017e8:	dbb6      	blt.n	8001758 <main+0xc8>
			}
			//media = (suma + suma_ant) / 2;
			//suma_ant = suma;

			switch (estado){
 80017ea:	4b67      	ldr	r3, [pc, #412]	; (8001988 <main+0x2f8>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	f200 8196 	bhi.w	8001b20 <main+0x490>
 80017f4:	a201      	add	r2, pc, #4	; (adr r2, 80017fc <main+0x16c>)
 80017f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017fa:	bf00      	nop
 80017fc:	08001811 	.word	0x08001811
 8001800:	080018e1 	.word	0x080018e1
 8001804:	080019e1 	.word	0x080019e1
 8001808:	08001a31 	.word	0x08001a31
 800180c:	08001ad5 	.word	0x08001ad5
			case apagados:
				if ((suma<-107000.0f) & (suma>-110000.0f)){
 8001810:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001814:	edd3 7a00 	vldr	s15, [r3]
 8001818:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80019b0 <main+0x320>
 800181c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001824:	bf4c      	ite	mi
 8001826:	2301      	movmi	r3, #1
 8001828:	2300      	movpl	r3, #0
 800182a:	b2da      	uxtb	r2, r3
 800182c:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001830:	edd3 7a00 	vldr	s15, [r3]
 8001834:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80019b4 <main+0x324>
 8001838:	eef4 7ac7 	vcmpe.f32	s15, s14
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	bfcc      	ite	gt
 8001842:	2301      	movgt	r3, #1
 8001844:	2300      	movle	r3, #0
 8001846:	b2db      	uxtb	r3, r3
 8001848:	4013      	ands	r3, r2
 800184a:	b2db      	uxtb	r3, r3
 800184c:	2b00      	cmp	r3, #0
 800184e:	d00f      	beq.n	8001870 <main+0x1e0>
					estado = principal_normal;
 8001850:	4b4d      	ldr	r3, [pc, #308]	; (8001988 <main+0x2f8>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
					strcpy(msg, "Principal Normal\r\n");
 8001856:	463b      	mov	r3, r7
 8001858:	4a57      	ldr	r2, [pc, #348]	; (80019b8 <main+0x328>)
 800185a:	461c      	mov	r4, r3
 800185c:	4615      	mov	r5, r2
 800185e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001860:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001862:	682b      	ldr	r3, [r5, #0]
 8001864:	461a      	mov	r2, r3
 8001866:	8022      	strh	r2, [r4, #0]
 8001868:	3402      	adds	r4, #2
 800186a:	0c1b      	lsrs	r3, r3, #16
 800186c:	7023      	strb	r3, [r4, #0]
					estado = alimentacion_normal;
					strcpy(msg, "Alimentacion Normal\r\n");
				}
				else
					strcpy(msg, "Apagados\r\n");
				break;
 800186e:	e157      	b.n	8001b20 <main+0x490>
				else if ((suma<-120000.0f) & (suma>-123000.0f)){
 8001870:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001874:	edd3 7a00 	vldr	s15, [r3]
 8001878:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80019bc <main+0x32c>
 800187c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001884:	bf4c      	ite	mi
 8001886:	2301      	movmi	r3, #1
 8001888:	2300      	movpl	r3, #0
 800188a:	b2da      	uxtb	r2, r3
 800188c:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001890:	edd3 7a00 	vldr	s15, [r3]
 8001894:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80019c0 <main+0x330>
 8001898:	eef4 7ac7 	vcmpe.f32	s15, s14
 800189c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a0:	bfcc      	ite	gt
 80018a2:	2301      	movgt	r3, #1
 80018a4:	2300      	movle	r3, #0
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	4013      	ands	r3, r2
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d00e      	beq.n	80018ce <main+0x23e>
					estado = alimentacion_normal;
 80018b0:	4b35      	ldr	r3, [pc, #212]	; (8001988 <main+0x2f8>)
 80018b2:	2203      	movs	r2, #3
 80018b4:	701a      	strb	r2, [r3, #0]
					strcpy(msg, "Alimentacion Normal\r\n");
 80018b6:	463b      	mov	r3, r7
 80018b8:	4a42      	ldr	r2, [pc, #264]	; (80019c4 <main+0x334>)
 80018ba:	461c      	mov	r4, r3
 80018bc:	4615      	mov	r5, r2
 80018be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80018c6:	6020      	str	r0, [r4, #0]
 80018c8:	3404      	adds	r4, #4
 80018ca:	8021      	strh	r1, [r4, #0]
				break;
 80018cc:	e128      	b.n	8001b20 <main+0x490>
					strcpy(msg, "Apagados\r\n");
 80018ce:	463b      	mov	r3, r7
 80018d0:	4a3d      	ldr	r2, [pc, #244]	; (80019c8 <main+0x338>)
 80018d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80018d4:	c303      	stmia	r3!, {r0, r1}
 80018d6:	801a      	strh	r2, [r3, #0]
 80018d8:	3302      	adds	r3, #2
 80018da:	0c12      	lsrs	r2, r2, #16
 80018dc:	701a      	strb	r2, [r3, #0]
				break;
 80018de:	e11f      	b.n	8001b20 <main+0x490>

			case principal_normal:
				if ((suma<-97000.0f) & (suma>-102000.0f)){
 80018e0:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 80018e4:	edd3 7a00 	vldr	s15, [r3]
 80018e8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80019cc <main+0x33c>
 80018ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f4:	bf4c      	ite	mi
 80018f6:	2301      	movmi	r3, #1
 80018f8:	2300      	movpl	r3, #0
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001900:	edd3 7a00 	vldr	s15, [r3]
 8001904:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80019d0 <main+0x340>
 8001908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001910:	bfcc      	ite	gt
 8001912:	2301      	movgt	r3, #1
 8001914:	2300      	movle	r3, #0
 8001916:	b2db      	uxtb	r3, r3
 8001918:	4013      	ands	r3, r2
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d00f      	beq.n	8001940 <main+0x2b0>
					estado = principal_maximo;
 8001920:	4b19      	ldr	r3, [pc, #100]	; (8001988 <main+0x2f8>)
 8001922:	2202      	movs	r2, #2
 8001924:	701a      	strb	r2, [r3, #0]
					strcpy(msg, "Principal Maximo\r\n");
 8001926:	463b      	mov	r3, r7
 8001928:	4a2a      	ldr	r2, [pc, #168]	; (80019d4 <main+0x344>)
 800192a:	461c      	mov	r4, r3
 800192c:	4615      	mov	r5, r2
 800192e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001930:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001932:	682b      	ldr	r3, [r5, #0]
 8001934:	461a      	mov	r2, r3
 8001936:	8022      	strh	r2, [r4, #0]
 8001938:	3402      	adds	r4, #2
 800193a:	0c1b      	lsrs	r3, r3, #16
 800193c:	7023      	strb	r3, [r4, #0]
					estado = apagados;
					strcpy(msg, "Apagados\r\n");
				}
				else
					strcpy(msg, "Principal Normal\r\n");
				break;
 800193e:	e0ef      	b.n	8001b20 <main+0x490>
				else if (suma<-130000.0f){
 8001940:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001944:	edd3 7a00 	vldr	s15, [r3]
 8001948:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80019d8 <main+0x348>
 800194c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001954:	d50b      	bpl.n	800196e <main+0x2de>
					estado = apagados;
 8001956:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <main+0x2f8>)
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
					strcpy(msg, "Apagados\r\n");
 800195c:	463b      	mov	r3, r7
 800195e:	4a1a      	ldr	r2, [pc, #104]	; (80019c8 <main+0x338>)
 8001960:	ca07      	ldmia	r2, {r0, r1, r2}
 8001962:	c303      	stmia	r3!, {r0, r1}
 8001964:	801a      	strh	r2, [r3, #0]
 8001966:	3302      	adds	r3, #2
 8001968:	0c12      	lsrs	r2, r2, #16
 800196a:	701a      	strb	r2, [r3, #0]
				break;
 800196c:	e0d8      	b.n	8001b20 <main+0x490>
					strcpy(msg, "Principal Normal\r\n");
 800196e:	463b      	mov	r3, r7
 8001970:	4a11      	ldr	r2, [pc, #68]	; (80019b8 <main+0x328>)
 8001972:	461c      	mov	r4, r3
 8001974:	4615      	mov	r5, r2
 8001976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800197a:	682b      	ldr	r3, [r5, #0]
 800197c:	461a      	mov	r2, r3
 800197e:	8022      	strh	r2, [r4, #0]
 8001980:	3402      	adds	r4, #2
 8001982:	0c1b      	lsrs	r3, r3, #16
 8001984:	7023      	strb	r3, [r4, #0]
				break;
 8001986:	e0cb      	b.n	8001b20 <main+0x490>
 8001988:	20000228 	.word	0x20000228
 800198c:	200003a8 	.word	0x200003a8
 8001990:	2000022c 	.word	0x2000022c
 8001994:	20000358 	.word	0x20000358
 8001998:	000208d5 	.word	0x000208d5
 800199c:	200003a4 	.word	0x200003a4
 80019a0:	200002f4 	.word	0x200002f4
 80019a4:	20000214 	.word	0x20000214
 80019a8:	43800000 	.word	0x43800000
 80019ac:	40340000 	.word	0x40340000
 80019b0:	c7d0fc00 	.word	0xc7d0fc00
 80019b4:	c7d6d800 	.word	0xc7d6d800
 80019b8:	0800dd54 	.word	0x0800dd54
 80019bc:	c7ea6000 	.word	0xc7ea6000
 80019c0:	c7f03c00 	.word	0xc7f03c00
 80019c4:	0800dd68 	.word	0x0800dd68
 80019c8:	0800dd80 	.word	0x0800dd80
 80019cc:	c7bd7400 	.word	0xc7bd7400
 80019d0:	c7c73800 	.word	0xc7c73800
 80019d4:	0800dd8c 	.word	0x0800dd8c
 80019d8:	c7fde800 	.word	0xc7fde800
 80019dc:	c7d4e400 	.word	0xc7d4e400

			case principal_maximo:
				if (suma<-109000.0f){
 80019e0:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 80019e4:	edd3 7a00 	vldr	s15, [r3]
 80019e8:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 80019dc <main+0x34c>
 80019ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f4:	d50f      	bpl.n	8001a16 <main+0x386>
					estado = principal_normal;
 80019f6:	4b5d      	ldr	r3, [pc, #372]	; (8001b6c <main+0x4dc>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	701a      	strb	r2, [r3, #0]
					strcpy(msg, "Principal Normal\r\n");
 80019fc:	463b      	mov	r3, r7
 80019fe:	4a5c      	ldr	r2, [pc, #368]	; (8001b70 <main+0x4e0>)
 8001a00:	461c      	mov	r4, r3
 8001a02:	4615      	mov	r5, r2
 8001a04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a08:	682b      	ldr	r3, [r5, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	8022      	strh	r2, [r4, #0]
 8001a0e:	3402      	adds	r4, #2
 8001a10:	0c1b      	lsrs	r3, r3, #16
 8001a12:	7023      	strb	r3, [r4, #0]
				}
				else
					strcpy(msg, "Principal Maximo\r\n");
				break;
 8001a14:	e084      	b.n	8001b20 <main+0x490>
					strcpy(msg, "Principal Maximo\r\n");
 8001a16:	463b      	mov	r3, r7
 8001a18:	4a56      	ldr	r2, [pc, #344]	; (8001b74 <main+0x4e4>)
 8001a1a:	461c      	mov	r4, r3
 8001a1c:	4615      	mov	r5, r2
 8001a1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a22:	682b      	ldr	r3, [r5, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	8022      	strh	r2, [r4, #0]
 8001a28:	3402      	adds	r4, #2
 8001a2a:	0c1b      	lsrs	r3, r3, #16
 8001a2c:	7023      	strb	r3, [r4, #0]
				break;
 8001a2e:	e077      	b.n	8001b20 <main+0x490>

			case alimentacion_normal:
				if ((suma<-103000.0f) & (suma>-106000.0f)){
 8001a30:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001a34:	edd3 7a00 	vldr	s15, [r3]
 8001a38:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001b78 <main+0x4e8>
 8001a3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a44:	bf4c      	ite	mi
 8001a46:	2301      	movmi	r3, #1
 8001a48:	2300      	movpl	r3, #0
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8001b7c <main+0x4ec>
 8001a58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a60:	bfcc      	ite	gt
 8001a62:	2301      	movgt	r3, #1
 8001a64:	2300      	movle	r3, #0
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	4013      	ands	r3, r2
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d00e      	beq.n	8001a8e <main+0x3fe>
					estado = alimentacion_maximo;
 8001a70:	4b3e      	ldr	r3, [pc, #248]	; (8001b6c <main+0x4dc>)
 8001a72:	2204      	movs	r2, #4
 8001a74:	701a      	strb	r2, [r3, #0]
					strcpy(msg, "Alimentacion Maximo\r\n");
 8001a76:	463b      	mov	r3, r7
 8001a78:	4a41      	ldr	r2, [pc, #260]	; (8001b80 <main+0x4f0>)
 8001a7a:	461c      	mov	r4, r3
 8001a7c:	4615      	mov	r5, r2
 8001a7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a82:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001a86:	6020      	str	r0, [r4, #0]
 8001a88:	3404      	adds	r4, #4
 8001a8a:	8021      	strh	r1, [r4, #0]
					estado = apagados;
					strcpy(msg, "Apagados\r\n");
				}
				else
					strcpy(msg, "Alimentacion Normal\r\n");
				break;
 8001a8c:	e048      	b.n	8001b20 <main+0x490>
				else if (suma<-130000.0f){
 8001a8e:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001a92:	edd3 7a00 	vldr	s15, [r3]
 8001a96:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001b84 <main+0x4f4>
 8001a9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa2:	d50b      	bpl.n	8001abc <main+0x42c>
					estado = apagados;
 8001aa4:	4b31      	ldr	r3, [pc, #196]	; (8001b6c <main+0x4dc>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
					strcpy(msg, "Apagados\r\n");
 8001aaa:	463b      	mov	r3, r7
 8001aac:	4a36      	ldr	r2, [pc, #216]	; (8001b88 <main+0x4f8>)
 8001aae:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ab0:	c303      	stmia	r3!, {r0, r1}
 8001ab2:	801a      	strh	r2, [r3, #0]
 8001ab4:	3302      	adds	r3, #2
 8001ab6:	0c12      	lsrs	r2, r2, #16
 8001ab8:	701a      	strb	r2, [r3, #0]
				break;
 8001aba:	e031      	b.n	8001b20 <main+0x490>
					strcpy(msg, "Alimentacion Normal\r\n");
 8001abc:	463b      	mov	r3, r7
 8001abe:	4a33      	ldr	r2, [pc, #204]	; (8001b8c <main+0x4fc>)
 8001ac0:	461c      	mov	r4, r3
 8001ac2:	4615      	mov	r5, r2
 8001ac4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ac6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ac8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001acc:	6020      	str	r0, [r4, #0]
 8001ace:	3404      	adds	r4, #4
 8001ad0:	8021      	strh	r1, [r4, #0]
				break;
 8001ad2:	e025      	b.n	8001b20 <main+0x490>

			case alimentacion_maximo:
				if (suma<-120000.0f){
 8001ad4:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001ad8:	edd3 7a00 	vldr	s15, [r3]
 8001adc:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001b90 <main+0x500>
 8001ae0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae8:	d50e      	bpl.n	8001b08 <main+0x478>
					estado = alimentacion_normal;
 8001aea:	4b20      	ldr	r3, [pc, #128]	; (8001b6c <main+0x4dc>)
 8001aec:	2203      	movs	r2, #3
 8001aee:	701a      	strb	r2, [r3, #0]
					strcpy(msg, "Alimentacion Normal\r\n");
 8001af0:	463b      	mov	r3, r7
 8001af2:	4a26      	ldr	r2, [pc, #152]	; (8001b8c <main+0x4fc>)
 8001af4:	461c      	mov	r4, r3
 8001af6:	4615      	mov	r5, r2
 8001af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001afa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001afc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b00:	6020      	str	r0, [r4, #0]
 8001b02:	3404      	adds	r4, #4
 8001b04:	8021      	strh	r1, [r4, #0]
				}
				else
					strcpy(msg, "Alimentacion Maximo\r\n");
				break;
 8001b06:	e00a      	b.n	8001b1e <main+0x48e>
					strcpy(msg, "Alimentacion Maximo\r\n");
 8001b08:	463b      	mov	r3, r7
 8001b0a:	4a1d      	ldr	r2, [pc, #116]	; (8001b80 <main+0x4f0>)
 8001b0c:	461c      	mov	r4, r3
 8001b0e:	4615      	mov	r5, r2
 8001b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b14:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b18:	6020      	str	r0, [r4, #0]
 8001b1a:	3404      	adds	r4, #4
 8001b1c:	8021      	strh	r1, [r4, #0]
				break;
 8001b1e:	bf00      	nop

			}
//			HAL_UART_Transmit(&huart2, &msg, strlen(msg), 100000000);

			toSend[0] = 0x3e3e;
 8001b20:	f107 0320 	add.w	r3, r7, #32
 8001b24:	f643 623e 	movw	r2, #15934	; 0x3e3e
 8001b28:	801a      	strh	r2, [r3, #0]
			memcpy(&toSend[1], &prueba, sizeof(prueba));
 8001b2a:	f107 0320 	add.w	r3, r7, #32
 8001b2e:	f207 4224 	addw	r2, r7, #1060	; 0x424
 8001b32:	3302      	adds	r3, #2
 8001b34:	4611      	mov	r1, r2
 8001b36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f00b f848 	bl	800cbd0 <memcpy>
			HAL_UART_Transmit(&huart2, &toSend, sizeof(toSend), 100000000);
 8001b40:	f107 0120 	add.w	r1, r7, #32
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <main+0x504>)
 8001b46:	f240 4202 	movw	r2, #1026	; 0x402
 8001b4a:	4813      	ldr	r0, [pc, #76]	; (8001b98 <main+0x508>)
 8001b4c:	f005 fcd6 	bl	80074fc <HAL_UART_Transmit>
			HAL_Delay(100);
 8001b50:	2064      	movs	r0, #100	; 0x64
 8001b52:	f000 fec3 	bl	80028dc <HAL_Delay>
						//CDC_Transmit_FS(&msg, strlen(msg));
			//			MX_USB_DEVICE_Init();
			//CDC_Transmit_FS(&toSend, sizeof(toSend));

			HAL_ADC_Start_DMA(&hadc1, (int32_t*)adc_buf, ADC_BUF_LEN);
 8001b56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b5a:	4910      	ldr	r1, [pc, #64]	; (8001b9c <main+0x50c>)
 8001b5c:	4810      	ldr	r0, [pc, #64]	; (8001ba0 <main+0x510>)
 8001b5e:	f001 fa51 	bl	8003004 <HAL_ADC_Start_DMA>
			//HAL_Delay(10);
			completo = 0;
 8001b62:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <main+0x514>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
		if (completo==1)
 8001b68:	e5d7      	b.n	800171a <main+0x8a>
 8001b6a:	bf00      	nop
 8001b6c:	20000228 	.word	0x20000228
 8001b70:	0800dd54 	.word	0x0800dd54
 8001b74:	0800dd8c 	.word	0x0800dd8c
 8001b78:	c7c92c00 	.word	0xc7c92c00
 8001b7c:	c7cf0800 	.word	0xc7cf0800
 8001b80:	0800dda0 	.word	0x0800dda0
 8001b84:	c7fde800 	.word	0xc7fde800
 8001b88:	0800dd80 	.word	0x0800dd80
 8001b8c:	0800dd68 	.word	0x0800dd68
 8001b90:	c7ea6000 	.word	0xc7ea6000
 8001b94:	05f5e100 	.word	0x05f5e100
 8001b98:	200007a8 	.word	0x200007a8
 8001b9c:	200003a8 	.word	0x200003a8
 8001ba0:	2000022c 	.word	0x2000022c
 8001ba4:	20000214 	.word	0x20000214

08001ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b0be      	sub	sp, #248	; 0xf8
 8001bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bae:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001bb2:	2244      	movs	r2, #68	; 0x44
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f00b f815 	bl	800cbe6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bbc:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	229c      	movs	r2, #156	; 0x9c
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f00b f807 	bl	800cbe6 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bd8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bdc:	f003 ff40 	bl	8005a60 <HAL_PWREx_ControlVoltageScaling>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <SystemClock_Config+0x42>
  {
    Error_Handler();
 8001be6:	f000 fc21 	bl	800242c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001bea:	2322      	movs	r3, #34	; 0x22
 8001bec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bf4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bfe:	2340      	movs	r3, #64	; 0x40
 8001c00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c04:	2300      	movs	r3, #0
 8001c06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c0a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 ffea 	bl	8005be8 <HAL_RCC_OscConfig>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001c1a:	f000 fc07 	bl	800242c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c1e:	230f      	movs	r3, #15
 8001c20:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c24:	2301      	movs	r3, #1
 8001c26:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c36:	2300      	movs	r3, #0
 8001c38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c3c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f004 fbf6 	bl	8006434 <HAL_RCC_ClockConfig>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001c4e:	f000 fbed 	bl	800242c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USB
 8001c52:	f246 0302 	movw	r3, #24578	; 0x6002
 8001c56:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001c5c:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001c60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001c64:	2300      	movs	r3, #0
 8001c66:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f004 fe8e 	bl	800698c <HAL_RCCEx_PeriphCLKConfig>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001c76:	f000 fbd9 	bl	800242c <Error_Handler>
  }
}
 8001c7a:	bf00      	nop
 8001c7c:	37f8      	adds	r7, #248	; 0xf8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
	...

08001c84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
 8001c96:	611a      	str	r2, [r3, #16]
 8001c98:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c9a:	4b29      	ldr	r3, [pc, #164]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001c9c:	4a29      	ldr	r2, [pc, #164]	; (8001d44 <MX_ADC1_Init+0xc0>)
 8001c9e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8001ca0:	4b27      	ldr	r3, [pc, #156]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001ca2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ca6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ca8:	4b25      	ldr	r3, [pc, #148]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cae:	4b24      	ldr	r3, [pc, #144]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001cb4:	4b22      	ldr	r3, [pc, #136]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001cba:	4b21      	ldr	r3, [pc, #132]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cbc:	2204      	movs	r2, #4
 8001cbe:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001cc0:	4b1f      	ldr	r3, [pc, #124]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001cc6:	4b1e      	ldr	r3, [pc, #120]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001ccc:	4b1c      	ldr	r3, [pc, #112]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cd2:	4b1b      	ldr	r3, [pc, #108]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cda:	4b19      	ldr	r3, [pc, #100]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ce0:	4b17      	ldr	r3, [pc, #92]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001ce6:	4b16      	ldr	r3, [pc, #88]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001ce8:	2201      	movs	r2, #1
 8001cea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001cee:	4b14      	ldr	r3, [pc, #80]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001cf4:	4b12      	ldr	r3, [pc, #72]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cfc:	4810      	ldr	r0, [pc, #64]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001cfe:	f001 f837 	bl	8002d70 <HAL_ADC_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001d08:	f000 fb90 	bl	800242c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <MX_ADC1_Init+0xc4>)
 8001d0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d10:	2306      	movs	r3, #6
 8001d12:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001d18:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <MX_ADC1_Init+0xc8>)
 8001d1a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d1c:	2304      	movs	r3, #4
 8001d1e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d24:	463b      	mov	r3, r7
 8001d26:	4619      	mov	r1, r3
 8001d28:	4805      	ldr	r0, [pc, #20]	; (8001d40 <MX_ADC1_Init+0xbc>)
 8001d2a:	f001 fa5b 	bl	80031e4 <HAL_ADC_ConfigChannel>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001d34:	f000 fb7a 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d38:	bf00      	nop
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	2000022c 	.word	0x2000022c
 8001d44:	50040000 	.word	0x50040000
 8001d48:	04300002 	.word	0x04300002
 8001d4c:	407f0000 	.word	0x407f0000

08001d50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d54:	4b22      	ldr	r3, [pc, #136]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d56:	4a23      	ldr	r2, [pc, #140]	; (8001de4 <MX_USART2_UART_Init+0x94>)
 8001d58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d5a:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d62:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d68:	4b1d      	ldr	r3, [pc, #116]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d74:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d76:	220c      	movs	r2, #12
 8001d78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7a:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d80:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d86:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d8c:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d92:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d98:	4811      	ldr	r0, [pc, #68]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001d9a:	f005 fb5f 	bl	800745c <HAL_UART_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001da4:	f000 fb42 	bl	800242c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001da8:	2100      	movs	r1, #0
 8001daa:	480d      	ldr	r0, [pc, #52]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001dac:	f006 f8b3 	bl	8007f16 <HAL_UARTEx_SetTxFifoThreshold>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001db6:	f000 fb39 	bl	800242c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4808      	ldr	r0, [pc, #32]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001dbe:	f006 f8e8 	bl	8007f92 <HAL_UARTEx_SetRxFifoThreshold>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001dc8:	f000 fb30 	bl	800242c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001dcc:	4804      	ldr	r0, [pc, #16]	; (8001de0 <MX_USART2_UART_Init+0x90>)
 8001dce:	f006 f869 	bl	8007ea4 <HAL_UARTEx_DisableFifoMode>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001dd8:	f000 fb28 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200007a8 	.word	0x200007a8
 8001de4:	40004400 	.word	0x40004400

08001de8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001dee:	4b16      	ldr	r3, [pc, #88]	; (8001e48 <MX_DMA_Init+0x60>)
 8001df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001df2:	4a15      	ldr	r2, [pc, #84]	; (8001e48 <MX_DMA_Init+0x60>)
 8001df4:	f043 0304 	orr.w	r3, r3, #4
 8001df8:	6493      	str	r3, [r2, #72]	; 0x48
 8001dfa:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <MX_DMA_Init+0x60>)
 8001dfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dfe:	f003 0304 	and.w	r3, r3, #4
 8001e02:	607b      	str	r3, [r7, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e06:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <MX_DMA_Init+0x60>)
 8001e08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e0a:	4a0f      	ldr	r2, [pc, #60]	; (8001e48 <MX_DMA_Init+0x60>)
 8001e0c:	f043 0301 	orr.w	r3, r3, #1
 8001e10:	6493      	str	r3, [r2, #72]	; 0x48
 8001e12:	4b0d      	ldr	r3, [pc, #52]	; (8001e48 <MX_DMA_Init+0x60>)
 8001e14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	603b      	str	r3, [r7, #0]
 8001e1c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2100      	movs	r1, #0
 8001e22:	200b      	movs	r0, #11
 8001e24:	f002 f8ad 	bl	8003f82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e28:	200b      	movs	r0, #11
 8001e2a:	f002 f8c6 	bl	8003fba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2100      	movs	r1, #0
 8001e32:	200c      	movs	r0, #12
 8001e34:	f002 f8a5 	bl	8003f82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001e38:	200c      	movs	r0, #12
 8001e3a:	f002 f8be 	bl	8003fba <HAL_NVIC_EnableIRQ>

}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40021000 	.word	0x40021000

08001e4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08e      	sub	sp, #56	; 0x38
 8001e50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	605a      	str	r2, [r3, #4]
 8001e5c:	609a      	str	r2, [r3, #8]
 8001e5e:	60da      	str	r2, [r3, #12]
 8001e60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e62:	4bb6      	ldr	r3, [pc, #728]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e66:	4ab5      	ldr	r2, [pc, #724]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001e68:	f043 0310 	orr.w	r3, r3, #16
 8001e6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e6e:	4bb3      	ldr	r3, [pc, #716]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e72:	f003 0310 	and.w	r3, r3, #16
 8001e76:	623b      	str	r3, [r7, #32]
 8001e78:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7a:	4bb0      	ldr	r3, [pc, #704]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e7e:	4aaf      	ldr	r2, [pc, #700]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001e80:	f043 0302 	orr.w	r3, r3, #2
 8001e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e86:	4bad      	ldr	r3, [pc, #692]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	61fb      	str	r3, [r7, #28]
 8001e90:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e92:	4baa      	ldr	r3, [pc, #680]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e96:	4aa9      	ldr	r2, [pc, #676]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001e98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e9e:	4ba7      	ldr	r3, [pc, #668]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ea6:	61bb      	str	r3, [r7, #24]
 8001ea8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eaa:	4ba4      	ldr	r3, [pc, #656]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eae:	4aa3      	ldr	r2, [pc, #652]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001eb0:	f043 0304 	orr.w	r3, r3, #4
 8001eb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eb6:	4ba1      	ldr	r3, [pc, #644]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eba:	f003 0304 	and.w	r3, r3, #4
 8001ebe:	617b      	str	r3, [r7, #20]
 8001ec0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	4b9e      	ldr	r3, [pc, #632]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec6:	4a9d      	ldr	r2, [pc, #628]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ece:	4b9b      	ldr	r3, [pc, #620]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	613b      	str	r3, [r7, #16]
 8001ed8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eda:	4b98      	ldr	r3, [pc, #608]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ede:	4a97      	ldr	r2, [pc, #604]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001ee0:	f043 0308 	orr.w	r3, r3, #8
 8001ee4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ee6:	4b95      	ldr	r3, [pc, #596]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ef2:	4b92      	ldr	r3, [pc, #584]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef6:	4a91      	ldr	r2, [pc, #580]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001ef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001efc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001efe:	4b8f      	ldr	r3, [pc, #572]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8001f0a:	f003 fe5d 	bl	8005bc8 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f0e:	4b8b      	ldr	r3, [pc, #556]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f12:	4a8a      	ldr	r2, [pc, #552]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001f14:	f043 0320 	orr.w	r3, r3, #32
 8001f18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f1a:	4b88      	ldr	r3, [pc, #544]	; (800213c <MX_GPIO_Init+0x2f0>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	f003 0320 	and.w	r3, r3, #32
 8001f22:	607b      	str	r3, [r7, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_Pin|DCDC_2_EN_Pin, GPIO_PIN_RESET);
 8001f26:	2200      	movs	r2, #0
 8001f28:	f242 0102 	movw	r1, #8194	; 0x2002
 8001f2c:	4884      	ldr	r0, [pc, #528]	; (8002140 <MX_GPIO_Init+0x2f4>)
 8001f2e:	f002 fcbf 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED2_Pin|WIFI_WAKEUP_Pin|CS_DH_Pin|EX_RESET_Pin, GPIO_PIN_RESET);
 8001f32:	2200      	movs	r2, #0
 8001f34:	f648 0181 	movw	r1, #34945	; 0x8881
 8001f38:	4882      	ldr	r0, [pc, #520]	; (8002144 <MX_GPIO_Init+0x2f8>)
 8001f3a:	f002 fcb9 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_RESET);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f48:	f002 fcb2 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, GPIO_PIN_RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2140      	movs	r1, #64	; 0x40
 8001f50:	487d      	ldr	r0, [pc, #500]	; (8002148 <MX_GPIO_Init+0x2fc>)
 8001f52:	f002 fcad 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CS_WIFI_Pin|C_EN_Pin|CS_ADWB_Pin|STSAFE_RESET_Pin
 8001f56:	2200      	movs	r2, #0
 8001f58:	f247 5128 	movw	r1, #29992	; 0x7528
 8001f5c:	487b      	ldr	r0, [pc, #492]	; (800214c <MX_GPIO_Init+0x300>)
 8001f5e:	f002 fca7 	bl	80048b0 <HAL_GPIO_WritePin>
                          |WIFI_BOOT0_Pin|CS_DHC_Pin|SEL3_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, BLE_SPI_CS_Pin|SEL1_2_Pin, GPIO_PIN_RESET);
 8001f62:	2200      	movs	r2, #0
 8001f64:	2121      	movs	r1, #33	; 0x21
 8001f66:	487a      	ldr	r0, [pc, #488]	; (8002150 <MX_GPIO_Init+0x304>)
 8001f68:	f002 fca2 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_MOSI_p2_Pin|PB11_Pin, GPIO_PIN_RESET);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 8001f72:	4878      	ldr	r0, [pc, #480]	; (8002154 <MX_GPIO_Init+0x308>)
 8001f74:	f002 fc9c 	bl	80048b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BOOT0_PE0_Pin BLE_TEST8_Pin */
  GPIO_InitStruct.Pin = BOOT0_PE0_Pin|BLE_TEST8_Pin;
 8001f78:	f240 4301 	movw	r3, #1025	; 0x401
 8001f7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	486c      	ldr	r0, [pc, #432]	; (8002140 <MX_GPIO_Init+0x2f4>)
 8001f8e:	f002 fafd 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB9_Pin PB8_Pin PB14_Pin CHRGB0_Pin */
  GPIO_InitStruct.Pin = PB9_Pin|PB8_Pin|PB14_Pin|CHRGB0_Pin;
 8001f92:	f244 3301 	movw	r3, #17153	; 0x4301
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	486b      	ldr	r0, [pc, #428]	; (8002154 <MX_GPIO_Init+0x308>)
 8001fa8:	f002 faf0 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT0_PE0H3_Pin */
  GPIO_InitStruct.Pin = BOOT0_PE0H3_Pin;
 8001fac:	2308      	movs	r3, #8
 8001fae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT0_PE0H3_GPIO_Port, &GPIO_InitStruct);
 8001fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4866      	ldr	r0, [pc, #408]	; (8002158 <MX_GPIO_Init+0x30c>)
 8001fc0:	f002 fae4 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI3_MISO_Pin SPI3_MOSI_Pin SPI3_CLK_Pin */
  GPIO_InitStruct.Pin = SPI3_MISO_Pin|SPI3_MOSI_Pin|SPI3_CLK_Pin;
 8001fc4:	2338      	movs	r3, #56	; 0x38
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001fd4:	2306      	movs	r3, #6
 8001fd6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fdc:	4619      	mov	r1, r3
 8001fde:	485d      	ldr	r0, [pc, #372]	; (8002154 <MX_GPIO_Init+0x308>)
 8001fe0:	f002 fad4 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_D3_Pin SDMMC_D2_Pin SDMMC_D1_Pin SDMMC_CK_Pin
                           SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D3_Pin|SDMMC_D2_Pin|SDMMC_D1_Pin|SDMMC_CK_Pin
 8001fe4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDMMC_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001ff6:	230c      	movs	r3, #12
 8001ff8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ffe:	4619      	mov	r1, r3
 8002000:	4851      	ldr	r0, [pc, #324]	; (8002148 <MX_GPIO_Init+0x2fc>)
 8002002:	f002 fac3 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_TEST9_Pin WIFI_DRDY_Pin INT1_DHC_Pin INT_STT_Pin
                           INT1_ADWB_Pin */
  GPIO_InitStruct.Pin = BLE_TEST9_Pin|WIFI_DRDY_Pin|INT1_DHC_Pin|INT_STT_Pin
 8002006:	f64c 1308 	movw	r3, #51464	; 0xc908
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
                          |INT1_ADWB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800200c:	4b53      	ldr	r3, [pc, #332]	; (800215c <MX_GPIO_Init+0x310>)
 800200e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002014:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002018:	4619      	mov	r1, r3
 800201a:	4849      	ldr	r0, [pc, #292]	; (8002140 <MX_GPIO_Init+0x2f4>)
 800201c:	f002 fab6 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CLK_Pin */
  GPIO_InitStruct.Pin = SPI2_CLK_Pin;
 8002020:	2302      	movs	r3, #2
 8002022:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002024:	2302      	movs	r3, #2
 8002026:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202c:	2303      	movs	r3, #3
 800202e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002030:	2305      	movs	r3, #5
 8002032:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SPI2_CLK_GPIO_Port, &GPIO_InitStruct);
 8002034:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002038:	4619      	mov	r1, r3
 800203a:	4842      	ldr	r0, [pc, #264]	; (8002144 <MX_GPIO_Init+0x2f8>)
 800203c:	f002 faa6 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : EX_PWM_Pin */
  GPIO_InitStruct.Pin = EX_PWM_Pin;
 8002040:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002044:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002046:	2302      	movs	r3, #2
 8002048:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204e:	2300      	movs	r3, #0
 8002050:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002052:	2301      	movs	r3, #1
 8002054:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(EX_PWM_GPIO_Port, &GPIO_InitStruct);
 8002056:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800205a:	4619      	mov	r1, r3
 800205c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002060:	f002 fa94 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_SCK_A_Pin SAI1_MCLK_A_Pin SAI1_FS_A_DFSDM_D3_Pin SAI1_SD_A_Pin
                           SAI1_SD_B_Pin */
  GPIO_InitStruct.Pin = SAI1_SCK_A_Pin|SAI1_MCLK_A_Pin|SAI1_FS_A_DFSDM_D3_Pin|SAI1_SD_A_Pin
 8002064:	23f4      	movs	r3, #244	; 0xf4
 8002066:	627b      	str	r3, [r7, #36]	; 0x24
                          |SAI1_SD_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002068:	2302      	movs	r3, #2
 800206a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002070:	2300      	movs	r3, #0
 8002072:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002074:	230d      	movs	r3, #13
 8002076:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800207c:	4619      	mov	r1, r3
 800207e:	4830      	ldr	r0, [pc, #192]	; (8002140 <MX_GPIO_Init+0x2f4>)
 8002080:	f002 fa84 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin DCDC_2_EN_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|DCDC_2_EN_Pin;
 8002084:	f242 0302 	movw	r3, #8194	; 0x2002
 8002088:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208a:	2301      	movs	r3, #1
 800208c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002092:	2300      	movs	r3, #0
 8002094:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002096:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800209a:	4619      	mov	r1, r3
 800209c:	4828      	ldr	r0, [pc, #160]	; (8002140 <MX_GPIO_Init+0x2f4>)
 800209e:	f002 fa75 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin WIFI_WAKEUP_Pin CS_DH_Pin EX_RESET_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WIFI_WAKEUP_Pin|CS_DH_Pin|EX_RESET_Pin;
 80020a2:	f648 0381 	movw	r3, #34945	; 0x8881
 80020a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a8:	2301      	movs	r3, #1
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	2300      	movs	r3, #0
 80020b2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b8:	4619      	mov	r1, r3
 80020ba:	4822      	ldr	r0, [pc, #136]	; (8002144 <MX_GPIO_Init+0x2f8>)
 80020bc:	f002 fa66 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10_Pin PA9_Pin PA0_Pin DAC1_OUT1_Pin
                           PA1_Pin */
  GPIO_InitStruct.Pin = PA10_Pin|PA9_Pin|PA0_Pin|DAC1_OUT1_Pin
 80020c0:	f240 6313 	movw	r3, #1555	; 0x613
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
                          |PA1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020c6:	2303      	movs	r3, #3
 80020c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d2:	4619      	mov	r1, r3
 80020d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d8:	f002 fa58 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN5_Pin DFSDM1_D7_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN5_Pin|DFSDM1_D7_Pin;
 80020dc:	f44f 6388 	mov.w	r3, #1088	; 0x440
 80020e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e2:	2302      	movs	r3, #2
 80020e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020e6:	2302      	movs	r3, #2
 80020e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ea:	2303      	movs	r3, #3
 80020ec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80020ee:	2306      	movs	r3, #6
 80020f0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f6:	4619      	mov	r1, r3
 80020f8:	4816      	ldr	r0, [pc, #88]	; (8002154 <MX_GPIO_Init+0x308>)
 80020fa:	f002 fa47 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12_Pin PG10_Pin PG9_Pin */
  GPIO_InitStruct.Pin = PG12_Pin|PG10_Pin|PG9_Pin;
 80020fe:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 8002102:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002104:	2303      	movs	r3, #3
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800210c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002110:	4619      	mov	r1, r3
 8002112:	480f      	ldr	r0, [pc, #60]	; (8002150 <MX_GPIO_Init+0x304>)
 8002114:	f002 fa3a 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8002118:	2304      	movs	r3, #4
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002124:	2303      	movs	r3, #3
 8002126:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002128:	230c      	movs	r3, #12
 800212a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 800212c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002130:	4619      	mov	r1, r3
 8002132:	4804      	ldr	r0, [pc, #16]	; (8002144 <MX_GPIO_Init+0x2f8>)
 8002134:	f002 fa2a 	bl	800458c <HAL_GPIO_Init>
 8002138:	e012      	b.n	8002160 <MX_GPIO_Init+0x314>
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
 8002140:	48001000 	.word	0x48001000
 8002144:	48000c00 	.word	0x48000c00
 8002148:	48000800 	.word	0x48000800
 800214c:	48001400 	.word	0x48001400
 8002150:	48001800 	.word	0x48001800
 8002154:	48000400 	.word	0x48000400
 8002158:	48001c00 	.word	0x48001c00
 800215c:	10110000 	.word	0x10110000

  /*Configure GPIO pin : BLE_RST_Pin */
  GPIO_InitStruct.Pin = BLE_RST_Pin;
 8002160:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002164:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002166:	2301      	movs	r3, #1
 8002168:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216e:	2300      	movs	r3, #0
 8002170:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BLE_RST_GPIO_Port, &GPIO_InitStruct);
 8002172:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002176:	4619      	mov	r1, r3
 8002178:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800217c:	f002 fa06 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_RST_Pin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin;
 8002180:	2340      	movs	r3, #64	; 0x40
 8002182:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002184:	2301      	movs	r3, #1
 8002186:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218c:	2300      	movs	r3, #0
 800218e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WIFI_RST_GPIO_Port, &GPIO_InitStruct);
 8002190:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002194:	4619      	mov	r1, r3
 8002196:	4891      	ldr	r0, [pc, #580]	; (80023dc <MX_GPIO_Init+0x590>)
 8002198:	f002 f9f8 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C2_SMBA_Pin I2C2_SDA_Pin I2C2_SDAF0_Pin */
  GPIO_InitStruct.Pin = I2C2_SMBA_Pin|I2C2_SDA_Pin|I2C2_SDAF0_Pin;
 800219c:	2307      	movs	r3, #7
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021a0:	2312      	movs	r3, #18
 80021a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021a4:	2301      	movs	r3, #1
 80021a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a8:	2303      	movs	r3, #3
 80021aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80021ac:	2304      	movs	r3, #4
 80021ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021b4:	4619      	mov	r1, r3
 80021b6:	488a      	ldr	r0, [pc, #552]	; (80023e0 <MX_GPIO_Init+0x594>)
 80021b8:	f002 f9e8 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_WIFI_Pin C_EN_Pin CS_ADWB_Pin STSAFE_RESET_Pin
                           WIFI_BOOT0_Pin CS_DHC_Pin SEL3_4_Pin */
  GPIO_InitStruct.Pin = CS_WIFI_Pin|C_EN_Pin|CS_ADWB_Pin|STSAFE_RESET_Pin
 80021bc:	f247 5328 	movw	r3, #29992	; 0x7528
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
                          |WIFI_BOOT0_Pin|CS_DHC_Pin|SEL3_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c2:	2301      	movs	r3, #1
 80021c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ca:	2300      	movs	r3, #0
 80021cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021d2:	4619      	mov	r1, r3
 80021d4:	4882      	ldr	r0, [pc, #520]	; (80023e0 <MX_GPIO_Init+0x594>)
 80021d6:	f002 f9d9 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C3_SDA_Pin I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin|I2C3_SCL_Pin;
 80021da:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80021de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021e0:	2312      	movs	r3, #18
 80021e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021e4:	2301      	movs	r3, #1
 80021e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e8:	2303      	movs	r3, #3
 80021ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021ec:	2304      	movs	r3, #4
 80021ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021f4:	4619      	mov	r1, r3
 80021f6:	487b      	ldr	r0, [pc, #492]	; (80023e4 <MX_GPIO_Init+0x598>)
 80021f8:	f002 f9c8 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_SEL_Pin */
  GPIO_InitStruct.Pin = SW_SEL_Pin;
 80021fc:	2340      	movs	r3, #64	; 0x40
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002200:	2302      	movs	r3, #2
 8002202:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002208:	2302      	movs	r3, #2
 800220a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800220c:	2302      	movs	r3, #2
 800220e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SW_SEL_GPIO_Port, &GPIO_InitStruct);
 8002210:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002214:	4619      	mov	r1, r3
 8002216:	4872      	ldr	r0, [pc, #456]	; (80023e0 <MX_GPIO_Init+0x594>)
 8002218:	f002 f9b8 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT2_DHC_Pin PGOOD_Pin INT_M_Pin */
  GPIO_InitStruct.Pin = INT2_DHC_Pin|PGOOD_Pin|INT_M_Pin;
 800221c:	f44f 7324 	mov.w	r3, #656	; 0x290
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002222:	4b71      	ldr	r3, [pc, #452]	; (80023e8 <MX_GPIO_Init+0x59c>)
 8002224:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800222a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800222e:	4619      	mov	r1, r3
 8002230:	486b      	ldr	r0, [pc, #428]	; (80023e0 <MX_GPIO_Init+0x594>)
 8002232:	f002 f9ab 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_MISO_Pin SPI1_MOSI_Pin SPI1_CLK_Pin */
  GPIO_InitStruct.Pin = SPI1_MISO_Pin|SPI1_MOSI_Pin|SPI1_CLK_Pin;
 8002236:	231c      	movs	r3, #28
 8002238:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002242:	2303      	movs	r3, #3
 8002244:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002246:	2305      	movs	r3, #5
 8002248:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800224a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800224e:	4619      	mov	r1, r3
 8002250:	4864      	ldr	r0, [pc, #400]	; (80023e4 <MX_GPIO_Init+0x598>)
 8002252:	f002 f99b 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_SPI_CS_Pin SEL1_2_Pin */
  GPIO_InitStruct.Pin = BLE_SPI_CS_Pin|SEL1_2_Pin;
 8002256:	2321      	movs	r3, #33	; 0x21
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225a:	2301      	movs	r3, #1
 800225c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002262:	2300      	movs	r3, #0
 8002264:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002266:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800226a:	4619      	mov	r1, r3
 800226c:	485d      	ldr	r0, [pc, #372]	; (80023e4 <MX_GPIO_Init+0x598>)
 800226e:	f002 f98d 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_HTS_Pin BLE_INT_Pin */
  GPIO_InitStruct.Pin = INT_HTS_Pin|BLE_INT_Pin;
 8002272:	2342      	movs	r3, #66	; 0x42
 8002274:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002276:	4b5c      	ldr	r3, [pc, #368]	; (80023e8 <MX_GPIO_Init+0x59c>)
 8002278:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800227e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002282:	4619      	mov	r1, r3
 8002284:	4857      	ldr	r0, [pc, #348]	; (80023e4 <MX_GPIO_Init+0x598>)
 8002286:	f002 f981 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C4_SCL_Pin I2C4_SDA_Pin */
  GPIO_InitStruct.Pin = I2C4_SCL_Pin|I2C4_SDA_Pin;
 800228a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002290:	2312      	movs	r3, #18
 8002292:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002294:	2301      	movs	r3, #1
 8002296:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002298:	2303      	movs	r3, #3
 800229a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800229c:	2304      	movs	r3, #4
 800229e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a4:	4619      	mov	r1, r3
 80022a6:	4851      	ldr	r0, [pc, #324]	; (80023ec <MX_GPIO_Init+0x5a0>)
 80022a8:	f002 f970 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MISO_Pin SPI2_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin;
 80022ac:	230c      	movs	r3, #12
 80022ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b0:	2302      	movs	r3, #2
 80022b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b8:	2303      	movs	r3, #3
 80022ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80022bc:	2305      	movs	r3, #5
 80022be:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022c4:	4619      	mov	r1, r3
 80022c6:	4845      	ldr	r0, [pc, #276]	; (80023dc <MX_GPIO_Init+0x590>)
 80022c8:	f002 f960 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT2_ADWB_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = INT2_ADWB_Pin|SD_DETECT_Pin;
 80022cc:	f241 0304 	movw	r3, #4100	; 0x1004
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d2:	2300      	movs	r3, #0
 80022d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022de:	4619      	mov	r1, r3
 80022e0:	4843      	ldr	r0, [pc, #268]	; (80023f0 <MX_GPIO_Init+0x5a4>)
 80022e2:	f002 f953 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : CHRG_Pin */
  GPIO_InitStruct.Pin = CHRG_Pin;
 80022e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CHRG_GPIO_Port, &GPIO_InitStruct);
 80022f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022f8:	4619      	mov	r1, r3
 80022fa:	4839      	ldr	r0, [pc, #228]	; (80023e0 <MX_GPIO_Init+0x594>)
 80022fc:	f002 f946 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_PWR_Pin */
  GPIO_InitStruct.Pin = BUTTON_PWR_Pin;
 8002300:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002304:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002306:	4b38      	ldr	r3, [pc, #224]	; (80023e8 <MX_GPIO_Init+0x59c>)
 8002308:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BUTTON_PWR_GPIO_Port, &GPIO_InitStruct);
 800230e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002312:	4619      	mov	r1, r3
 8002314:	4835      	ldr	r0, [pc, #212]	; (80023ec <MX_GPIO_Init+0x5a0>)
 8002316:	f002 f939 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : USART3_RX_Pin USART3_TX_Pin */
  GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 800231a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800231e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002320:	2302      	movs	r3, #2
 8002322:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002324:	2300      	movs	r3, #0
 8002326:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002328:	2303      	movs	r3, #3
 800232a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800232c:	2307      	movs	r3, #7
 800232e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002330:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002334:	4619      	mov	r1, r3
 8002336:	482d      	ldr	r0, [pc, #180]	; (80023ec <MX_GPIO_Init+0x5a0>)
 8002338:	f002 f928 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : USART3_RTS_Pin USART3_CTS_Pin */
  GPIO_InitStruct.Pin = USART3_RTS_Pin|USART3_CTS_Pin;
 800233c:	f242 0302 	movw	r3, #8194	; 0x2002
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002342:	2302      	movs	r3, #2
 8002344:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002346:	2300      	movs	r3, #0
 8002348:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234a:	2303      	movs	r3, #3
 800234c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800234e:	2307      	movs	r3, #7
 8002350:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002356:	4619      	mov	r1, r3
 8002358:	4825      	ldr	r0, [pc, #148]	; (80023f0 <MX_GPIO_Init+0x5a4>)
 800235a:	f002 f917 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 800235e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	2302      	movs	r3, #2
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002368:	2302      	movs	r3, #2
 800236a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236c:	2303      	movs	r3, #3
 800236e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002370:	2306      	movs	r3, #6
 8002372:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8002374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002378:	4619      	mov	r1, r3
 800237a:	481e      	ldr	r0, [pc, #120]	; (80023f4 <MX_GPIO_Init+0x5a8>)
 800237c:	f002 f906 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MOSI_p2_Pin PB11_Pin */
  GPIO_InitStruct.Pin = SPI2_MOSI_p2_Pin|PB11_Pin;
 8002380:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 8002384:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002386:	2301      	movs	r3, #1
 8002388:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238a:	2300      	movs	r3, #0
 800238c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238e:	2300      	movs	r3, #0
 8002390:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002392:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002396:	4619      	mov	r1, r3
 8002398:	4815      	ldr	r0, [pc, #84]	; (80023f0 <MX_GPIO_Init+0x5a4>)
 800239a:	f002 f8f7 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : INT2_DH_Pin */
  GPIO_InitStruct.Pin = INT2_DH_Pin;
 800239e:	2304      	movs	r3, #4
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023a2:	4b11      	ldr	r3, [pc, #68]	; (80023e8 <MX_GPIO_Init+0x59c>)
 80023a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(INT2_DH_GPIO_Port, &GPIO_InitStruct);
 80023aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ae:	4619      	mov	r1, r3
 80023b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023b4:	f002 f8ea 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE12_Pin */
  GPIO_InitStruct.Pin = PE12_Pin;
 80023b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023be:	2303      	movs	r3, #3
 80023c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PE12_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ca:	4619      	mov	r1, r3
 80023cc:	4809      	ldr	r0, [pc, #36]	; (80023f4 <MX_GPIO_Init+0x5a8>)
 80023ce:	f002 f8dd 	bl	800458c <HAL_GPIO_Init>

}
 80023d2:	bf00      	nop
 80023d4:	3738      	adds	r7, #56	; 0x38
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	48000800 	.word	0x48000800
 80023e0:	48001400 	.word	0x48001400
 80023e4:	48001800 	.word	0x48001800
 80023e8:	10110000 	.word	0x10110000
 80023ec:	48000c00 	.word	0x48000c00
 80023f0:	48000400 	.word	0x48000400
 80023f4:	48001000 	.word	0x48001000

080023f8 <HAL_ADC_ConvHalfCpltCallback>:

	// Toggle LD2
	HAL_GPIO_TogglePin(GPIOE, LED1_Pin);
}
//Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	// Toggle LD2

//	completo = 1;
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <HAL_ADC_ConvCpltCallback>:

//Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
	// Toggle LD2
	//HAL_GPIO_TogglePin(GPIOE, LED1_Pin);
	completo = 1;
 8002414:	4b04      	ldr	r3, [pc, #16]	; (8002428 <HAL_ADC_ConvCpltCallback+0x1c>)
 8002416:	2201      	movs	r2, #1
 8002418:	701a      	strb	r2, [r3, #0]
}
 800241a:	bf00      	nop
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000214 	.word	0x20000214

0800242c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002430:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002432:	e7fe      	b.n	8002432 <Error_Handler+0x6>

08002434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243a:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <HAL_MspInit+0x44>)
 800243c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800243e:	4a0e      	ldr	r2, [pc, #56]	; (8002478 <HAL_MspInit+0x44>)
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	6613      	str	r3, [r2, #96]	; 0x60
 8002446:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <HAL_MspInit+0x44>)
 8002448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	607b      	str	r3, [r7, #4]
 8002450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <HAL_MspInit+0x44>)
 8002454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002456:	4a08      	ldr	r2, [pc, #32]	; (8002478 <HAL_MspInit+0x44>)
 8002458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800245c:	6593      	str	r3, [r2, #88]	; 0x58
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <HAL_MspInit+0x44>)
 8002460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002466:	603b      	str	r3, [r7, #0]
 8002468:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	40021000 	.word	0x40021000

0800247c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08a      	sub	sp, #40	; 0x28
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002484:	f107 0314 	add.w	r3, r7, #20
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	605a      	str	r2, [r3, #4]
 800248e:	609a      	str	r2, [r3, #8]
 8002490:	60da      	str	r2, [r3, #12]
 8002492:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a2a      	ldr	r2, [pc, #168]	; (8002544 <HAL_ADC_MspInit+0xc8>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d14e      	bne.n	800253c <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800249e:	4b2a      	ldr	r3, [pc, #168]	; (8002548 <HAL_ADC_MspInit+0xcc>)
 80024a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a2:	4a29      	ldr	r2, [pc, #164]	; (8002548 <HAL_ADC_MspInit+0xcc>)
 80024a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80024a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024aa:	4b27      	ldr	r3, [pc, #156]	; (8002548 <HAL_ADC_MspInit+0xcc>)
 80024ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024b2:	613b      	str	r3, [r7, #16]
 80024b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b6:	4b24      	ldr	r3, [pc, #144]	; (8002548 <HAL_ADC_MspInit+0xcc>)
 80024b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ba:	4a23      	ldr	r2, [pc, #140]	; (8002548 <HAL_ADC_MspInit+0xcc>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024c2:	4b21      	ldr	r3, [pc, #132]	; (8002548 <HAL_ADC_MspInit+0xcc>)
 80024c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	60fb      	str	r3, [r7, #12]
 80024cc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = ADC1_IN1_Pin|ADC1_IN2_Pin;
 80024ce:	2303      	movs	r3, #3
 80024d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80024d2:	230b      	movs	r3, #11
 80024d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d6:	2300      	movs	r3, #0
 80024d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024da:	f107 0314 	add.w	r3, r7, #20
 80024de:	4619      	mov	r1, r3
 80024e0:	481a      	ldr	r0, [pc, #104]	; (800254c <HAL_ADC_MspInit+0xd0>)
 80024e2:	f002 f853 	bl	800458c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80024e6:	4b1a      	ldr	r3, [pc, #104]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 80024e8:	4a1a      	ldr	r2, [pc, #104]	; (8002554 <HAL_ADC_MspInit+0xd8>)
 80024ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80024ec:	4b18      	ldr	r3, [pc, #96]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 80024ee:	2205      	movs	r2, #5
 80024f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024f2:	4b17      	ldr	r3, [pc, #92]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024f8:	4b15      	ldr	r3, [pc, #84]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80024fe:	4b14      	ldr	r3, [pc, #80]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 8002500:	2280      	movs	r2, #128	; 0x80
 8002502:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002504:	4b12      	ldr	r3, [pc, #72]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 8002506:	f44f 7280 	mov.w	r2, #256	; 0x100
 800250a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800250c:	4b10      	ldr	r3, [pc, #64]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 800250e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002512:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002514:	4b0e      	ldr	r3, [pc, #56]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 8002516:	2220      	movs	r2, #32
 8002518:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800251a:	4b0d      	ldr	r3, [pc, #52]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 800251c:	2200      	movs	r2, #0
 800251e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002520:	480b      	ldr	r0, [pc, #44]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 8002522:	f001 fd65 	bl	8003ff0 <HAL_DMA_Init>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 800252c:	f7ff ff7e 	bl	800242c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a07      	ldr	r2, [pc, #28]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 8002534:	651a      	str	r2, [r3, #80]	; 0x50
 8002536:	4a06      	ldr	r2, [pc, #24]	; (8002550 <HAL_ADC_MspInit+0xd4>)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800253c:	bf00      	nop
 800253e:	3728      	adds	r7, #40	; 0x28
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	50040000 	.word	0x50040000
 8002548:	40021000 	.word	0x40021000
 800254c:	48000800 	.word	0x48000800
 8002550:	200002f8 	.word	0x200002f8
 8002554:	40020008 	.word	0x40020008

08002558 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08a      	sub	sp, #40	; 0x28
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002560:	f107 0314 	add.w	r3, r7, #20
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	605a      	str	r2, [r3, #4]
 800256a:	609a      	str	r2, [r3, #8]
 800256c:	60da      	str	r2, [r3, #12]
 800256e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a2b      	ldr	r2, [pc, #172]	; (8002624 <HAL_UART_MspInit+0xcc>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d150      	bne.n	800261c <HAL_UART_MspInit+0xc4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800257a:	4b2b      	ldr	r3, [pc, #172]	; (8002628 <HAL_UART_MspInit+0xd0>)
 800257c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800257e:	4a2a      	ldr	r2, [pc, #168]	; (8002628 <HAL_UART_MspInit+0xd0>)
 8002580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002584:	6593      	str	r3, [r2, #88]	; 0x58
 8002586:	4b28      	ldr	r3, [pc, #160]	; (8002628 <HAL_UART_MspInit+0xd0>)
 8002588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258e:	613b      	str	r3, [r7, #16]
 8002590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002592:	4b25      	ldr	r3, [pc, #148]	; (8002628 <HAL_UART_MspInit+0xd0>)
 8002594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002596:	4a24      	ldr	r2, [pc, #144]	; (8002628 <HAL_UART_MspInit+0xd0>)
 8002598:	f043 0308 	orr.w	r3, r3, #8
 800259c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800259e:	4b22      	ldr	r3, [pc, #136]	; (8002628 <HAL_UART_MspInit+0xd0>)
 80025a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a2:	f003 0308 	and.w	r3, r3, #8
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PD4     ------> USART2_RTS
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_RTS_Pin|USART2_TX_Pin;
 80025aa:	2370      	movs	r3, #112	; 0x70
 80025ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ae:	2302      	movs	r3, #2
 80025b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b6:	2303      	movs	r3, #3
 80025b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025ba:	2307      	movs	r3, #7
 80025bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025be:	f107 0314 	add.w	r3, r7, #20
 80025c2:	4619      	mov	r1, r3
 80025c4:	4819      	ldr	r0, [pc, #100]	; (800262c <HAL_UART_MspInit+0xd4>)
 80025c6:	f001 ffe1 	bl	800458c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80025ca:	4b19      	ldr	r3, [pc, #100]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025cc:	4a19      	ldr	r2, [pc, #100]	; (8002634 <HAL_UART_MspInit+0xdc>)
 80025ce:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80025d0:	4b17      	ldr	r3, [pc, #92]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025d2:	221b      	movs	r2, #27
 80025d4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025d6:	4b16      	ldr	r3, [pc, #88]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025d8:	2210      	movs	r2, #16
 80025da:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025dc:	4b14      	ldr	r3, [pc, #80]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025de:	2200      	movs	r2, #0
 80025e0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025e2:	4b13      	ldr	r3, [pc, #76]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025e4:	2280      	movs	r2, #128	; 0x80
 80025e6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025e8:	4b11      	ldr	r3, [pc, #68]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ee:	4b10      	ldr	r3, [pc, #64]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80025f4:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025fa:	4b0d      	ldr	r3, [pc, #52]	; (8002630 <HAL_UART_MspInit+0xd8>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002600:	480b      	ldr	r0, [pc, #44]	; (8002630 <HAL_UART_MspInit+0xd8>)
 8002602:	f001 fcf5 	bl	8003ff0 <HAL_DMA_Init>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 800260c:	f7ff ff0e 	bl	800242c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a07      	ldr	r2, [pc, #28]	; (8002630 <HAL_UART_MspInit+0xd8>)
 8002614:	675a      	str	r2, [r3, #116]	; 0x74
 8002616:	4a06      	ldr	r2, [pc, #24]	; (8002630 <HAL_UART_MspInit+0xd8>)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800261c:	bf00      	nop
 800261e:	3728      	adds	r7, #40	; 0x28
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40004400 	.word	0x40004400
 8002628:	40021000 	.word	0x40021000
 800262c:	48000c00 	.word	0x48000c00
 8002630:	20000294 	.word	0x20000294
 8002634:	4002001c 	.word	0x4002001c

08002638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800263c:	e7fe      	b.n	800263c <NMI_Handler+0x4>

0800263e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800263e:	b480      	push	{r7}
 8002640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002642:	e7fe      	b.n	8002642 <HardFault_Handler+0x4>

08002644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002648:	e7fe      	b.n	8002648 <MemManage_Handler+0x4>

0800264a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800264a:	b480      	push	{r7}
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800264e:	e7fe      	b.n	800264e <BusFault_Handler+0x4>

08002650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002654:	e7fe      	b.n	8002654 <UsageFault_Handler+0x4>

08002656 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002656:	b480      	push	{r7}
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr

08002672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002684:	f000 f90a 	bl	800289c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002688:	bf00      	nop
 800268a:	bd80      	pop	{r7, pc}

0800268c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002690:	4802      	ldr	r0, [pc, #8]	; (800269c <DMA1_Channel1_IRQHandler+0x10>)
 8002692:	f001 fe2c 	bl	80042ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	200002f8 	.word	0x200002f8

080026a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80026a4:	4802      	ldr	r0, [pc, #8]	; (80026b0 <DMA1_Channel2_IRQHandler+0x10>)
 80026a6:	f001 fe22 	bl	80042ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80026aa:	bf00      	nop
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000294 	.word	0x20000294

080026b4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80026b8:	4802      	ldr	r0, [pc, #8]	; (80026c4 <OTG_FS_IRQHandler+0x10>)
 80026ba:	f002 fa64 	bl	8004b86 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	20001d08 	.word	0x20001d08

080026c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026d0:	4a14      	ldr	r2, [pc, #80]	; (8002724 <_sbrk+0x5c>)
 80026d2:	4b15      	ldr	r3, [pc, #84]	; (8002728 <_sbrk+0x60>)
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026dc:	4b13      	ldr	r3, [pc, #76]	; (800272c <_sbrk+0x64>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d102      	bne.n	80026ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026e4:	4b11      	ldr	r3, [pc, #68]	; (800272c <_sbrk+0x64>)
 80026e6:	4a12      	ldr	r2, [pc, #72]	; (8002730 <_sbrk+0x68>)
 80026e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ea:	4b10      	ldr	r3, [pc, #64]	; (800272c <_sbrk+0x64>)
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4413      	add	r3, r2
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d207      	bcs.n	8002708 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026f8:	f00a fa30 	bl	800cb5c <__errno>
 80026fc:	4602      	mov	r2, r0
 80026fe:	230c      	movs	r3, #12
 8002700:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002702:	f04f 33ff 	mov.w	r3, #4294967295
 8002706:	e009      	b.n	800271c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002708:	4b08      	ldr	r3, [pc, #32]	; (800272c <_sbrk+0x64>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800270e:	4b07      	ldr	r3, [pc, #28]	; (800272c <_sbrk+0x64>)
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4413      	add	r3, r2
 8002716:	4a05      	ldr	r2, [pc, #20]	; (800272c <_sbrk+0x64>)
 8002718:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800271a:	68fb      	ldr	r3, [r7, #12]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	200a0000 	.word	0x200a0000
 8002728:	00000400 	.word	0x00000400
 800272c:	20000218 	.word	0x20000218
 8002730:	20002118 	.word	0x20002118

08002734 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002738:	4b17      	ldr	r3, [pc, #92]	; (8002798 <SystemInit+0x64>)
 800273a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273e:	4a16      	ldr	r2, [pc, #88]	; (8002798 <SystemInit+0x64>)
 8002740:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002744:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002748:	4b14      	ldr	r3, [pc, #80]	; (800279c <SystemInit+0x68>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a13      	ldr	r2, [pc, #76]	; (800279c <SystemInit+0x68>)
 800274e:	f043 0301 	orr.w	r3, r3, #1
 8002752:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002754:	4b11      	ldr	r3, [pc, #68]	; (800279c <SystemInit+0x68>)
 8002756:	2200      	movs	r2, #0
 8002758:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800275a:	4b10      	ldr	r3, [pc, #64]	; (800279c <SystemInit+0x68>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a0f      	ldr	r2, [pc, #60]	; (800279c <SystemInit+0x68>)
 8002760:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002764:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002768:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800276a:	4b0c      	ldr	r3, [pc, #48]	; (800279c <SystemInit+0x68>)
 800276c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002770:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002772:	4b0a      	ldr	r3, [pc, #40]	; (800279c <SystemInit+0x68>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a09      	ldr	r2, [pc, #36]	; (800279c <SystemInit+0x68>)
 8002778:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800277c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800277e:	4b07      	ldr	r3, [pc, #28]	; (800279c <SystemInit+0x68>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002784:	4b04      	ldr	r3, [pc, #16]	; (8002798 <SystemInit+0x64>)
 8002786:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800278a:	609a      	str	r2, [r3, #8]
#endif
}
 800278c:	bf00      	nop
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	e000ed00 	.word	0xe000ed00
 800279c:	40021000 	.word	0x40021000

080027a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80027a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027a4:	f7ff ffc6 	bl	8002734 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80027a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80027aa:	e003      	b.n	80027b4 <LoopCopyDataInit>

080027ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80027ac:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80027ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80027b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80027b2:	3104      	adds	r1, #4

080027b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027b4:	480a      	ldr	r0, [pc, #40]	; (80027e0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80027b6:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80027b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027bc:	d3f6      	bcc.n	80027ac <CopyDataInit>
	ldr	r2, =_sbss
 80027be:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80027c0:	e002      	b.n	80027c8 <LoopFillZerobss>

080027c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027c4:	f842 3b04 	str.w	r3, [r2], #4

080027c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027c8:	4b08      	ldr	r3, [pc, #32]	; (80027ec <LoopForever+0x16>)
	cmp	r2, r3
 80027ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027cc:	d3f9      	bcc.n	80027c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ce:	f00a f9cb 	bl	800cb68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027d2:	f7fe ff5d 	bl	8001690 <main>

080027d6 <LoopForever>:

LoopForever:
    b LoopForever
 80027d6:	e7fe      	b.n	80027d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027d8:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80027dc:	080216b4 	.word	0x080216b4
	ldr	r0, =_sdata
 80027e0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027e4:	200001f8 	.word	0x200001f8
	ldr	r2, =_sbss
 80027e8:	200001f8 	.word	0x200001f8
	ldr	r3, = _ebss
 80027ec:	20002114 	.word	0x20002114

080027f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027f0:	e7fe      	b.n	80027f0 <ADC1_IRQHandler>

080027f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027f8:	2300      	movs	r3, #0
 80027fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027fc:	2003      	movs	r0, #3
 80027fe:	f001 fbb5 	bl	8003f6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002802:	2000      	movs	r0, #0
 8002804:	f000 f80e 	bl	8002824 <HAL_InitTick>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d002      	beq.n	8002814 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	71fb      	strb	r3, [r7, #7]
 8002812:	e001      	b.n	8002818 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002814:	f7ff fe0e 	bl	8002434 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002818:	79fb      	ldrb	r3, [r7, #7]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
	...

08002824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002830:	4b17      	ldr	r3, [pc, #92]	; (8002890 <HAL_InitTick+0x6c>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d023      	beq.n	8002880 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002838:	4b16      	ldr	r3, [pc, #88]	; (8002894 <HAL_InitTick+0x70>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4b14      	ldr	r3, [pc, #80]	; (8002890 <HAL_InitTick+0x6c>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	4619      	mov	r1, r3
 8002842:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002846:	fbb3 f3f1 	udiv	r3, r3, r1
 800284a:	fbb2 f3f3 	udiv	r3, r2, r3
 800284e:	4618      	mov	r0, r3
 8002850:	f001 fbc1 	bl	8003fd6 <HAL_SYSTICK_Config>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10f      	bne.n	800287a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b0f      	cmp	r3, #15
 800285e:	d809      	bhi.n	8002874 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002860:	2200      	movs	r2, #0
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	f04f 30ff 	mov.w	r0, #4294967295
 8002868:	f001 fb8b 	bl	8003f82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800286c:	4a0a      	ldr	r2, [pc, #40]	; (8002898 <HAL_InitTick+0x74>)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6013      	str	r3, [r2, #0]
 8002872:	e007      	b.n	8002884 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	73fb      	strb	r3, [r7, #15]
 8002878:	e004      	b.n	8002884 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	73fb      	strb	r3, [r7, #15]
 800287e:	e001      	b.n	8002884 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002884:	7bfb      	ldrb	r3, [r7, #15]
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000008 	.word	0x20000008
 8002894:	20000000 	.word	0x20000000
 8002898:	20000004 	.word	0x20000004

0800289c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028a0:	4b06      	ldr	r3, [pc, #24]	; (80028bc <HAL_IncTick+0x20>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	461a      	mov	r2, r3
 80028a6:	4b06      	ldr	r3, [pc, #24]	; (80028c0 <HAL_IncTick+0x24>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4413      	add	r3, r2
 80028ac:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <HAL_IncTick+0x24>)
 80028ae:	6013      	str	r3, [r2, #0]
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	20000008 	.word	0x20000008
 80028c0:	20000834 	.word	0x20000834

080028c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return uwTick;
 80028c8:	4b03      	ldr	r3, [pc, #12]	; (80028d8 <HAL_GetTick+0x14>)
 80028ca:	681b      	ldr	r3, [r3, #0]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	20000834 	.word	0x20000834

080028dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028e4:	f7ff ffee 	bl	80028c4 <HAL_GetTick>
 80028e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f4:	d005      	beq.n	8002902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80028f6:	4b09      	ldr	r3, [pc, #36]	; (800291c <HAL_Delay+0x40>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	461a      	mov	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4413      	add	r3, r2
 8002900:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002902:	bf00      	nop
 8002904:	f7ff ffde 	bl	80028c4 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	429a      	cmp	r2, r3
 8002912:	d8f7      	bhi.n	8002904 <HAL_Delay+0x28>
  {
  }
}
 8002914:	bf00      	nop
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000008 	.word	0x20000008

08002920 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	431a      	orrs	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	609a      	str	r2, [r3, #8]
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
 800294e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	431a      	orrs	r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	609a      	str	r2, [r3, #8]
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002988:	b480      	push	{r7}
 800298a:	b087      	sub	sp, #28
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
 8002994:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	3360      	adds	r3, #96	; 0x60
 800299a:	461a      	mov	r2, r3
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	4413      	add	r3, r2
 80029a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	4b08      	ldr	r3, [pc, #32]	; (80029cc <LL_ADC_SetOffset+0x44>)
 80029aa:	4013      	ands	r3, r2
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	4313      	orrs	r3, r2
 80029b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80029c0:	bf00      	nop
 80029c2:	371c      	adds	r7, #28
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	03fff000 	.word	0x03fff000

080029d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	3360      	adds	r3, #96	; 0x60
 80029de:	461a      	mov	r2, r3
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3714      	adds	r7, #20
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b087      	sub	sp, #28
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	3360      	adds	r3, #96	; 0x60
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	4413      	add	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	431a      	orrs	r2, r3
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a26:	bf00      	nop
 8002a28:	371c      	adds	r7, #28
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b083      	sub	sp, #12
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
 8002a3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	431a      	orrs	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	615a      	str	r2, [r3, #20]
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e000      	b.n	8002a72 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b087      	sub	sp, #28
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3330      	adds	r3, #48	; 0x30
 8002a8e:	461a      	mov	r2, r3
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	0a1b      	lsrs	r3, r3, #8
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	f003 030c 	and.w	r3, r3, #12
 8002a9a:	4413      	add	r3, r2
 8002a9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	211f      	movs	r1, #31
 8002aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	401a      	ands	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	0e9b      	lsrs	r3, r3, #26
 8002ab6:	f003 011f 	and.w	r1, r3, #31
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	f003 031f 	and.w	r3, r3, #31
 8002ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002aca:	bf00      	nop
 8002acc:	371c      	adds	r7, #28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b087      	sub	sp, #28
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	60f8      	str	r0, [r7, #12]
 8002ade:	60b9      	str	r1, [r7, #8]
 8002ae0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	3314      	adds	r3, #20
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	0e5b      	lsrs	r3, r3, #25
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	4413      	add	r3, r2
 8002af4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	0d1b      	lsrs	r3, r3, #20
 8002afe:	f003 031f 	and.w	r3, r3, #31
 8002b02:	2107      	movs	r1, #7
 8002b04:	fa01 f303 	lsl.w	r3, r1, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	401a      	ands	r2, r3
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	0d1b      	lsrs	r3, r3, #20
 8002b10:	f003 031f 	and.w	r3, r3, #31
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b20:	bf00      	nop
 8002b22:	371c      	adds	r7, #28
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b44:	43db      	mvns	r3, r3
 8002b46:	401a      	ands	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f003 0318 	and.w	r3, r3, #24
 8002b4e:	4908      	ldr	r1, [pc, #32]	; (8002b70 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002b50:	40d9      	lsrs	r1, r3
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	400b      	ands	r3, r1
 8002b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002b62:	bf00      	nop
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	0007ffff 	.word	0x0007ffff

08002b74 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002b84:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6093      	str	r3, [r2, #8]
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ba8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bac:	d101      	bne.n	8002bb2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e000      	b.n	8002bb4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002bd0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bd4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002bdc:	bf00      	nop
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bfc:	d101      	bne.n	8002c02 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e000      	b.n	8002c04 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c24:	f043 0201 	orr.w	r2, r3, #1
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c48:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c4c:	f043 0202 	orr.w	r2, r3, #2
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d101      	bne.n	8002c78 <LL_ADC_IsEnabled+0x18>
 8002c74:	2301      	movs	r3, #1
 8002c76:	e000      	b.n	8002c7a <LL_ADC_IsEnabled+0x1a>
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr

08002c86 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d101      	bne.n	8002c9e <LL_ADC_IsDisableOngoing+0x18>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e000      	b.n	8002ca0 <LL_ADC_IsDisableOngoing+0x1a>
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cbc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cc0:	f043 0204 	orr.w	r2, r3, #4
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ce4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ce8:	f043 0210 	orr.w	r2, r3, #16
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f003 0304 	and.w	r3, r3, #4
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d101      	bne.n	8002d14 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d10:	2301      	movs	r3, #1
 8002d12:	e000      	b.n	8002d16 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d32:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d36:	f043 0220 	orr.w	r2, r3, #32
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b08      	cmp	r3, #8
 8002d5c:	d101      	bne.n	8002d62 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e000      	b.n	8002d64 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e12d      	b.n	8002fe6 <HAL_ADC_Init+0x276>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d109      	bne.n	8002dac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f7ff fb6f 	bl	800247c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fef1 	bl	8002b98 <LL_ADC_IsDeepPowerDownEnabled>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d004      	beq.n	8002dc6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7ff fed7 	bl	8002b74 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ff0c 	bl	8002be8 <LL_ADC_IsInternalRegulatorEnabled>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d113      	bne.n	8002dfe <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fef0 	bl	8002bc0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002de0:	4b83      	ldr	r3, [pc, #524]	; (8002ff0 <HAL_ADC_Init+0x280>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	099b      	lsrs	r3, r3, #6
 8002de6:	4a83      	ldr	r2, [pc, #524]	; (8002ff4 <HAL_ADC_Init+0x284>)
 8002de8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dec:	099b      	lsrs	r3, r3, #6
 8002dee:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002df0:	e002      	b.n	8002df8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	3b01      	subs	r3, #1
 8002df6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1f9      	bne.n	8002df2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fef0 	bl	8002be8 <LL_ADC_IsInternalRegulatorEnabled>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d10d      	bne.n	8002e2a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e12:	f043 0210 	orr.w	r2, r3, #16
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1e:	f043 0201 	orr.w	r2, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff ff64 	bl	8002cfc <LL_ADC_REG_IsConversionOngoing>
 8002e34:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3a:	f003 0310 	and.w	r3, r3, #16
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	f040 80c8 	bne.w	8002fd4 <HAL_ADC_Init+0x264>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f040 80c4 	bne.w	8002fd4 <HAL_ADC_Init+0x264>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e50:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002e54:	f043 0202 	orr.w	r2, r3, #2
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fefd 	bl	8002c60 <LL_ADC_IsEnabled>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10b      	bne.n	8002e84 <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e6c:	4862      	ldr	r0, [pc, #392]	; (8002ff8 <HAL_ADC_Init+0x288>)
 8002e6e:	f7ff fef7 	bl	8002c60 <LL_ADC_IsEnabled>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d105      	bne.n	8002e84 <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	485f      	ldr	r0, [pc, #380]	; (8002ffc <HAL_ADC_Init+0x28c>)
 8002e80:	f7ff fd4e 	bl	8002920 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	7e5b      	ldrb	r3, [r3, #25]
 8002e88:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e8e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002e94:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002e9a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ea2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d106      	bne.n	8002ec0 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	045b      	lsls	r3, r3, #17
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d009      	beq.n	8002edc <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ecc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	4b47      	ldr	r3, [pc, #284]	; (8003000 <HAL_ADC_Init+0x290>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	69b9      	ldr	r1, [r7, #24]
 8002eec:	430b      	orrs	r3, r1
 8002eee:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff ff01 	bl	8002cfc <LL_ADC_REG_IsConversionOngoing>
 8002efa:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7ff ff22 	bl	8002d4a <LL_ADC_INJ_IsConversionOngoing>
 8002f06:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d140      	bne.n	8002f90 <HAL_ADC_Init+0x220>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d13d      	bne.n	8002f90 <HAL_ADC_Init+0x220>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	7e1b      	ldrb	r3, [r3, #24]
 8002f1c:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f1e:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f26:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f36:	f023 0306 	bic.w	r3, r3, #6
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6812      	ldr	r2, [r2, #0]
 8002f3e:	69b9      	ldr	r1, [r7, #24]
 8002f40:	430b      	orrs	r3, r1
 8002f42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d118      	bne.n	8002f80 <HAL_ADC_Init+0x210>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002f58:	f023 0304 	bic.w	r3, r3, #4
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f64:	4311      	orrs	r1, r2
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002f6a:	4311      	orrs	r1, r2
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002f70:	430a      	orrs	r2, r1
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f042 0201 	orr.w	r2, r2, #1
 8002f7c:	611a      	str	r2, [r3, #16]
 8002f7e:	e007      	b.n	8002f90 <HAL_ADC_Init+0x220>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	691a      	ldr	r2, [r3, #16]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0201 	bic.w	r2, r2, #1
 8002f8e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d10c      	bne.n	8002fb2 <HAL_ADC_Init+0x242>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	f023 010f 	bic.w	r1, r3, #15
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	1e5a      	subs	r2, r3, #1
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	631a      	str	r2, [r3, #48]	; 0x30
 8002fb0:	e007      	b.n	8002fc2 <HAL_ADC_Init+0x252>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f022 020f 	bic.w	r2, r2, #15
 8002fc0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc6:	f023 0303 	bic.w	r3, r3, #3
 8002fca:	f043 0201 	orr.w	r2, r3, #1
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	659a      	str	r2, [r3, #88]	; 0x58
 8002fd2:	e007      	b.n	8002fe4 <HAL_ADC_Init+0x274>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd8:	f043 0210 	orr.w	r2, r3, #16
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002fe4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3720      	adds	r7, #32
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	20000000 	.word	0x20000000
 8002ff4:	053e2d63 	.word	0x053e2d63
 8002ff8:	50040000 	.word	0x50040000
 8002ffc:	50040300 	.word	0x50040300
 8003000:	fff0c007 	.word	0xfff0c007

08003004 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff fe71 	bl	8002cfc <LL_ADC_REG_IsConversionOngoing>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d167      	bne.n	80030f0 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003026:	2b01      	cmp	r3, #1
 8003028:	d101      	bne.n	800302e <HAL_ADC_Start_DMA+0x2a>
 800302a:	2302      	movs	r3, #2
 800302c:	e063      	b.n	80030f6 <HAL_ADC_Start_DMA+0xf2>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2201      	movs	r2, #1
 8003032:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f000 fd82 	bl	8003b40 <ADC_Enable>
 800303c:	4603      	mov	r3, r0
 800303e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003040:	7dfb      	ldrb	r3, [r7, #23]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d14f      	bne.n	80030e6 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800304a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800304e:	f023 0301 	bic.w	r3, r3, #1
 8003052:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d006      	beq.n	8003074 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306a:	f023 0206 	bic.w	r2, r3, #6
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	65da      	str	r2, [r3, #92]	; 0x5c
 8003072:	e002      	b.n	800307a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800307e:	4a20      	ldr	r2, [pc, #128]	; (8003100 <HAL_ADC_Start_DMA+0xfc>)
 8003080:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003086:	4a1f      	ldr	r2, [pc, #124]	; (8003104 <HAL_ADC_Start_DMA+0x100>)
 8003088:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800308e:	4a1e      	ldr	r2, [pc, #120]	; (8003108 <HAL_ADC_Start_DMA+0x104>)
 8003090:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	221c      	movs	r2, #28
 8003098:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 0210 	orr.w	r2, r2, #16
 80030b0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68da      	ldr	r2, [r3, #12]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f042 0201 	orr.w	r2, r2, #1
 80030c0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	3340      	adds	r3, #64	; 0x40
 80030cc:	4619      	mov	r1, r3
 80030ce:	68ba      	ldr	r2, [r7, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f001 f835 	bl	8004140 <HAL_DMA_Start_IT>
 80030d6:	4603      	mov	r3, r0
 80030d8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff fde4 	bl	8002cac <LL_ADC_REG_StartConversion>
 80030e4:	e006      	b.n	80030f4 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80030ee:	e001      	b.n	80030f4 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030f0:	2302      	movs	r3, #2
 80030f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	08003ca5 	.word	0x08003ca5
 8003104:	08003d7d 	.word	0x08003d7d
 8003108:	08003d99 	.word	0x08003d99

0800310c <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800311a:	2b01      	cmp	r3, #1
 800311c:	d101      	bne.n	8003122 <HAL_ADC_Stop_DMA+0x16>
 800311e:	2302      	movs	r3, #2
 8003120:	e051      	b.n	80031c6 <HAL_ADC_Stop_DMA+0xba>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800312a:	2103      	movs	r1, #3
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fc53 	bl	80039d8 <ADC_ConversionStop>
 8003132:	4603      	mov	r3, r0
 8003134:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d13f      	bne.n	80031bc <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 0201 	bic.w	r2, r2, #1
 800314a:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003150:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b02      	cmp	r3, #2
 8003158:	d10f      	bne.n	800317a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800315e:	4618      	mov	r0, r3
 8003160:	f001 f869 	bl	8004236 <HAL_DMA_Abort>
 8003164:	4603      	mov	r3, r0
 8003166:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d005      	beq.n	800317a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003172:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	659a      	str	r2, [r3, #88]	; 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	685a      	ldr	r2, [r3, #4]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0210 	bic.w	r2, r2, #16
 8003188:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800318a:	7bfb      	ldrb	r3, [r7, #15]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d105      	bne.n	800319c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 fd2f 	bl	8003bf4 <ADC_Disable>
 8003196:	4603      	mov	r3, r0
 8003198:	73fb      	strb	r3, [r7, #15]
 800319a:	e002      	b.n	80031a2 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 fd29 	bl	8003bf4 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80031a2:	7bfb      	ldrb	r3, [r7, #15]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d109      	bne.n	80031bc <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031b0:	f023 0301 	bic.w	r3, r3, #1
 80031b4:	f043 0201 	orr.w	r2, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80031c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80031d6:	bf00      	nop
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b0b6      	sub	sp, #216	; 0xd8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031ee:	2300      	movs	r3, #0
 80031f0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d101      	bne.n	8003206 <HAL_ADC_ConfigChannel+0x22>
 8003202:	2302      	movs	r3, #2
 8003204:	e3d4      	b.n	80039b0 <HAL_ADC_ConfigChannel+0x7cc>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f7ff fd72 	bl	8002cfc <LL_ADC_REG_IsConversionOngoing>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	f040 83b9 	bne.w	8003992 <HAL_ADC_ConfigChannel+0x7ae>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	2b05      	cmp	r3, #5
 8003226:	d824      	bhi.n	8003272 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	3b02      	subs	r3, #2
 800322e:	2b03      	cmp	r3, #3
 8003230:	d81b      	bhi.n	800326a <HAL_ADC_ConfigChannel+0x86>
 8003232:	a201      	add	r2, pc, #4	; (adr r2, 8003238 <HAL_ADC_ConfigChannel+0x54>)
 8003234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003238:	08003249 	.word	0x08003249
 800323c:	08003251 	.word	0x08003251
 8003240:	08003259 	.word	0x08003259
 8003244:	08003261 	.word	0x08003261
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	220c      	movs	r2, #12
 800324c:	605a      	str	r2, [r3, #4]
          break;
 800324e:	e011      	b.n	8003274 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	2212      	movs	r2, #18
 8003254:	605a      	str	r2, [r3, #4]
          break;
 8003256:	e00d      	b.n	8003274 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	2218      	movs	r2, #24
 800325c:	605a      	str	r2, [r3, #4]
          break;
 800325e:	e009      	b.n	8003274 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003266:	605a      	str	r2, [r3, #4]
          break;
 8003268:	e004      	b.n	8003274 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	2206      	movs	r2, #6
 800326e:	605a      	str	r2, [r3, #4]
          break;
 8003270:	e000      	b.n	8003274 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003272:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6818      	ldr	r0, [r3, #0]
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	6859      	ldr	r1, [r3, #4]
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	461a      	mov	r2, r3
 8003282:	f7ff fbfc 	bl	8002a7e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff fd36 	bl	8002cfc <LL_ADC_REG_IsConversionOngoing>
 8003290:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff fd56 	bl	8002d4a <LL_ADC_INJ_IsConversionOngoing>
 800329e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f040 81c1 	bne.w	800362e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f040 81bc 	bne.w	800362e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032be:	d10f      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6818      	ldr	r0, [r3, #0]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2200      	movs	r2, #0
 80032ca:	4619      	mov	r1, r3
 80032cc:	f7ff fc03 	bl	8002ad6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff fbaa 	bl	8002a32 <LL_ADC_SetSamplingTimeCommonConfig>
 80032de:	e00e      	b.n	80032fe <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6818      	ldr	r0, [r3, #0]
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	6819      	ldr	r1, [r3, #0]
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	461a      	mov	r2, r3
 80032ee:	f7ff fbf2 	bl	8002ad6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2100      	movs	r1, #0
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff fb9a 	bl	8002a32 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	695a      	ldr	r2, [r3, #20]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	08db      	lsrs	r3, r3, #3
 800330a:	f003 0303 	and.w	r3, r3, #3
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	2b04      	cmp	r3, #4
 800331e:	d00a      	beq.n	8003336 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6818      	ldr	r0, [r3, #0]
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	6919      	ldr	r1, [r3, #16]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003330:	f7ff fb2a 	bl	8002988 <LL_ADC_SetOffset>
 8003334:	e17b      	b.n	800362e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2100      	movs	r1, #0
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff fb47 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 8003342:	4603      	mov	r3, r0
 8003344:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10a      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x17e>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2100      	movs	r1, #0
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff fb3c 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 8003358:	4603      	mov	r3, r0
 800335a:	0e9b      	lsrs	r3, r3, #26
 800335c:	f003 021f 	and.w	r2, r3, #31
 8003360:	e01e      	b.n	80033a0 <HAL_ADC_ConfigChannel+0x1bc>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2100      	movs	r1, #0
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff fb31 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 800336e:	4603      	mov	r3, r0
 8003370:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003374:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003378:	fa93 f3a3 	rbit	r3, r3
 800337c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003380:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003384:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003388:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8003390:	2320      	movs	r3, #32
 8003392:	e004      	b.n	800339e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8003394:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003398:	fab3 f383 	clz	r3, r3
 800339c:	b2db      	uxtb	r3, r3
 800339e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d105      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x1d4>
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	0e9b      	lsrs	r3, r3, #26
 80033b2:	f003 031f 	and.w	r3, r3, #31
 80033b6:	e018      	b.n	80033ea <HAL_ADC_ConfigChannel+0x206>
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80033c4:	fa93 f3a3 	rbit	r3, r3
 80033c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80033cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80033d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80033dc:	2320      	movs	r3, #32
 80033de:	e004      	b.n	80033ea <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80033e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80033e4:	fab3 f383 	clz	r3, r3
 80033e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d106      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2200      	movs	r2, #0
 80033f4:	2100      	movs	r1, #0
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff fb00 	bl	80029fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2101      	movs	r1, #1
 8003402:	4618      	mov	r0, r3
 8003404:	f7ff fae4 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 8003408:	4603      	mov	r3, r0
 800340a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10a      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x244>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2101      	movs	r1, #1
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff fad9 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 800341e:	4603      	mov	r3, r0
 8003420:	0e9b      	lsrs	r3, r3, #26
 8003422:	f003 021f 	and.w	r2, r3, #31
 8003426:	e01e      	b.n	8003466 <HAL_ADC_ConfigChannel+0x282>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2101      	movs	r1, #1
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff face 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 8003434:	4603      	mov	r3, r0
 8003436:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800343e:	fa93 f3a3 	rbit	r3, r3
 8003442:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003446:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800344a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800344e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8003456:	2320      	movs	r3, #32
 8003458:	e004      	b.n	8003464 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800345a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800345e:	fab3 f383 	clz	r3, r3
 8003462:	b2db      	uxtb	r3, r3
 8003464:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800346e:	2b00      	cmp	r3, #0
 8003470:	d105      	bne.n	800347e <HAL_ADC_ConfigChannel+0x29a>
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	0e9b      	lsrs	r3, r3, #26
 8003478:	f003 031f 	and.w	r3, r3, #31
 800347c:	e018      	b.n	80034b0 <HAL_ADC_ConfigChannel+0x2cc>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003486:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800348a:	fa93 f3a3 	rbit	r3, r3
 800348e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003492:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003496:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800349a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80034a2:	2320      	movs	r3, #32
 80034a4:	e004      	b.n	80034b0 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80034a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80034aa:	fab3 f383 	clz	r3, r3
 80034ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d106      	bne.n	80034c2 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2200      	movs	r2, #0
 80034ba:	2101      	movs	r1, #1
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff fa9d 	bl	80029fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2102      	movs	r1, #2
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff fa81 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 80034ce:	4603      	mov	r3, r0
 80034d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x30a>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2102      	movs	r1, #2
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff fa76 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 80034e4:	4603      	mov	r3, r0
 80034e6:	0e9b      	lsrs	r3, r3, #26
 80034e8:	f003 021f 	and.w	r2, r3, #31
 80034ec:	e01e      	b.n	800352c <HAL_ADC_ConfigChannel+0x348>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2102      	movs	r1, #2
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff fa6b 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003500:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003504:	fa93 f3a3 	rbit	r3, r3
 8003508:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800350c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003510:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003514:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 800351c:	2320      	movs	r3, #32
 800351e:	e004      	b.n	800352a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8003520:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003524:	fab3 f383 	clz	r3, r3
 8003528:	b2db      	uxtb	r3, r3
 800352a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003534:	2b00      	cmp	r3, #0
 8003536:	d105      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x360>
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	0e9b      	lsrs	r3, r3, #26
 800353e:	f003 031f 	and.w	r3, r3, #31
 8003542:	e016      	b.n	8003572 <HAL_ADC_ConfigChannel+0x38e>
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003550:	fa93 f3a3 	rbit	r3, r3
 8003554:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003556:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003558:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800355c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8003564:	2320      	movs	r3, #32
 8003566:	e004      	b.n	8003572 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003568:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800356c:	fab3 f383 	clz	r3, r3
 8003570:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003572:	429a      	cmp	r2, r3
 8003574:	d106      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2200      	movs	r2, #0
 800357c:	2102      	movs	r1, #2
 800357e:	4618      	mov	r0, r3
 8003580:	f7ff fa3c 	bl	80029fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2103      	movs	r1, #3
 800358a:	4618      	mov	r0, r3
 800358c:	f7ff fa20 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 8003590:	4603      	mov	r3, r0
 8003592:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10a      	bne.n	80035b0 <HAL_ADC_ConfigChannel+0x3cc>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2103      	movs	r1, #3
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7ff fa15 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 80035a6:	4603      	mov	r3, r0
 80035a8:	0e9b      	lsrs	r3, r3, #26
 80035aa:	f003 021f 	and.w	r2, r3, #31
 80035ae:	e017      	b.n	80035e0 <HAL_ADC_ConfigChannel+0x3fc>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2103      	movs	r1, #3
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff fa0a 	bl	80029d0 <LL_ADC_GetOffsetChannel>
 80035bc:	4603      	mov	r3, r0
 80035be:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035c2:	fa93 f3a3 	rbit	r3, r3
 80035c6:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80035c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035ca:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80035cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80035d2:	2320      	movs	r3, #32
 80035d4:	e003      	b.n	80035de <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80035d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035d8:	fab3 f383 	clz	r3, r3
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d105      	bne.n	80035f8 <HAL_ADC_ConfigChannel+0x414>
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	0e9b      	lsrs	r3, r3, #26
 80035f2:	f003 031f 	and.w	r3, r3, #31
 80035f6:	e011      	b.n	800361c <HAL_ADC_ConfigChannel+0x438>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003600:	fa93 f3a3 	rbit	r3, r3
 8003604:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003606:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003608:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800360a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800360c:	2b00      	cmp	r3, #0
 800360e:	d101      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003610:	2320      	movs	r3, #32
 8003612:	e003      	b.n	800361c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003614:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003616:	fab3 f383 	clz	r3, r3
 800361a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800361c:	429a      	cmp	r2, r3
 800361e:	d106      	bne.n	800362e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2200      	movs	r2, #0
 8003626:	2103      	movs	r1, #3
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff f9e7 	bl	80029fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f7ff fb14 	bl	8002c60 <LL_ADC_IsEnabled>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	f040 8140 	bne.w	80038c0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6818      	ldr	r0, [r3, #0]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	6819      	ldr	r1, [r3, #0]
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	461a      	mov	r2, r3
 800364e:	f7ff fa6d 	bl	8002b2c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	4a8f      	ldr	r2, [pc, #572]	; (8003894 <HAL_ADC_ConfigChannel+0x6b0>)
 8003658:	4293      	cmp	r3, r2
 800365a:	f040 8131 	bne.w	80038c0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10b      	bne.n	8003686 <HAL_ADC_ConfigChannel+0x4a2>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	0e9b      	lsrs	r3, r3, #26
 8003674:	3301      	adds	r3, #1
 8003676:	f003 031f 	and.w	r3, r3, #31
 800367a:	2b09      	cmp	r3, #9
 800367c:	bf94      	ite	ls
 800367e:	2301      	movls	r3, #1
 8003680:	2300      	movhi	r3, #0
 8003682:	b2db      	uxtb	r3, r3
 8003684:	e019      	b.n	80036ba <HAL_ADC_ConfigChannel+0x4d6>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800368e:	fa93 f3a3 	rbit	r3, r3
 8003692:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003694:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003696:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003698:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800369e:	2320      	movs	r3, #32
 80036a0:	e003      	b.n	80036aa <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80036a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036a4:	fab3 f383 	clz	r3, r3
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	3301      	adds	r3, #1
 80036ac:	f003 031f 	and.w	r3, r3, #31
 80036b0:	2b09      	cmp	r3, #9
 80036b2:	bf94      	ite	ls
 80036b4:	2301      	movls	r3, #1
 80036b6:	2300      	movhi	r3, #0
 80036b8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d079      	beq.n	80037b2 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d107      	bne.n	80036da <HAL_ADC_ConfigChannel+0x4f6>
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	0e9b      	lsrs	r3, r3, #26
 80036d0:	3301      	adds	r3, #1
 80036d2:	069b      	lsls	r3, r3, #26
 80036d4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80036d8:	e015      	b.n	8003706 <HAL_ADC_ConfigChannel+0x522>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036e2:	fa93 f3a3 	rbit	r3, r3
 80036e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80036e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036ea:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80036ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80036f2:	2320      	movs	r3, #32
 80036f4:	e003      	b.n	80036fe <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80036f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036f8:	fab3 f383 	clz	r3, r3
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	3301      	adds	r3, #1
 8003700:	069b      	lsls	r3, r3, #26
 8003702:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800370e:	2b00      	cmp	r3, #0
 8003710:	d109      	bne.n	8003726 <HAL_ADC_ConfigChannel+0x542>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	0e9b      	lsrs	r3, r3, #26
 8003718:	3301      	adds	r3, #1
 800371a:	f003 031f 	and.w	r3, r3, #31
 800371e:	2101      	movs	r1, #1
 8003720:	fa01 f303 	lsl.w	r3, r1, r3
 8003724:	e017      	b.n	8003756 <HAL_ADC_ConfigChannel+0x572>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800372e:	fa93 f3a3 	rbit	r3, r3
 8003732:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003734:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003736:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003738:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800373e:	2320      	movs	r3, #32
 8003740:	e003      	b.n	800374a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8003742:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003744:	fab3 f383 	clz	r3, r3
 8003748:	b2db      	uxtb	r3, r3
 800374a:	3301      	adds	r3, #1
 800374c:	f003 031f 	and.w	r3, r3, #31
 8003750:	2101      	movs	r1, #1
 8003752:	fa01 f303 	lsl.w	r3, r1, r3
 8003756:	ea42 0103 	orr.w	r1, r2, r3
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10a      	bne.n	800377c <HAL_ADC_ConfigChannel+0x598>
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	0e9b      	lsrs	r3, r3, #26
 800376c:	3301      	adds	r3, #1
 800376e:	f003 021f 	and.w	r2, r3, #31
 8003772:	4613      	mov	r3, r2
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	4413      	add	r3, r2
 8003778:	051b      	lsls	r3, r3, #20
 800377a:	e018      	b.n	80037ae <HAL_ADC_ConfigChannel+0x5ca>
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003784:	fa93 f3a3 	rbit	r3, r3
 8003788:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800378a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800378c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800378e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003790:	2b00      	cmp	r3, #0
 8003792:	d101      	bne.n	8003798 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003794:	2320      	movs	r3, #32
 8003796:	e003      	b.n	80037a0 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003798:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800379a:	fab3 f383 	clz	r3, r3
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	3301      	adds	r3, #1
 80037a2:	f003 021f 	and.w	r2, r3, #31
 80037a6:	4613      	mov	r3, r2
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	4413      	add	r3, r2
 80037ac:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037ae:	430b      	orrs	r3, r1
 80037b0:	e081      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d107      	bne.n	80037ce <HAL_ADC_ConfigChannel+0x5ea>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	0e9b      	lsrs	r3, r3, #26
 80037c4:	3301      	adds	r3, #1
 80037c6:	069b      	lsls	r3, r3, #26
 80037c8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037cc:	e015      	b.n	80037fa <HAL_ADC_ConfigChannel+0x616>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d6:	fa93 f3a3 	rbit	r3, r3
 80037da:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80037dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037de:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80037e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80037e6:	2320      	movs	r3, #32
 80037e8:	e003      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80037ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ec:	fab3 f383 	clz	r3, r3
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	3301      	adds	r3, #1
 80037f4:	069b      	lsls	r3, r3, #26
 80037f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003802:	2b00      	cmp	r3, #0
 8003804:	d109      	bne.n	800381a <HAL_ADC_ConfigChannel+0x636>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	0e9b      	lsrs	r3, r3, #26
 800380c:	3301      	adds	r3, #1
 800380e:	f003 031f 	and.w	r3, r3, #31
 8003812:	2101      	movs	r1, #1
 8003814:	fa01 f303 	lsl.w	r3, r1, r3
 8003818:	e017      	b.n	800384a <HAL_ADC_ConfigChannel+0x666>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	fa93 f3a3 	rbit	r3, r3
 8003826:	61fb      	str	r3, [r7, #28]
  return result;
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800382c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8003832:	2320      	movs	r3, #32
 8003834:	e003      	b.n	800383e <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8003836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003838:	fab3 f383 	clz	r3, r3
 800383c:	b2db      	uxtb	r3, r3
 800383e:	3301      	adds	r3, #1
 8003840:	f003 031f 	and.w	r3, r3, #31
 8003844:	2101      	movs	r1, #1
 8003846:	fa01 f303 	lsl.w	r3, r1, r3
 800384a:	ea42 0103 	orr.w	r1, r2, r3
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10d      	bne.n	8003876 <HAL_ADC_ConfigChannel+0x692>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	0e9b      	lsrs	r3, r3, #26
 8003860:	3301      	adds	r3, #1
 8003862:	f003 021f 	and.w	r2, r3, #31
 8003866:	4613      	mov	r3, r2
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	4413      	add	r3, r2
 800386c:	3b1e      	subs	r3, #30
 800386e:	051b      	lsls	r3, r3, #20
 8003870:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003874:	e01e      	b.n	80038b4 <HAL_ADC_ConfigChannel+0x6d0>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	fa93 f3a3 	rbit	r3, r3
 8003882:	613b      	str	r3, [r7, #16]
  return result;
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d104      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800388e:	2320      	movs	r3, #32
 8003890:	e006      	b.n	80038a0 <HAL_ADC_ConfigChannel+0x6bc>
 8003892:	bf00      	nop
 8003894:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	fab3 f383 	clz	r3, r3
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	3301      	adds	r3, #1
 80038a2:	f003 021f 	and.w	r2, r3, #31
 80038a6:	4613      	mov	r3, r2
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	4413      	add	r3, r2
 80038ac:	3b1e      	subs	r3, #30
 80038ae:	051b      	lsls	r3, r3, #20
 80038b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038b4:	430b      	orrs	r3, r1
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	6892      	ldr	r2, [r2, #8]
 80038ba:	4619      	mov	r1, r3
 80038bc:	f7ff f90b 	bl	8002ad6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	4b3c      	ldr	r3, [pc, #240]	; (80039b8 <HAL_ADC_ConfigChannel+0x7d4>)
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d06b      	beq.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038cc:	483b      	ldr	r0, [pc, #236]	; (80039bc <HAL_ADC_ConfigChannel+0x7d8>)
 80038ce:	f7ff f84d 	bl	800296c <LL_ADC_GetCommonPathInternalCh>
 80038d2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a39      	ldr	r2, [pc, #228]	; (80039c0 <HAL_ADC_ConfigChannel+0x7dc>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d126      	bne.n	800392e <HAL_ADC_ConfigChannel+0x74a>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d120      	bne.n	800392e <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a34      	ldr	r2, [pc, #208]	; (80039c4 <HAL_ADC_ConfigChannel+0x7e0>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d156      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038fe:	4619      	mov	r1, r3
 8003900:	482e      	ldr	r0, [pc, #184]	; (80039bc <HAL_ADC_ConfigChannel+0x7d8>)
 8003902:	f7ff f820 	bl	8002946 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003906:	4b30      	ldr	r3, [pc, #192]	; (80039c8 <HAL_ADC_ConfigChannel+0x7e4>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	099b      	lsrs	r3, r3, #6
 800390c:	4a2f      	ldr	r2, [pc, #188]	; (80039cc <HAL_ADC_ConfigChannel+0x7e8>)
 800390e:	fba2 2303 	umull	r2, r3, r2, r3
 8003912:	099a      	lsrs	r2, r3, #6
 8003914:	4613      	mov	r3, r2
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	4413      	add	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800391e:	e002      	b.n	8003926 <HAL_ADC_ConfigChannel+0x742>
          {
            wait_loop_index--;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	3b01      	subs	r3, #1
 8003924:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d1f9      	bne.n	8003920 <HAL_ADC_ConfigChannel+0x73c>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800392c:	e03a      	b.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a27      	ldr	r2, [pc, #156]	; (80039d0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d113      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x77c>
 8003938:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800393c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d10d      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x77c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a1e      	ldr	r2, [pc, #120]	; (80039c4 <HAL_ADC_ConfigChannel+0x7e0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d12a      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800394e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003952:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003956:	4619      	mov	r1, r3
 8003958:	4818      	ldr	r0, [pc, #96]	; (80039bc <HAL_ADC_ConfigChannel+0x7d8>)
 800395a:	f7fe fff4 	bl	8002946 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800395e:	e021      	b.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a1b      	ldr	r2, [pc, #108]	; (80039d4 <HAL_ADC_ConfigChannel+0x7f0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d11c      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800396a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800396e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d116      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a12      	ldr	r2, [pc, #72]	; (80039c4 <HAL_ADC_ConfigChannel+0x7e0>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d111      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003980:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003984:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003988:	4619      	mov	r1, r3
 800398a:	480c      	ldr	r0, [pc, #48]	; (80039bc <HAL_ADC_ConfigChannel+0x7d8>)
 800398c:	f7fe ffdb 	bl	8002946 <LL_ADC_SetCommonPathInternalCh>
 8003990:	e008      	b.n	80039a4 <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003996:	f043 0220 	orr.w	r2, r3, #32
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80039ac:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	37d8      	adds	r7, #216	; 0xd8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	80080000 	.word	0x80080000
 80039bc:	50040300 	.word	0x50040300
 80039c0:	c7520000 	.word	0xc7520000
 80039c4:	50040000 	.word	0x50040000
 80039c8:	20000000 	.word	0x20000000
 80039cc:	053e2d63 	.word	0x053e2d63
 80039d0:	cb840000 	.word	0xcb840000
 80039d4:	80000001 	.word	0x80000001

080039d8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80039e2:	2300      	movs	r3, #0
 80039e4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff f984 	bl	8002cfc <LL_ADC_REG_IsConversionOngoing>
 80039f4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff f9a5 	bl	8002d4a <LL_ADC_INJ_IsConversionOngoing>
 8003a00:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d103      	bne.n	8003a10 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f000 8090 	beq.w	8003b30 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d02a      	beq.n	8003a74 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	7e5b      	ldrb	r3, [r3, #25]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d126      	bne.n	8003a74 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	7e1b      	ldrb	r3, [r3, #24]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d122      	bne.n	8003a74 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003a32:	e014      	b.n	8003a5e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	4a41      	ldr	r2, [pc, #260]	; (8003b3c <ADC_ConversionStop+0x164>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d90d      	bls.n	8003a58 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a40:	f043 0210 	orr.w	r2, r3, #16
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4c:	f043 0201 	orr.w	r2, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e06c      	b.n	8003b32 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a68:	2b40      	cmp	r3, #64	; 0x40
 8003a6a:	d1e3      	bne.n	8003a34 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2240      	movs	r2, #64	; 0x40
 8003a72:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d014      	beq.n	8003aa4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff f93c 	bl	8002cfc <LL_ADC_REG_IsConversionOngoing>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00c      	beq.n	8003aa4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7ff f8f9 	bl	8002c86 <LL_ADC_IsDisableOngoing>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d104      	bne.n	8003aa4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7ff f918 	bl	8002cd4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d014      	beq.n	8003ad4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff f94b 	bl	8002d4a <LL_ADC_INJ_IsConversionOngoing>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00c      	beq.n	8003ad4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7ff f8e1 	bl	8002c86 <LL_ADC_IsDisableOngoing>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d104      	bne.n	8003ad4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff f927 	bl	8002d22 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d004      	beq.n	8003ae4 <ADC_ConversionStop+0x10c>
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	d105      	bne.n	8003aea <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003ade:	230c      	movs	r3, #12
 8003ae0:	617b      	str	r3, [r7, #20]
        break;
 8003ae2:	e005      	b.n	8003af0 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003ae4:	2308      	movs	r3, #8
 8003ae6:	617b      	str	r3, [r7, #20]
        break;
 8003ae8:	e002      	b.n	8003af0 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003aea:	2304      	movs	r3, #4
 8003aec:	617b      	str	r3, [r7, #20]
        break;
 8003aee:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003af0:	f7fe fee8 	bl	80028c4 <HAL_GetTick>
 8003af4:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003af6:	e014      	b.n	8003b22 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003af8:	f7fe fee4 	bl	80028c4 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b05      	cmp	r3, #5
 8003b04:	d90d      	bls.n	8003b22 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0a:	f043 0210 	orr.w	r2, r3, #16
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b16:	f043 0201 	orr.w	r2, r3, #1
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e007      	b.n	8003b32 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1e3      	bne.n	8003af8 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3720      	adds	r7, #32
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	a33fffff 	.word	0xa33fffff

08003b40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff f887 	bl	8002c60 <LL_ADC_IsEnabled>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d146      	bne.n	8003be6 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	4b24      	ldr	r3, [pc, #144]	; (8003bf0 <ADC_Enable+0xb0>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00d      	beq.n	8003b82 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b6a:	f043 0210 	orr.w	r2, r3, #16
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b76:	f043 0201 	orr.w	r2, r3, #1
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e032      	b.n	8003be8 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7ff f842 	bl	8002c10 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b8c:	f7fe fe9a 	bl	80028c4 <HAL_GetTick>
 8003b90:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b92:	e021      	b.n	8003bd8 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7ff f861 	bl	8002c60 <LL_ADC_IsEnabled>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d104      	bne.n	8003bae <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff f831 	bl	8002c10 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bae:	f7fe fe89 	bl	80028c4 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d90d      	bls.n	8003bd8 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc0:	f043 0210 	orr.w	r2, r3, #16
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bcc:	f043 0201 	orr.w	r2, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e007      	b.n	8003be8 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d1d6      	bne.n	8003b94 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	8000003f 	.word	0x8000003f

08003bf4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7ff f840 	bl	8002c86 <LL_ADC_IsDisableOngoing>
 8003c06:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7ff f827 	bl	8002c60 <LL_ADC_IsEnabled>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d040      	beq.n	8003c9a <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d13d      	bne.n	8003c9a <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f003 030d 	and.w	r3, r3, #13
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d10c      	bne.n	8003c46 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7ff f801 	bl	8002c38 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2203      	movs	r2, #3
 8003c3c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c3e:	f7fe fe41 	bl	80028c4 <HAL_GetTick>
 8003c42:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c44:	e022      	b.n	8003c8c <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c4a:	f043 0210 	orr.w	r2, r3, #16
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c56:	f043 0201 	orr.w	r2, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e01c      	b.n	8003c9c <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c62:	f7fe fe2f 	bl	80028c4 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d90d      	bls.n	8003c8c <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c74:	f043 0210 	orr.w	r2, r3, #16
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c80:	f043 0201 	orr.w	r2, r3, #1
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e007      	b.n	8003c9c <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1e3      	bne.n	8003c62 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3710      	adds	r7, #16
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d14b      	bne.n	8003d56 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cc2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0308 	and.w	r3, r3, #8
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d021      	beq.n	8003d1c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7fe febb 	bl	8002a58 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d032      	beq.n	8003d4e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d12b      	bne.n	8003d4e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cfa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d11f      	bne.n	8003d4e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d12:	f043 0201 	orr.w	r2, r3, #1
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	659a      	str	r2, [r3, #88]	; 0x58
 8003d1a:	e018      	b.n	8003d4e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d111      	bne.n	8003d4e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d105      	bne.n	8003d4e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d46:	f043 0201 	orr.w	r2, r3, #1
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f7fe fb5c 	bl	800240c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d54:	e00e      	b.n	8003d74 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5a:	f003 0310 	and.w	r3, r3, #16
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f7ff fa33 	bl	80031ce <HAL_ADC_ErrorCallback>
}
 8003d68:	e004      	b.n	8003d74 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	4798      	blx	r3
}
 8003d74:	bf00      	nop
 8003d76:	3710      	adds	r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d88:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f7fe fb34 	bl	80023f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d90:	bf00      	nop
 8003d92:	3710      	adds	r7, #16
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003daa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db6:	f043 0204 	orr.w	r2, r3, #4
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f7ff fa05 	bl	80031ce <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dc4:	bf00      	nop
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f003 0307 	and.w	r3, r3, #7
 8003dda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ddc:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <__NVIC_SetPriorityGrouping+0x44>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003de2:	68ba      	ldr	r2, [r7, #8]
 8003de4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003de8:	4013      	ands	r3, r2
 8003dea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003df4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003df8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dfe:	4a04      	ldr	r2, [pc, #16]	; (8003e10 <__NVIC_SetPriorityGrouping+0x44>)
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	60d3      	str	r3, [r2, #12]
}
 8003e04:	bf00      	nop
 8003e06:	3714      	adds	r7, #20
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr
 8003e10:	e000ed00 	.word	0xe000ed00

08003e14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e18:	4b04      	ldr	r3, [pc, #16]	; (8003e2c <__NVIC_GetPriorityGrouping+0x18>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	0a1b      	lsrs	r3, r3, #8
 8003e1e:	f003 0307 	and.w	r3, r3, #7
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	e000ed00 	.word	0xe000ed00

08003e30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	4603      	mov	r3, r0
 8003e38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	db0b      	blt.n	8003e5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e42:	79fb      	ldrb	r3, [r7, #7]
 8003e44:	f003 021f 	and.w	r2, r3, #31
 8003e48:	4907      	ldr	r1, [pc, #28]	; (8003e68 <__NVIC_EnableIRQ+0x38>)
 8003e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4e:	095b      	lsrs	r3, r3, #5
 8003e50:	2001      	movs	r0, #1
 8003e52:	fa00 f202 	lsl.w	r2, r0, r2
 8003e56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e5a:	bf00      	nop
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	e000e100 	.word	0xe000e100

08003e6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	4603      	mov	r3, r0
 8003e74:	6039      	str	r1, [r7, #0]
 8003e76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	db0a      	blt.n	8003e96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	490c      	ldr	r1, [pc, #48]	; (8003eb8 <__NVIC_SetPriority+0x4c>)
 8003e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8a:	0112      	lsls	r2, r2, #4
 8003e8c:	b2d2      	uxtb	r2, r2
 8003e8e:	440b      	add	r3, r1
 8003e90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e94:	e00a      	b.n	8003eac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	4908      	ldr	r1, [pc, #32]	; (8003ebc <__NVIC_SetPriority+0x50>)
 8003e9c:	79fb      	ldrb	r3, [r7, #7]
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	3b04      	subs	r3, #4
 8003ea4:	0112      	lsls	r2, r2, #4
 8003ea6:	b2d2      	uxtb	r2, r2
 8003ea8:	440b      	add	r3, r1
 8003eaa:	761a      	strb	r2, [r3, #24]
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	e000e100 	.word	0xe000e100
 8003ebc:	e000ed00 	.word	0xe000ed00

08003ec0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b089      	sub	sp, #36	; 0x24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	f1c3 0307 	rsb	r3, r3, #7
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	bf28      	it	cs
 8003ede:	2304      	movcs	r3, #4
 8003ee0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	3304      	adds	r3, #4
 8003ee6:	2b06      	cmp	r3, #6
 8003ee8:	d902      	bls.n	8003ef0 <NVIC_EncodePriority+0x30>
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	3b03      	subs	r3, #3
 8003eee:	e000      	b.n	8003ef2 <NVIC_EncodePriority+0x32>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	fa02 f303 	lsl.w	r3, r2, r3
 8003efe:	43da      	mvns	r2, r3
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	401a      	ands	r2, r3
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f08:	f04f 31ff 	mov.w	r1, #4294967295
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f12:	43d9      	mvns	r1, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f18:	4313      	orrs	r3, r2
         );
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3724      	adds	r7, #36	; 0x24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
	...

08003f28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	3b01      	subs	r3, #1
 8003f34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f38:	d301      	bcc.n	8003f3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e00f      	b.n	8003f5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f3e:	4a0a      	ldr	r2, [pc, #40]	; (8003f68 <SysTick_Config+0x40>)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f46:	210f      	movs	r1, #15
 8003f48:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4c:	f7ff ff8e 	bl	8003e6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f50:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <SysTick_Config+0x40>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f56:	4b04      	ldr	r3, [pc, #16]	; (8003f68 <SysTick_Config+0x40>)
 8003f58:	2207      	movs	r2, #7
 8003f5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	e000e010 	.word	0xe000e010

08003f6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f7ff ff29 	bl	8003dcc <__NVIC_SetPriorityGrouping>
}
 8003f7a:	bf00      	nop
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b086      	sub	sp, #24
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	4603      	mov	r3, r0
 8003f8a:	60b9      	str	r1, [r7, #8]
 8003f8c:	607a      	str	r2, [r7, #4]
 8003f8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f90:	2300      	movs	r3, #0
 8003f92:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f94:	f7ff ff3e 	bl	8003e14 <__NVIC_GetPriorityGrouping>
 8003f98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	68b9      	ldr	r1, [r7, #8]
 8003f9e:	6978      	ldr	r0, [r7, #20]
 8003fa0:	f7ff ff8e 	bl	8003ec0 <NVIC_EncodePriority>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003faa:	4611      	mov	r1, r2
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff ff5d 	bl	8003e6c <__NVIC_SetPriority>
}
 8003fb2:	bf00      	nop
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b082      	sub	sp, #8
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f7ff ff31 	bl	8003e30 <__NVIC_EnableIRQ>
}
 8003fce:	bf00      	nop
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b082      	sub	sp, #8
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7ff ffa2 	bl	8003f28 <SysTick_Config>
 8003fe4:	4603      	mov	r3, r0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
	...

08003ff0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e08d      	b.n	800411e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	461a      	mov	r2, r3
 8004008:	4b47      	ldr	r3, [pc, #284]	; (8004128 <HAL_DMA_Init+0x138>)
 800400a:	429a      	cmp	r2, r3
 800400c:	d80f      	bhi.n	800402e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	461a      	mov	r2, r3
 8004014:	4b45      	ldr	r3, [pc, #276]	; (800412c <HAL_DMA_Init+0x13c>)
 8004016:	4413      	add	r3, r2
 8004018:	4a45      	ldr	r2, [pc, #276]	; (8004130 <HAL_DMA_Init+0x140>)
 800401a:	fba2 2303 	umull	r2, r3, r2, r3
 800401e:	091b      	lsrs	r3, r3, #4
 8004020:	009a      	lsls	r2, r3, #2
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a42      	ldr	r2, [pc, #264]	; (8004134 <HAL_DMA_Init+0x144>)
 800402a:	641a      	str	r2, [r3, #64]	; 0x40
 800402c:	e00e      	b.n	800404c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	461a      	mov	r2, r3
 8004034:	4b40      	ldr	r3, [pc, #256]	; (8004138 <HAL_DMA_Init+0x148>)
 8004036:	4413      	add	r3, r2
 8004038:	4a3d      	ldr	r2, [pc, #244]	; (8004130 <HAL_DMA_Init+0x140>)
 800403a:	fba2 2303 	umull	r2, r3, r2, r3
 800403e:	091b      	lsrs	r3, r3, #4
 8004040:	009a      	lsls	r2, r3, #2
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a3c      	ldr	r2, [pc, #240]	; (800413c <HAL_DMA_Init+0x14c>)
 800404a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004066:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004070:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800407c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004088:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	4313      	orrs	r3, r2
 8004094:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 fa12 	bl	80044c8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040ac:	d102      	bne.n	80040b4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040bc:	b2d2      	uxtb	r2, r2
 80040be:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80040c8:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d010      	beq.n	80040f4 <HAL_DMA_Init+0x104>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d80c      	bhi.n	80040f4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 fa32 	bl	8004544 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80040f0:	605a      	str	r2, [r3, #4]
 80040f2:	e008      	b.n	8004106 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	40020407 	.word	0x40020407
 800412c:	bffdfff8 	.word	0xbffdfff8
 8004130:	cccccccd 	.word	0xcccccccd
 8004134:	40020000 	.word	0x40020000
 8004138:	bffdfbf8 	.word	0xbffdfbf8
 800413c:	40020400 	.word	0x40020400

08004140 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
 800414c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800414e:	2300      	movs	r3, #0
 8004150:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_DMA_Start_IT+0x20>
 800415c:	2302      	movs	r3, #2
 800415e:	e066      	b.n	800422e <HAL_DMA_Start_IT+0xee>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2b01      	cmp	r3, #1
 8004172:	d155      	bne.n	8004220 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2202      	movs	r2, #2
 8004178:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0201 	bic.w	r2, r2, #1
 8004190:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	68b9      	ldr	r1, [r7, #8]
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f000 f957 	bl	800444c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d008      	beq.n	80041b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f042 020e 	orr.w	r2, r2, #14
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	e00f      	b.n	80041d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0204 	bic.w	r2, r2, #4
 80041c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f042 020a 	orr.w	r2, r2, #10
 80041d6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d007      	beq.n	80041f6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041f4:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d007      	beq.n	800420e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004208:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800420c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f042 0201 	orr.w	r2, r2, #1
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	e005      	b.n	800422c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004228:	2302      	movs	r3, #2
 800422a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800422c:	7dfb      	ldrb	r3, [r7, #23]
}
 800422e:	4618      	mov	r0, r3
 8004230:	3718      	adds	r7, #24
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004236:	b480      	push	{r7}
 8004238:	b085      	sub	sp, #20
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800423e:	2300      	movs	r3, #0
 8004240:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d008      	beq.n	8004260 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2204      	movs	r2, #4
 8004252:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e040      	b.n	80042e2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 020e 	bic.w	r2, r2, #14
 800426e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800427a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800427e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f022 0201 	bic.w	r2, r2, #1
 800428e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004294:	f003 021c 	and.w	r2, r3, #28
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429c:	2101      	movs	r1, #1
 800429e:	fa01 f202 	lsl.w	r2, r1, r2
 80042a2:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042ac:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00c      	beq.n	80042d0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042c4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042ce:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3714      	adds	r7, #20
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr

080042ee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b084      	sub	sp, #16
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430a:	f003 031c 	and.w	r3, r3, #28
 800430e:	2204      	movs	r2, #4
 8004310:	409a      	lsls	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4013      	ands	r3, r2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d026      	beq.n	8004368 <HAL_DMA_IRQHandler+0x7a>
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d021      	beq.n	8004368 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0320 	and.w	r3, r3, #32
 800432e:	2b00      	cmp	r3, #0
 8004330:	d107      	bne.n	8004342 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0204 	bic.w	r2, r2, #4
 8004340:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004346:	f003 021c 	and.w	r2, r3, #28
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	2104      	movs	r1, #4
 8004350:	fa01 f202 	lsl.w	r2, r1, r2
 8004354:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435a:	2b00      	cmp	r3, #0
 800435c:	d071      	beq.n	8004442 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004366:	e06c      	b.n	8004442 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436c:	f003 031c 	and.w	r3, r3, #28
 8004370:	2202      	movs	r2, #2
 8004372:	409a      	lsls	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4013      	ands	r3, r2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d02e      	beq.n	80043da <HAL_DMA_IRQHandler+0xec>
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d029      	beq.n	80043da <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0320 	and.w	r3, r3, #32
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10b      	bne.n	80043ac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 020a 	bic.w	r2, r2, #10
 80043a2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b0:	f003 021c 	and.w	r2, r3, #28
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b8:	2102      	movs	r1, #2
 80043ba:	fa01 f202 	lsl.w	r2, r1, r2
 80043be:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d038      	beq.n	8004442 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80043d8:	e033      	b.n	8004442 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043de:	f003 031c 	and.w	r3, r3, #28
 80043e2:	2208      	movs	r2, #8
 80043e4:	409a      	lsls	r2, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	4013      	ands	r3, r2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d02a      	beq.n	8004444 <HAL_DMA_IRQHandler+0x156>
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	f003 0308 	and.w	r3, r3, #8
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d025      	beq.n	8004444 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 020e 	bic.w	r2, r2, #14
 8004406:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440c:	f003 021c 	and.w	r2, r3, #28
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004414:	2101      	movs	r1, #1
 8004416:	fa01 f202 	lsl.w	r2, r1, r2
 800441a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004436:	2b00      	cmp	r3, #0
 8004438:	d004      	beq.n	8004444 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004442:	bf00      	nop
 8004444:	bf00      	nop
}
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800445e:	68fa      	ldr	r2, [r7, #12]
 8004460:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004462:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004468:	2b00      	cmp	r3, #0
 800446a:	d004      	beq.n	8004476 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004474:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447a:	f003 021c 	and.w	r2, r3, #28
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004482:	2101      	movs	r1, #1
 8004484:	fa01 f202 	lsl.w	r2, r1, r2
 8004488:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	2b10      	cmp	r3, #16
 8004498:	d108      	bne.n	80044ac <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044aa:	e007      	b.n	80044bc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	60da      	str	r2, [r3, #12]
}
 80044bc:	bf00      	nop
 80044be:	3714      	adds	r7, #20
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b085      	sub	sp, #20
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	461a      	mov	r2, r3
 80044d6:	4b17      	ldr	r3, [pc, #92]	; (8004534 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80044d8:	429a      	cmp	r2, r3
 80044da:	d80a      	bhi.n	80044f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e0:	089b      	lsrs	r3, r3, #2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80044e8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	6493      	str	r3, [r2, #72]	; 0x48
 80044f0:	e007      	b.n	8004502 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f6:	089b      	lsrs	r3, r3, #2
 80044f8:	009a      	lsls	r2, r3, #2
 80044fa:	4b0f      	ldr	r3, [pc, #60]	; (8004538 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80044fc:	4413      	add	r3, r2
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	b2db      	uxtb	r3, r3
 8004508:	3b08      	subs	r3, #8
 800450a:	4a0c      	ldr	r2, [pc, #48]	; (800453c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800450c:	fba2 2303 	umull	r2, r3, r2, r3
 8004510:	091b      	lsrs	r3, r3, #4
 8004512:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a0a      	ldr	r2, [pc, #40]	; (8004540 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004518:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f003 031f 	and.w	r3, r3, #31
 8004520:	2201      	movs	r2, #1
 8004522:	409a      	lsls	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004528:	bf00      	nop
 800452a:	3714      	adds	r7, #20
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	40020407 	.word	0x40020407
 8004538:	4002081c 	.word	0x4002081c
 800453c:	cccccccd 	.word	0xcccccccd
 8004540:	40020880 	.word	0x40020880

08004544 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	4b0b      	ldr	r3, [pc, #44]	; (8004584 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	461a      	mov	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a08      	ldr	r2, [pc, #32]	; (8004588 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004566:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	3b01      	subs	r3, #1
 800456c:	f003 0303 	and.w	r3, r3, #3
 8004570:	2201      	movs	r2, #1
 8004572:	409a      	lsls	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004578:	bf00      	nop
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	1000823f 	.word	0x1000823f
 8004588:	40020940 	.word	0x40020940

0800458c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800458c:	b480      	push	{r7}
 800458e:	b087      	sub	sp, #28
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004596:	2300      	movs	r3, #0
 8004598:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800459a:	e166      	b.n	800486a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	2101      	movs	r1, #1
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	fa01 f303 	lsl.w	r3, r1, r3
 80045a8:	4013      	ands	r3, r2
 80045aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 8158 	beq.w	8004864 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d00b      	beq.n	80045d4 <HAL_GPIO_Init+0x48>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d007      	beq.n	80045d4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80045c8:	2b11      	cmp	r3, #17
 80045ca:	d003      	beq.n	80045d4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	2b12      	cmp	r3, #18
 80045d2:	d130      	bne.n	8004636 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	005b      	lsls	r3, r3, #1
 80045de:	2203      	movs	r2, #3
 80045e0:	fa02 f303 	lsl.w	r3, r2, r3
 80045e4:	43db      	mvns	r3, r3
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	4013      	ands	r3, r2
 80045ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	68da      	ldr	r2, [r3, #12]
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	005b      	lsls	r3, r3, #1
 80045f4:	fa02 f303 	lsl.w	r3, r2, r3
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800460a:	2201      	movs	r2, #1
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	fa02 f303 	lsl.w	r3, r2, r3
 8004612:	43db      	mvns	r3, r3
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	4013      	ands	r3, r2
 8004618:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	091b      	lsrs	r3, r3, #4
 8004620:	f003 0201 	and.w	r2, r3, #1
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	fa02 f303 	lsl.w	r3, r2, r3
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	4313      	orrs	r3, r2
 800462e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	2203      	movs	r2, #3
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	43db      	mvns	r3, r3
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4013      	ands	r3, r2
 800464c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	689a      	ldr	r2, [r3, #8]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	4313      	orrs	r3, r2
 800465e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	2b02      	cmp	r3, #2
 800466c:	d003      	beq.n	8004676 <HAL_GPIO_Init+0xea>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b12      	cmp	r3, #18
 8004674:	d123      	bne.n	80046be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	08da      	lsrs	r2, r3, #3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3208      	adds	r2, #8
 800467e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004682:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f003 0307 	and.w	r3, r3, #7
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	220f      	movs	r2, #15
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43db      	mvns	r3, r3
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4013      	ands	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	fa02 f303 	lsl.w	r3, r2, r3
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	08da      	lsrs	r2, r3, #3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3208      	adds	r2, #8
 80046b8:	6939      	ldr	r1, [r7, #16]
 80046ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	005b      	lsls	r3, r3, #1
 80046c8:	2203      	movs	r2, #3
 80046ca:	fa02 f303 	lsl.w	r3, r2, r3
 80046ce:	43db      	mvns	r3, r3
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	4013      	ands	r3, r2
 80046d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f003 0203 	and.w	r2, r3, #3
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	fa02 f303 	lsl.w	r3, r2, r3
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f000 80b2 	beq.w	8004864 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004700:	4b61      	ldr	r3, [pc, #388]	; (8004888 <HAL_GPIO_Init+0x2fc>)
 8004702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004704:	4a60      	ldr	r2, [pc, #384]	; (8004888 <HAL_GPIO_Init+0x2fc>)
 8004706:	f043 0301 	orr.w	r3, r3, #1
 800470a:	6613      	str	r3, [r2, #96]	; 0x60
 800470c:	4b5e      	ldr	r3, [pc, #376]	; (8004888 <HAL_GPIO_Init+0x2fc>)
 800470e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	60bb      	str	r3, [r7, #8]
 8004716:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004718:	4a5c      	ldr	r2, [pc, #368]	; (800488c <HAL_GPIO_Init+0x300>)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	089b      	lsrs	r3, r3, #2
 800471e:	3302      	adds	r3, #2
 8004720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004724:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f003 0303 	and.w	r3, r3, #3
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	220f      	movs	r2, #15
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	4013      	ands	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004742:	d02b      	beq.n	800479c <HAL_GPIO_Init+0x210>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a52      	ldr	r2, [pc, #328]	; (8004890 <HAL_GPIO_Init+0x304>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d025      	beq.n	8004798 <HAL_GPIO_Init+0x20c>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a51      	ldr	r2, [pc, #324]	; (8004894 <HAL_GPIO_Init+0x308>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d01f      	beq.n	8004794 <HAL_GPIO_Init+0x208>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a50      	ldr	r2, [pc, #320]	; (8004898 <HAL_GPIO_Init+0x30c>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d019      	beq.n	8004790 <HAL_GPIO_Init+0x204>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a4f      	ldr	r2, [pc, #316]	; (800489c <HAL_GPIO_Init+0x310>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d013      	beq.n	800478c <HAL_GPIO_Init+0x200>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	4a4e      	ldr	r2, [pc, #312]	; (80048a0 <HAL_GPIO_Init+0x314>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d00d      	beq.n	8004788 <HAL_GPIO_Init+0x1fc>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a4d      	ldr	r2, [pc, #308]	; (80048a4 <HAL_GPIO_Init+0x318>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d007      	beq.n	8004784 <HAL_GPIO_Init+0x1f8>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a4c      	ldr	r2, [pc, #304]	; (80048a8 <HAL_GPIO_Init+0x31c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d101      	bne.n	8004780 <HAL_GPIO_Init+0x1f4>
 800477c:	2307      	movs	r3, #7
 800477e:	e00e      	b.n	800479e <HAL_GPIO_Init+0x212>
 8004780:	2308      	movs	r3, #8
 8004782:	e00c      	b.n	800479e <HAL_GPIO_Init+0x212>
 8004784:	2306      	movs	r3, #6
 8004786:	e00a      	b.n	800479e <HAL_GPIO_Init+0x212>
 8004788:	2305      	movs	r3, #5
 800478a:	e008      	b.n	800479e <HAL_GPIO_Init+0x212>
 800478c:	2304      	movs	r3, #4
 800478e:	e006      	b.n	800479e <HAL_GPIO_Init+0x212>
 8004790:	2303      	movs	r3, #3
 8004792:	e004      	b.n	800479e <HAL_GPIO_Init+0x212>
 8004794:	2302      	movs	r3, #2
 8004796:	e002      	b.n	800479e <HAL_GPIO_Init+0x212>
 8004798:	2301      	movs	r3, #1
 800479a:	e000      	b.n	800479e <HAL_GPIO_Init+0x212>
 800479c:	2300      	movs	r3, #0
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	f002 0203 	and.w	r2, r2, #3
 80047a4:	0092      	lsls	r2, r2, #2
 80047a6:	4093      	lsls	r3, r2
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80047ae:	4937      	ldr	r1, [pc, #220]	; (800488c <HAL_GPIO_Init+0x300>)
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	089b      	lsrs	r3, r3, #2
 80047b4:	3302      	adds	r3, #2
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80047bc:	4b3b      	ldr	r3, [pc, #236]	; (80048ac <HAL_GPIO_Init+0x320>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	43db      	mvns	r3, r3
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	4013      	ands	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d003      	beq.n	80047e0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	4313      	orrs	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047e0:	4a32      	ldr	r2, [pc, #200]	; (80048ac <HAL_GPIO_Init+0x320>)
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80047e6:	4b31      	ldr	r3, [pc, #196]	; (80048ac <HAL_GPIO_Init+0x320>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	43db      	mvns	r3, r3
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	4013      	ands	r3, r2
 80047f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4313      	orrs	r3, r2
 8004808:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800480a:	4a28      	ldr	r2, [pc, #160]	; (80048ac <HAL_GPIO_Init+0x320>)
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004810:	4b26      	ldr	r3, [pc, #152]	; (80048ac <HAL_GPIO_Init+0x320>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	43db      	mvns	r3, r3
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	4013      	ands	r3, r2
 800481e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d003      	beq.n	8004834 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800482c:	693a      	ldr	r2, [r7, #16]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004834:	4a1d      	ldr	r2, [pc, #116]	; (80048ac <HAL_GPIO_Init+0x320>)
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800483a:	4b1c      	ldr	r3, [pc, #112]	; (80048ac <HAL_GPIO_Init+0x320>)
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	43db      	mvns	r3, r3
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	4013      	ands	r3, r2
 8004848:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004856:	693a      	ldr	r2, [r7, #16]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	4313      	orrs	r3, r2
 800485c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800485e:	4a13      	ldr	r2, [pc, #76]	; (80048ac <HAL_GPIO_Init+0x320>)
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	3301      	adds	r3, #1
 8004868:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	fa22 f303 	lsr.w	r3, r2, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	f47f ae91 	bne.w	800459c <HAL_GPIO_Init+0x10>
  }
}
 800487a:	bf00      	nop
 800487c:	371c      	adds	r7, #28
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	40021000 	.word	0x40021000
 800488c:	40010000 	.word	0x40010000
 8004890:	48000400 	.word	0x48000400
 8004894:	48000800 	.word	0x48000800
 8004898:	48000c00 	.word	0x48000c00
 800489c:	48001000 	.word	0x48001000
 80048a0:	48001400 	.word	0x48001400
 80048a4:	48001800 	.word	0x48001800
 80048a8:	48001c00 	.word	0x48001c00
 80048ac:	40010400 	.word	0x40010400

080048b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	460b      	mov	r3, r1
 80048ba:	807b      	strh	r3, [r7, #2]
 80048bc:	4613      	mov	r3, r2
 80048be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048c0:	787b      	ldrb	r3, [r7, #1]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048c6:	887a      	ldrh	r2, [r7, #2]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048cc:	e002      	b.n	80048d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048ce:	887a      	ldrh	r2, [r7, #2]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80048e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048e2:	b08f      	sub	sp, #60	; 0x3c
 80048e4:	af0a      	add	r7, sp, #40	; 0x28
 80048e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e116      	b.n	8004b20 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	2b00      	cmp	r3, #0
 8004902:	d106      	bne.n	8004912 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f006 fc1d 	bl	800b14c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2203      	movs	r2, #3
 8004916:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800491e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004922:	2b00      	cmp	r3, #0
 8004924:	d102      	bne.n	800492c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4618      	mov	r0, r3
 8004932:	f003 fcd4 	bl	80082de <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	603b      	str	r3, [r7, #0]
 800493c:	687e      	ldr	r6, [r7, #4]
 800493e:	466d      	mov	r5, sp
 8004940:	f106 0410 	add.w	r4, r6, #16
 8004944:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004946:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004948:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800494a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800494c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004950:	e885 0003 	stmia.w	r5, {r0, r1}
 8004954:	1d33      	adds	r3, r6, #4
 8004956:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004958:	6838      	ldr	r0, [r7, #0]
 800495a:	f003 fbc1 	bl	80080e0 <USB_CoreInit>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d005      	beq.n	8004970 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e0d7      	b.n	8004b20 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2100      	movs	r1, #0
 8004976:	4618      	mov	r0, r3
 8004978:	f003 fcc2 	bl	8008300 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800497c:	2300      	movs	r3, #0
 800497e:	73fb      	strb	r3, [r7, #15]
 8004980:	e04a      	b.n	8004a18 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004982:	7bfa      	ldrb	r2, [r7, #15]
 8004984:	6879      	ldr	r1, [r7, #4]
 8004986:	4613      	mov	r3, r2
 8004988:	00db      	lsls	r3, r3, #3
 800498a:	1a9b      	subs	r3, r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	440b      	add	r3, r1
 8004990:	333d      	adds	r3, #61	; 0x3d
 8004992:	2201      	movs	r2, #1
 8004994:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004996:	7bfa      	ldrb	r2, [r7, #15]
 8004998:	6879      	ldr	r1, [r7, #4]
 800499a:	4613      	mov	r3, r2
 800499c:	00db      	lsls	r3, r3, #3
 800499e:	1a9b      	subs	r3, r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	440b      	add	r3, r1
 80049a4:	333c      	adds	r3, #60	; 0x3c
 80049a6:	7bfa      	ldrb	r2, [r7, #15]
 80049a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80049aa:	7bfa      	ldrb	r2, [r7, #15]
 80049ac:	7bfb      	ldrb	r3, [r7, #15]
 80049ae:	b298      	uxth	r0, r3
 80049b0:	6879      	ldr	r1, [r7, #4]
 80049b2:	4613      	mov	r3, r2
 80049b4:	00db      	lsls	r3, r3, #3
 80049b6:	1a9b      	subs	r3, r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	440b      	add	r3, r1
 80049bc:	3342      	adds	r3, #66	; 0x42
 80049be:	4602      	mov	r2, r0
 80049c0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80049c2:	7bfa      	ldrb	r2, [r7, #15]
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	4613      	mov	r3, r2
 80049c8:	00db      	lsls	r3, r3, #3
 80049ca:	1a9b      	subs	r3, r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	440b      	add	r3, r1
 80049d0:	333f      	adds	r3, #63	; 0x3f
 80049d2:	2200      	movs	r2, #0
 80049d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80049d6:	7bfa      	ldrb	r2, [r7, #15]
 80049d8:	6879      	ldr	r1, [r7, #4]
 80049da:	4613      	mov	r3, r2
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	1a9b      	subs	r3, r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	440b      	add	r3, r1
 80049e4:	3344      	adds	r3, #68	; 0x44
 80049e6:	2200      	movs	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80049ea:	7bfa      	ldrb	r2, [r7, #15]
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	00db      	lsls	r3, r3, #3
 80049f2:	1a9b      	subs	r3, r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	440b      	add	r3, r1
 80049f8:	3348      	adds	r3, #72	; 0x48
 80049fa:	2200      	movs	r2, #0
 80049fc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80049fe:	7bfa      	ldrb	r2, [r7, #15]
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	4613      	mov	r3, r2
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	1a9b      	subs	r3, r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	440b      	add	r3, r1
 8004a0c:	3350      	adds	r3, #80	; 0x50
 8004a0e:	2200      	movs	r2, #0
 8004a10:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a12:	7bfb      	ldrb	r3, [r7, #15]
 8004a14:	3301      	adds	r3, #1
 8004a16:	73fb      	strb	r3, [r7, #15]
 8004a18:	7bfa      	ldrb	r2, [r7, #15]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d3af      	bcc.n	8004982 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a22:	2300      	movs	r3, #0
 8004a24:	73fb      	strb	r3, [r7, #15]
 8004a26:	e044      	b.n	8004ab2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004a28:	7bfa      	ldrb	r2, [r7, #15]
 8004a2a:	6879      	ldr	r1, [r7, #4]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	00db      	lsls	r3, r3, #3
 8004a30:	1a9b      	subs	r3, r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	440b      	add	r3, r1
 8004a36:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004a3e:	7bfa      	ldrb	r2, [r7, #15]
 8004a40:	6879      	ldr	r1, [r7, #4]
 8004a42:	4613      	mov	r3, r2
 8004a44:	00db      	lsls	r3, r3, #3
 8004a46:	1a9b      	subs	r3, r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	440b      	add	r3, r1
 8004a4c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004a50:	7bfa      	ldrb	r2, [r7, #15]
 8004a52:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004a54:	7bfa      	ldrb	r2, [r7, #15]
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	1a9b      	subs	r3, r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	440b      	add	r3, r1
 8004a62:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004a66:	2200      	movs	r2, #0
 8004a68:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004a6a:	7bfa      	ldrb	r2, [r7, #15]
 8004a6c:	6879      	ldr	r1, [r7, #4]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	00db      	lsls	r3, r3, #3
 8004a72:	1a9b      	subs	r3, r3, r2
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	440b      	add	r3, r1
 8004a78:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004a80:	7bfa      	ldrb	r2, [r7, #15]
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	4613      	mov	r3, r2
 8004a86:	00db      	lsls	r3, r3, #3
 8004a88:	1a9b      	subs	r3, r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	440b      	add	r3, r1
 8004a8e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004a96:	7bfa      	ldrb	r2, [r7, #15]
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	1a9b      	subs	r3, r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	440b      	add	r3, r1
 8004aa4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004aac:	7bfb      	ldrb	r3, [r7, #15]
 8004aae:	3301      	adds	r3, #1
 8004ab0:	73fb      	strb	r3, [r7, #15]
 8004ab2:	7bfa      	ldrb	r2, [r7, #15]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d3b5      	bcc.n	8004a28 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	603b      	str	r3, [r7, #0]
 8004ac2:	687e      	ldr	r6, [r7, #4]
 8004ac4:	466d      	mov	r5, sp
 8004ac6:	f106 0410 	add.w	r4, r6, #16
 8004aca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004acc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ace:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ad0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ad2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004ad6:	e885 0003 	stmia.w	r5, {r0, r1}
 8004ada:	1d33      	adds	r3, r6, #4
 8004adc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ade:	6838      	ldr	r0, [r7, #0]
 8004ae0:	f003 fc38 	bl	8008354 <USB_DevInit>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d005      	beq.n	8004af6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2202      	movs	r2, #2
 8004aee:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e014      	b.n	8004b20 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d102      	bne.n	8004b14 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 ff62 	bl	80059d8 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f004 fbba 	bl	8009292 <USB_DevDisconnect>

  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3714      	adds	r7, #20
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b28 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_PCD_Start+0x1c>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e01c      	b.n	8004b7e <HAL_PCD_Start+0x56>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d105      	bne.n	8004b60 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b58:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f003 fba9 	bl	80082bc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f004 fb6e 	bl	8009250 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004b86:	b590      	push	{r4, r7, lr}
 8004b88:	b08d      	sub	sp, #52	; 0x34
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f004 fc2c 	bl	80093fa <USB_GetMode>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f040 838f 	bne.w	80052c8 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f004 fb90 	bl	80092d4 <USB_ReadInterrupts>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 8385 	beq.w	80052c6 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f004 fb87 	bl	80092d4 <USB_ReadInterrupts>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d107      	bne.n	8004be0 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	695a      	ldr	r2, [r3, #20]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f002 0202 	and.w	r2, r2, #2
 8004bde:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4618      	mov	r0, r3
 8004be6:	f004 fb75 	bl	80092d4 <USB_ReadInterrupts>
 8004bea:	4603      	mov	r3, r0
 8004bec:	f003 0310 	and.w	r3, r3, #16
 8004bf0:	2b10      	cmp	r3, #16
 8004bf2:	d161      	bne.n	8004cb8 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f022 0210 	bic.w	r2, r2, #16
 8004c02:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004c04:	6a3b      	ldr	r3, [r7, #32]
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	f003 020f 	and.w	r2, r3, #15
 8004c10:	4613      	mov	r3, r2
 8004c12:	00db      	lsls	r3, r3, #3
 8004c14:	1a9b      	subs	r3, r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	4413      	add	r3, r2
 8004c20:	3304      	adds	r3, #4
 8004c22:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	0c5b      	lsrs	r3, r3, #17
 8004c28:	f003 030f 	and.w	r3, r3, #15
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d124      	bne.n	8004c7a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004c30:	69ba      	ldr	r2, [r7, #24]
 8004c32:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004c36:	4013      	ands	r3, r2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d035      	beq.n	8004ca8 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	091b      	lsrs	r3, r3, #4
 8004c44:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004c46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	6a38      	ldr	r0, [r7, #32]
 8004c50:	f004 f9db 	bl	800900a <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	68da      	ldr	r2, [r3, #12]
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	091b      	lsrs	r3, r3, #4
 8004c5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c60:	441a      	add	r2, r3
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	699a      	ldr	r2, [r3, #24]
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	091b      	lsrs	r3, r3, #4
 8004c6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c72:	441a      	add	r2, r3
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	619a      	str	r2, [r3, #24]
 8004c78:	e016      	b.n	8004ca8 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	0c5b      	lsrs	r3, r3, #17
 8004c7e:	f003 030f 	and.w	r3, r3, #15
 8004c82:	2b06      	cmp	r3, #6
 8004c84:	d110      	bne.n	8004ca8 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004c8c:	2208      	movs	r2, #8
 8004c8e:	4619      	mov	r1, r3
 8004c90:	6a38      	ldr	r0, [r7, #32]
 8004c92:	f004 f9ba 	bl	800900a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	699a      	ldr	r2, [r3, #24]
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	091b      	lsrs	r3, r3, #4
 8004c9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ca2:	441a      	add	r2, r3
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699a      	ldr	r2, [r3, #24]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f042 0210 	orr.w	r2, r2, #16
 8004cb6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f004 fb09 	bl	80092d4 <USB_ReadInterrupts>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cc8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004ccc:	d16e      	bne.n	8004dac <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f004 fb0f 	bl	80092fa <USB_ReadDevAllOutEpInterrupt>
 8004cdc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004cde:	e062      	b.n	8004da6 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d057      	beq.n	8004d9a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf0:	b2d2      	uxtb	r2, r2
 8004cf2:	4611      	mov	r1, r2
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f004 fb34 	bl	8009362 <USB_ReadDevOutEPInterrupt>
 8004cfa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00c      	beq.n	8004d20 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d08:	015a      	lsls	r2, r3, #5
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d12:	461a      	mov	r2, r3
 8004d14:	2301      	movs	r3, #1
 8004d16:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004d18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 fd82 	bl	8005824 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	f003 0308 	and.w	r3, r3, #8
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00c      	beq.n	8004d44 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d36:	461a      	mov	r2, r3
 8004d38:	2308      	movs	r3, #8
 8004d3a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004d3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 fdbe 	bl	80058c0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f003 0310 	and.w	r3, r3, #16
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d008      	beq.n	8004d60 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	015a      	lsls	r2, r3, #5
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	4413      	add	r3, r2
 8004d56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	2310      	movs	r3, #16
 8004d5e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	f003 0320 	and.w	r3, r3, #32
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d008      	beq.n	8004d7c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	015a      	lsls	r2, r3, #5
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	4413      	add	r3, r2
 8004d72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d76:	461a      	mov	r2, r3
 8004d78:	2320      	movs	r3, #32
 8004d7a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d009      	beq.n	8004d9a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	015a      	lsls	r2, r3, #5
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d92:	461a      	mov	r2, r3
 8004d94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d98:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da2:	085b      	lsrs	r3, r3, #1
 8004da4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d199      	bne.n	8004ce0 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f004 fa8f 	bl	80092d4 <USB_ReadInterrupts>
 8004db6:	4603      	mov	r3, r0
 8004db8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dbc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004dc0:	f040 8087 	bne.w	8004ed2 <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f004 fab0 	bl	800932e <USB_ReadDevAllInEpInterrupt>
 8004dce:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004dd4:	e07a      	b.n	8004ecc <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d06f      	beq.n	8004ec0 <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	4611      	mov	r1, r2
 8004dea:	4618      	mov	r0, r3
 8004dec:	f004 fad7 	bl	800939e <USB_ReadDevInEPInterrupt>
 8004df0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	f003 0301 	and.w	r3, r3, #1
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d020      	beq.n	8004e3e <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfe:	f003 030f 	and.w	r3, r3, #15
 8004e02:	2201      	movs	r2, #1
 8004e04:	fa02 f303 	lsl.w	r3, r2, r3
 8004e08:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	43db      	mvns	r3, r3
 8004e16:	69f9      	ldr	r1, [r7, #28]
 8004e18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	015a      	lsls	r2, r3, #5
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	4413      	add	r3, r2
 8004e28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	2301      	movs	r3, #1
 8004e30:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	4619      	mov	r1, r3
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f006 fa1a 	bl	800b272 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	f003 0308 	and.w	r3, r3, #8
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d008      	beq.n	8004e5a <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	015a      	lsls	r2, r3, #5
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	4413      	add	r3, r2
 8004e50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e54:	461a      	mov	r2, r3
 8004e56:	2308      	movs	r3, #8
 8004e58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	f003 0310 	and.w	r3, r3, #16
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d008      	beq.n	8004e76 <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e66:	015a      	lsls	r2, r3, #5
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e70:	461a      	mov	r2, r3
 8004e72:	2310      	movs	r3, #16
 8004e74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d008      	beq.n	8004e92 <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e82:	015a      	lsls	r2, r3, #5
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	4413      	add	r3, r2
 8004e88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	2340      	movs	r3, #64	; 0x40
 8004e90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d008      	beq.n	8004eae <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9e:	015a      	lsls	r2, r3, #5
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	2302      	movs	r3, #2
 8004eac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d003      	beq.n	8004ec0 <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004eb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 fc29 	bl	8005712 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec8:	085b      	lsrs	r3, r3, #1
 8004eca:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d181      	bne.n	8004dd6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f004 f9fc 	bl	80092d4 <USB_ReadInterrupts>
 8004edc:	4603      	mov	r3, r0
 8004ede:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ee2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ee6:	d122      	bne.n	8004f2e <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	69fa      	ldr	r2, [r7, #28]
 8004ef2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ef6:	f023 0301 	bic.w	r3, r3, #1
 8004efa:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d108      	bne.n	8004f18 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004f0e:	2100      	movs	r1, #0
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f006 fcc5 	bl	800b8a0 <HAL_PCDEx_LPM_Callback>
 8004f16:	e002      	b.n	8004f1e <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f006 fa17 	bl	800b34c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	695a      	ldr	r2, [r3, #20]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004f2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f004 f9ce 	bl	80092d4 <USB_ReadInterrupts>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f42:	d112      	bne.n	8004f6a <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f003 0301 	and.w	r3, r3, #1
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d102      	bne.n	8004f5a <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f006 f9d3 	bl	800b300 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	695a      	ldr	r2, [r3, #20]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004f68:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f004 f9b0 	bl	80092d4 <USB_ReadInterrupts>
 8004f74:	4603      	mov	r3, r0
 8004f76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f7e:	d121      	bne.n	8004fc4 <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	695a      	ldr	r2, [r3, #20]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8004f8e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d111      	bne.n	8004fbe <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fa8:	089b      	lsrs	r3, r3, #2
 8004faa:	f003 020f 	and.w	r2, r3, #15
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004fb4:	2101      	movs	r1, #1
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f006 fc72 	bl	800b8a0 <HAL_PCDEx_LPM_Callback>
 8004fbc:	e002      	b.n	8004fc4 <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f006 f99e 	bl	800b300 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f004 f983 	bl	80092d4 <USB_ReadInterrupts>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fd8:	f040 80c5 	bne.w	8005166 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	69fa      	ldr	r2, [r7, #28]
 8004fe6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004fea:	f023 0301 	bic.w	r3, r3, #1
 8004fee:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2110      	movs	r1, #16
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f003 faf8 	bl	80085ec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005000:	e056      	b.n	80050b0 <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005004:	015a      	lsls	r2, r3, #5
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	4413      	add	r3, r2
 800500a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800500e:	461a      	mov	r2, r3
 8005010:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005014:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005018:	015a      	lsls	r2, r3, #5
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	4413      	add	r3, r2
 800501e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005026:	0151      	lsls	r1, r2, #5
 8005028:	69fa      	ldr	r2, [r7, #28]
 800502a:	440a      	add	r2, r1
 800502c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005030:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005034:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005038:	015a      	lsls	r2, r3, #5
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	4413      	add	r3, r2
 800503e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005046:	0151      	lsls	r1, r2, #5
 8005048:	69fa      	ldr	r2, [r7, #28]
 800504a:	440a      	add	r2, r1
 800504c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005050:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005054:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005058:	015a      	lsls	r2, r3, #5
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	4413      	add	r3, r2
 800505e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005062:	461a      	mov	r2, r3
 8005064:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005068:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800506a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800506c:	015a      	lsls	r2, r3, #5
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	4413      	add	r3, r2
 8005072:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800507a:	0151      	lsls	r1, r2, #5
 800507c:	69fa      	ldr	r2, [r7, #28]
 800507e:	440a      	add	r2, r1
 8005080:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005084:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005088:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800508a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800508c:	015a      	lsls	r2, r3, #5
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	4413      	add	r3, r2
 8005092:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800509a:	0151      	lsls	r1, r2, #5
 800509c:	69fa      	ldr	r2, [r7, #28]
 800509e:	440a      	add	r2, r1
 80050a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80050a8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ac:	3301      	adds	r3, #1
 80050ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d3a3      	bcc.n	8005002 <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050c0:	69db      	ldr	r3, [r3, #28]
 80050c2:	69fa      	ldr	r2, [r7, #28]
 80050c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050c8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80050cc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d016      	beq.n	8005104 <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050e0:	69fa      	ldr	r2, [r7, #28]
 80050e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050e6:	f043 030b 	orr.w	r3, r3, #11
 80050ea:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050f6:	69fa      	ldr	r2, [r7, #28]
 80050f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050fc:	f043 030b 	orr.w	r3, r3, #11
 8005100:	6453      	str	r3, [r2, #68]	; 0x44
 8005102:	e015      	b.n	8005130 <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800510a:	695b      	ldr	r3, [r3, #20]
 800510c:	69fa      	ldr	r2, [r7, #28]
 800510e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005112:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005116:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800511a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	69fa      	ldr	r2, [r7, #28]
 8005126:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800512a:	f043 030b 	orr.w	r3, r3, #11
 800512e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	69fa      	ldr	r2, [r7, #28]
 800513a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800513e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005142:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800514e:	4619      	mov	r1, r3
 8005150:	4610      	mov	r0, r2
 8005152:	f004 f983 	bl	800945c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	695a      	ldr	r2, [r3, #20]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005164:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4618      	mov	r0, r3
 800516c:	f004 f8b2 	bl	80092d4 <USB_ReadInterrupts>
 8005170:	4603      	mov	r3, r0
 8005172:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800517a:	d124      	bne.n	80051c6 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4618      	mov	r0, r3
 8005182:	f004 f948 	bl	8009416 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4618      	mov	r0, r3
 800518c:	f003 fa8f 	bl	80086ae <USB_GetDevSpeed>
 8005190:	4603      	mov	r3, r0
 8005192:	461a      	mov	r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681c      	ldr	r4, [r3, #0]
 800519c:	f001 fafe 	bl	800679c <HAL_RCC_GetHCLKFreq>
 80051a0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	461a      	mov	r2, r3
 80051aa:	4620      	mov	r0, r4
 80051ac:	f002 ffea 	bl	8008184 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f006 f886 	bl	800b2c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	695a      	ldr	r2, [r3, #20]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80051c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f004 f882 	bl	80092d4 <USB_ReadInterrupts>
 80051d0:	4603      	mov	r3, r0
 80051d2:	f003 0308 	and.w	r3, r3, #8
 80051d6:	2b08      	cmp	r3, #8
 80051d8:	d10a      	bne.n	80051f0 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f006 f863 	bl	800b2a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	695a      	ldr	r2, [r3, #20]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f002 0208 	and.w	r2, r2, #8
 80051ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4618      	mov	r0, r3
 80051f6:	f004 f86d 	bl	80092d4 <USB_ReadInterrupts>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005200:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005204:	d10f      	bne.n	8005226 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005206:	2300      	movs	r3, #0
 8005208:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800520a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520c:	b2db      	uxtb	r3, r3
 800520e:	4619      	mov	r1, r3
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f006 f8d5 	bl	800b3c0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	695a      	ldr	r2, [r3, #20]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005224:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f004 f852 	bl	80092d4 <USB_ReadInterrupts>
 8005230:	4603      	mov	r3, r0
 8005232:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005236:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800523a:	d10f      	bne.n	800525c <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005242:	b2db      	uxtb	r3, r3
 8005244:	4619      	mov	r1, r3
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f006 f8a8 	bl	800b39c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	695a      	ldr	r2, [r3, #20]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800525a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4618      	mov	r0, r3
 8005262:	f004 f837 	bl	80092d4 <USB_ReadInterrupts>
 8005266:	4603      	mov	r3, r0
 8005268:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800526c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005270:	d10a      	bne.n	8005288 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f006 f8b6 	bl	800b3e4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	695a      	ldr	r2, [r3, #20]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005286:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4618      	mov	r0, r3
 800528e:	f004 f821 	bl	80092d4 <USB_ReadInterrupts>
 8005292:	4603      	mov	r3, r0
 8005294:	f003 0304 	and.w	r3, r3, #4
 8005298:	2b04      	cmp	r3, #4
 800529a:	d115      	bne.n	80052c8 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	f003 0304 	and.w	r3, r3, #4
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d002      	beq.n	80052b4 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f006 f8a6 	bl	800b400 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	6859      	ldr	r1, [r3, #4]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	605a      	str	r2, [r3, #4]
 80052c4:	e000      	b.n	80052c8 <HAL_PCD_IRQHandler+0x742>
      return;
 80052c6:	bf00      	nop
    }
  }
}
 80052c8:	3734      	adds	r7, #52	; 0x34
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd90      	pop	{r4, r7, pc}

080052ce <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b082      	sub	sp, #8
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
 80052d6:	460b      	mov	r3, r1
 80052d8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d101      	bne.n	80052e8 <HAL_PCD_SetAddress+0x1a>
 80052e4:	2302      	movs	r3, #2
 80052e6:	e013      	b.n	8005310 <HAL_PCD_SetAddress+0x42>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	78fa      	ldrb	r2, [r7, #3]
 80052f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	78fa      	ldrb	r2, [r7, #3]
 80052fe:	4611      	mov	r1, r2
 8005300:	4618      	mov	r0, r3
 8005302:	f003 ff7f 	bl	8009204 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	4608      	mov	r0, r1
 8005322:	4611      	mov	r1, r2
 8005324:	461a      	mov	r2, r3
 8005326:	4603      	mov	r3, r0
 8005328:	70fb      	strb	r3, [r7, #3]
 800532a:	460b      	mov	r3, r1
 800532c:	803b      	strh	r3, [r7, #0]
 800532e:	4613      	mov	r3, r2
 8005330:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005332:	2300      	movs	r3, #0
 8005334:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005336:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800533a:	2b00      	cmp	r3, #0
 800533c:	da0f      	bge.n	800535e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800533e:	78fb      	ldrb	r3, [r7, #3]
 8005340:	f003 020f 	and.w	r2, r3, #15
 8005344:	4613      	mov	r3, r2
 8005346:	00db      	lsls	r3, r3, #3
 8005348:	1a9b      	subs	r3, r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	3338      	adds	r3, #56	; 0x38
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	4413      	add	r3, r2
 8005352:	3304      	adds	r3, #4
 8005354:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2201      	movs	r2, #1
 800535a:	705a      	strb	r2, [r3, #1]
 800535c:	e00f      	b.n	800537e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800535e:	78fb      	ldrb	r3, [r7, #3]
 8005360:	f003 020f 	and.w	r2, r3, #15
 8005364:	4613      	mov	r3, r2
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	1a9b      	subs	r3, r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	4413      	add	r3, r2
 8005374:	3304      	adds	r3, #4
 8005376:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800537e:	78fb      	ldrb	r3, [r7, #3]
 8005380:	f003 030f 	and.w	r3, r3, #15
 8005384:	b2da      	uxtb	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800538a:	883a      	ldrh	r2, [r7, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	78ba      	ldrb	r2, [r7, #2]
 8005394:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	785b      	ldrb	r3, [r3, #1]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d004      	beq.n	80053a8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	b29a      	uxth	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80053a8:	78bb      	ldrb	r3, [r7, #2]
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d102      	bne.n	80053b4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d101      	bne.n	80053c2 <HAL_PCD_EP_Open+0xaa>
 80053be:	2302      	movs	r3, #2
 80053c0:	e00e      	b.n	80053e0 <HAL_PCD_EP_Open+0xc8>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68f9      	ldr	r1, [r7, #12]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f003 f98b 	bl	80086ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80053de:	7afb      	ldrb	r3, [r7, #11]
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3710      	adds	r7, #16
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	460b      	mov	r3, r1
 80053f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80053f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	da0f      	bge.n	800541c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053fc:	78fb      	ldrb	r3, [r7, #3]
 80053fe:	f003 020f 	and.w	r2, r3, #15
 8005402:	4613      	mov	r3, r2
 8005404:	00db      	lsls	r3, r3, #3
 8005406:	1a9b      	subs	r3, r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	3338      	adds	r3, #56	; 0x38
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	4413      	add	r3, r2
 8005410:	3304      	adds	r3, #4
 8005412:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2201      	movs	r2, #1
 8005418:	705a      	strb	r2, [r3, #1]
 800541a:	e00f      	b.n	800543c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800541c:	78fb      	ldrb	r3, [r7, #3]
 800541e:	f003 020f 	and.w	r2, r3, #15
 8005422:	4613      	mov	r3, r2
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	1a9b      	subs	r3, r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	4413      	add	r3, r2
 8005432:	3304      	adds	r3, #4
 8005434:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800543c:	78fb      	ldrb	r3, [r7, #3]
 800543e:	f003 030f 	and.w	r3, r3, #15
 8005442:	b2da      	uxtb	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800544e:	2b01      	cmp	r3, #1
 8005450:	d101      	bne.n	8005456 <HAL_PCD_EP_Close+0x6e>
 8005452:	2302      	movs	r3, #2
 8005454:	e00e      	b.n	8005474 <HAL_PCD_EP_Close+0x8c>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68f9      	ldr	r1, [r7, #12]
 8005464:	4618      	mov	r0, r3
 8005466:	f003 f9c9 	bl	80087fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	607a      	str	r2, [r7, #4]
 8005486:	603b      	str	r3, [r7, #0]
 8005488:	460b      	mov	r3, r1
 800548a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800548c:	7afb      	ldrb	r3, [r7, #11]
 800548e:	f003 020f 	and.w	r2, r3, #15
 8005492:	4613      	mov	r3, r2
 8005494:	00db      	lsls	r3, r3, #3
 8005496:	1a9b      	subs	r3, r3, r2
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4413      	add	r3, r2
 80054a2:	3304      	adds	r3, #4
 80054a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	683a      	ldr	r2, [r7, #0]
 80054b0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	2200      	movs	r2, #0
 80054b6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	2200      	movs	r2, #0
 80054bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054be:	7afb      	ldrb	r3, [r7, #11]
 80054c0:	f003 030f 	and.w	r3, r3, #15
 80054c4:	b2da      	uxtb	r2, r3
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80054ca:	7afb      	ldrb	r3, [r7, #11]
 80054cc:	f003 030f 	and.w	r3, r3, #15
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d106      	bne.n	80054e2 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6979      	ldr	r1, [r7, #20]
 80054da:	4618      	mov	r0, r3
 80054dc:	f003 fc46 	bl	8008d6c <USB_EP0StartXfer>
 80054e0:	e005      	b.n	80054ee <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	6979      	ldr	r1, [r7, #20]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f003 fa63 	bl	80089b4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3718      	adds	r7, #24
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	460b      	mov	r3, r1
 8005502:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005504:	78fb      	ldrb	r3, [r7, #3]
 8005506:	f003 020f 	and.w	r2, r3, #15
 800550a:	6879      	ldr	r1, [r7, #4]
 800550c:	4613      	mov	r3, r2
 800550e:	00db      	lsls	r3, r3, #3
 8005510:	1a9b      	subs	r3, r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	440b      	add	r3, r1
 8005516:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800551a:	681b      	ldr	r3, [r3, #0]
}
 800551c:	4618      	mov	r0, r3
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	607a      	str	r2, [r7, #4]
 8005532:	603b      	str	r3, [r7, #0]
 8005534:	460b      	mov	r3, r1
 8005536:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005538:	7afb      	ldrb	r3, [r7, #11]
 800553a:	f003 020f 	and.w	r2, r3, #15
 800553e:	4613      	mov	r3, r2
 8005540:	00db      	lsls	r3, r3, #3
 8005542:	1a9b      	subs	r3, r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	3338      	adds	r3, #56	; 0x38
 8005548:	68fa      	ldr	r2, [r7, #12]
 800554a:	4413      	add	r3, r2
 800554c:	3304      	adds	r3, #4
 800554e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	683a      	ldr	r2, [r7, #0]
 800555a:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	2200      	movs	r2, #0
 8005560:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2201      	movs	r2, #1
 8005566:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005568:	7afb      	ldrb	r3, [r7, #11]
 800556a:	f003 030f 	and.w	r3, r3, #15
 800556e:	b2da      	uxtb	r2, r3
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005574:	7afb      	ldrb	r3, [r7, #11]
 8005576:	f003 030f 	and.w	r3, r3, #15
 800557a:	2b00      	cmp	r3, #0
 800557c:	d106      	bne.n	800558c <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6979      	ldr	r1, [r7, #20]
 8005584:	4618      	mov	r0, r3
 8005586:	f003 fbf1 	bl	8008d6c <USB_EP0StartXfer>
 800558a:	e005      	b.n	8005598 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6979      	ldr	r1, [r7, #20]
 8005592:	4618      	mov	r0, r3
 8005594:	f003 fa0e 	bl	80089b4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3718      	adds	r7, #24
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b084      	sub	sp, #16
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
 80055aa:	460b      	mov	r3, r1
 80055ac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80055ae:	78fb      	ldrb	r3, [r7, #3]
 80055b0:	f003 020f 	and.w	r2, r3, #15
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d901      	bls.n	80055c0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e04e      	b.n	800565e <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80055c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	da0f      	bge.n	80055e8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055c8:	78fb      	ldrb	r3, [r7, #3]
 80055ca:	f003 020f 	and.w	r2, r3, #15
 80055ce:	4613      	mov	r3, r2
 80055d0:	00db      	lsls	r3, r3, #3
 80055d2:	1a9b      	subs	r3, r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	3338      	adds	r3, #56	; 0x38
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	4413      	add	r3, r2
 80055dc:	3304      	adds	r3, #4
 80055de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2201      	movs	r2, #1
 80055e4:	705a      	strb	r2, [r3, #1]
 80055e6:	e00d      	b.n	8005604 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80055e8:	78fa      	ldrb	r2, [r7, #3]
 80055ea:	4613      	mov	r3, r2
 80055ec:	00db      	lsls	r3, r3, #3
 80055ee:	1a9b      	subs	r3, r3, r2
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	4413      	add	r3, r2
 80055fa:	3304      	adds	r3, #4
 80055fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2201      	movs	r2, #1
 8005608:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800560a:	78fb      	ldrb	r3, [r7, #3]
 800560c:	f003 030f 	and.w	r3, r3, #15
 8005610:	b2da      	uxtb	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800561c:	2b01      	cmp	r3, #1
 800561e:	d101      	bne.n	8005624 <HAL_PCD_EP_SetStall+0x82>
 8005620:	2302      	movs	r3, #2
 8005622:	e01c      	b.n	800565e <HAL_PCD_EP_SetStall+0xbc>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68f9      	ldr	r1, [r7, #12]
 8005632:	4618      	mov	r0, r3
 8005634:	f003 fd12 	bl	800905c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005638:	78fb      	ldrb	r3, [r7, #3]
 800563a:	f003 030f 	and.w	r3, r3, #15
 800563e:	2b00      	cmp	r3, #0
 8005640:	d108      	bne.n	8005654 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800564c:	4619      	mov	r1, r3
 800564e:	4610      	mov	r0, r2
 8005650:	f003 ff04 	bl	800945c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}

08005666 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005666:	b580      	push	{r7, lr}
 8005668:	b084      	sub	sp, #16
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	460b      	mov	r3, r1
 8005670:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005672:	78fb      	ldrb	r3, [r7, #3]
 8005674:	f003 020f 	and.w	r2, r3, #15
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	429a      	cmp	r2, r3
 800567e:	d901      	bls.n	8005684 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e042      	b.n	800570a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005688:	2b00      	cmp	r3, #0
 800568a:	da0f      	bge.n	80056ac <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800568c:	78fb      	ldrb	r3, [r7, #3]
 800568e:	f003 020f 	and.w	r2, r3, #15
 8005692:	4613      	mov	r3, r2
 8005694:	00db      	lsls	r3, r3, #3
 8005696:	1a9b      	subs	r3, r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	3338      	adds	r3, #56	; 0x38
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	4413      	add	r3, r2
 80056a0:	3304      	adds	r3, #4
 80056a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2201      	movs	r2, #1
 80056a8:	705a      	strb	r2, [r3, #1]
 80056aa:	e00f      	b.n	80056cc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80056ac:	78fb      	ldrb	r3, [r7, #3]
 80056ae:	f003 020f 	and.w	r2, r3, #15
 80056b2:	4613      	mov	r3, r2
 80056b4:	00db      	lsls	r3, r3, #3
 80056b6:	1a9b      	subs	r3, r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	4413      	add	r3, r2
 80056c2:	3304      	adds	r3, #4
 80056c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80056d2:	78fb      	ldrb	r3, [r7, #3]
 80056d4:	f003 030f 	and.w	r3, r3, #15
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d101      	bne.n	80056ec <HAL_PCD_EP_ClrStall+0x86>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e00e      	b.n	800570a <HAL_PCD_EP_ClrStall+0xa4>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68f9      	ldr	r1, [r7, #12]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f003 fd1c 	bl	8009138 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b088      	sub	sp, #32
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
 800571a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	4613      	mov	r3, r2
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	1a9b      	subs	r3, r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	3338      	adds	r3, #56	; 0x38
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	4413      	add	r3, r2
 8005736:	3304      	adds	r3, #4
 8005738:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	699a      	ldr	r2, [r3, #24]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	429a      	cmp	r2, r3
 8005744:	d901      	bls.n	800574a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e067      	b.n	800581a <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	695a      	ldr	r2, [r3, #20]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	69fa      	ldr	r2, [r7, #28]
 800575c:	429a      	cmp	r2, r3
 800575e:	d902      	bls.n	8005766 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	3303      	adds	r3, #3
 800576a:	089b      	lsrs	r3, r3, #2
 800576c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800576e:	e026      	b.n	80057be <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	695a      	ldr	r2, [r3, #20]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	69fa      	ldr	r2, [r7, #28]
 8005782:	429a      	cmp	r2, r3
 8005784:	d902      	bls.n	800578c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	3303      	adds	r3, #3
 8005790:	089b      	lsrs	r3, r3, #2
 8005792:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	68d9      	ldr	r1, [r3, #12]
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	b2da      	uxtb	r2, r3
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	b29b      	uxth	r3, r3
 80057a0:	6978      	ldr	r0, [r7, #20]
 80057a2:	f003 fc01 	bl	8008fa8 <USB_WritePacket>

    ep->xfer_buff  += len;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	68da      	ldr	r2, [r3, #12]
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	441a      	add	r2, r3
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	699a      	ldr	r2, [r3, #24]
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	441a      	add	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	015a      	lsls	r2, r3, #5
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	4413      	add	r3, r2
 80057c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	69ba      	ldr	r2, [r7, #24]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d809      	bhi.n	80057e8 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	699a      	ldr	r2, [r3, #24]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80057dc:	429a      	cmp	r2, r3
 80057de:	d203      	bcs.n	80057e8 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	695b      	ldr	r3, [r3, #20]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1c3      	bne.n	8005770 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	695a      	ldr	r2, [r3, #20]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	699b      	ldr	r3, [r3, #24]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d811      	bhi.n	8005818 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	f003 030f 	and.w	r3, r3, #15
 80057fa:	2201      	movs	r2, #1
 80057fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005800:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	43db      	mvns	r3, r3
 800580e:	6939      	ldr	r1, [r7, #16]
 8005810:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005814:	4013      	ands	r3, r2
 8005816:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	3720      	adds	r7, #32
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
	...

08005824 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	333c      	adds	r3, #60	; 0x3c
 800583c:	3304      	adds	r3, #4
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	015a      	lsls	r2, r3, #5
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	4413      	add	r3, r2
 800584a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	4a19      	ldr	r2, [pc, #100]	; (80058bc <PCD_EP_OutXfrComplete_int+0x98>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d124      	bne.n	80058a4 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	015a      	lsls	r2, r3, #5
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	4413      	add	r3, r2
 800586c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005870:	461a      	mov	r2, r3
 8005872:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005876:	6093      	str	r3, [r2, #8]
 8005878:	e01a      	b.n	80058b0 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	f003 0320 	and.w	r3, r3, #32
 8005880:	2b00      	cmp	r3, #0
 8005882:	d008      	beq.n	8005896 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	015a      	lsls	r2, r3, #5
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	4413      	add	r3, r2
 800588c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005890:	461a      	mov	r2, r3
 8005892:	2320      	movs	r3, #32
 8005894:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	b2db      	uxtb	r3, r3
 800589a:	4619      	mov	r1, r3
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f005 fccd 	bl	800b23c <HAL_PCD_DataOutStageCallback>
 80058a2:	e005      	b.n	80058b0 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	4619      	mov	r1, r3
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f005 fcc6 	bl	800b23c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3718      	adds	r7, #24
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	4f54310a 	.word	0x4f54310a

080058c0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	333c      	adds	r3, #60	; 0x3c
 80058d8:	3304      	adds	r3, #4
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	015a      	lsls	r2, r3, #5
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	4413      	add	r3, r2
 80058e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	4a0c      	ldr	r2, [pc, #48]	; (8005924 <PCD_EP_OutSetupPacket_int+0x64>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d90e      	bls.n	8005914 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d009      	beq.n	8005914 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	015a      	lsls	r2, r3, #5
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	4413      	add	r3, r2
 8005908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800590c:	461a      	mov	r2, r3
 800590e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005912:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f005 fc7f 	bl	800b218 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3718      	adds	r7, #24
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	4f54300a 	.word	0x4f54300a

08005928 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	460b      	mov	r3, r1
 8005932:	70fb      	strb	r3, [r7, #3]
 8005934:	4613      	mov	r3, r2
 8005936:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005940:	78fb      	ldrb	r3, [r7, #3]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d107      	bne.n	8005956 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005946:	883b      	ldrh	r3, [r7, #0]
 8005948:	0419      	lsls	r1, r3, #16
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	430a      	orrs	r2, r1
 8005952:	629a      	str	r2, [r3, #40]	; 0x28
 8005954:	e028      	b.n	80059a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800595c:	0c1b      	lsrs	r3, r3, #16
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	4413      	add	r3, r2
 8005962:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005964:	2300      	movs	r3, #0
 8005966:	73fb      	strb	r3, [r7, #15]
 8005968:	e00d      	b.n	8005986 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	7bfb      	ldrb	r3, [r7, #15]
 8005970:	3340      	adds	r3, #64	; 0x40
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	4413      	add	r3, r2
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	0c1b      	lsrs	r3, r3, #16
 800597a:	68ba      	ldr	r2, [r7, #8]
 800597c:	4413      	add	r3, r2
 800597e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	3301      	adds	r3, #1
 8005984:	73fb      	strb	r3, [r7, #15]
 8005986:	7bfa      	ldrb	r2, [r7, #15]
 8005988:	78fb      	ldrb	r3, [r7, #3]
 800598a:	3b01      	subs	r3, #1
 800598c:	429a      	cmp	r2, r3
 800598e:	d3ec      	bcc.n	800596a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005990:	883b      	ldrh	r3, [r7, #0]
 8005992:	0418      	lsls	r0, r3, #16
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6819      	ldr	r1, [r3, #0]
 8005998:	78fb      	ldrb	r3, [r7, #3]
 800599a:	3b01      	subs	r3, #1
 800599c:	68ba      	ldr	r2, [r7, #8]
 800599e:	4302      	orrs	r2, r0
 80059a0:	3340      	adds	r3, #64	; 0x40
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	440b      	add	r3, r1
 80059a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3714      	adds	r7, #20
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr

080059b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b083      	sub	sp, #12
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
 80059be:	460b      	mov	r3, r1
 80059c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	887a      	ldrh	r2, [r7, #2]
 80059c8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a0a:	f043 0303 	orr.w	r3, r3, #3
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005a12:	2300      	movs	r3, #0
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3714      	adds	r7, #20
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a24:	4b0d      	ldr	r3, [pc, #52]	; (8005a5c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005a2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a30:	d102      	bne.n	8005a38 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005a32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a36:	e00b      	b.n	8005a50 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005a38:	4b08      	ldr	r3, [pc, #32]	; (8005a5c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a46:	d102      	bne.n	8005a4e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005a48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a4c:	e000      	b.n	8005a50 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005a4e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	40007000 	.word	0x40007000

08005a60 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d141      	bne.n	8005af2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a6e:	4b4b      	ldr	r3, [pc, #300]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005a76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a7a:	d131      	bne.n	8005ae0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005a7c:	4b47      	ldr	r3, [pc, #284]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a82:	4a46      	ldr	r2, [pc, #280]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005a8c:	4b43      	ldr	r3, [pc, #268]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005a94:	4a41      	ldr	r2, [pc, #260]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005a9c:	4b40      	ldr	r3, [pc, #256]	; (8005ba0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2232      	movs	r2, #50	; 0x32
 8005aa2:	fb02 f303 	mul.w	r3, r2, r3
 8005aa6:	4a3f      	ldr	r2, [pc, #252]	; (8005ba4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8005aac:	0c9b      	lsrs	r3, r3, #18
 8005aae:	3301      	adds	r3, #1
 8005ab0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ab2:	e002      	b.n	8005aba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005aba:	4b38      	ldr	r3, [pc, #224]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ac2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ac6:	d102      	bne.n	8005ace <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1f2      	bne.n	8005ab4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ace:	4b33      	ldr	r3, [pc, #204]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ad6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ada:	d158      	bne.n	8005b8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e057      	b.n	8005b90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ae0:	4b2e      	ldr	r3, [pc, #184]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ae6:	4a2d      	ldr	r2, [pc, #180]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ae8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005aec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005af0:	e04d      	b.n	8005b8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005af8:	d141      	bne.n	8005b7e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005afa:	4b28      	ldr	r3, [pc, #160]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b06:	d131      	bne.n	8005b6c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b08:	4b24      	ldr	r3, [pc, #144]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b0e:	4a23      	ldr	r2, [pc, #140]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b18:	4b20      	ldr	r3, [pc, #128]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b20:	4a1e      	ldr	r2, [pc, #120]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b26:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005b28:	4b1d      	ldr	r3, [pc, #116]	; (8005ba0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2232      	movs	r2, #50	; 0x32
 8005b2e:	fb02 f303 	mul.w	r3, r2, r3
 8005b32:	4a1c      	ldr	r2, [pc, #112]	; (8005ba4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005b34:	fba2 2303 	umull	r2, r3, r2, r3
 8005b38:	0c9b      	lsrs	r3, r3, #18
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b3e:	e002      	b.n	8005b46 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	3b01      	subs	r3, #1
 8005b44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b46:	4b15      	ldr	r3, [pc, #84]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b52:	d102      	bne.n	8005b5a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1f2      	bne.n	8005b40 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b5a:	4b10      	ldr	r3, [pc, #64]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b66:	d112      	bne.n	8005b8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e011      	b.n	8005b90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b6c:	4b0b      	ldr	r3, [pc, #44]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b72:	4a0a      	ldr	r2, [pc, #40]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005b7c:	e007      	b.n	8005b8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005b7e:	4b07      	ldr	r3, [pc, #28]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b86:	4a05      	ldr	r2, [pc, #20]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005b8c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3714      	adds	r7, #20
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	40007000 	.word	0x40007000
 8005ba0:	20000000 	.word	0x20000000
 8005ba4:	431bde83 	.word	0x431bde83

08005ba8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005bac:	4b05      	ldr	r3, [pc, #20]	; (8005bc4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	4a04      	ldr	r2, [pc, #16]	; (8005bc4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005bb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005bb6:	6053      	str	r3, [r2, #4]
}
 8005bb8:	bf00      	nop
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	40007000 	.word	0x40007000

08005bc8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005bcc:	4b05      	ldr	r3, [pc, #20]	; (8005be4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	4a04      	ldr	r2, [pc, #16]	; (8005be4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005bd6:	6053      	str	r3, [r2, #4]
}
 8005bd8:	bf00      	nop
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	40007000 	.word	0x40007000

08005be8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d102      	bne.n	8005bfc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	f000 bc16 	b.w	8006428 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005bfc:	4ba0      	ldr	r3, [pc, #640]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f003 030c 	and.w	r3, r3, #12
 8005c04:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c06:	4b9e      	ldr	r3, [pc, #632]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	f003 0303 	and.w	r3, r3, #3
 8005c0e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0310 	and.w	r3, r3, #16
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 80e4 	beq.w	8005de6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d007      	beq.n	8005c34 <HAL_RCC_OscConfig+0x4c>
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	2b0c      	cmp	r3, #12
 8005c28:	f040 808b 	bne.w	8005d42 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	f040 8087 	bne.w	8005d42 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005c34:	4b92      	ldr	r3, [pc, #584]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0302 	and.w	r3, r3, #2
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d005      	beq.n	8005c4c <HAL_RCC_OscConfig+0x64>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d101      	bne.n	8005c4c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e3ed      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a1a      	ldr	r2, [r3, #32]
 8005c50:	4b8b      	ldr	r3, [pc, #556]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0308 	and.w	r3, r3, #8
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d004      	beq.n	8005c66 <HAL_RCC_OscConfig+0x7e>
 8005c5c:	4b88      	ldr	r3, [pc, #544]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c64:	e005      	b.n	8005c72 <HAL_RCC_OscConfig+0x8a>
 8005c66:	4b86      	ldr	r3, [pc, #536]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005c68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c6c:	091b      	lsrs	r3, r3, #4
 8005c6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d223      	bcs.n	8005cbe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f000 fdc6 	bl	800680c <RCC_SetFlashLatencyFromMSIRange>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d001      	beq.n	8005c8a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e3ce      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c8a:	4b7d      	ldr	r3, [pc, #500]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a7c      	ldr	r2, [pc, #496]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005c90:	f043 0308 	orr.w	r3, r3, #8
 8005c94:	6013      	str	r3, [r2, #0]
 8005c96:	4b7a      	ldr	r3, [pc, #488]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	4977      	ldr	r1, [pc, #476]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ca8:	4b75      	ldr	r3, [pc, #468]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	021b      	lsls	r3, r3, #8
 8005cb6:	4972      	ldr	r1, [pc, #456]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	604b      	str	r3, [r1, #4]
 8005cbc:	e025      	b.n	8005d0a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005cbe:	4b70      	ldr	r3, [pc, #448]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a6f      	ldr	r2, [pc, #444]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005cc4:	f043 0308 	orr.w	r3, r3, #8
 8005cc8:	6013      	str	r3, [r2, #0]
 8005cca:	4b6d      	ldr	r3, [pc, #436]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	496a      	ldr	r1, [pc, #424]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005cdc:	4b68      	ldr	r3, [pc, #416]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	69db      	ldr	r3, [r3, #28]
 8005ce8:	021b      	lsls	r3, r3, #8
 8005cea:	4965      	ldr	r1, [pc, #404]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d109      	bne.n	8005d0a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f000 fd86 	bl	800680c <RCC_SetFlashLatencyFromMSIRange>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d001      	beq.n	8005d0a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e38e      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d0a:	f000 fcbf 	bl	800668c <HAL_RCC_GetSysClockFreq>
 8005d0e:	4601      	mov	r1, r0
 8005d10:	4b5b      	ldr	r3, [pc, #364]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	091b      	lsrs	r3, r3, #4
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	4a5a      	ldr	r2, [pc, #360]	; (8005e84 <HAL_RCC_OscConfig+0x29c>)
 8005d1c:	5cd3      	ldrb	r3, [r2, r3]
 8005d1e:	f003 031f 	and.w	r3, r3, #31
 8005d22:	fa21 f303 	lsr.w	r3, r1, r3
 8005d26:	4a58      	ldr	r2, [pc, #352]	; (8005e88 <HAL_RCC_OscConfig+0x2a0>)
 8005d28:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005d2a:	4b58      	ldr	r3, [pc, #352]	; (8005e8c <HAL_RCC_OscConfig+0x2a4>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fc fd78 	bl	8002824 <HAL_InitTick>
 8005d34:	4603      	mov	r3, r0
 8005d36:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005d38:	7bfb      	ldrb	r3, [r7, #15]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d052      	beq.n	8005de4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005d3e:	7bfb      	ldrb	r3, [r7, #15]
 8005d40:	e372      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d032      	beq.n	8005db0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005d4a:	4b4d      	ldr	r3, [pc, #308]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a4c      	ldr	r2, [pc, #304]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d50:	f043 0301 	orr.w	r3, r3, #1
 8005d54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005d56:	f7fc fdb5 	bl	80028c4 <HAL_GetTick>
 8005d5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d5c:	e008      	b.n	8005d70 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d5e:	f7fc fdb1 	bl	80028c4 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d901      	bls.n	8005d70 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e35b      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d70:	4b43      	ldr	r3, [pc, #268]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 0302 	and.w	r3, r3, #2
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0f0      	beq.n	8005d5e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d7c:	4b40      	ldr	r3, [pc, #256]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a3f      	ldr	r2, [pc, #252]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d82:	f043 0308 	orr.w	r3, r3, #8
 8005d86:	6013      	str	r3, [r2, #0]
 8005d88:	4b3d      	ldr	r3, [pc, #244]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	493a      	ldr	r1, [pc, #232]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d9a:	4b39      	ldr	r3, [pc, #228]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	021b      	lsls	r3, r3, #8
 8005da8:	4935      	ldr	r1, [pc, #212]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005daa:	4313      	orrs	r3, r2
 8005dac:	604b      	str	r3, [r1, #4]
 8005dae:	e01a      	b.n	8005de6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005db0:	4b33      	ldr	r3, [pc, #204]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a32      	ldr	r2, [pc, #200]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005db6:	f023 0301 	bic.w	r3, r3, #1
 8005dba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005dbc:	f7fc fd82 	bl	80028c4 <HAL_GetTick>
 8005dc0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005dc2:	e008      	b.n	8005dd6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005dc4:	f7fc fd7e 	bl	80028c4 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d901      	bls.n	8005dd6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e328      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005dd6:	4b2a      	ldr	r3, [pc, #168]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1f0      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x1dc>
 8005de2:	e000      	b.n	8005de6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005de4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d073      	beq.n	8005eda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d005      	beq.n	8005e04 <HAL_RCC_OscConfig+0x21c>
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	2b0c      	cmp	r3, #12
 8005dfc:	d10e      	bne.n	8005e1c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2b03      	cmp	r3, #3
 8005e02:	d10b      	bne.n	8005e1c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e04:	4b1e      	ldr	r3, [pc, #120]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d063      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x2f0>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d15f      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e305      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e24:	d106      	bne.n	8005e34 <HAL_RCC_OscConfig+0x24c>
 8005e26:	4b16      	ldr	r3, [pc, #88]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a15      	ldr	r2, [pc, #84]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e30:	6013      	str	r3, [r2, #0]
 8005e32:	e01d      	b.n	8005e70 <HAL_RCC_OscConfig+0x288>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e3c:	d10c      	bne.n	8005e58 <HAL_RCC_OscConfig+0x270>
 8005e3e:	4b10      	ldr	r3, [pc, #64]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a0f      	ldr	r2, [pc, #60]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e48:	6013      	str	r3, [r2, #0]
 8005e4a:	4b0d      	ldr	r3, [pc, #52]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a0c      	ldr	r2, [pc, #48]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e54:	6013      	str	r3, [r2, #0]
 8005e56:	e00b      	b.n	8005e70 <HAL_RCC_OscConfig+0x288>
 8005e58:	4b09      	ldr	r3, [pc, #36]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a08      	ldr	r2, [pc, #32]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e62:	6013      	str	r3, [r2, #0]
 8005e64:	4b06      	ldr	r3, [pc, #24]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a05      	ldr	r2, [pc, #20]	; (8005e80 <HAL_RCC_OscConfig+0x298>)
 8005e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d01b      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e78:	f7fc fd24 	bl	80028c4 <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e7e:	e010      	b.n	8005ea2 <HAL_RCC_OscConfig+0x2ba>
 8005e80:	40021000 	.word	0x40021000
 8005e84:	0800de10 	.word	0x0800de10
 8005e88:	20000000 	.word	0x20000000
 8005e8c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e90:	f7fc fd18 	bl	80028c4 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	2b64      	cmp	r3, #100	; 0x64
 8005e9c:	d901      	bls.n	8005ea2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e2c2      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ea2:	4baf      	ldr	r3, [pc, #700]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d0f0      	beq.n	8005e90 <HAL_RCC_OscConfig+0x2a8>
 8005eae:	e014      	b.n	8005eda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb0:	f7fc fd08 	bl	80028c4 <HAL_GetTick>
 8005eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005eb6:	e008      	b.n	8005eca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eb8:	f7fc fd04 	bl	80028c4 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	2b64      	cmp	r3, #100	; 0x64
 8005ec4:	d901      	bls.n	8005eca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e2ae      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005eca:	4ba5      	ldr	r3, [pc, #660]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1f0      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x2d0>
 8005ed6:	e000      	b.n	8005eda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ed8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0302 	and.w	r3, r3, #2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d060      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	2b04      	cmp	r3, #4
 8005eea:	d005      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x310>
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	2b0c      	cmp	r3, #12
 8005ef0:	d119      	bne.n	8005f26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d116      	bne.n	8005f26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ef8:	4b99      	ldr	r3, [pc, #612]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d005      	beq.n	8005f10 <HAL_RCC_OscConfig+0x328>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d101      	bne.n	8005f10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e28b      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f10:	4b93      	ldr	r3, [pc, #588]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	061b      	lsls	r3, r3, #24
 8005f1e:	4990      	ldr	r1, [pc, #576]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f24:	e040      	b.n	8005fa8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d023      	beq.n	8005f76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f2e:	4b8c      	ldr	r3, [pc, #560]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a8b      	ldr	r2, [pc, #556]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f3a:	f7fc fcc3 	bl	80028c4 <HAL_GetTick>
 8005f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f40:	e008      	b.n	8005f54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f42:	f7fc fcbf 	bl	80028c4 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d901      	bls.n	8005f54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e269      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f54:	4b82      	ldr	r3, [pc, #520]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d0f0      	beq.n	8005f42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f60:	4b7f      	ldr	r3, [pc, #508]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	061b      	lsls	r3, r3, #24
 8005f6e:	497c      	ldr	r1, [pc, #496]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f70:	4313      	orrs	r3, r2
 8005f72:	604b      	str	r3, [r1, #4]
 8005f74:	e018      	b.n	8005fa8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f76:	4b7a      	ldr	r3, [pc, #488]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a79      	ldr	r2, [pc, #484]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f82:	f7fc fc9f 	bl	80028c4 <HAL_GetTick>
 8005f86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005f88:	e008      	b.n	8005f9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f8a:	f7fc fc9b 	bl	80028c4 <HAL_GetTick>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	1ad3      	subs	r3, r2, r3
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d901      	bls.n	8005f9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e245      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005f9c:	4b70      	ldr	r3, [pc, #448]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d1f0      	bne.n	8005f8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0308 	and.w	r3, r3, #8
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d03c      	beq.n	800602e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	695b      	ldr	r3, [r3, #20]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d01c      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fbc:	4b68      	ldr	r3, [pc, #416]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fc2:	4a67      	ldr	r2, [pc, #412]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005fc4:	f043 0301 	orr.w	r3, r3, #1
 8005fc8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fcc:	f7fc fc7a 	bl	80028c4 <HAL_GetTick>
 8005fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005fd2:	e008      	b.n	8005fe6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fd4:	f7fc fc76 	bl	80028c4 <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d901      	bls.n	8005fe6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e220      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005fe6:	4b5e      	ldr	r3, [pc, #376]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005fe8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d0ef      	beq.n	8005fd4 <HAL_RCC_OscConfig+0x3ec>
 8005ff4:	e01b      	b.n	800602e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ff6:	4b5a      	ldr	r3, [pc, #360]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005ff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ffc:	4a58      	ldr	r2, [pc, #352]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8005ffe:	f023 0301 	bic.w	r3, r3, #1
 8006002:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006006:	f7fc fc5d 	bl	80028c4 <HAL_GetTick>
 800600a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800600c:	e008      	b.n	8006020 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800600e:	f7fc fc59 	bl	80028c4 <HAL_GetTick>
 8006012:	4602      	mov	r2, r0
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	2b02      	cmp	r3, #2
 800601a:	d901      	bls.n	8006020 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	e203      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006020:	4b4f      	ldr	r3, [pc, #316]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8006022:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006026:	f003 0302 	and.w	r3, r3, #2
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1ef      	bne.n	800600e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0304 	and.w	r3, r3, #4
 8006036:	2b00      	cmp	r3, #0
 8006038:	f000 80a6 	beq.w	8006188 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800603c:	2300      	movs	r3, #0
 800603e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006040:	4b47      	ldr	r3, [pc, #284]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8006042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10d      	bne.n	8006068 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800604c:	4b44      	ldr	r3, [pc, #272]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 800604e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006050:	4a43      	ldr	r2, [pc, #268]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8006052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006056:	6593      	str	r3, [r2, #88]	; 0x58
 8006058:	4b41      	ldr	r3, [pc, #260]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 800605a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800605c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006060:	60bb      	str	r3, [r7, #8]
 8006062:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006064:	2301      	movs	r3, #1
 8006066:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006068:	4b3e      	ldr	r3, [pc, #248]	; (8006164 <HAL_RCC_OscConfig+0x57c>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006070:	2b00      	cmp	r3, #0
 8006072:	d118      	bne.n	80060a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006074:	4b3b      	ldr	r3, [pc, #236]	; (8006164 <HAL_RCC_OscConfig+0x57c>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a3a      	ldr	r2, [pc, #232]	; (8006164 <HAL_RCC_OscConfig+0x57c>)
 800607a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800607e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006080:	f7fc fc20 	bl	80028c4 <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006088:	f7fc fc1c 	bl	80028c4 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e1c6      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800609a:	4b32      	ldr	r3, [pc, #200]	; (8006164 <HAL_RCC_OscConfig+0x57c>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0f0      	beq.n	8006088 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d108      	bne.n	80060c0 <HAL_RCC_OscConfig+0x4d8>
 80060ae:	4b2c      	ldr	r3, [pc, #176]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b4:	4a2a      	ldr	r2, [pc, #168]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060b6:	f043 0301 	orr.w	r3, r3, #1
 80060ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80060be:	e024      	b.n	800610a <HAL_RCC_OscConfig+0x522>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	2b05      	cmp	r3, #5
 80060c6:	d110      	bne.n	80060ea <HAL_RCC_OscConfig+0x502>
 80060c8:	4b25      	ldr	r3, [pc, #148]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ce:	4a24      	ldr	r2, [pc, #144]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060d0:	f043 0304 	orr.w	r3, r3, #4
 80060d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80060d8:	4b21      	ldr	r3, [pc, #132]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060de:	4a20      	ldr	r2, [pc, #128]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060e0:	f043 0301 	orr.w	r3, r3, #1
 80060e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80060e8:	e00f      	b.n	800610a <HAL_RCC_OscConfig+0x522>
 80060ea:	4b1d      	ldr	r3, [pc, #116]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f0:	4a1b      	ldr	r2, [pc, #108]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060f2:	f023 0301 	bic.w	r3, r3, #1
 80060f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80060fa:	4b19      	ldr	r3, [pc, #100]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 80060fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006100:	4a17      	ldr	r2, [pc, #92]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8006102:	f023 0304 	bic.w	r3, r3, #4
 8006106:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d016      	beq.n	8006140 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006112:	f7fc fbd7 	bl	80028c4 <HAL_GetTick>
 8006116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006118:	e00a      	b.n	8006130 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800611a:	f7fc fbd3 	bl	80028c4 <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	f241 3288 	movw	r2, #5000	; 0x1388
 8006128:	4293      	cmp	r3, r2
 800612a:	d901      	bls.n	8006130 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e17b      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006130:	4b0b      	ldr	r3, [pc, #44]	; (8006160 <HAL_RCC_OscConfig+0x578>)
 8006132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d0ed      	beq.n	800611a <HAL_RCC_OscConfig+0x532>
 800613e:	e01a      	b.n	8006176 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006140:	f7fc fbc0 	bl	80028c4 <HAL_GetTick>
 8006144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006146:	e00f      	b.n	8006168 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006148:	f7fc fbbc 	bl	80028c4 <HAL_GetTick>
 800614c:	4602      	mov	r2, r0
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	f241 3288 	movw	r2, #5000	; 0x1388
 8006156:	4293      	cmp	r3, r2
 8006158:	d906      	bls.n	8006168 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e164      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
 800615e:	bf00      	nop
 8006160:	40021000 	.word	0x40021000
 8006164:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006168:	4ba8      	ldr	r3, [pc, #672]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800616a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1e8      	bne.n	8006148 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006176:	7ffb      	ldrb	r3, [r7, #31]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d105      	bne.n	8006188 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800617c:	4ba3      	ldr	r3, [pc, #652]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800617e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006180:	4aa2      	ldr	r2, [pc, #648]	; (800640c <HAL_RCC_OscConfig+0x824>)
 8006182:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006186:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0320 	and.w	r3, r3, #32
 8006190:	2b00      	cmp	r3, #0
 8006192:	d03c      	beq.n	800620e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	2b00      	cmp	r3, #0
 800619a:	d01c      	beq.n	80061d6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800619c:	4b9b      	ldr	r3, [pc, #620]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800619e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80061a2:	4a9a      	ldr	r2, [pc, #616]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80061a4:	f043 0301 	orr.w	r3, r3, #1
 80061a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061ac:	f7fc fb8a 	bl	80028c4 <HAL_GetTick>
 80061b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80061b2:	e008      	b.n	80061c6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061b4:	f7fc fb86 	bl	80028c4 <HAL_GetTick>
 80061b8:	4602      	mov	r2, r0
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d901      	bls.n	80061c6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e130      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80061c6:	4b91      	ldr	r3, [pc, #580]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80061c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80061cc:	f003 0302 	and.w	r3, r3, #2
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d0ef      	beq.n	80061b4 <HAL_RCC_OscConfig+0x5cc>
 80061d4:	e01b      	b.n	800620e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80061d6:	4b8d      	ldr	r3, [pc, #564]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80061d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80061dc:	4a8b      	ldr	r2, [pc, #556]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80061de:	f023 0301 	bic.w	r3, r3, #1
 80061e2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061e6:	f7fc fb6d 	bl	80028c4 <HAL_GetTick>
 80061ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80061ec:	e008      	b.n	8006200 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061ee:	f7fc fb69 	bl	80028c4 <HAL_GetTick>
 80061f2:	4602      	mov	r2, r0
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d901      	bls.n	8006200 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e113      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006200:	4b82      	ldr	r3, [pc, #520]	; (800640c <HAL_RCC_OscConfig+0x824>)
 8006202:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006206:	f003 0302 	and.w	r3, r3, #2
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1ef      	bne.n	80061ee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 8107 	beq.w	8006426 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800621c:	2b02      	cmp	r3, #2
 800621e:	f040 80cb 	bne.w	80063b8 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006222:	4b7a      	ldr	r3, [pc, #488]	; (800640c <HAL_RCC_OscConfig+0x824>)
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	f003 0203 	and.w	r2, r3, #3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006232:	429a      	cmp	r2, r3
 8006234:	d12c      	bne.n	8006290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006240:	3b01      	subs	r3, #1
 8006242:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006244:	429a      	cmp	r2, r3
 8006246:	d123      	bne.n	8006290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006252:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006254:	429a      	cmp	r2, r3
 8006256:	d11b      	bne.n	8006290 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006262:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006264:	429a      	cmp	r2, r3
 8006266:	d113      	bne.n	8006290 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006272:	085b      	lsrs	r3, r3, #1
 8006274:	3b01      	subs	r3, #1
 8006276:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006278:	429a      	cmp	r2, r3
 800627a:	d109      	bne.n	8006290 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006286:	085b      	lsrs	r3, r3, #1
 8006288:	3b01      	subs	r3, #1
 800628a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800628c:	429a      	cmp	r2, r3
 800628e:	d06d      	beq.n	800636c <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	2b0c      	cmp	r3, #12
 8006294:	d068      	beq.n	8006368 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006296:	4b5d      	ldr	r3, [pc, #372]	; (800640c <HAL_RCC_OscConfig+0x824>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d105      	bne.n	80062ae <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80062a2:	4b5a      	ldr	r3, [pc, #360]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e0ba      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80062b2:	4b56      	ldr	r3, [pc, #344]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a55      	ldr	r2, [pc, #340]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80062b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062bc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80062be:	f7fc fb01 	bl	80028c4 <HAL_GetTick>
 80062c2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062c4:	e008      	b.n	80062d8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062c6:	f7fc fafd 	bl	80028c4 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	2b02      	cmp	r3, #2
 80062d2:	d901      	bls.n	80062d8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e0a7      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062d8:	4b4c      	ldr	r3, [pc, #304]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1f0      	bne.n	80062c6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062e4:	4b49      	ldr	r3, [pc, #292]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80062e6:	68da      	ldr	r2, [r3, #12]
 80062e8:	4b49      	ldr	r3, [pc, #292]	; (8006410 <HAL_RCC_OscConfig+0x828>)
 80062ea:	4013      	ands	r3, r2
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80062f4:	3a01      	subs	r2, #1
 80062f6:	0112      	lsls	r2, r2, #4
 80062f8:	4311      	orrs	r1, r2
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80062fe:	0212      	lsls	r2, r2, #8
 8006300:	4311      	orrs	r1, r2
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006306:	0852      	lsrs	r2, r2, #1
 8006308:	3a01      	subs	r2, #1
 800630a:	0552      	lsls	r2, r2, #21
 800630c:	4311      	orrs	r1, r2
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006312:	0852      	lsrs	r2, r2, #1
 8006314:	3a01      	subs	r2, #1
 8006316:	0652      	lsls	r2, r2, #25
 8006318:	4311      	orrs	r1, r2
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800631e:	06d2      	lsls	r2, r2, #27
 8006320:	430a      	orrs	r2, r1
 8006322:	493a      	ldr	r1, [pc, #232]	; (800640c <HAL_RCC_OscConfig+0x824>)
 8006324:	4313      	orrs	r3, r2
 8006326:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006328:	4b38      	ldr	r3, [pc, #224]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a37      	ldr	r2, [pc, #220]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800632e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006332:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006334:	4b35      	ldr	r3, [pc, #212]	; (800640c <HAL_RCC_OscConfig+0x824>)
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	4a34      	ldr	r2, [pc, #208]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800633a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800633e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006340:	f7fc fac0 	bl	80028c4 <HAL_GetTick>
 8006344:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006346:	e008      	b.n	800635a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006348:	f7fc fabc 	bl	80028c4 <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	2b02      	cmp	r3, #2
 8006354:	d901      	bls.n	800635a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e066      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800635a:	4b2c      	ldr	r3, [pc, #176]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d0f0      	beq.n	8006348 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006366:	e05e      	b.n	8006426 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e05d      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800636c:	4b27      	ldr	r3, [pc, #156]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d156      	bne.n	8006426 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006378:	4b24      	ldr	r3, [pc, #144]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a23      	ldr	r2, [pc, #140]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800637e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006382:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006384:	4b21      	ldr	r3, [pc, #132]	; (800640c <HAL_RCC_OscConfig+0x824>)
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	4a20      	ldr	r2, [pc, #128]	; (800640c <HAL_RCC_OscConfig+0x824>)
 800638a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800638e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006390:	f7fc fa98 	bl	80028c4 <HAL_GetTick>
 8006394:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006396:	e008      	b.n	80063aa <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006398:	f7fc fa94 	bl	80028c4 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d901      	bls.n	80063aa <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e03e      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063aa:	4b18      	ldr	r3, [pc, #96]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d0f0      	beq.n	8006398 <HAL_RCC_OscConfig+0x7b0>
 80063b6:	e036      	b.n	8006426 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	2b0c      	cmp	r3, #12
 80063bc:	d031      	beq.n	8006422 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063be:	4b13      	ldr	r3, [pc, #76]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a12      	ldr	r2, [pc, #72]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80063c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063c8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80063ca:	4b10      	ldr	r3, [pc, #64]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d105      	bne.n	80063e2 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80063d6:	4b0d      	ldr	r3, [pc, #52]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	4a0c      	ldr	r2, [pc, #48]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80063dc:	f023 0303 	bic.w	r3, r3, #3
 80063e0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80063e2:	4b0a      	ldr	r3, [pc, #40]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	4a09      	ldr	r2, [pc, #36]	; (800640c <HAL_RCC_OscConfig+0x824>)
 80063e8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80063ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063f0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f2:	f7fc fa67 	bl	80028c4 <HAL_GetTick>
 80063f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063f8:	e00c      	b.n	8006414 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063fa:	f7fc fa63 	bl	80028c4 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	2b02      	cmp	r3, #2
 8006406:	d905      	bls.n	8006414 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8006408:	2303      	movs	r3, #3
 800640a:	e00d      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
 800640c:	40021000 	.word	0x40021000
 8006410:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006414:	4b06      	ldr	r3, [pc, #24]	; (8006430 <HAL_RCC_OscConfig+0x848>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1ec      	bne.n	80063fa <HAL_RCC_OscConfig+0x812>
 8006420:	e001      	b.n	8006426 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e000      	b.n	8006428 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3720      	adds	r7, #32
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}
 8006430:	40021000 	.word	0x40021000

08006434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b086      	sub	sp, #24
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800643e:	2300      	movs	r3, #0
 8006440:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d101      	bne.n	800644c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e10f      	b.n	800666c <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800644c:	4b89      	ldr	r3, [pc, #548]	; (8006674 <HAL_RCC_ClockConfig+0x240>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 030f 	and.w	r3, r3, #15
 8006454:	683a      	ldr	r2, [r7, #0]
 8006456:	429a      	cmp	r2, r3
 8006458:	d910      	bls.n	800647c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800645a:	4b86      	ldr	r3, [pc, #536]	; (8006674 <HAL_RCC_ClockConfig+0x240>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f023 020f 	bic.w	r2, r3, #15
 8006462:	4984      	ldr	r1, [pc, #528]	; (8006674 <HAL_RCC_ClockConfig+0x240>)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	4313      	orrs	r3, r2
 8006468:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800646a:	4b82      	ldr	r3, [pc, #520]	; (8006674 <HAL_RCC_ClockConfig+0x240>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 030f 	and.w	r3, r3, #15
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d001      	beq.n	800647c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e0f7      	b.n	800666c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0301 	and.w	r3, r3, #1
 8006484:	2b00      	cmp	r3, #0
 8006486:	f000 8089 	beq.w	800659c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	2b03      	cmp	r3, #3
 8006490:	d133      	bne.n	80064fa <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006492:	4b79      	ldr	r3, [pc, #484]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800649a:	2b00      	cmp	r3, #0
 800649c:	d101      	bne.n	80064a2 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e0e4      	b.n	800666c <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80064a2:	f000 fa0d 	bl	80068c0 <RCC_GetSysClockFreqFromPLLSource>
 80064a6:	4602      	mov	r2, r0
 80064a8:	4b74      	ldr	r3, [pc, #464]	; (800667c <HAL_RCC_ClockConfig+0x248>)
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d955      	bls.n	800655a <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80064ae:	4b72      	ldr	r3, [pc, #456]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10a      	bne.n	80064d0 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80064ba:	4b6f      	ldr	r3, [pc, #444]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064c2:	4a6d      	ldr	r2, [pc, #436]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80064c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80064ca:	2380      	movs	r3, #128	; 0x80
 80064cc:	617b      	str	r3, [r7, #20]
 80064ce:	e044      	b.n	800655a <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0302 	and.w	r3, r3, #2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d03e      	beq.n	800655a <HAL_RCC_ClockConfig+0x126>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d13a      	bne.n	800655a <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80064e4:	4b64      	ldr	r3, [pc, #400]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064ec:	4a62      	ldr	r2, [pc, #392]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80064ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064f2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80064f4:	2380      	movs	r3, #128	; 0x80
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	e02f      	b.n	800655a <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d107      	bne.n	8006512 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006502:	4b5d      	ldr	r3, [pc, #372]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d115      	bne.n	800653a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e0ac      	b.n	800666c <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d107      	bne.n	800652a <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800651a:	4b57      	ldr	r3, [pc, #348]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	2b00      	cmp	r3, #0
 8006524:	d109      	bne.n	800653a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e0a0      	b.n	800666c <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800652a:	4b53      	ldr	r3, [pc, #332]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e098      	b.n	800666c <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800653a:	f000 f8a7 	bl	800668c <HAL_RCC_GetSysClockFreq>
 800653e:	4602      	mov	r2, r0
 8006540:	4b4e      	ldr	r3, [pc, #312]	; (800667c <HAL_RCC_ClockConfig+0x248>)
 8006542:	429a      	cmp	r2, r3
 8006544:	d909      	bls.n	800655a <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006546:	4b4c      	ldr	r3, [pc, #304]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800654e:	4a4a      	ldr	r2, [pc, #296]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 8006550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006554:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006556:	2380      	movs	r3, #128	; 0x80
 8006558:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800655a:	4b47      	ldr	r3, [pc, #284]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f023 0203 	bic.w	r2, r3, #3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	4944      	ldr	r1, [pc, #272]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 8006568:	4313      	orrs	r3, r2
 800656a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800656c:	f7fc f9aa 	bl	80028c4 <HAL_GetTick>
 8006570:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006572:	e00a      	b.n	800658a <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006574:	f7fc f9a6 	bl	80028c4 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006582:	4293      	cmp	r3, r2
 8006584:	d901      	bls.n	800658a <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e070      	b.n	800666c <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800658a:	4b3b      	ldr	r3, [pc, #236]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 020c 	and.w	r2, r3, #12
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	429a      	cmp	r2, r3
 800659a:	d1eb      	bne.n	8006574 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0302 	and.w	r3, r3, #2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d009      	beq.n	80065bc <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065a8:	4b33      	ldr	r3, [pc, #204]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	4930      	ldr	r1, [pc, #192]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80065b6:	4313      	orrs	r3, r2
 80065b8:	608b      	str	r3, [r1, #8]
 80065ba:	e008      	b.n	80065ce <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	2b80      	cmp	r3, #128	; 0x80
 80065c0:	d105      	bne.n	80065ce <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80065c2:	4b2d      	ldr	r3, [pc, #180]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	4a2c      	ldr	r2, [pc, #176]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 80065c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065cc:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80065ce:	4b29      	ldr	r3, [pc, #164]	; (8006674 <HAL_RCC_ClockConfig+0x240>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 030f 	and.w	r3, r3, #15
 80065d6:	683a      	ldr	r2, [r7, #0]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d210      	bcs.n	80065fe <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065dc:	4b25      	ldr	r3, [pc, #148]	; (8006674 <HAL_RCC_ClockConfig+0x240>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f023 020f 	bic.w	r2, r3, #15
 80065e4:	4923      	ldr	r1, [pc, #140]	; (8006674 <HAL_RCC_ClockConfig+0x240>)
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ec:	4b21      	ldr	r3, [pc, #132]	; (8006674 <HAL_RCC_ClockConfig+0x240>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 030f 	and.w	r3, r3, #15
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d001      	beq.n	80065fe <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e036      	b.n	800666c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0304 	and.w	r3, r3, #4
 8006606:	2b00      	cmp	r3, #0
 8006608:	d008      	beq.n	800661c <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800660a:	4b1b      	ldr	r3, [pc, #108]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	4918      	ldr	r1, [pc, #96]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 8006618:	4313      	orrs	r3, r2
 800661a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0308 	and.w	r3, r3, #8
 8006624:	2b00      	cmp	r3, #0
 8006626:	d009      	beq.n	800663c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006628:	4b13      	ldr	r3, [pc, #76]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	00db      	lsls	r3, r3, #3
 8006636:	4910      	ldr	r1, [pc, #64]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 8006638:	4313      	orrs	r3, r2
 800663a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800663c:	f000 f826 	bl	800668c <HAL_RCC_GetSysClockFreq>
 8006640:	4601      	mov	r1, r0
 8006642:	4b0d      	ldr	r3, [pc, #52]	; (8006678 <HAL_RCC_ClockConfig+0x244>)
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	091b      	lsrs	r3, r3, #4
 8006648:	f003 030f 	and.w	r3, r3, #15
 800664c:	4a0c      	ldr	r2, [pc, #48]	; (8006680 <HAL_RCC_ClockConfig+0x24c>)
 800664e:	5cd3      	ldrb	r3, [r2, r3]
 8006650:	f003 031f 	and.w	r3, r3, #31
 8006654:	fa21 f303 	lsr.w	r3, r1, r3
 8006658:	4a0a      	ldr	r2, [pc, #40]	; (8006684 <HAL_RCC_ClockConfig+0x250>)
 800665a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800665c:	4b0a      	ldr	r3, [pc, #40]	; (8006688 <HAL_RCC_ClockConfig+0x254>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4618      	mov	r0, r3
 8006662:	f7fc f8df 	bl	8002824 <HAL_InitTick>
 8006666:	4603      	mov	r3, r0
 8006668:	73fb      	strb	r3, [r7, #15]

  return status;
 800666a:	7bfb      	ldrb	r3, [r7, #15]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3718      	adds	r7, #24
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	40022000 	.word	0x40022000
 8006678:	40021000 	.word	0x40021000
 800667c:	04c4b400 	.word	0x04c4b400
 8006680:	0800de10 	.word	0x0800de10
 8006684:	20000000 	.word	0x20000000
 8006688:	20000004 	.word	0x20000004

0800668c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800668c:	b480      	push	{r7}
 800668e:	b089      	sub	sp, #36	; 0x24
 8006690:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006692:	2300      	movs	r3, #0
 8006694:	61fb      	str	r3, [r7, #28]
 8006696:	2300      	movs	r3, #0
 8006698:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800669a:	4b3d      	ldr	r3, [pc, #244]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	f003 030c 	and.w	r3, r3, #12
 80066a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066a4:	4b3a      	ldr	r3, [pc, #232]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	f003 0303 	and.w	r3, r3, #3
 80066ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d005      	beq.n	80066c0 <HAL_RCC_GetSysClockFreq+0x34>
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	2b0c      	cmp	r3, #12
 80066b8:	d121      	bne.n	80066fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d11e      	bne.n	80066fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80066c0:	4b33      	ldr	r3, [pc, #204]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0308 	and.w	r3, r3, #8
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d107      	bne.n	80066dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80066cc:	4b30      	ldr	r3, [pc, #192]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 80066ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066d2:	0a1b      	lsrs	r3, r3, #8
 80066d4:	f003 030f 	and.w	r3, r3, #15
 80066d8:	61fb      	str	r3, [r7, #28]
 80066da:	e005      	b.n	80066e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80066dc:	4b2c      	ldr	r3, [pc, #176]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	091b      	lsrs	r3, r3, #4
 80066e2:	f003 030f 	and.w	r3, r3, #15
 80066e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80066e8:	4a2a      	ldr	r2, [pc, #168]	; (8006794 <HAL_RCC_GetSysClockFreq+0x108>)
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10d      	bne.n	8006714 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80066fc:	e00a      	b.n	8006714 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	2b04      	cmp	r3, #4
 8006702:	d102      	bne.n	800670a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006704:	4b24      	ldr	r3, [pc, #144]	; (8006798 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006706:	61bb      	str	r3, [r7, #24]
 8006708:	e004      	b.n	8006714 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	2b08      	cmp	r3, #8
 800670e:	d101      	bne.n	8006714 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006710:	4b21      	ldr	r3, [pc, #132]	; (8006798 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006712:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	2b0c      	cmp	r3, #12
 8006718:	d133      	bne.n	8006782 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800671a:	4b1d      	ldr	r3, [pc, #116]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	f003 0303 	and.w	r3, r3, #3
 8006722:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	2b02      	cmp	r3, #2
 8006728:	d002      	beq.n	8006730 <HAL_RCC_GetSysClockFreq+0xa4>
 800672a:	2b03      	cmp	r3, #3
 800672c:	d003      	beq.n	8006736 <HAL_RCC_GetSysClockFreq+0xaa>
 800672e:	e005      	b.n	800673c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006730:	4b19      	ldr	r3, [pc, #100]	; (8006798 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006732:	617b      	str	r3, [r7, #20]
      break;
 8006734:	e005      	b.n	8006742 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006736:	4b18      	ldr	r3, [pc, #96]	; (8006798 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006738:	617b      	str	r3, [r7, #20]
      break;
 800673a:	e002      	b.n	8006742 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	617b      	str	r3, [r7, #20]
      break;
 8006740:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006742:	4b13      	ldr	r3, [pc, #76]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	091b      	lsrs	r3, r3, #4
 8006748:	f003 030f 	and.w	r3, r3, #15
 800674c:	3301      	adds	r3, #1
 800674e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006750:	4b0f      	ldr	r3, [pc, #60]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	0a1b      	lsrs	r3, r3, #8
 8006756:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	fb02 f203 	mul.w	r2, r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	fbb2 f3f3 	udiv	r3, r2, r3
 8006766:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006768:	4b09      	ldr	r3, [pc, #36]	; (8006790 <HAL_RCC_GetSysClockFreq+0x104>)
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	0e5b      	lsrs	r3, r3, #25
 800676e:	f003 0303 	and.w	r3, r3, #3
 8006772:	3301      	adds	r3, #1
 8006774:	005b      	lsls	r3, r3, #1
 8006776:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006778:	697a      	ldr	r2, [r7, #20]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006780:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006782:	69bb      	ldr	r3, [r7, #24]
}
 8006784:	4618      	mov	r0, r3
 8006786:	3724      	adds	r7, #36	; 0x24
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr
 8006790:	40021000 	.word	0x40021000
 8006794:	0800de28 	.word	0x0800de28
 8006798:	00f42400 	.word	0x00f42400

0800679c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800679c:	b480      	push	{r7}
 800679e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067a0:	4b03      	ldr	r3, [pc, #12]	; (80067b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80067a2:	681b      	ldr	r3, [r3, #0]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	20000000 	.word	0x20000000

080067b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80067b8:	f7ff fff0 	bl	800679c <HAL_RCC_GetHCLKFreq>
 80067bc:	4601      	mov	r1, r0
 80067be:	4b06      	ldr	r3, [pc, #24]	; (80067d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	0a1b      	lsrs	r3, r3, #8
 80067c4:	f003 0307 	and.w	r3, r3, #7
 80067c8:	4a04      	ldr	r2, [pc, #16]	; (80067dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80067ca:	5cd3      	ldrb	r3, [r2, r3]
 80067cc:	f003 031f 	and.w	r3, r3, #31
 80067d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	40021000 	.word	0x40021000
 80067dc:	0800de20 	.word	0x0800de20

080067e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80067e4:	f7ff ffda 	bl	800679c <HAL_RCC_GetHCLKFreq>
 80067e8:	4601      	mov	r1, r0
 80067ea:	4b06      	ldr	r3, [pc, #24]	; (8006804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	0adb      	lsrs	r3, r3, #11
 80067f0:	f003 0307 	and.w	r3, r3, #7
 80067f4:	4a04      	ldr	r2, [pc, #16]	; (8006808 <HAL_RCC_GetPCLK2Freq+0x28>)
 80067f6:	5cd3      	ldrb	r3, [r2, r3]
 80067f8:	f003 031f 	and.w	r3, r3, #31
 80067fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006800:	4618      	mov	r0, r3
 8006802:	bd80      	pop	{r7, pc}
 8006804:	40021000 	.word	0x40021000
 8006808:	0800de20 	.word	0x0800de20

0800680c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006814:	2300      	movs	r3, #0
 8006816:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006818:	4b27      	ldr	r3, [pc, #156]	; (80068b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800681a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800681c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006824:	f7ff f8fc 	bl	8005a20 <HAL_PWREx_GetVoltageRange>
 8006828:	6178      	str	r0, [r7, #20]
 800682a:	e014      	b.n	8006856 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800682c:	4b22      	ldr	r3, [pc, #136]	; (80068b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800682e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006830:	4a21      	ldr	r2, [pc, #132]	; (80068b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006836:	6593      	str	r3, [r2, #88]	; 0x58
 8006838:	4b1f      	ldr	r3, [pc, #124]	; (80068b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800683a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800683c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006840:	60fb      	str	r3, [r7, #12]
 8006842:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006844:	f7ff f8ec 	bl	8005a20 <HAL_PWREx_GetVoltageRange>
 8006848:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800684a:	4b1b      	ldr	r3, [pc, #108]	; (80068b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800684c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800684e:	4a1a      	ldr	r2, [pc, #104]	; (80068b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006854:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800685c:	d10b      	bne.n	8006876 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2b80      	cmp	r3, #128	; 0x80
 8006862:	d913      	bls.n	800688c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2ba0      	cmp	r3, #160	; 0xa0
 8006868:	d902      	bls.n	8006870 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800686a:	2302      	movs	r3, #2
 800686c:	613b      	str	r3, [r7, #16]
 800686e:	e00d      	b.n	800688c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006870:	2301      	movs	r3, #1
 8006872:	613b      	str	r3, [r7, #16]
 8006874:	e00a      	b.n	800688c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2b7f      	cmp	r3, #127	; 0x7f
 800687a:	d902      	bls.n	8006882 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800687c:	2302      	movs	r3, #2
 800687e:	613b      	str	r3, [r7, #16]
 8006880:	e004      	b.n	800688c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2b70      	cmp	r3, #112	; 0x70
 8006886:	d101      	bne.n	800688c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006888:	2301      	movs	r3, #1
 800688a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800688c:	4b0b      	ldr	r3, [pc, #44]	; (80068bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f023 020f 	bic.w	r2, r3, #15
 8006894:	4909      	ldr	r1, [pc, #36]	; (80068bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	4313      	orrs	r3, r2
 800689a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800689c:	4b07      	ldr	r3, [pc, #28]	; (80068bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 030f 	and.w	r3, r3, #15
 80068a4:	693a      	ldr	r2, [r7, #16]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d001      	beq.n	80068ae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e000      	b.n	80068b0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3718      	adds	r7, #24
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	40021000 	.word	0x40021000
 80068bc:	40022000 	.word	0x40022000

080068c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b087      	sub	sp, #28
 80068c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80068c6:	2300      	movs	r3, #0
 80068c8:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80068ca:	4b2d      	ldr	r3, [pc, #180]	; (8006980 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	f003 0303 	and.w	r3, r3, #3
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d118      	bne.n	8006908 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80068d6:	4b2a      	ldr	r3, [pc, #168]	; (8006980 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0308 	and.w	r3, r3, #8
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d107      	bne.n	80068f2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80068e2:	4b27      	ldr	r3, [pc, #156]	; (8006980 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80068e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068e8:	0a1b      	lsrs	r3, r3, #8
 80068ea:	f003 030f 	and.w	r3, r3, #15
 80068ee:	617b      	str	r3, [r7, #20]
 80068f0:	e005      	b.n	80068fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80068f2:	4b23      	ldr	r3, [pc, #140]	; (8006980 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	091b      	lsrs	r3, r3, #4
 80068f8:	f003 030f 	and.w	r3, r3, #15
 80068fc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80068fe:	4a21      	ldr	r2, [pc, #132]	; (8006984 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006906:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006908:	4b1d      	ldr	r3, [pc, #116]	; (8006980 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	f003 0303 	and.w	r3, r3, #3
 8006910:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2b02      	cmp	r3, #2
 8006916:	d002      	beq.n	800691e <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8006918:	2b03      	cmp	r3, #3
 800691a:	d003      	beq.n	8006924 <RCC_GetSysClockFreqFromPLLSource+0x64>
 800691c:	e005      	b.n	800692a <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800691e:	4b1a      	ldr	r3, [pc, #104]	; (8006988 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006920:	613b      	str	r3, [r7, #16]
    break;
 8006922:	e005      	b.n	8006930 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006924:	4b18      	ldr	r3, [pc, #96]	; (8006988 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006926:	613b      	str	r3, [r7, #16]
    break;
 8006928:	e002      	b.n	8006930 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	613b      	str	r3, [r7, #16]
    break;
 800692e:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006930:	4b13      	ldr	r3, [pc, #76]	; (8006980 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	091b      	lsrs	r3, r3, #4
 8006936:	f003 030f 	and.w	r3, r3, #15
 800693a:	3301      	adds	r3, #1
 800693c:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800693e:	4b10      	ldr	r3, [pc, #64]	; (8006980 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	0a1b      	lsrs	r3, r3, #8
 8006944:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	fb02 f203 	mul.w	r2, r2, r3
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	fbb2 f3f3 	udiv	r3, r2, r3
 8006954:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006956:	4b0a      	ldr	r3, [pc, #40]	; (8006980 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	0e5b      	lsrs	r3, r3, #25
 800695c:	f003 0303 	and.w	r3, r3, #3
 8006960:	3301      	adds	r3, #1
 8006962:	005b      	lsls	r3, r3, #1
 8006964:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	fbb2 f3f3 	udiv	r3, r2, r3
 800696e:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006970:	683b      	ldr	r3, [r7, #0]
}
 8006972:	4618      	mov	r0, r3
 8006974:	371c      	adds	r7, #28
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop
 8006980:	40021000 	.word	0x40021000
 8006984:	0800de28 	.word	0x0800de28
 8006988:	00f42400 	.word	0x00f42400

0800698c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b086      	sub	sp, #24
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006994:	2300      	movs	r3, #0
 8006996:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006998:	2300      	movs	r3, #0
 800699a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d03d      	beq.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069ac:	2b40      	cmp	r3, #64	; 0x40
 80069ae:	d00b      	beq.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80069b0:	2b40      	cmp	r3, #64	; 0x40
 80069b2:	d804      	bhi.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x32>
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00e      	beq.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80069b8:	2b20      	cmp	r3, #32
 80069ba:	d015      	beq.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80069bc:	e01d      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80069be:	2b60      	cmp	r3, #96	; 0x60
 80069c0:	d01e      	beq.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80069c2:	2b80      	cmp	r3, #128	; 0x80
 80069c4:	d01c      	beq.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80069c6:	e018      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80069c8:	4b86      	ldr	r3, [pc, #536]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	4a85      	ldr	r2, [pc, #532]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80069ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069d4:	e015      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	3304      	adds	r3, #4
 80069da:	2100      	movs	r1, #0
 80069dc:	4618      	mov	r0, r3
 80069de:	f000 fb5d 	bl	800709c <RCCEx_PLLSAI1_Config>
 80069e2:	4603      	mov	r3, r0
 80069e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069e6:	e00c      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	3320      	adds	r3, #32
 80069ec:	2100      	movs	r1, #0
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 fc44 	bl	800727c <RCCEx_PLLSAI2_Config>
 80069f4:	4603      	mov	r3, r0
 80069f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80069f8:	e003      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	74fb      	strb	r3, [r7, #19]
      break;
 80069fe:	e000      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8006a00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a02:	7cfb      	ldrb	r3, [r7, #19]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d10b      	bne.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a08:	4b76      	ldr	r3, [pc, #472]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006a0e:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a16:	4973      	ldr	r1, [pc, #460]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006a1e:	e001      	b.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a20:	7cfb      	ldrb	r3, [r7, #19]
 8006a22:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d042      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a38:	d00f      	beq.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0xce>
 8006a3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a3e:	d805      	bhi.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d011      	beq.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8006a44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a48:	d017      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0xee>
 8006a4a:	e01f      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x100>
 8006a4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a50:	d01f      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006a52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a56:	d01c      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006a58:	e018      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a5a:	4b62      	ldr	r3, [pc, #392]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	4a61      	ldr	r2, [pc, #388]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a64:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a66:	e015      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	3304      	adds	r3, #4
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f000 fb14 	bl	800709c <RCCEx_PLLSAI1_Config>
 8006a74:	4603      	mov	r3, r0
 8006a76:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a78:	e00c      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	3320      	adds	r3, #32
 8006a7e:	2100      	movs	r1, #0
 8006a80:	4618      	mov	r0, r3
 8006a82:	f000 fbfb 	bl	800727c <RCCEx_PLLSAI2_Config>
 8006a86:	4603      	mov	r3, r0
 8006a88:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006a8a:	e003      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	74fb      	strb	r3, [r7, #19]
      break;
 8006a90:	e000      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8006a92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a94:	7cfb      	ldrb	r3, [r7, #19]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10b      	bne.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006a9a:	4b52      	ldr	r3, [pc, #328]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006aa0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aa8:	494e      	ldr	r1, [pc, #312]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006ab0:	e001      	b.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab2:	7cfb      	ldrb	r3, [r7, #19]
 8006ab4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f000 809f 	beq.w	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006ac8:	4b46      	ldr	r3, [pc, #280]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006aca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d101      	bne.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e000      	b.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00d      	beq.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ade:	4b41      	ldr	r3, [pc, #260]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ae2:	4a40      	ldr	r2, [pc, #256]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ae8:	6593      	str	r3, [r2, #88]	; 0x58
 8006aea:	4b3e      	ldr	r3, [pc, #248]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006af2:	60bb      	str	r3, [r7, #8]
 8006af4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006af6:	2301      	movs	r3, #1
 8006af8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006afa:	4b3b      	ldr	r3, [pc, #236]	; (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a3a      	ldr	r2, [pc, #232]	; (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b04:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b06:	f7fb fedd 	bl	80028c4 <HAL_GetTick>
 8006b0a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b0c:	e009      	b.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b0e:	f7fb fed9 	bl	80028c4 <HAL_GetTick>
 8006b12:	4602      	mov	r2, r0
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d902      	bls.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	74fb      	strb	r3, [r7, #19]
        break;
 8006b20:	e005      	b.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b22:	4b31      	ldr	r3, [pc, #196]	; (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0ef      	beq.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8006b2e:	7cfb      	ldrb	r3, [r7, #19]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d15b      	bne.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b34:	4b2b      	ldr	r3, [pc, #172]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b3e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d01f      	beq.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d019      	beq.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b52:	4b24      	ldr	r3, [pc, #144]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b5c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b5e:	4b21      	ldr	r3, [pc, #132]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b64:	4a1f      	ldr	r2, [pc, #124]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b6e:	4b1d      	ldr	r3, [pc, #116]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b74:	4a1b      	ldr	r2, [pc, #108]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b7e:	4a19      	ldr	r2, [pc, #100]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	f003 0301 	and.w	r3, r3, #1
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d016      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b90:	f7fb fe98 	bl	80028c4 <HAL_GetTick>
 8006b94:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b96:	e00b      	b.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b98:	f7fb fe94 	bl	80028c4 <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d902      	bls.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	74fb      	strb	r3, [r7, #19]
            break;
 8006bae:	e006      	b.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bb0:	4b0c      	ldr	r3, [pc, #48]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bb6:	f003 0302 	and.w	r3, r3, #2
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d0ec      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8006bbe:	7cfb      	ldrb	r3, [r7, #19]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d10c      	bne.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bc4:	4b07      	ldr	r3, [pc, #28]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006bd4:	4903      	ldr	r1, [pc, #12]	; (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006bdc:	e008      	b.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bde:	7cfb      	ldrb	r3, [r7, #19]
 8006be0:	74bb      	strb	r3, [r7, #18]
 8006be2:	e005      	b.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8006be4:	40021000 	.word	0x40021000
 8006be8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bec:	7cfb      	ldrb	r3, [r7, #19]
 8006bee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006bf0:	7c7b      	ldrb	r3, [r7, #17]
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d105      	bne.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bf6:	4ba0      	ldr	r3, [pc, #640]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bfa:	4a9f      	ldr	r2, [pc, #636]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006bfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c00:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00a      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c0e:	4b9a      	ldr	r3, [pc, #616]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c14:	f023 0203 	bic.w	r2, r3, #3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c1c:	4996      	ldr	r1, [pc, #600]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f003 0302 	and.w	r3, r3, #2
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00a      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006c30:	4b91      	ldr	r3, [pc, #580]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c36:	f023 020c 	bic.w	r2, r3, #12
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3e:	498e      	ldr	r1, [pc, #568]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c40:	4313      	orrs	r3, r2
 8006c42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0304 	and.w	r3, r3, #4
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00a      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006c52:	4b89      	ldr	r3, [pc, #548]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c60:	4985      	ldr	r1, [pc, #532]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0308 	and.w	r3, r3, #8
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00a      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006c74:	4b80      	ldr	r3, [pc, #512]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c82:	497d      	ldr	r1, [pc, #500]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 0310 	and.w	r3, r3, #16
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006c96:	4b78      	ldr	r3, [pc, #480]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ca4:	4974      	ldr	r1, [pc, #464]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0320 	and.w	r3, r3, #32
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00a      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006cb8:	4b6f      	ldr	r3, [pc, #444]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cc6:	496c      	ldr	r1, [pc, #432]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00a      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006cda:	4b67      	ldr	r3, [pc, #412]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ce0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ce8:	4963      	ldr	r1, [pc, #396]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00a      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006cfc:	4b5e      	ldr	r3, [pc, #376]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d0a:	495b      	ldr	r1, [pc, #364]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00a      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d1e:	4b56      	ldr	r3, [pc, #344]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d24:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d2c:	4952      	ldr	r1, [pc, #328]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00a      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d40:	4b4d      	ldr	r3, [pc, #308]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d46:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d4e:	494a      	ldr	r1, [pc, #296]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00a      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d62:	4b45      	ldr	r3, [pc, #276]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d70:	4941      	ldr	r1, [pc, #260]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00a      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006d84:	4b3c      	ldr	r3, [pc, #240]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d8a:	f023 0203 	bic.w	r2, r3, #3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d92:	4939      	ldr	r1, [pc, #228]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d028      	beq.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006da6:	4b34      	ldr	r3, [pc, #208]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dac:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006db4:	4930      	ldr	r1, [pc, #192]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006db6:	4313      	orrs	r3, r2
 8006db8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dc0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006dc4:	d106      	bne.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006dc6:	4b2c      	ldr	r3, [pc, #176]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	4a2b      	ldr	r2, [pc, #172]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dcc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006dd0:	60d3      	str	r3, [r2, #12]
 8006dd2:	e011      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006dd8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ddc:	d10c      	bne.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	3304      	adds	r3, #4
 8006de2:	2101      	movs	r1, #1
 8006de4:	4618      	mov	r0, r3
 8006de6:	f000 f959 	bl	800709c <RCCEx_PLLSAI1_Config>
 8006dea:	4603      	mov	r3, r0
 8006dec:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006dee:	7cfb      	ldrb	r3, [r7, #19]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d001      	beq.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8006df4:	7cfb      	ldrb	r3, [r7, #19]
 8006df6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d04d      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e0c:	d108      	bne.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8006e0e:	4b1a      	ldr	r3, [pc, #104]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e10:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006e14:	4a18      	ldr	r2, [pc, #96]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e1a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006e1e:	e012      	b.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006e20:	4b15      	ldr	r3, [pc, #84]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006e26:	4a14      	ldr	r2, [pc, #80]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e28:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e2c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006e30:	4b11      	ldr	r3, [pc, #68]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e36:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e3e:	490e      	ldr	r1, [pc, #56]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e40:	4313      	orrs	r3, r2
 8006e42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e4e:	d106      	bne.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e50:	4b09      	ldr	r3, [pc, #36]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	4a08      	ldr	r2, [pc, #32]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e5a:	60d3      	str	r3, [r2, #12]
 8006e5c:	e020      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e66:	d109      	bne.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006e68:	4b03      	ldr	r3, [pc, #12]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	4a02      	ldr	r2, [pc, #8]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e72:	60d3      	str	r3, [r2, #12]
 8006e74:	e014      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006e76:	bf00      	nop
 8006e78:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e84:	d10c      	bne.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	3304      	adds	r3, #4
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f000 f905 	bl	800709c <RCCEx_PLLSAI1_Config>
 8006e92:	4603      	mov	r3, r0
 8006e94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e96:	7cfb      	ldrb	r3, [r7, #19]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d001      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006e9c:	7cfb      	ldrb	r3, [r7, #19]
 8006e9e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d028      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006eac:	4b7a      	ldr	r3, [pc, #488]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eb2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006eba:	4977      	ldr	r1, [pc, #476]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ec6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006eca:	d106      	bne.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ecc:	4b72      	ldr	r3, [pc, #456]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	4a71      	ldr	r2, [pc, #452]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006ed2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ed6:	60d3      	str	r3, [r2, #12]
 8006ed8:	e011      	b.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ede:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ee2:	d10c      	bne.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	3304      	adds	r3, #4
 8006ee8:	2101      	movs	r1, #1
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 f8d6 	bl	800709c <RCCEx_PLLSAI1_Config>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ef4:	7cfb      	ldrb	r3, [r7, #19]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d001      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8006efa:	7cfb      	ldrb	r3, [r7, #19]
 8006efc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d01e      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f0a:	4b63      	ldr	r3, [pc, #396]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f10:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f1a:	495f      	ldr	r1, [pc, #380]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f2c:	d10c      	bne.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	3304      	adds	r3, #4
 8006f32:	2102      	movs	r1, #2
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 f8b1 	bl	800709c <RCCEx_PLLSAI1_Config>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f3e:	7cfb      	ldrb	r3, [r7, #19]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d001      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8006f44:	7cfb      	ldrb	r3, [r7, #19]
 8006f46:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00b      	beq.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f54:	4b50      	ldr	r3, [pc, #320]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006f56:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f5a:	f023 0204 	bic.w	r2, r3, #4
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f64:	494c      	ldr	r1, [pc, #304]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006f66:	4313      	orrs	r3, r2
 8006f68:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00b      	beq.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006f78:	4b47      	ldr	r3, [pc, #284]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006f7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f7e:	f023 0218 	bic.w	r2, r3, #24
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f88:	4943      	ldr	r1, [pc, #268]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d035      	beq.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0x67c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006f9c:	4b3e      	ldr	r3, [pc, #248]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a3d      	ldr	r2, [pc, #244]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006fa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006fa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fa8:	f7fb fc8c 	bl	80028c4 <HAL_GetTick>
 8006fac:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006fae:	e009      	b.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006fb0:	f7fb fc88 	bl	80028c4 <HAL_GetTick>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	2b02      	cmp	r3, #2
 8006fbc:	d902      	bls.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x638>
      {
        ret = HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	74fb      	strb	r3, [r7, #19]
        break;
 8006fc2:	e005      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x644>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006fc4:	4b34      	ldr	r3, [pc, #208]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d1ef      	bne.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x624>
      }
    }

    if(ret == HAL_OK)
 8006fd0:	7cfb      	ldrb	r3, [r7, #19]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d113      	bne.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x672>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8006fd6:	4b30      	ldr	r3, [pc, #192]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006fd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006fdc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fe6:	492c      	ldr	r1, [pc, #176]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	3320      	adds	r3, #32
 8006ff2:	2102      	movs	r1, #2
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f000 f941 	bl	800727c <RCCEx_PLLSAI2_Config>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8006ffe:	7cfb      	ldrb	r3, [r7, #19]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d001      	beq.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    {
      /* set overall return value */
      status = ret;
 8007004:	7cfb      	ldrb	r3, [r7, #19]
 8007006:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d01e      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8007014:	4b20      	ldr	r3, [pc, #128]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8007016:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800701a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007024:	491c      	ldr	r1, [pc, #112]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8007026:	4313      	orrs	r3, r2
 8007028:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007032:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007036:	d10c      	bne.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	3320      	adds	r3, #32
 800703c:	2101      	movs	r1, #1
 800703e:	4618      	mov	r0, r3
 8007040:	f000 f91c 	bl	800727c <RCCEx_PLLSAI2_Config>
 8007044:	4603      	mov	r3, r0
 8007046:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007048:	7cfb      	ldrb	r3, [r7, #19]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d001      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
      {
        /* set overall return value */
        status = ret;
 800704e:	7cfb      	ldrb	r3, [r7, #19]
 8007050:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d017      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800705e:	4b0e      	ldr	r3, [pc, #56]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8007060:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007064:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800706e:	490a      	ldr	r1, [pc, #40]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8007070:	4313      	orrs	r3, r2
 8007072:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800707c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007080:	d105      	bne.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x702>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007082:	4b05      	ldr	r3, [pc, #20]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	4a04      	ldr	r2, [pc, #16]	; (8007098 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8007088:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800708c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800708e:	7cbb      	ldrb	r3, [r7, #18]
}
 8007090:	4618      	mov	r0, r3
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	40021000 	.word	0x40021000

0800709c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80070a6:	2300      	movs	r3, #0
 80070a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80070aa:	4b70      	ldr	r3, [pc, #448]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	f003 0303 	and.w	r3, r3, #3
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00e      	beq.n	80070d4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80070b6:	4b6d      	ldr	r3, [pc, #436]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f003 0203 	and.w	r2, r3, #3
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d103      	bne.n	80070ce <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
       ||
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d13f      	bne.n	800714e <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	73fb      	strb	r3, [r7, #15]
 80070d2:	e03c      	b.n	800714e <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2b02      	cmp	r3, #2
 80070da:	d00c      	beq.n	80070f6 <RCCEx_PLLSAI1_Config+0x5a>
 80070dc:	2b03      	cmp	r3, #3
 80070de:	d013      	beq.n	8007108 <RCCEx_PLLSAI1_Config+0x6c>
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d120      	bne.n	8007126 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80070e4:	4b61      	ldr	r3, [pc, #388]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d11d      	bne.n	800712c <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070f4:	e01a      	b.n	800712c <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80070f6:	4b5d      	ldr	r3, [pc, #372]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d116      	bne.n	8007130 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007106:	e013      	b.n	8007130 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007108:	4b58      	ldr	r3, [pc, #352]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d10f      	bne.n	8007134 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007114:	4b55      	ldr	r3, [pc, #340]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d109      	bne.n	8007134 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007124:	e006      	b.n	8007134 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	73fb      	strb	r3, [r7, #15]
      break;
 800712a:	e004      	b.n	8007136 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800712c:	bf00      	nop
 800712e:	e002      	b.n	8007136 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8007130:	bf00      	nop
 8007132:	e000      	b.n	8007136 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8007134:	bf00      	nop
    }

    if(status == HAL_OK)
 8007136:	7bfb      	ldrb	r3, [r7, #15]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d108      	bne.n	800714e <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800713c:	4b4b      	ldr	r3, [pc, #300]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	f023 0203 	bic.w	r2, r3, #3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4948      	ldr	r1, [pc, #288]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 800714a:	4313      	orrs	r3, r2
 800714c:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800714e:	7bfb      	ldrb	r3, [r7, #15]
 8007150:	2b00      	cmp	r3, #0
 8007152:	f040 8086 	bne.w	8007262 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007156:	4b45      	ldr	r3, [pc, #276]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a44      	ldr	r2, [pc, #272]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 800715c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007160:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007162:	f7fb fbaf 	bl	80028c4 <HAL_GetTick>
 8007166:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007168:	e009      	b.n	800717e <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800716a:	f7fb fbab 	bl	80028c4 <HAL_GetTick>
 800716e:	4602      	mov	r2, r0
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	1ad3      	subs	r3, r2, r3
 8007174:	2b02      	cmp	r3, #2
 8007176:	d902      	bls.n	800717e <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8007178:	2303      	movs	r3, #3
 800717a:	73fb      	strb	r3, [r7, #15]
        break;
 800717c:	e005      	b.n	800718a <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800717e:	4b3b      	ldr	r3, [pc, #236]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1ef      	bne.n	800716a <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 800718a:	7bfb      	ldrb	r3, [r7, #15]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d168      	bne.n	8007262 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d113      	bne.n	80071be <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007196:	4b35      	ldr	r3, [pc, #212]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 8007198:	691a      	ldr	r2, [r3, #16]
 800719a:	4b35      	ldr	r3, [pc, #212]	; (8007270 <RCCEx_PLLSAI1_Config+0x1d4>)
 800719c:	4013      	ands	r3, r2
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	6892      	ldr	r2, [r2, #8]
 80071a2:	0211      	lsls	r1, r2, #8
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	68d2      	ldr	r2, [r2, #12]
 80071a8:	06d2      	lsls	r2, r2, #27
 80071aa:	4311      	orrs	r1, r2
 80071ac:	687a      	ldr	r2, [r7, #4]
 80071ae:	6852      	ldr	r2, [r2, #4]
 80071b0:	3a01      	subs	r2, #1
 80071b2:	0112      	lsls	r2, r2, #4
 80071b4:	430a      	orrs	r2, r1
 80071b6:	492d      	ldr	r1, [pc, #180]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 80071b8:	4313      	orrs	r3, r2
 80071ba:	610b      	str	r3, [r1, #16]
 80071bc:	e02d      	b.n	800721a <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d115      	bne.n	80071f0 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071c4:	4b29      	ldr	r3, [pc, #164]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 80071c6:	691a      	ldr	r2, [r3, #16]
 80071c8:	4b2a      	ldr	r3, [pc, #168]	; (8007274 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071ca:	4013      	ands	r3, r2
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	6892      	ldr	r2, [r2, #8]
 80071d0:	0211      	lsls	r1, r2, #8
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	6912      	ldr	r2, [r2, #16]
 80071d6:	0852      	lsrs	r2, r2, #1
 80071d8:	3a01      	subs	r2, #1
 80071da:	0552      	lsls	r2, r2, #21
 80071dc:	4311      	orrs	r1, r2
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	6852      	ldr	r2, [r2, #4]
 80071e2:	3a01      	subs	r2, #1
 80071e4:	0112      	lsls	r2, r2, #4
 80071e6:	430a      	orrs	r2, r1
 80071e8:	4920      	ldr	r1, [pc, #128]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 80071ea:	4313      	orrs	r3, r2
 80071ec:	610b      	str	r3, [r1, #16]
 80071ee:	e014      	b.n	800721a <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071f0:	4b1e      	ldr	r3, [pc, #120]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 80071f2:	691a      	ldr	r2, [r3, #16]
 80071f4:	4b20      	ldr	r3, [pc, #128]	; (8007278 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071f6:	4013      	ands	r3, r2
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6892      	ldr	r2, [r2, #8]
 80071fc:	0211      	lsls	r1, r2, #8
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	6952      	ldr	r2, [r2, #20]
 8007202:	0852      	lsrs	r2, r2, #1
 8007204:	3a01      	subs	r2, #1
 8007206:	0652      	lsls	r2, r2, #25
 8007208:	4311      	orrs	r1, r2
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	6852      	ldr	r2, [r2, #4]
 800720e:	3a01      	subs	r2, #1
 8007210:	0112      	lsls	r2, r2, #4
 8007212:	430a      	orrs	r2, r1
 8007214:	4915      	ldr	r1, [pc, #84]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 8007216:	4313      	orrs	r3, r2
 8007218:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800721a:	4b14      	ldr	r3, [pc, #80]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a13      	ldr	r2, [pc, #76]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 8007220:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007224:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007226:	f7fb fb4d 	bl	80028c4 <HAL_GetTick>
 800722a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800722c:	e009      	b.n	8007242 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800722e:	f7fb fb49 	bl	80028c4 <HAL_GetTick>
 8007232:	4602      	mov	r2, r0
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	1ad3      	subs	r3, r2, r3
 8007238:	2b02      	cmp	r3, #2
 800723a:	d902      	bls.n	8007242 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	73fb      	strb	r3, [r7, #15]
          break;
 8007240:	e005      	b.n	800724e <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007242:	4b0a      	ldr	r3, [pc, #40]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800724a:	2b00      	cmp	r3, #0
 800724c:	d0ef      	beq.n	800722e <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800724e:	7bfb      	ldrb	r3, [r7, #15]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d106      	bne.n	8007262 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007254:	4b05      	ldr	r3, [pc, #20]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 8007256:	691a      	ldr	r2, [r3, #16]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	699b      	ldr	r3, [r3, #24]
 800725c:	4903      	ldr	r1, [pc, #12]	; (800726c <RCCEx_PLLSAI1_Config+0x1d0>)
 800725e:	4313      	orrs	r3, r2
 8007260:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007262:	7bfb      	ldrb	r3, [r7, #15]
}
 8007264:	4618      	mov	r0, r3
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	40021000 	.word	0x40021000
 8007270:	07ff800f 	.word	0x07ff800f
 8007274:	ff9f800f 	.word	0xff9f800f
 8007278:	f9ff800f 	.word	0xf9ff800f

0800727c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007286:	2300      	movs	r3, #0
 8007288:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800728a:	4b70      	ldr	r3, [pc, #448]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	f003 0303 	and.w	r3, r3, #3
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00e      	beq.n	80072b4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007296:	4b6d      	ldr	r3, [pc, #436]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f003 0203 	and.w	r2, r3, #3
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d103      	bne.n	80072ae <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
       ||
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d13f      	bne.n	800732e <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	73fb      	strb	r3, [r7, #15]
 80072b2:	e03c      	b.n	800732e <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d00c      	beq.n	80072d6 <RCCEx_PLLSAI2_Config+0x5a>
 80072bc:	2b03      	cmp	r3, #3
 80072be:	d013      	beq.n	80072e8 <RCCEx_PLLSAI2_Config+0x6c>
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d120      	bne.n	8007306 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80072c4:	4b61      	ldr	r3, [pc, #388]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 0302 	and.w	r3, r3, #2
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d11d      	bne.n	800730c <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072d4:	e01a      	b.n	800730c <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80072d6:	4b5d      	ldr	r3, [pc, #372]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d116      	bne.n	8007310 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072e6:	e013      	b.n	8007310 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80072e8:	4b58      	ldr	r3, [pc, #352]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d10f      	bne.n	8007314 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80072f4:	4b55      	ldr	r3, [pc, #340]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d109      	bne.n	8007314 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007304:	e006      	b.n	8007314 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	73fb      	strb	r3, [r7, #15]
      break;
 800730a:	e004      	b.n	8007316 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800730c:	bf00      	nop
 800730e:	e002      	b.n	8007316 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8007310:	bf00      	nop
 8007312:	e000      	b.n	8007316 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8007314:	bf00      	nop
    }

    if(status == HAL_OK)
 8007316:	7bfb      	ldrb	r3, [r7, #15]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d108      	bne.n	800732e <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800731c:	4b4b      	ldr	r3, [pc, #300]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	f023 0203 	bic.w	r2, r3, #3
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4948      	ldr	r1, [pc, #288]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 800732a:	4313      	orrs	r3, r2
 800732c:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800732e:	7bfb      	ldrb	r3, [r7, #15]
 8007330:	2b00      	cmp	r3, #0
 8007332:	f040 8086 	bne.w	8007442 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007336:	4b45      	ldr	r3, [pc, #276]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a44      	ldr	r2, [pc, #272]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 800733c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007340:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007342:	f7fb fabf 	bl	80028c4 <HAL_GetTick>
 8007346:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007348:	e009      	b.n	800735e <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800734a:	f7fb fabb 	bl	80028c4 <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	2b02      	cmp	r3, #2
 8007356:	d902      	bls.n	800735e <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	73fb      	strb	r3, [r7, #15]
        break;
 800735c:	e005      	b.n	800736a <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800735e:	4b3b      	ldr	r3, [pc, #236]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1ef      	bne.n	800734a <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 800736a:	7bfb      	ldrb	r3, [r7, #15]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d168      	bne.n	8007442 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d113      	bne.n	800739e <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007376:	4b35      	ldr	r3, [pc, #212]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007378:	695a      	ldr	r2, [r3, #20]
 800737a:	4b35      	ldr	r3, [pc, #212]	; (8007450 <RCCEx_PLLSAI2_Config+0x1d4>)
 800737c:	4013      	ands	r3, r2
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	6892      	ldr	r2, [r2, #8]
 8007382:	0211      	lsls	r1, r2, #8
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	68d2      	ldr	r2, [r2, #12]
 8007388:	06d2      	lsls	r2, r2, #27
 800738a:	4311      	orrs	r1, r2
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	6852      	ldr	r2, [r2, #4]
 8007390:	3a01      	subs	r2, #1
 8007392:	0112      	lsls	r2, r2, #4
 8007394:	430a      	orrs	r2, r1
 8007396:	492d      	ldr	r1, [pc, #180]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007398:	4313      	orrs	r3, r2
 800739a:	614b      	str	r3, [r1, #20]
 800739c:	e02d      	b.n	80073fa <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d115      	bne.n	80073d0 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80073a4:	4b29      	ldr	r3, [pc, #164]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80073a6:	695a      	ldr	r2, [r3, #20]
 80073a8:	4b2a      	ldr	r3, [pc, #168]	; (8007454 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073aa:	4013      	ands	r3, r2
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	6892      	ldr	r2, [r2, #8]
 80073b0:	0211      	lsls	r1, r2, #8
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	6912      	ldr	r2, [r2, #16]
 80073b6:	0852      	lsrs	r2, r2, #1
 80073b8:	3a01      	subs	r2, #1
 80073ba:	0552      	lsls	r2, r2, #21
 80073bc:	4311      	orrs	r1, r2
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	6852      	ldr	r2, [r2, #4]
 80073c2:	3a01      	subs	r2, #1
 80073c4:	0112      	lsls	r2, r2, #4
 80073c6:	430a      	orrs	r2, r1
 80073c8:	4920      	ldr	r1, [pc, #128]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	614b      	str	r3, [r1, #20]
 80073ce:	e014      	b.n	80073fa <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80073d0:	4b1e      	ldr	r3, [pc, #120]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80073d2:	695a      	ldr	r2, [r3, #20]
 80073d4:	4b20      	ldr	r3, [pc, #128]	; (8007458 <RCCEx_PLLSAI2_Config+0x1dc>)
 80073d6:	4013      	ands	r3, r2
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	6892      	ldr	r2, [r2, #8]
 80073dc:	0211      	lsls	r1, r2, #8
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	6952      	ldr	r2, [r2, #20]
 80073e2:	0852      	lsrs	r2, r2, #1
 80073e4:	3a01      	subs	r2, #1
 80073e6:	0652      	lsls	r2, r2, #25
 80073e8:	4311      	orrs	r1, r2
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	6852      	ldr	r2, [r2, #4]
 80073ee:	3a01      	subs	r2, #1
 80073f0:	0112      	lsls	r2, r2, #4
 80073f2:	430a      	orrs	r2, r1
 80073f4:	4915      	ldr	r1, [pc, #84]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80073f6:	4313      	orrs	r3, r2
 80073f8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80073fa:	4b14      	ldr	r3, [pc, #80]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a13      	ldr	r2, [pc, #76]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007404:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007406:	f7fb fa5d 	bl	80028c4 <HAL_GetTick>
 800740a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800740c:	e009      	b.n	8007422 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800740e:	f7fb fa59 	bl	80028c4 <HAL_GetTick>
 8007412:	4602      	mov	r2, r0
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	1ad3      	subs	r3, r2, r3
 8007418:	2b02      	cmp	r3, #2
 800741a:	d902      	bls.n	8007422 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 800741c:	2303      	movs	r3, #3
 800741e:	73fb      	strb	r3, [r7, #15]
          break;
 8007420:	e005      	b.n	800742e <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007422:	4b0a      	ldr	r3, [pc, #40]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d0ef      	beq.n	800740e <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800742e:	7bfb      	ldrb	r3, [r7, #15]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d106      	bne.n	8007442 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007434:	4b05      	ldr	r3, [pc, #20]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007436:	695a      	ldr	r2, [r3, #20]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	699b      	ldr	r3, [r3, #24]
 800743c:	4903      	ldr	r1, [pc, #12]	; (800744c <RCCEx_PLLSAI2_Config+0x1d0>)
 800743e:	4313      	orrs	r3, r2
 8007440:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007442:	7bfb      	ldrb	r3, [r7, #15]
}
 8007444:	4618      	mov	r0, r3
 8007446:	3710      	adds	r7, #16
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	40021000 	.word	0x40021000
 8007450:	07ff800f 	.word	0x07ff800f
 8007454:	ff9f800f 	.word	0xff9f800f
 8007458:	f9ff800f 	.word	0xf9ff800f

0800745c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d101      	bne.n	800746e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e042      	b.n	80074f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007474:	2b00      	cmp	r3, #0
 8007476:	d106      	bne.n	8007486 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f7fb f869 	bl	8002558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2224      	movs	r2, #36	; 0x24
 800748a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f022 0201 	bic.w	r2, r2, #1
 800749c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 f8c4 	bl	800762c <UART_SetConfig>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d101      	bne.n	80074ae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e022      	b.n	80074f4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d002      	beq.n	80074bc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 fb8a 	bl	8007bd0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	685a      	ldr	r2, [r3, #4]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80074ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	689a      	ldr	r2, [r3, #8]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80074da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f042 0201 	orr.w	r2, r2, #1
 80074ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 fc11 	bl	8007d14 <UART_CheckIdleState>
 80074f2:	4603      	mov	r3, r0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3708      	adds	r7, #8
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b08a      	sub	sp, #40	; 0x28
 8007500:	af02      	add	r7, sp, #8
 8007502:	60f8      	str	r0, [r7, #12]
 8007504:	60b9      	str	r1, [r7, #8]
 8007506:	603b      	str	r3, [r7, #0]
 8007508:	4613      	mov	r3, r2
 800750a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007512:	2b20      	cmp	r3, #32
 8007514:	f040 8084 	bne.w	8007620 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d002      	beq.n	8007524 <HAL_UART_Transmit+0x28>
 800751e:	88fb      	ldrh	r3, [r7, #6]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e07c      	b.n	8007622 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800752e:	2b01      	cmp	r3, #1
 8007530:	d101      	bne.n	8007536 <HAL_UART_Transmit+0x3a>
 8007532:	2302      	movs	r3, #2
 8007534:	e075      	b.n	8007622 <HAL_UART_Transmit+0x126>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2221      	movs	r2, #33	; 0x21
 800754a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800754e:	f7fb f9b9 	bl	80028c4 <HAL_GetTick>
 8007552:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	88fa      	ldrh	r2, [r7, #6]
 8007558:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	88fa      	ldrh	r2, [r7, #6]
 8007560:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800756c:	d108      	bne.n	8007580 <HAL_UART_Transmit+0x84>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d104      	bne.n	8007580 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007576:	2300      	movs	r3, #0
 8007578:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	61bb      	str	r3, [r7, #24]
 800757e:	e003      	b.n	8007588 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007584:	2300      	movs	r3, #0
 8007586:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2200      	movs	r2, #0
 800758c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8007590:	e02d      	b.n	80075ee <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	2200      	movs	r2, #0
 800759a:	2180      	movs	r1, #128	; 0x80
 800759c:	68f8      	ldr	r0, [r7, #12]
 800759e:	f000 fc01 	bl	8007da4 <UART_WaitOnFlagUntilTimeout>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d001      	beq.n	80075ac <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e03a      	b.n	8007622 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10b      	bne.n	80075ca <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	881a      	ldrh	r2, [r3, #0]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075be:	b292      	uxth	r2, r2
 80075c0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	3302      	adds	r3, #2
 80075c6:	61bb      	str	r3, [r7, #24]
 80075c8:	e008      	b.n	80075dc <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	781a      	ldrb	r2, [r3, #0]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	b292      	uxth	r2, r2
 80075d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	3301      	adds	r3, #1
 80075da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3b01      	subs	r3, #1
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1cb      	bne.n	8007592 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	9300      	str	r3, [sp, #0]
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	2200      	movs	r2, #0
 8007602:	2140      	movs	r1, #64	; 0x40
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f000 fbcd 	bl	8007da4 <UART_WaitOnFlagUntilTimeout>
 800760a:	4603      	mov	r3, r0
 800760c:	2b00      	cmp	r3, #0
 800760e:	d001      	beq.n	8007614 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8007610:	2303      	movs	r3, #3
 8007612:	e006      	b.n	8007622 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2220      	movs	r2, #32
 8007618:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800761c:	2300      	movs	r3, #0
 800761e:	e000      	b.n	8007622 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007620:	2302      	movs	r3, #2
  }
}
 8007622:	4618      	mov	r0, r3
 8007624:	3720      	adds	r7, #32
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
	...

0800762c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800762c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007630:	b088      	sub	sp, #32
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007636:	2300      	movs	r3, #0
 8007638:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	689a      	ldr	r2, [r3, #8]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	691b      	ldr	r3, [r3, #16]
 8007642:	431a      	orrs	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	695b      	ldr	r3, [r3, #20]
 8007648:	431a      	orrs	r2, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	69db      	ldr	r3, [r3, #28]
 800764e:	4313      	orrs	r3, r2
 8007650:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007656:	69fa      	ldr	r2, [r7, #28]
 8007658:	4313      	orrs	r3, r2
 800765a:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	4bb1      	ldr	r3, [pc, #708]	; (8007928 <UART_SetConfig+0x2fc>)
 8007664:	4013      	ands	r3, r2
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	6812      	ldr	r2, [r2, #0]
 800766a:	69f9      	ldr	r1, [r7, #28]
 800766c:	430b      	orrs	r3, r1
 800766e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	68da      	ldr	r2, [r3, #12]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	430a      	orrs	r2, r1
 8007684:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4aa6      	ldr	r2, [pc, #664]	; (800792c <UART_SetConfig+0x300>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d004      	beq.n	80076a0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a1b      	ldr	r3, [r3, #32]
 800769a:	69fa      	ldr	r2, [r7, #28]
 800769c:	4313      	orrs	r3, r2
 800769e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80076aa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	6812      	ldr	r2, [r2, #0]
 80076b2:	69f9      	ldr	r1, [r7, #28]
 80076b4:	430b      	orrs	r3, r1
 80076b6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076be:	f023 010f 	bic.w	r1, r3, #15
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a97      	ldr	r2, [pc, #604]	; (8007930 <UART_SetConfig+0x304>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d121      	bne.n	800771c <UART_SetConfig+0xf0>
 80076d8:	4b96      	ldr	r3, [pc, #600]	; (8007934 <UART_SetConfig+0x308>)
 80076da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076de:	f003 0303 	and.w	r3, r3, #3
 80076e2:	2b03      	cmp	r3, #3
 80076e4:	d816      	bhi.n	8007714 <UART_SetConfig+0xe8>
 80076e6:	a201      	add	r2, pc, #4	; (adr r2, 80076ec <UART_SetConfig+0xc0>)
 80076e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ec:	080076fd 	.word	0x080076fd
 80076f0:	08007709 	.word	0x08007709
 80076f4:	08007703 	.word	0x08007703
 80076f8:	0800770f 	.word	0x0800770f
 80076fc:	2301      	movs	r3, #1
 80076fe:	76fb      	strb	r3, [r7, #27]
 8007700:	e0e8      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007702:	2302      	movs	r3, #2
 8007704:	76fb      	strb	r3, [r7, #27]
 8007706:	e0e5      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007708:	2304      	movs	r3, #4
 800770a:	76fb      	strb	r3, [r7, #27]
 800770c:	e0e2      	b.n	80078d4 <UART_SetConfig+0x2a8>
 800770e:	2308      	movs	r3, #8
 8007710:	76fb      	strb	r3, [r7, #27]
 8007712:	e0df      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007714:	2310      	movs	r3, #16
 8007716:	76fb      	strb	r3, [r7, #27]
 8007718:	bf00      	nop
 800771a:	e0db      	b.n	80078d4 <UART_SetConfig+0x2a8>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a85      	ldr	r2, [pc, #532]	; (8007938 <UART_SetConfig+0x30c>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d134      	bne.n	8007790 <UART_SetConfig+0x164>
 8007726:	4b83      	ldr	r3, [pc, #524]	; (8007934 <UART_SetConfig+0x308>)
 8007728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800772c:	f003 030c 	and.w	r3, r3, #12
 8007730:	2b0c      	cmp	r3, #12
 8007732:	d829      	bhi.n	8007788 <UART_SetConfig+0x15c>
 8007734:	a201      	add	r2, pc, #4	; (adr r2, 800773c <UART_SetConfig+0x110>)
 8007736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773a:	bf00      	nop
 800773c:	08007771 	.word	0x08007771
 8007740:	08007789 	.word	0x08007789
 8007744:	08007789 	.word	0x08007789
 8007748:	08007789 	.word	0x08007789
 800774c:	0800777d 	.word	0x0800777d
 8007750:	08007789 	.word	0x08007789
 8007754:	08007789 	.word	0x08007789
 8007758:	08007789 	.word	0x08007789
 800775c:	08007777 	.word	0x08007777
 8007760:	08007789 	.word	0x08007789
 8007764:	08007789 	.word	0x08007789
 8007768:	08007789 	.word	0x08007789
 800776c:	08007783 	.word	0x08007783
 8007770:	2300      	movs	r3, #0
 8007772:	76fb      	strb	r3, [r7, #27]
 8007774:	e0ae      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007776:	2302      	movs	r3, #2
 8007778:	76fb      	strb	r3, [r7, #27]
 800777a:	e0ab      	b.n	80078d4 <UART_SetConfig+0x2a8>
 800777c:	2304      	movs	r3, #4
 800777e:	76fb      	strb	r3, [r7, #27]
 8007780:	e0a8      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007782:	2308      	movs	r3, #8
 8007784:	76fb      	strb	r3, [r7, #27]
 8007786:	e0a5      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007788:	2310      	movs	r3, #16
 800778a:	76fb      	strb	r3, [r7, #27]
 800778c:	bf00      	nop
 800778e:	e0a1      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a69      	ldr	r2, [pc, #420]	; (800793c <UART_SetConfig+0x310>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d120      	bne.n	80077dc <UART_SetConfig+0x1b0>
 800779a:	4b66      	ldr	r3, [pc, #408]	; (8007934 <UART_SetConfig+0x308>)
 800779c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80077a4:	2b10      	cmp	r3, #16
 80077a6:	d00f      	beq.n	80077c8 <UART_SetConfig+0x19c>
 80077a8:	2b10      	cmp	r3, #16
 80077aa:	d802      	bhi.n	80077b2 <UART_SetConfig+0x186>
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d005      	beq.n	80077bc <UART_SetConfig+0x190>
 80077b0:	e010      	b.n	80077d4 <UART_SetConfig+0x1a8>
 80077b2:	2b20      	cmp	r3, #32
 80077b4:	d005      	beq.n	80077c2 <UART_SetConfig+0x196>
 80077b6:	2b30      	cmp	r3, #48	; 0x30
 80077b8:	d009      	beq.n	80077ce <UART_SetConfig+0x1a2>
 80077ba:	e00b      	b.n	80077d4 <UART_SetConfig+0x1a8>
 80077bc:	2300      	movs	r3, #0
 80077be:	76fb      	strb	r3, [r7, #27]
 80077c0:	e088      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80077c2:	2302      	movs	r3, #2
 80077c4:	76fb      	strb	r3, [r7, #27]
 80077c6:	e085      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80077c8:	2304      	movs	r3, #4
 80077ca:	76fb      	strb	r3, [r7, #27]
 80077cc:	e082      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80077ce:	2308      	movs	r3, #8
 80077d0:	76fb      	strb	r3, [r7, #27]
 80077d2:	e07f      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80077d4:	2310      	movs	r3, #16
 80077d6:	76fb      	strb	r3, [r7, #27]
 80077d8:	bf00      	nop
 80077da:	e07b      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a57      	ldr	r2, [pc, #348]	; (8007940 <UART_SetConfig+0x314>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d120      	bne.n	8007828 <UART_SetConfig+0x1fc>
 80077e6:	4b53      	ldr	r3, [pc, #332]	; (8007934 <UART_SetConfig+0x308>)
 80077e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80077f0:	2b40      	cmp	r3, #64	; 0x40
 80077f2:	d00f      	beq.n	8007814 <UART_SetConfig+0x1e8>
 80077f4:	2b40      	cmp	r3, #64	; 0x40
 80077f6:	d802      	bhi.n	80077fe <UART_SetConfig+0x1d2>
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d005      	beq.n	8007808 <UART_SetConfig+0x1dc>
 80077fc:	e010      	b.n	8007820 <UART_SetConfig+0x1f4>
 80077fe:	2b80      	cmp	r3, #128	; 0x80
 8007800:	d005      	beq.n	800780e <UART_SetConfig+0x1e2>
 8007802:	2bc0      	cmp	r3, #192	; 0xc0
 8007804:	d009      	beq.n	800781a <UART_SetConfig+0x1ee>
 8007806:	e00b      	b.n	8007820 <UART_SetConfig+0x1f4>
 8007808:	2300      	movs	r3, #0
 800780a:	76fb      	strb	r3, [r7, #27]
 800780c:	e062      	b.n	80078d4 <UART_SetConfig+0x2a8>
 800780e:	2302      	movs	r3, #2
 8007810:	76fb      	strb	r3, [r7, #27]
 8007812:	e05f      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007814:	2304      	movs	r3, #4
 8007816:	76fb      	strb	r3, [r7, #27]
 8007818:	e05c      	b.n	80078d4 <UART_SetConfig+0x2a8>
 800781a:	2308      	movs	r3, #8
 800781c:	76fb      	strb	r3, [r7, #27]
 800781e:	e059      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007820:	2310      	movs	r3, #16
 8007822:	76fb      	strb	r3, [r7, #27]
 8007824:	bf00      	nop
 8007826:	e055      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a45      	ldr	r2, [pc, #276]	; (8007944 <UART_SetConfig+0x318>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d124      	bne.n	800787c <UART_SetConfig+0x250>
 8007832:	4b40      	ldr	r3, [pc, #256]	; (8007934 <UART_SetConfig+0x308>)
 8007834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007838:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800783c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007840:	d012      	beq.n	8007868 <UART_SetConfig+0x23c>
 8007842:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007846:	d802      	bhi.n	800784e <UART_SetConfig+0x222>
 8007848:	2b00      	cmp	r3, #0
 800784a:	d007      	beq.n	800785c <UART_SetConfig+0x230>
 800784c:	e012      	b.n	8007874 <UART_SetConfig+0x248>
 800784e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007852:	d006      	beq.n	8007862 <UART_SetConfig+0x236>
 8007854:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007858:	d009      	beq.n	800786e <UART_SetConfig+0x242>
 800785a:	e00b      	b.n	8007874 <UART_SetConfig+0x248>
 800785c:	2300      	movs	r3, #0
 800785e:	76fb      	strb	r3, [r7, #27]
 8007860:	e038      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007862:	2302      	movs	r3, #2
 8007864:	76fb      	strb	r3, [r7, #27]
 8007866:	e035      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007868:	2304      	movs	r3, #4
 800786a:	76fb      	strb	r3, [r7, #27]
 800786c:	e032      	b.n	80078d4 <UART_SetConfig+0x2a8>
 800786e:	2308      	movs	r3, #8
 8007870:	76fb      	strb	r3, [r7, #27]
 8007872:	e02f      	b.n	80078d4 <UART_SetConfig+0x2a8>
 8007874:	2310      	movs	r3, #16
 8007876:	76fb      	strb	r3, [r7, #27]
 8007878:	bf00      	nop
 800787a:	e02b      	b.n	80078d4 <UART_SetConfig+0x2a8>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a2a      	ldr	r2, [pc, #168]	; (800792c <UART_SetConfig+0x300>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d124      	bne.n	80078d0 <UART_SetConfig+0x2a4>
 8007886:	4b2b      	ldr	r3, [pc, #172]	; (8007934 <UART_SetConfig+0x308>)
 8007888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800788c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007894:	d012      	beq.n	80078bc <UART_SetConfig+0x290>
 8007896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800789a:	d802      	bhi.n	80078a2 <UART_SetConfig+0x276>
 800789c:	2b00      	cmp	r3, #0
 800789e:	d007      	beq.n	80078b0 <UART_SetConfig+0x284>
 80078a0:	e012      	b.n	80078c8 <UART_SetConfig+0x29c>
 80078a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078a6:	d006      	beq.n	80078b6 <UART_SetConfig+0x28a>
 80078a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80078ac:	d009      	beq.n	80078c2 <UART_SetConfig+0x296>
 80078ae:	e00b      	b.n	80078c8 <UART_SetConfig+0x29c>
 80078b0:	2300      	movs	r3, #0
 80078b2:	76fb      	strb	r3, [r7, #27]
 80078b4:	e00e      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80078b6:	2302      	movs	r3, #2
 80078b8:	76fb      	strb	r3, [r7, #27]
 80078ba:	e00b      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80078bc:	2304      	movs	r3, #4
 80078be:	76fb      	strb	r3, [r7, #27]
 80078c0:	e008      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80078c2:	2308      	movs	r3, #8
 80078c4:	76fb      	strb	r3, [r7, #27]
 80078c6:	e005      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80078c8:	2310      	movs	r3, #16
 80078ca:	76fb      	strb	r3, [r7, #27]
 80078cc:	bf00      	nop
 80078ce:	e001      	b.n	80078d4 <UART_SetConfig+0x2a8>
 80078d0:	2310      	movs	r3, #16
 80078d2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a14      	ldr	r2, [pc, #80]	; (800792c <UART_SetConfig+0x300>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	f040 80a1 	bne.w	8007a22 <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80078e0:	7efb      	ldrb	r3, [r7, #27]
 80078e2:	2b08      	cmp	r3, #8
 80078e4:	d836      	bhi.n	8007954 <UART_SetConfig+0x328>
 80078e6:	a201      	add	r2, pc, #4	; (adr r2, 80078ec <UART_SetConfig+0x2c0>)
 80078e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ec:	08007911 	.word	0x08007911
 80078f0:	08007955 	.word	0x08007955
 80078f4:	08007919 	.word	0x08007919
 80078f8:	08007955 	.word	0x08007955
 80078fc:	0800791f 	.word	0x0800791f
 8007900:	08007955 	.word	0x08007955
 8007904:	08007955 	.word	0x08007955
 8007908:	08007955 	.word	0x08007955
 800790c:	0800794d 	.word	0x0800794d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007910:	f7fe ff50 	bl	80067b4 <HAL_RCC_GetPCLK1Freq>
 8007914:	6178      	str	r0, [r7, #20]
        break;
 8007916:	e022      	b.n	800795e <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007918:	4b0b      	ldr	r3, [pc, #44]	; (8007948 <UART_SetConfig+0x31c>)
 800791a:	617b      	str	r3, [r7, #20]
        break;
 800791c:	e01f      	b.n	800795e <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800791e:	f7fe feb5 	bl	800668c <HAL_RCC_GetSysClockFreq>
 8007922:	6178      	str	r0, [r7, #20]
        break;
 8007924:	e01b      	b.n	800795e <UART_SetConfig+0x332>
 8007926:	bf00      	nop
 8007928:	cfff69f3 	.word	0xcfff69f3
 800792c:	40008000 	.word	0x40008000
 8007930:	40013800 	.word	0x40013800
 8007934:	40021000 	.word	0x40021000
 8007938:	40004400 	.word	0x40004400
 800793c:	40004800 	.word	0x40004800
 8007940:	40004c00 	.word	0x40004c00
 8007944:	40005000 	.word	0x40005000
 8007948:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800794c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007950:	617b      	str	r3, [r7, #20]
        break;
 8007952:	e004      	b.n	800795e <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8007954:	2300      	movs	r3, #0
 8007956:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	76bb      	strb	r3, [r7, #26]
        break;
 800795c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	2b00      	cmp	r3, #0
 8007962:	f000 811d 	beq.w	8007ba0 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800796a:	4a97      	ldr	r2, [pc, #604]	; (8007bc8 <UART_SetConfig+0x59c>)
 800796c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007970:	461a      	mov	r2, r3
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	fbb3 f3f2 	udiv	r3, r3, r2
 8007978:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	685a      	ldr	r2, [r3, #4]
 800797e:	4613      	mov	r3, r2
 8007980:	005b      	lsls	r3, r3, #1
 8007982:	4413      	add	r3, r2
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	429a      	cmp	r2, r3
 8007988:	d305      	bcc.n	8007996 <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	429a      	cmp	r2, r3
 8007994:	d902      	bls.n	800799c <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	76bb      	strb	r3, [r7, #26]
 800799a:	e101      	b.n	8007ba0 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	4618      	mov	r0, r3
 80079a0:	f04f 0100 	mov.w	r1, #0
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a8:	4a87      	ldr	r2, [pc, #540]	; (8007bc8 <UART_SetConfig+0x59c>)
 80079aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	f04f 0400 	mov.w	r4, #0
 80079b4:	461a      	mov	r2, r3
 80079b6:	4623      	mov	r3, r4
 80079b8:	f7f9 f966 	bl	8000c88 <__aeabi_uldivmod>
 80079bc:	4603      	mov	r3, r0
 80079be:	460c      	mov	r4, r1
 80079c0:	4619      	mov	r1, r3
 80079c2:	4622      	mov	r2, r4
 80079c4:	f04f 0300 	mov.w	r3, #0
 80079c8:	f04f 0400 	mov.w	r4, #0
 80079cc:	0214      	lsls	r4, r2, #8
 80079ce:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80079d2:	020b      	lsls	r3, r1, #8
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	6852      	ldr	r2, [r2, #4]
 80079d8:	0852      	lsrs	r2, r2, #1
 80079da:	4611      	mov	r1, r2
 80079dc:	f04f 0200 	mov.w	r2, #0
 80079e0:	eb13 0b01 	adds.w	fp, r3, r1
 80079e4:	eb44 0c02 	adc.w	ip, r4, r2
 80079e8:	4658      	mov	r0, fp
 80079ea:	4661      	mov	r1, ip
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f04f 0400 	mov.w	r4, #0
 80079f4:	461a      	mov	r2, r3
 80079f6:	4623      	mov	r3, r4
 80079f8:	f7f9 f946 	bl	8000c88 <__aeabi_uldivmod>
 80079fc:	4603      	mov	r3, r0
 80079fe:	460c      	mov	r4, r1
 8007a00:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a08:	d308      	bcc.n	8007a1c <UART_SetConfig+0x3f0>
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a10:	d204      	bcs.n	8007a1c <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	60da      	str	r2, [r3, #12]
 8007a1a:	e0c1      	b.n	8007ba0 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	76bb      	strb	r3, [r7, #26]
 8007a20:	e0be      	b.n	8007ba0 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	69db      	ldr	r3, [r3, #28]
 8007a26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a2a:	d164      	bne.n	8007af6 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 8007a2c:	7efb      	ldrb	r3, [r7, #27]
 8007a2e:	2b08      	cmp	r3, #8
 8007a30:	d827      	bhi.n	8007a82 <UART_SetConfig+0x456>
 8007a32:	a201      	add	r2, pc, #4	; (adr r2, 8007a38 <UART_SetConfig+0x40c>)
 8007a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a38:	08007a5d 	.word	0x08007a5d
 8007a3c:	08007a65 	.word	0x08007a65
 8007a40:	08007a6d 	.word	0x08007a6d
 8007a44:	08007a83 	.word	0x08007a83
 8007a48:	08007a73 	.word	0x08007a73
 8007a4c:	08007a83 	.word	0x08007a83
 8007a50:	08007a83 	.word	0x08007a83
 8007a54:	08007a83 	.word	0x08007a83
 8007a58:	08007a7b 	.word	0x08007a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a5c:	f7fe feaa 	bl	80067b4 <HAL_RCC_GetPCLK1Freq>
 8007a60:	6178      	str	r0, [r7, #20]
        break;
 8007a62:	e013      	b.n	8007a8c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a64:	f7fe febc 	bl	80067e0 <HAL_RCC_GetPCLK2Freq>
 8007a68:	6178      	str	r0, [r7, #20]
        break;
 8007a6a:	e00f      	b.n	8007a8c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a6c:	4b57      	ldr	r3, [pc, #348]	; (8007bcc <UART_SetConfig+0x5a0>)
 8007a6e:	617b      	str	r3, [r7, #20]
        break;
 8007a70:	e00c      	b.n	8007a8c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a72:	f7fe fe0b 	bl	800668c <HAL_RCC_GetSysClockFreq>
 8007a76:	6178      	str	r0, [r7, #20]
        break;
 8007a78:	e008      	b.n	8007a8c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a7e:	617b      	str	r3, [r7, #20]
        break;
 8007a80:	e004      	b.n	8007a8c <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	76bb      	strb	r3, [r7, #26]
        break;
 8007a8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f000 8086 	beq.w	8007ba0 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a98:	4a4b      	ldr	r2, [pc, #300]	; (8007bc8 <UART_SetConfig+0x59c>)
 8007a9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007aa6:	005a      	lsls	r2, r3, #1
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	085b      	lsrs	r3, r3, #1
 8007aae:	441a      	add	r2, r3
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	2b0f      	cmp	r3, #15
 8007ac0:	d916      	bls.n	8007af0 <UART_SetConfig+0x4c4>
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ac8:	d212      	bcs.n	8007af0 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	f023 030f 	bic.w	r3, r3, #15
 8007ad2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	085b      	lsrs	r3, r3, #1
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	f003 0307 	and.w	r3, r3, #7
 8007ade:	b29a      	uxth	r2, r3
 8007ae0:	89fb      	ldrh	r3, [r7, #14]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	89fa      	ldrh	r2, [r7, #14]
 8007aec:	60da      	str	r2, [r3, #12]
 8007aee:	e057      	b.n	8007ba0 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	76bb      	strb	r3, [r7, #26]
 8007af4:	e054      	b.n	8007ba0 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007af6:	7efb      	ldrb	r3, [r7, #27]
 8007af8:	2b08      	cmp	r3, #8
 8007afa:	d828      	bhi.n	8007b4e <UART_SetConfig+0x522>
 8007afc:	a201      	add	r2, pc, #4	; (adr r2, 8007b04 <UART_SetConfig+0x4d8>)
 8007afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b02:	bf00      	nop
 8007b04:	08007b29 	.word	0x08007b29
 8007b08:	08007b31 	.word	0x08007b31
 8007b0c:	08007b39 	.word	0x08007b39
 8007b10:	08007b4f 	.word	0x08007b4f
 8007b14:	08007b3f 	.word	0x08007b3f
 8007b18:	08007b4f 	.word	0x08007b4f
 8007b1c:	08007b4f 	.word	0x08007b4f
 8007b20:	08007b4f 	.word	0x08007b4f
 8007b24:	08007b47 	.word	0x08007b47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b28:	f7fe fe44 	bl	80067b4 <HAL_RCC_GetPCLK1Freq>
 8007b2c:	6178      	str	r0, [r7, #20]
        break;
 8007b2e:	e013      	b.n	8007b58 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b30:	f7fe fe56 	bl	80067e0 <HAL_RCC_GetPCLK2Freq>
 8007b34:	6178      	str	r0, [r7, #20]
        break;
 8007b36:	e00f      	b.n	8007b58 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b38:	4b24      	ldr	r3, [pc, #144]	; (8007bcc <UART_SetConfig+0x5a0>)
 8007b3a:	617b      	str	r3, [r7, #20]
        break;
 8007b3c:	e00c      	b.n	8007b58 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b3e:	f7fe fda5 	bl	800668c <HAL_RCC_GetSysClockFreq>
 8007b42:	6178      	str	r0, [r7, #20]
        break;
 8007b44:	e008      	b.n	8007b58 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b4a:	617b      	str	r3, [r7, #20]
        break;
 8007b4c:	e004      	b.n	8007b58 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	76bb      	strb	r3, [r7, #26]
        break;
 8007b56:	bf00      	nop
    }

    if (pclk != 0U)
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d020      	beq.n	8007ba0 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b62:	4a19      	ldr	r2, [pc, #100]	; (8007bc8 <UART_SetConfig+0x59c>)
 8007b64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b68:	461a      	mov	r2, r3
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	fbb3 f2f2 	udiv	r2, r3, r2
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	085b      	lsrs	r3, r3, #1
 8007b76:	441a      	add	r2, r3
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	2b0f      	cmp	r3, #15
 8007b88:	d908      	bls.n	8007b9c <UART_SetConfig+0x570>
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b90:	d204      	bcs.n	8007b9c <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	60da      	str	r2, [r3, #12]
 8007b9a:	e001      	b.n	8007ba0 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8007bbc:	7ebb      	ldrb	r3, [r7, #26]
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3720      	adds	r7, #32
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007bc8:	0800de58 	.word	0x0800de58
 8007bcc:	00f42400 	.word	0x00f42400

08007bd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bdc:	f003 0301 	and.w	r3, r3, #1
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00a      	beq.n	8007bfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	430a      	orrs	r2, r1
 8007c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c20:	f003 0304 	and.w	r3, r3, #4
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c42:	f003 0308 	and.w	r3, r3, #8
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c64:	f003 0310 	and.w	r3, r3, #16
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00a      	beq.n	8007c82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	430a      	orrs	r2, r1
 8007c80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c86:	f003 0320 	and.w	r3, r3, #32
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00a      	beq.n	8007ca4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	430a      	orrs	r2, r1
 8007ca2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d01a      	beq.n	8007ce6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	430a      	orrs	r2, r1
 8007cc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cce:	d10a      	bne.n	8007ce6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00a      	beq.n	8007d08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	430a      	orrs	r2, r1
 8007d06:	605a      	str	r2, [r3, #4]
  }
}
 8007d08:	bf00      	nop
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b086      	sub	sp, #24
 8007d18:	af02      	add	r7, sp, #8
 8007d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007d24:	f7fa fdce 	bl	80028c4 <HAL_GetTick>
 8007d28:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 0308 	and.w	r3, r3, #8
 8007d34:	2b08      	cmp	r3, #8
 8007d36:	d10e      	bne.n	8007d56 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d38:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d3c:	9300      	str	r3, [sp, #0]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 f82c 	bl	8007da4 <UART_WaitOnFlagUntilTimeout>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d001      	beq.n	8007d56 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e022      	b.n	8007d9c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f003 0304 	and.w	r3, r3, #4
 8007d60:	2b04      	cmp	r3, #4
 8007d62:	d10e      	bne.n	8007d82 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d68:	9300      	str	r3, [sp, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 f816 	bl	8007da4 <UART_WaitOnFlagUntilTimeout>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d001      	beq.n	8007d82 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	e00c      	b.n	8007d9c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2220      	movs	r2, #32
 8007d86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2220      	movs	r2, #32
 8007d8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	60f8      	str	r0, [r7, #12]
 8007dac:	60b9      	str	r1, [r7, #8]
 8007dae:	603b      	str	r3, [r7, #0]
 8007db0:	4613      	mov	r3, r2
 8007db2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007db4:	e062      	b.n	8007e7c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dbc:	d05e      	beq.n	8007e7c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dbe:	f7fa fd81 	bl	80028c4 <HAL_GetTick>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	1ad3      	subs	r3, r2, r3
 8007dc8:	69ba      	ldr	r2, [r7, #24]
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d302      	bcc.n	8007dd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007dce:	69bb      	ldr	r3, [r7, #24]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d11d      	bne.n	8007e10 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007de2:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	689a      	ldr	r2, [r3, #8]
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f022 0201 	bic.w	r2, r2, #1
 8007df2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2220      	movs	r2, #32
 8007df8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	e045      	b.n	8007e9c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0304 	and.w	r3, r3, #4
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d02e      	beq.n	8007e7c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	69db      	ldr	r3, [r3, #28]
 8007e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e2c:	d126      	bne.n	8007e7c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e36:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007e46:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	689a      	ldr	r2, [r3, #8]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f022 0201 	bic.w	r2, r2, #1
 8007e56:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2220      	movs	r2, #32
 8007e5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2220      	movs	r2, #32
 8007e64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2220      	movs	r2, #32
 8007e6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	e00f      	b.n	8007e9c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	69da      	ldr	r2, [r3, #28]
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	4013      	ands	r3, r2
 8007e86:	68ba      	ldr	r2, [r7, #8]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	bf0c      	ite	eq
 8007e8c:	2301      	moveq	r3, #1
 8007e8e:	2300      	movne	r3, #0
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	461a      	mov	r2, r3
 8007e94:	79fb      	ldrb	r3, [r7, #7]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d08d      	beq.n	8007db6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b085      	sub	sp, #20
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d101      	bne.n	8007eba <HAL_UARTEx_DisableFifoMode+0x16>
 8007eb6:	2302      	movs	r3, #2
 8007eb8:	e027      	b.n	8007f0a <HAL_UARTEx_DisableFifoMode+0x66>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2224      	movs	r2, #36	; 0x24
 8007ec6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f022 0201 	bic.w	r2, r2, #1
 8007ee0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007ee8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2220      	movs	r2, #32
 8007efc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr

08007f16 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b084      	sub	sp, #16
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
 8007f1e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d101      	bne.n	8007f2e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007f2a:	2302      	movs	r3, #2
 8007f2c:	e02d      	b.n	8007f8a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2201      	movs	r2, #1
 8007f32:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2224      	movs	r2, #36	; 0x24
 8007f3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f022 0201 	bic.w	r2, r2, #1
 8007f54:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	683a      	ldr	r2, [r7, #0]
 8007f66:	430a      	orrs	r2, r1
 8007f68:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 f850 	bl	8008010 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2220      	movs	r2, #32
 8007f7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007f88:	2300      	movs	r3, #0
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3710      	adds	r7, #16
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}

08007f92 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f92:	b580      	push	{r7, lr}
 8007f94:	b084      	sub	sp, #16
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
 8007f9a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d101      	bne.n	8007faa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007fa6:	2302      	movs	r3, #2
 8007fa8:	e02d      	b.n	8008006 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2224      	movs	r2, #36	; 0x24
 8007fb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f022 0201 	bic.w	r2, r2, #1
 8007fd0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	683a      	ldr	r2, [r7, #0]
 8007fe2:	430a      	orrs	r2, r1
 8007fe4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f812 	bl	8008010 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68fa      	ldr	r2, [r7, #12]
 8007ff2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3710      	adds	r7, #16
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
	...

08008010 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008010:	b480      	push	{r7}
 8008012:	b089      	sub	sp, #36	; 0x24
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008018:	4a2f      	ldr	r2, [pc, #188]	; (80080d8 <UARTEx_SetNbDataToProcess+0xc8>)
 800801a:	f107 0314 	add.w	r3, r7, #20
 800801e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008022:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008026:	4a2d      	ldr	r2, [pc, #180]	; (80080dc <UARTEx_SetNbDataToProcess+0xcc>)
 8008028:	f107 030c 	add.w	r3, r7, #12
 800802c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008030:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008038:	2b00      	cmp	r3, #0
 800803a:	d108      	bne.n	800804e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2201      	movs	r2, #1
 8008040:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800804c:	e03d      	b.n	80080ca <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800804e:	2308      	movs	r3, #8
 8008050:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008052:	2308      	movs	r3, #8
 8008054:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	0e5b      	lsrs	r3, r3, #25
 800805e:	b2db      	uxtb	r3, r3
 8008060:	f003 0307 	and.w	r3, r3, #7
 8008064:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	0f5b      	lsrs	r3, r3, #29
 800806e:	b2db      	uxtb	r3, r3
 8008070:	f003 0307 	and.w	r3, r3, #7
 8008074:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008076:	7fbb      	ldrb	r3, [r7, #30]
 8008078:	7f3a      	ldrb	r2, [r7, #28]
 800807a:	f107 0120 	add.w	r1, r7, #32
 800807e:	440a      	add	r2, r1
 8008080:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008084:	fb02 f303 	mul.w	r3, r2, r3
 8008088:	7f3a      	ldrb	r2, [r7, #28]
 800808a:	f107 0120 	add.w	r1, r7, #32
 800808e:	440a      	add	r2, r1
 8008090:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8008094:	fb93 f3f2 	sdiv	r3, r3, r2
 8008098:	b29a      	uxth	r2, r3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80080a0:	7ffb      	ldrb	r3, [r7, #31]
 80080a2:	7f7a      	ldrb	r2, [r7, #29]
 80080a4:	f107 0120 	add.w	r1, r7, #32
 80080a8:	440a      	add	r2, r1
 80080aa:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80080ae:	fb02 f303 	mul.w	r3, r2, r3
 80080b2:	7f7a      	ldrb	r2, [r7, #29]
 80080b4:	f107 0120 	add.w	r1, r7, #32
 80080b8:	440a      	add	r2, r1
 80080ba:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80080be:	fb93 f3f2 	sdiv	r3, r3, r2
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80080ca:	bf00      	nop
 80080cc:	3724      	adds	r7, #36	; 0x24
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	0800ddb8 	.word	0x0800ddb8
 80080dc:	0800ddc0 	.word	0x0800ddc0

080080e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080e0:	b084      	sub	sp, #16
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b084      	sub	sp, #16
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	f107 001c 	add.w	r0, r7, #28
 80080ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80080f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d122      	bne.n	800813e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800810c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008120:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008122:	2b01      	cmp	r3, #1
 8008124:	d105      	bne.n	8008132 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f001 f9da 	bl	80094ec <USB_CoreReset>
 8008138:	4603      	mov	r3, r0
 800813a:	73fb      	strb	r3, [r7, #15]
 800813c:	e01a      	b.n	8008174 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f001 f9ce 	bl	80094ec <USB_CoreReset>
 8008150:	4603      	mov	r3, r0
 8008152:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008154:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008156:	2b00      	cmp	r3, #0
 8008158:	d106      	bne.n	8008168 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800815e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	639a      	str	r2, [r3, #56]	; 0x38
 8008166:	e005      	b.n	8008174 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800816c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8008174:	7bfb      	ldrb	r3, [r7, #15]
}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008180:	b004      	add	sp, #16
 8008182:	4770      	bx	lr

08008184 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008184:	b480      	push	{r7}
 8008186:	b087      	sub	sp, #28
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	4613      	mov	r3, r2
 8008190:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008192:	79fb      	ldrb	r3, [r7, #7]
 8008194:	2b02      	cmp	r3, #2
 8008196:	d165      	bne.n	8008264 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	4a3e      	ldr	r2, [pc, #248]	; (8008294 <USB_SetTurnaroundTime+0x110>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d906      	bls.n	80081ae <USB_SetTurnaroundTime+0x2a>
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	4a3d      	ldr	r2, [pc, #244]	; (8008298 <USB_SetTurnaroundTime+0x114>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d802      	bhi.n	80081ae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80081a8:	230f      	movs	r3, #15
 80081aa:	617b      	str	r3, [r7, #20]
 80081ac:	e05c      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	4a39      	ldr	r2, [pc, #228]	; (8008298 <USB_SetTurnaroundTime+0x114>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d906      	bls.n	80081c4 <USB_SetTurnaroundTime+0x40>
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	4a38      	ldr	r2, [pc, #224]	; (800829c <USB_SetTurnaroundTime+0x118>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d802      	bhi.n	80081c4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80081be:	230e      	movs	r3, #14
 80081c0:	617b      	str	r3, [r7, #20]
 80081c2:	e051      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	4a35      	ldr	r2, [pc, #212]	; (800829c <USB_SetTurnaroundTime+0x118>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d906      	bls.n	80081da <USB_SetTurnaroundTime+0x56>
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	4a34      	ldr	r2, [pc, #208]	; (80082a0 <USB_SetTurnaroundTime+0x11c>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d802      	bhi.n	80081da <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80081d4:	230d      	movs	r3, #13
 80081d6:	617b      	str	r3, [r7, #20]
 80081d8:	e046      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	4a30      	ldr	r2, [pc, #192]	; (80082a0 <USB_SetTurnaroundTime+0x11c>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d906      	bls.n	80081f0 <USB_SetTurnaroundTime+0x6c>
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	4a2f      	ldr	r2, [pc, #188]	; (80082a4 <USB_SetTurnaroundTime+0x120>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d802      	bhi.n	80081f0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80081ea:	230c      	movs	r3, #12
 80081ec:	617b      	str	r3, [r7, #20]
 80081ee:	e03b      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	4a2c      	ldr	r2, [pc, #176]	; (80082a4 <USB_SetTurnaroundTime+0x120>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d906      	bls.n	8008206 <USB_SetTurnaroundTime+0x82>
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	4a2b      	ldr	r2, [pc, #172]	; (80082a8 <USB_SetTurnaroundTime+0x124>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d802      	bhi.n	8008206 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008200:	230b      	movs	r3, #11
 8008202:	617b      	str	r3, [r7, #20]
 8008204:	e030      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	4a27      	ldr	r2, [pc, #156]	; (80082a8 <USB_SetTurnaroundTime+0x124>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d906      	bls.n	800821c <USB_SetTurnaroundTime+0x98>
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	4a26      	ldr	r2, [pc, #152]	; (80082ac <USB_SetTurnaroundTime+0x128>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d802      	bhi.n	800821c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008216:	230a      	movs	r3, #10
 8008218:	617b      	str	r3, [r7, #20]
 800821a:	e025      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	4a23      	ldr	r2, [pc, #140]	; (80082ac <USB_SetTurnaroundTime+0x128>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d906      	bls.n	8008232 <USB_SetTurnaroundTime+0xae>
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	4a22      	ldr	r2, [pc, #136]	; (80082b0 <USB_SetTurnaroundTime+0x12c>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d802      	bhi.n	8008232 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800822c:	2309      	movs	r3, #9
 800822e:	617b      	str	r3, [r7, #20]
 8008230:	e01a      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	4a1e      	ldr	r2, [pc, #120]	; (80082b0 <USB_SetTurnaroundTime+0x12c>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d906      	bls.n	8008248 <USB_SetTurnaroundTime+0xc4>
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	4a1d      	ldr	r2, [pc, #116]	; (80082b4 <USB_SetTurnaroundTime+0x130>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d802      	bhi.n	8008248 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008242:	2308      	movs	r3, #8
 8008244:	617b      	str	r3, [r7, #20]
 8008246:	e00f      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	4a1a      	ldr	r2, [pc, #104]	; (80082b4 <USB_SetTurnaroundTime+0x130>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d906      	bls.n	800825e <USB_SetTurnaroundTime+0xda>
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	4a19      	ldr	r2, [pc, #100]	; (80082b8 <USB_SetTurnaroundTime+0x134>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d802      	bhi.n	800825e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008258:	2307      	movs	r3, #7
 800825a:	617b      	str	r3, [r7, #20]
 800825c:	e004      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800825e:	2306      	movs	r3, #6
 8008260:	617b      	str	r3, [r7, #20]
 8008262:	e001      	b.n	8008268 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008264:	2309      	movs	r3, #9
 8008266:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	68da      	ldr	r2, [r3, #12]
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	029b      	lsls	r3, r3, #10
 800827c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008280:	431a      	orrs	r2, r3
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008286:	2300      	movs	r3, #0
}
 8008288:	4618      	mov	r0, r3
 800828a:	371c      	adds	r7, #28
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr
 8008294:	00d8acbf 	.word	0x00d8acbf
 8008298:	00e4e1bf 	.word	0x00e4e1bf
 800829c:	00f423ff 	.word	0x00f423ff
 80082a0:	0106737f 	.word	0x0106737f
 80082a4:	011a499f 	.word	0x011a499f
 80082a8:	01312cff 	.word	0x01312cff
 80082ac:	014ca43f 	.word	0x014ca43f
 80082b0:	016e35ff 	.word	0x016e35ff
 80082b4:	01a6ab1f 	.word	0x01a6ab1f
 80082b8:	01e847ff 	.word	0x01e847ff

080082bc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	f043 0201 	orr.w	r2, r3, #1
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	370c      	adds	r7, #12
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr

080082de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082de:	b480      	push	{r7}
 80082e0:	b083      	sub	sp, #12
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	689b      	ldr	r3, [r3, #8]
 80082ea:	f023 0201 	bic.w	r2, r3, #1
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	370c      	adds	r7, #12
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	460b      	mov	r3, r1
 800830a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008318:	78fb      	ldrb	r3, [r7, #3]
 800831a:	2b01      	cmp	r3, #1
 800831c:	d106      	bne.n	800832c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	68db      	ldr	r3, [r3, #12]
 8008322:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	60da      	str	r2, [r3, #12]
 800832a:	e00b      	b.n	8008344 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800832c:	78fb      	ldrb	r3, [r7, #3]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d106      	bne.n	8008340 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	60da      	str	r2, [r3, #12]
 800833e:	e001      	b.n	8008344 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008340:	2301      	movs	r3, #1
 8008342:	e003      	b.n	800834c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008344:	2032      	movs	r0, #50	; 0x32
 8008346:	f7fa fac9 	bl	80028dc <HAL_Delay>

  return HAL_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3708      	adds	r7, #8
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008354:	b084      	sub	sp, #16
 8008356:	b580      	push	{r7, lr}
 8008358:	b086      	sub	sp, #24
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
 800835e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008362:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008366:	2300      	movs	r3, #0
 8008368:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800836e:	2300      	movs	r3, #0
 8008370:	613b      	str	r3, [r7, #16]
 8008372:	e009      	b.n	8008388 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	3340      	adds	r3, #64	; 0x40
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	4413      	add	r3, r2
 800837e:	2200      	movs	r2, #0
 8008380:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	3301      	adds	r3, #1
 8008386:	613b      	str	r3, [r7, #16]
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	2b0e      	cmp	r3, #14
 800838c:	d9f2      	bls.n	8008374 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800838e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008390:	2b00      	cmp	r3, #0
 8008392:	d11c      	bne.n	80083ce <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083a2:	f043 0302 	orr.w	r3, r3, #2
 80083a6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	601a      	str	r2, [r3, #0]
 80083cc:	e005      	b.n	80083da <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083e0:	461a      	mov	r2, r3
 80083e2:	2300      	movs	r3, #0
 80083e4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ec:	4619      	mov	r1, r3
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083f4:	461a      	mov	r2, r3
 80083f6:	680b      	ldr	r3, [r1, #0]
 80083f8:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80083fa:	2103      	movs	r1, #3
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f93d 	bl	800867c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008402:	2110      	movs	r1, #16
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 f8f1 	bl	80085ec <USB_FlushTxFifo>
 800840a:	4603      	mov	r3, r0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d001      	beq.n	8008414 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f90f 	bl	8008638 <USB_FlushRxFifo>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d001      	beq.n	8008424 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800842a:	461a      	mov	r2, r3
 800842c:	2300      	movs	r3, #0
 800842e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008436:	461a      	mov	r2, r3
 8008438:	2300      	movs	r3, #0
 800843a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008442:	461a      	mov	r2, r3
 8008444:	2300      	movs	r3, #0
 8008446:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008448:	2300      	movs	r3, #0
 800844a:	613b      	str	r3, [r7, #16]
 800844c:	e043      	b.n	80084d6 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	015a      	lsls	r2, r3, #5
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	4413      	add	r3, r2
 8008456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008460:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008464:	d118      	bne.n	8008498 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10a      	bne.n	8008482 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	015a      	lsls	r2, r3, #5
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4413      	add	r3, r2
 8008474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008478:	461a      	mov	r2, r3
 800847a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800847e:	6013      	str	r3, [r2, #0]
 8008480:	e013      	b.n	80084aa <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	015a      	lsls	r2, r3, #5
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	4413      	add	r3, r2
 800848a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800848e:	461a      	mov	r2, r3
 8008490:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008494:	6013      	str	r3, [r2, #0]
 8008496:	e008      	b.n	80084aa <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084a4:	461a      	mov	r2, r3
 80084a6:	2300      	movs	r3, #0
 80084a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b6:	461a      	mov	r2, r3
 80084b8:	2300      	movs	r3, #0
 80084ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4413      	add	r3, r2
 80084c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084c8:	461a      	mov	r2, r3
 80084ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80084ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	3301      	adds	r3, #1
 80084d4:	613b      	str	r3, [r7, #16]
 80084d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d8:	693a      	ldr	r2, [r7, #16]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d3b7      	bcc.n	800844e <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084de:	2300      	movs	r3, #0
 80084e0:	613b      	str	r3, [r7, #16]
 80084e2:	e043      	b.n	800856c <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	015a      	lsls	r2, r3, #5
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	4413      	add	r3, r2
 80084ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084fa:	d118      	bne.n	800852e <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10a      	bne.n	8008518 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	015a      	lsls	r2, r3, #5
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	4413      	add	r3, r2
 800850a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800850e:	461a      	mov	r2, r3
 8008510:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008514:	6013      	str	r3, [r2, #0]
 8008516:	e013      	b.n	8008540 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	015a      	lsls	r2, r3, #5
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	4413      	add	r3, r2
 8008520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008524:	461a      	mov	r2, r3
 8008526:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800852a:	6013      	str	r3, [r2, #0]
 800852c:	e008      	b.n	8008540 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	015a      	lsls	r2, r3, #5
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	4413      	add	r3, r2
 8008536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800853a:	461a      	mov	r2, r3
 800853c:	2300      	movs	r3, #0
 800853e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	015a      	lsls	r2, r3, #5
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	4413      	add	r3, r2
 8008548:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800854c:	461a      	mov	r2, r3
 800854e:	2300      	movs	r3, #0
 8008550:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	015a      	lsls	r2, r3, #5
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	4413      	add	r3, r2
 800855a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800855e:	461a      	mov	r2, r3
 8008560:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008564:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	3301      	adds	r3, #1
 800856a:	613b      	str	r3, [r7, #16]
 800856c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856e:	693a      	ldr	r2, [r7, #16]
 8008570:	429a      	cmp	r2, r3
 8008572:	d3b7      	bcc.n	80084e4 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800857a:	691b      	ldr	r3, [r3, #16]
 800857c:	68fa      	ldr	r2, [r7, #12]
 800857e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008582:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008586:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008594:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	f043 0210 	orr.w	r2, r3, #16
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	699a      	ldr	r2, [r3, #24]
 80085a6:	4b10      	ldr	r3, [pc, #64]	; (80085e8 <USB_DevInit+0x294>)
 80085a8:	4313      	orrs	r3, r2
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80085ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d005      	beq.n	80085c0 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	f043 0208 	orr.w	r2, r3, #8
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80085c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d107      	bne.n	80085d6 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	699b      	ldr	r3, [r3, #24]
 80085ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80085ce:	f043 0304 	orr.w	r3, r3, #4
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80085d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3718      	adds	r7, #24
 80085dc:	46bd      	mov	sp, r7
 80085de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085e2:	b004      	add	sp, #16
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	803c3800 	.word	0x803c3800

080085ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b085      	sub	sp, #20
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80085f6:	2300      	movs	r3, #0
 80085f8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	019b      	lsls	r3, r3, #6
 80085fe:	f043 0220 	orr.w	r2, r3, #32
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	3301      	adds	r3, #1
 800860a:	60fb      	str	r3, [r7, #12]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	4a09      	ldr	r2, [pc, #36]	; (8008634 <USB_FlushTxFifo+0x48>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d901      	bls.n	8008618 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008614:	2303      	movs	r3, #3
 8008616:	e006      	b.n	8008626 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	f003 0320 	and.w	r3, r3, #32
 8008620:	2b20      	cmp	r3, #32
 8008622:	d0f0      	beq.n	8008606 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008624:	2300      	movs	r3, #0
}
 8008626:	4618      	mov	r0, r3
 8008628:	3714      	adds	r7, #20
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr
 8008632:	bf00      	nop
 8008634:	00030d40 	.word	0x00030d40

08008638 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008638:	b480      	push	{r7}
 800863a:	b085      	sub	sp, #20
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008640:	2300      	movs	r3, #0
 8008642:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2210      	movs	r2, #16
 8008648:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	3301      	adds	r3, #1
 800864e:	60fb      	str	r3, [r7, #12]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	4a09      	ldr	r2, [pc, #36]	; (8008678 <USB_FlushRxFifo+0x40>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d901      	bls.n	800865c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008658:	2303      	movs	r3, #3
 800865a:	e006      	b.n	800866a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	691b      	ldr	r3, [r3, #16]
 8008660:	f003 0310 	and.w	r3, r3, #16
 8008664:	2b10      	cmp	r3, #16
 8008666:	d0f0      	beq.n	800864a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008668:	2300      	movs	r3, #0
}
 800866a:	4618      	mov	r0, r3
 800866c:	3714      	adds	r7, #20
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	00030d40 	.word	0x00030d40

0800867c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800867c:	b480      	push	{r7}
 800867e:	b085      	sub	sp, #20
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	460b      	mov	r3, r1
 8008686:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008692:	681a      	ldr	r2, [r3, #0]
 8008694:	78fb      	ldrb	r3, [r7, #3]
 8008696:	68f9      	ldr	r1, [r7, #12]
 8008698:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800869c:	4313      	orrs	r3, r2
 800869e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80086a0:	2300      	movs	r3, #0
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3714      	adds	r7, #20
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr

080086ae <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80086ae:	b480      	push	{r7}
 80086b0:	b087      	sub	sp, #28
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	f003 0306 	and.w	r3, r3, #6
 80086c6:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2b02      	cmp	r3, #2
 80086cc:	d002      	beq.n	80086d4 <USB_GetDevSpeed+0x26>
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2b06      	cmp	r3, #6
 80086d2:	d102      	bne.n	80086da <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80086d4:	2302      	movs	r3, #2
 80086d6:	75fb      	strb	r3, [r7, #23]
 80086d8:	e001      	b.n	80086de <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80086da:	230f      	movs	r3, #15
 80086dc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80086de:	7dfb      	ldrb	r3, [r7, #23]
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	371c      	adds	r7, #28
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	785b      	ldrb	r3, [r3, #1]
 8008704:	2b01      	cmp	r3, #1
 8008706:	d13a      	bne.n	800877e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800870e:	69da      	ldr	r2, [r3, #28]
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	f003 030f 	and.w	r3, r3, #15
 8008718:	2101      	movs	r1, #1
 800871a:	fa01 f303 	lsl.w	r3, r1, r3
 800871e:	b29b      	uxth	r3, r3
 8008720:	68f9      	ldr	r1, [r7, #12]
 8008722:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008726:	4313      	orrs	r3, r2
 8008728:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	015a      	lsls	r2, r3, #5
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	4413      	add	r3, r2
 8008732:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d155      	bne.n	80087ec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	015a      	lsls	r2, r3, #5
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	4413      	add	r3, r2
 8008748:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	689b      	ldr	r3, [r3, #8]
 8008752:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	78db      	ldrb	r3, [r3, #3]
 800875a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800875c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	059b      	lsls	r3, r3, #22
 8008762:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008764:	4313      	orrs	r3, r2
 8008766:	68ba      	ldr	r2, [r7, #8]
 8008768:	0151      	lsls	r1, r2, #5
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	440a      	add	r2, r1
 800876e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008776:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800877a:	6013      	str	r3, [r2, #0]
 800877c:	e036      	b.n	80087ec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008784:	69da      	ldr	r2, [r3, #28]
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	f003 030f 	and.w	r3, r3, #15
 800878e:	2101      	movs	r1, #1
 8008790:	fa01 f303 	lsl.w	r3, r1, r3
 8008794:	041b      	lsls	r3, r3, #16
 8008796:	68f9      	ldr	r1, [r7, #12]
 8008798:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800879c:	4313      	orrs	r3, r2
 800879e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	015a      	lsls	r2, r3, #5
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	4413      	add	r3, r2
 80087a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d11a      	bne.n	80087ec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	015a      	lsls	r2, r3, #5
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	4413      	add	r3, r2
 80087be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	78db      	ldrb	r3, [r3, #3]
 80087d0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80087d2:	430b      	orrs	r3, r1
 80087d4:	4313      	orrs	r3, r2
 80087d6:	68ba      	ldr	r2, [r7, #8]
 80087d8:	0151      	lsls	r1, r2, #5
 80087da:	68fa      	ldr	r2, [r7, #12]
 80087dc:	440a      	add	r2, r1
 80087de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087ea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3714      	adds	r7, #20
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
	...

080087fc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	785b      	ldrb	r3, [r3, #1]
 8008814:	2b01      	cmp	r3, #1
 8008816:	d161      	bne.n	80088dc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	015a      	lsls	r2, r3, #5
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	4413      	add	r3, r2
 8008820:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800882a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800882e:	d11f      	bne.n	8008870 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	015a      	lsls	r2, r3, #5
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	4413      	add	r3, r2
 8008838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	68ba      	ldr	r2, [r7, #8]
 8008840:	0151      	lsls	r1, r2, #5
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	440a      	add	r2, r1
 8008846:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800884a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800884e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	015a      	lsls	r2, r3, #5
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	4413      	add	r3, r2
 8008858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68ba      	ldr	r2, [r7, #8]
 8008860:	0151      	lsls	r1, r2, #5
 8008862:	68fa      	ldr	r2, [r7, #12]
 8008864:	440a      	add	r2, r1
 8008866:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800886a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800886e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008876:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	781b      	ldrb	r3, [r3, #0]
 800887c:	f003 030f 	and.w	r3, r3, #15
 8008880:	2101      	movs	r1, #1
 8008882:	fa01 f303 	lsl.w	r3, r1, r3
 8008886:	b29b      	uxth	r3, r3
 8008888:	43db      	mvns	r3, r3
 800888a:	68f9      	ldr	r1, [r7, #12]
 800888c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008890:	4013      	ands	r3, r2
 8008892:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800889a:	69da      	ldr	r2, [r3, #28]
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	f003 030f 	and.w	r3, r3, #15
 80088a4:	2101      	movs	r1, #1
 80088a6:	fa01 f303 	lsl.w	r3, r1, r3
 80088aa:	b29b      	uxth	r3, r3
 80088ac:	43db      	mvns	r3, r3
 80088ae:	68f9      	ldr	r1, [r7, #12]
 80088b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80088b4:	4013      	ands	r3, r2
 80088b6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	015a      	lsls	r2, r3, #5
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	4413      	add	r3, r2
 80088c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	0159      	lsls	r1, r3, #5
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	440b      	add	r3, r1
 80088ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088d2:	4619      	mov	r1, r3
 80088d4:	4b35      	ldr	r3, [pc, #212]	; (80089ac <USB_DeactivateEndpoint+0x1b0>)
 80088d6:	4013      	ands	r3, r2
 80088d8:	600b      	str	r3, [r1, #0]
 80088da:	e060      	b.n	800899e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088f2:	d11f      	bne.n	8008934 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	015a      	lsls	r2, r3, #5
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	0151      	lsls	r1, r2, #5
 8008906:	68fa      	ldr	r2, [r7, #12]
 8008908:	440a      	add	r2, r1
 800890a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800890e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008912:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	015a      	lsls	r2, r3, #5
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	4413      	add	r3, r2
 800891c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	68ba      	ldr	r2, [r7, #8]
 8008924:	0151      	lsls	r1, r2, #5
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	440a      	add	r2, r1
 800892a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800892e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008932:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800893a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	f003 030f 	and.w	r3, r3, #15
 8008944:	2101      	movs	r1, #1
 8008946:	fa01 f303 	lsl.w	r3, r1, r3
 800894a:	041b      	lsls	r3, r3, #16
 800894c:	43db      	mvns	r3, r3
 800894e:	68f9      	ldr	r1, [r7, #12]
 8008950:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008954:	4013      	ands	r3, r2
 8008956:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800895e:	69da      	ldr	r2, [r3, #28]
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	f003 030f 	and.w	r3, r3, #15
 8008968:	2101      	movs	r1, #1
 800896a:	fa01 f303 	lsl.w	r3, r1, r3
 800896e:	041b      	lsls	r3, r3, #16
 8008970:	43db      	mvns	r3, r3
 8008972:	68f9      	ldr	r1, [r7, #12]
 8008974:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008978:	4013      	ands	r3, r2
 800897a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	015a      	lsls	r2, r3, #5
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4413      	add	r3, r2
 8008984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	0159      	lsls	r1, r3, #5
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	440b      	add	r3, r1
 8008992:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008996:	4619      	mov	r1, r3
 8008998:	4b05      	ldr	r3, [pc, #20]	; (80089b0 <USB_DeactivateEndpoint+0x1b4>)
 800899a:	4013      	ands	r3, r2
 800899c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3714      	adds	r7, #20
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr
 80089ac:	ec337800 	.word	0xec337800
 80089b0:	eff37800 	.word	0xeff37800

080089b4 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b086      	sub	sp, #24
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	785b      	ldrb	r3, [r3, #1]
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	f040 810a 	bne.w	8008be6 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	695b      	ldr	r3, [r3, #20]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d132      	bne.n	8008a40 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	015a      	lsls	r2, r3, #5
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	4413      	add	r3, r2
 80089e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089e6:	691b      	ldr	r3, [r3, #16]
 80089e8:	693a      	ldr	r2, [r7, #16]
 80089ea:	0151      	lsls	r1, r2, #5
 80089ec:	697a      	ldr	r2, [r7, #20]
 80089ee:	440a      	add	r2, r1
 80089f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80089f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80089fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	015a      	lsls	r2, r3, #5
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	4413      	add	r3, r2
 8008a06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a0a:	691b      	ldr	r3, [r3, #16]
 8008a0c:	693a      	ldr	r2, [r7, #16]
 8008a0e:	0151      	lsls	r1, r2, #5
 8008a10:	697a      	ldr	r2, [r7, #20]
 8008a12:	440a      	add	r2, r1
 8008a14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008a1c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	015a      	lsls	r2, r3, #5
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	4413      	add	r3, r2
 8008a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a2a:	691b      	ldr	r3, [r3, #16]
 8008a2c:	693a      	ldr	r2, [r7, #16]
 8008a2e:	0151      	lsls	r1, r2, #5
 8008a30:	697a      	ldr	r2, [r7, #20]
 8008a32:	440a      	add	r2, r1
 8008a34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a38:	0cdb      	lsrs	r3, r3, #19
 8008a3a:	04db      	lsls	r3, r3, #19
 8008a3c:	6113      	str	r3, [r2, #16]
 8008a3e:	e074      	b.n	8008b2a <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	015a      	lsls	r2, r3, #5
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	4413      	add	r3, r2
 8008a48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a4c:	691b      	ldr	r3, [r3, #16]
 8008a4e:	693a      	ldr	r2, [r7, #16]
 8008a50:	0151      	lsls	r1, r2, #5
 8008a52:	697a      	ldr	r2, [r7, #20]
 8008a54:	440a      	add	r2, r1
 8008a56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a5a:	0cdb      	lsrs	r3, r3, #19
 8008a5c:	04db      	lsls	r3, r3, #19
 8008a5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	015a      	lsls	r2, r3, #5
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	4413      	add	r3, r2
 8008a68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	0151      	lsls	r1, r2, #5
 8008a72:	697a      	ldr	r2, [r7, #20]
 8008a74:	440a      	add	r2, r1
 8008a76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a7a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008a7e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008a82:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	015a      	lsls	r2, r3, #5
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a90:	691a      	ldr	r2, [r3, #16]
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	6959      	ldr	r1, [r3, #20]
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	440b      	add	r3, r1
 8008a9c:	1e59      	subs	r1, r3, #1
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	fbb1 f3f3 	udiv	r3, r1, r3
 8008aa6:	04d9      	lsls	r1, r3, #19
 8008aa8:	4baf      	ldr	r3, [pc, #700]	; (8008d68 <USB_EPStartXfer+0x3b4>)
 8008aaa:	400b      	ands	r3, r1
 8008aac:	6939      	ldr	r1, [r7, #16]
 8008aae:	0148      	lsls	r0, r1, #5
 8008ab0:	6979      	ldr	r1, [r7, #20]
 8008ab2:	4401      	add	r1, r0
 8008ab4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	015a      	lsls	r2, r3, #5
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ac8:	691a      	ldr	r2, [r3, #16]
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ad2:	6939      	ldr	r1, [r7, #16]
 8008ad4:	0148      	lsls	r0, r1, #5
 8008ad6:	6979      	ldr	r1, [r7, #20]
 8008ad8:	4401      	add	r1, r0
 8008ada:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	78db      	ldrb	r3, [r3, #3]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d11f      	bne.n	8008b2a <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	015a      	lsls	r2, r3, #5
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	4413      	add	r3, r2
 8008af2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008af6:	691b      	ldr	r3, [r3, #16]
 8008af8:	693a      	ldr	r2, [r7, #16]
 8008afa:	0151      	lsls	r1, r2, #5
 8008afc:	697a      	ldr	r2, [r7, #20]
 8008afe:	440a      	add	r2, r1
 8008b00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b04:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008b08:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	015a      	lsls	r2, r3, #5
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	4413      	add	r3, r2
 8008b12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b16:	691b      	ldr	r3, [r3, #16]
 8008b18:	693a      	ldr	r2, [r7, #16]
 8008b1a:	0151      	lsls	r1, r2, #5
 8008b1c:	697a      	ldr	r2, [r7, #20]
 8008b1e:	440a      	add	r2, r1
 8008b20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008b28:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	015a      	lsls	r2, r3, #5
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	4413      	add	r3, r2
 8008b32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	693a      	ldr	r2, [r7, #16]
 8008b3a:	0151      	lsls	r1, r2, #5
 8008b3c:	697a      	ldr	r2, [r7, #20]
 8008b3e:	440a      	add	r2, r1
 8008b40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b44:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008b48:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	78db      	ldrb	r3, [r3, #3]
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d015      	beq.n	8008b7e <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	695b      	ldr	r3, [r3, #20]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	f000 8100 	beq.w	8008d5c <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	f003 030f 	and.w	r3, r3, #15
 8008b6c:	2101      	movs	r1, #1
 8008b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8008b72:	6979      	ldr	r1, [r7, #20]
 8008b74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	634b      	str	r3, [r1, #52]	; 0x34
 8008b7c:	e0ee      	b.n	8008d5c <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d110      	bne.n	8008bb0 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	015a      	lsls	r2, r3, #5
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	4413      	add	r3, r2
 8008b96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	0151      	lsls	r1, r2, #5
 8008ba0:	697a      	ldr	r2, [r7, #20]
 8008ba2:	440a      	add	r2, r1
 8008ba4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ba8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008bac:	6013      	str	r3, [r2, #0]
 8008bae:	e00f      	b.n	8008bd0 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	015a      	lsls	r2, r3, #5
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	693a      	ldr	r2, [r7, #16]
 8008bc0:	0151      	lsls	r1, r2, #5
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	440a      	add	r2, r1
 8008bc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bce:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	68d9      	ldr	r1, [r3, #12]
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	781a      	ldrb	r2, [r3, #0]
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	695b      	ldr	r3, [r3, #20]
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 f9e2 	bl	8008fa8 <USB_WritePacket>
 8008be4:	e0ba      	b.n	8008d5c <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	015a      	lsls	r2, r3, #5
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	4413      	add	r3, r2
 8008bee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	0151      	lsls	r1, r2, #5
 8008bf8:	697a      	ldr	r2, [r7, #20]
 8008bfa:	440a      	add	r2, r1
 8008bfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c00:	0cdb      	lsrs	r3, r3, #19
 8008c02:	04db      	lsls	r3, r3, #19
 8008c04:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	015a      	lsls	r2, r3, #5
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c12:	691b      	ldr	r3, [r3, #16]
 8008c14:	693a      	ldr	r2, [r7, #16]
 8008c16:	0151      	lsls	r1, r2, #5
 8008c18:	697a      	ldr	r2, [r7, #20]
 8008c1a:	440a      	add	r2, r1
 8008c1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c20:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008c24:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008c28:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	695b      	ldr	r3, [r3, #20]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d123      	bne.n	8008c7a <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	015a      	lsls	r2, r3, #5
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	4413      	add	r3, r2
 8008c3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c3e:	691a      	ldr	r2, [r3, #16]
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c48:	6939      	ldr	r1, [r7, #16]
 8008c4a:	0148      	lsls	r0, r1, #5
 8008c4c:	6979      	ldr	r1, [r7, #20]
 8008c4e:	4401      	add	r1, r0
 8008c50:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008c54:	4313      	orrs	r3, r2
 8008c56:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	015a      	lsls	r2, r3, #5
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	4413      	add	r3, r2
 8008c60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	693a      	ldr	r2, [r7, #16]
 8008c68:	0151      	lsls	r1, r2, #5
 8008c6a:	697a      	ldr	r2, [r7, #20]
 8008c6c:	440a      	add	r2, r1
 8008c6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c72:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c76:	6113      	str	r3, [r2, #16]
 8008c78:	e033      	b.n	8008ce2 <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	695a      	ldr	r2, [r3, #20]
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	4413      	add	r3, r2
 8008c84:	1e5a      	subs	r2, r3, #1
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c8e:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	015a      	lsls	r2, r3, #5
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	4413      	add	r3, r2
 8008c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c9c:	691a      	ldr	r2, [r3, #16]
 8008c9e:	89fb      	ldrh	r3, [r7, #14]
 8008ca0:	04d9      	lsls	r1, r3, #19
 8008ca2:	4b31      	ldr	r3, [pc, #196]	; (8008d68 <USB_EPStartXfer+0x3b4>)
 8008ca4:	400b      	ands	r3, r1
 8008ca6:	6939      	ldr	r1, [r7, #16]
 8008ca8:	0148      	lsls	r0, r1, #5
 8008caa:	6979      	ldr	r1, [r7, #20]
 8008cac:	4401      	add	r1, r0
 8008cae:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	015a      	lsls	r2, r3, #5
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cc2:	691a      	ldr	r2, [r3, #16]
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	89f9      	ldrh	r1, [r7, #14]
 8008cca:	fb01 f303 	mul.w	r3, r1, r3
 8008cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008cd2:	6939      	ldr	r1, [r7, #16]
 8008cd4:	0148      	lsls	r0, r1, #5
 8008cd6:	6979      	ldr	r1, [r7, #20]
 8008cd8:	4401      	add	r1, r0
 8008cda:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	78db      	ldrb	r3, [r3, #3]
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d128      	bne.n	8008d3c <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d110      	bne.n	8008d1c <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	015a      	lsls	r2, r3, #5
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	4413      	add	r3, r2
 8008d02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	693a      	ldr	r2, [r7, #16]
 8008d0a:	0151      	lsls	r1, r2, #5
 8008d0c:	697a      	ldr	r2, [r7, #20]
 8008d0e:	440a      	add	r2, r1
 8008d10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d14:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	e00f      	b.n	8008d3c <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	015a      	lsls	r2, r3, #5
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	4413      	add	r3, r2
 8008d24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	693a      	ldr	r2, [r7, #16]
 8008d2c:	0151      	lsls	r1, r2, #5
 8008d2e:	697a      	ldr	r2, [r7, #20]
 8008d30:	440a      	add	r2, r1
 8008d32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d3a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	015a      	lsls	r2, r3, #5
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	4413      	add	r3, r2
 8008d44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	693a      	ldr	r2, [r7, #16]
 8008d4c:	0151      	lsls	r1, r2, #5
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	440a      	add	r2, r1
 8008d52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d56:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008d5a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d5c:	2300      	movs	r3, #0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3718      	adds	r7, #24
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	1ff80000 	.word	0x1ff80000

08008d6c <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b085      	sub	sp, #20
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	785b      	ldrb	r3, [r3, #1]
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	f040 80ab 	bne.w	8008ee0 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	695b      	ldr	r3, [r3, #20]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d132      	bne.n	8008df8 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	015a      	lsls	r2, r3, #5
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	4413      	add	r3, r2
 8008d9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	68ba      	ldr	r2, [r7, #8]
 8008da2:	0151      	lsls	r1, r2, #5
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	440a      	add	r2, r1
 8008da8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008db0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008db4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	015a      	lsls	r2, r3, #5
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dc2:	691b      	ldr	r3, [r3, #16]
 8008dc4:	68ba      	ldr	r2, [r7, #8]
 8008dc6:	0151      	lsls	r1, r2, #5
 8008dc8:	68fa      	ldr	r2, [r7, #12]
 8008dca:	440a      	add	r2, r1
 8008dcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008dd4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	015a      	lsls	r2, r3, #5
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	4413      	add	r3, r2
 8008dde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008de2:	691b      	ldr	r3, [r3, #16]
 8008de4:	68ba      	ldr	r2, [r7, #8]
 8008de6:	0151      	lsls	r1, r2, #5
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	440a      	add	r2, r1
 8008dec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008df0:	0cdb      	lsrs	r3, r3, #19
 8008df2:	04db      	lsls	r3, r3, #19
 8008df4:	6113      	str	r3, [r2, #16]
 8008df6:	e04e      	b.n	8008e96 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	015a      	lsls	r2, r3, #5
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	4413      	add	r3, r2
 8008e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	68ba      	ldr	r2, [r7, #8]
 8008e08:	0151      	lsls	r1, r2, #5
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	440a      	add	r2, r1
 8008e0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e12:	0cdb      	lsrs	r3, r3, #19
 8008e14:	04db      	lsls	r3, r3, #19
 8008e16:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e24:	691b      	ldr	r3, [r3, #16]
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	0151      	lsls	r1, r2, #5
 8008e2a:	68fa      	ldr	r2, [r7, #12]
 8008e2c:	440a      	add	r2, r1
 8008e2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e32:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008e36:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008e3a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	695a      	ldr	r2, [r3, #20]
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d903      	bls.n	8008e50 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	689a      	ldr	r2, [r3, #8]
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	015a      	lsls	r2, r3, #5
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	4413      	add	r3, r2
 8008e58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e5c:	691b      	ldr	r3, [r3, #16]
 8008e5e:	68ba      	ldr	r2, [r7, #8]
 8008e60:	0151      	lsls	r1, r2, #5
 8008e62:	68fa      	ldr	r2, [r7, #12]
 8008e64:	440a      	add	r2, r1
 8008e66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e6a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	015a      	lsls	r2, r3, #5
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	4413      	add	r3, r2
 8008e78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e7c:	691a      	ldr	r2, [r3, #16]
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	695b      	ldr	r3, [r3, #20]
 8008e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e86:	68b9      	ldr	r1, [r7, #8]
 8008e88:	0148      	lsls	r0, r1, #5
 8008e8a:	68f9      	ldr	r1, [r7, #12]
 8008e8c:	4401      	add	r1, r0
 8008e8e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008e92:	4313      	orrs	r3, r2
 8008e94:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	015a      	lsls	r2, r3, #5
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	68ba      	ldr	r2, [r7, #8]
 8008ea6:	0151      	lsls	r1, r2, #5
 8008ea8:	68fa      	ldr	r2, [r7, #12]
 8008eaa:	440a      	add	r2, r1
 8008eac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008eb0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008eb4:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	695b      	ldr	r3, [r3, #20]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d06d      	beq.n	8008f9a <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ec4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	f003 030f 	and.w	r3, r3, #15
 8008ece:	2101      	movs	r1, #1
 8008ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ed4:	68f9      	ldr	r1, [r7, #12]
 8008ed6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008eda:	4313      	orrs	r3, r2
 8008edc:	634b      	str	r3, [r1, #52]	; 0x34
 8008ede:	e05c      	b.n	8008f9a <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	015a      	lsls	r2, r3, #5
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	4413      	add	r3, r2
 8008ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	68ba      	ldr	r2, [r7, #8]
 8008ef0:	0151      	lsls	r1, r2, #5
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	440a      	add	r2, r1
 8008ef6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008efa:	0cdb      	lsrs	r3, r3, #19
 8008efc:	04db      	lsls	r3, r3, #19
 8008efe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	015a      	lsls	r2, r3, #5
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	4413      	add	r3, r2
 8008f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	68ba      	ldr	r2, [r7, #8]
 8008f10:	0151      	lsls	r1, r2, #5
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	440a      	add	r2, r1
 8008f16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f1a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008f1e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008f22:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	695b      	ldr	r3, [r3, #20]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d003      	beq.n	8008f34 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	689a      	ldr	r2, [r3, #8]
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	015a      	lsls	r2, r3, #5
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	4413      	add	r3, r2
 8008f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	68ba      	ldr	r2, [r7, #8]
 8008f44:	0151      	lsls	r1, r2, #5
 8008f46:	68fa      	ldr	r2, [r7, #12]
 8008f48:	440a      	add	r2, r1
 8008f4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008f52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	015a      	lsls	r2, r3, #5
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f60:	691a      	ldr	r2, [r3, #16]
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f6a:	68b9      	ldr	r1, [r7, #8]
 8008f6c:	0148      	lsls	r0, r1, #5
 8008f6e:	68f9      	ldr	r1, [r7, #12]
 8008f70:	4401      	add	r1, r0
 8008f72:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008f76:	4313      	orrs	r3, r2
 8008f78:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	015a      	lsls	r2, r3, #5
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	4413      	add	r3, r2
 8008f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	0151      	lsls	r1, r2, #5
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	440a      	add	r2, r1
 8008f90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f94:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008f98:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3714      	adds	r7, #20
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b089      	sub	sp, #36	; 0x24
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	4611      	mov	r1, r2
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	71fb      	strb	r3, [r7, #7]
 8008fba:	4613      	mov	r3, r2
 8008fbc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8008fc6:	88bb      	ldrh	r3, [r7, #4]
 8008fc8:	3303      	adds	r3, #3
 8008fca:	089b      	lsrs	r3, r3, #2
 8008fcc:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8008fce:	2300      	movs	r3, #0
 8008fd0:	61bb      	str	r3, [r7, #24]
 8008fd2:	e00f      	b.n	8008ff4 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008fd4:	79fb      	ldrb	r3, [r7, #7]
 8008fd6:	031a      	lsls	r2, r3, #12
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	69fb      	ldr	r3, [r7, #28]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	6013      	str	r3, [r2, #0]
    pSrc++;
 8008fe8:	69fb      	ldr	r3, [r7, #28]
 8008fea:	3304      	adds	r3, #4
 8008fec:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008fee:	69bb      	ldr	r3, [r7, #24]
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	61bb      	str	r3, [r7, #24]
 8008ff4:	69ba      	ldr	r2, [r7, #24]
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d3eb      	bcc.n	8008fd4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008ffc:	2300      	movs	r3, #0
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3724      	adds	r7, #36	; 0x24
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr

0800900a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800900a:	b480      	push	{r7}
 800900c:	b089      	sub	sp, #36	; 0x24
 800900e:	af00      	add	r7, sp, #0
 8009010:	60f8      	str	r0, [r7, #12]
 8009012:	60b9      	str	r1, [r7, #8]
 8009014:	4613      	mov	r3, r2
 8009016:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009020:	88fb      	ldrh	r3, [r7, #6]
 8009022:	3303      	adds	r3, #3
 8009024:	089b      	lsrs	r3, r3, #2
 8009026:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009028:	2300      	movs	r3, #0
 800902a:	61bb      	str	r3, [r7, #24]
 800902c:	e00b      	b.n	8009046 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	601a      	str	r2, [r3, #0]
    pDest++;
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	3304      	adds	r3, #4
 800903e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009040:	69bb      	ldr	r3, [r7, #24]
 8009042:	3301      	adds	r3, #1
 8009044:	61bb      	str	r3, [r7, #24]
 8009046:	69ba      	ldr	r2, [r7, #24]
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	429a      	cmp	r2, r3
 800904c:	d3ef      	bcc.n	800902e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800904e:	69fb      	ldr	r3, [r7, #28]
}
 8009050:	4618      	mov	r0, r3
 8009052:	3724      	adds	r7, #36	; 0x24
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800905c:	b480      	push	{r7}
 800905e:	b085      	sub	sp, #20
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	785b      	ldrb	r3, [r3, #1]
 8009074:	2b01      	cmp	r3, #1
 8009076:	d12c      	bne.n	80090d2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	015a      	lsls	r2, r3, #5
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	4413      	add	r3, r2
 8009080:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	2b00      	cmp	r3, #0
 8009088:	db12      	blt.n	80090b0 <USB_EPSetStall+0x54>
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d00f      	beq.n	80090b0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	015a      	lsls	r2, r3, #5
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	4413      	add	r3, r2
 8009098:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	68ba      	ldr	r2, [r7, #8]
 80090a0:	0151      	lsls	r1, r2, #5
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	440a      	add	r2, r1
 80090a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090aa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80090ae:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	015a      	lsls	r2, r3, #5
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	4413      	add	r3, r2
 80090b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68ba      	ldr	r2, [r7, #8]
 80090c0:	0151      	lsls	r1, r2, #5
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	440a      	add	r2, r1
 80090c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80090ce:	6013      	str	r3, [r2, #0]
 80090d0:	e02b      	b.n	800912a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	015a      	lsls	r2, r3, #5
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	4413      	add	r3, r2
 80090da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	db12      	blt.n	800910a <USB_EPSetStall+0xae>
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00f      	beq.n	800910a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	015a      	lsls	r2, r3, #5
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	4413      	add	r3, r2
 80090f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68ba      	ldr	r2, [r7, #8]
 80090fa:	0151      	lsls	r1, r2, #5
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	440a      	add	r2, r1
 8009100:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009104:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009108:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	015a      	lsls	r2, r3, #5
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	4413      	add	r3, r2
 8009112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	0151      	lsls	r1, r2, #5
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	440a      	add	r2, r1
 8009120:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009124:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009128:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800912a:	2300      	movs	r3, #0
}
 800912c:	4618      	mov	r0, r3
 800912e:	3714      	adds	r7, #20
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009138:	b480      	push	{r7}
 800913a:	b085      	sub	sp, #20
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
 8009140:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	785b      	ldrb	r3, [r3, #1]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d128      	bne.n	80091a6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	015a      	lsls	r2, r3, #5
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	4413      	add	r3, r2
 800915c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	0151      	lsls	r1, r2, #5
 8009166:	68fa      	ldr	r2, [r7, #12]
 8009168:	440a      	add	r2, r1
 800916a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800916e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009172:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	78db      	ldrb	r3, [r3, #3]
 8009178:	2b03      	cmp	r3, #3
 800917a:	d003      	beq.n	8009184 <USB_EPClearStall+0x4c>
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	78db      	ldrb	r3, [r3, #3]
 8009180:	2b02      	cmp	r3, #2
 8009182:	d138      	bne.n	80091f6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	015a      	lsls	r2, r3, #5
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	4413      	add	r3, r2
 800918c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	68ba      	ldr	r2, [r7, #8]
 8009194:	0151      	lsls	r1, r2, #5
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	440a      	add	r2, r1
 800919a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800919e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091a2:	6013      	str	r3, [r2, #0]
 80091a4:	e027      	b.n	80091f6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	015a      	lsls	r2, r3, #5
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	4413      	add	r3, r2
 80091ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	68ba      	ldr	r2, [r7, #8]
 80091b6:	0151      	lsls	r1, r2, #5
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	440a      	add	r2, r1
 80091bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091c0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80091c4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	78db      	ldrb	r3, [r3, #3]
 80091ca:	2b03      	cmp	r3, #3
 80091cc:	d003      	beq.n	80091d6 <USB_EPClearStall+0x9e>
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	78db      	ldrb	r3, [r3, #3]
 80091d2:	2b02      	cmp	r3, #2
 80091d4:	d10f      	bne.n	80091f6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	015a      	lsls	r2, r3, #5
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	4413      	add	r3, r2
 80091de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	68ba      	ldr	r2, [r7, #8]
 80091e6:	0151      	lsls	r1, r2, #5
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	440a      	add	r2, r1
 80091ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091f4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3714      	adds	r7, #20
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	460b      	mov	r3, r1
 800920e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009222:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009226:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	78fb      	ldrb	r3, [r7, #3]
 8009232:	011b      	lsls	r3, r3, #4
 8009234:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009238:	68f9      	ldr	r1, [r7, #12]
 800923a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800923e:	4313      	orrs	r3, r2
 8009240:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	3714      	adds	r7, #20
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr

08009250 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68fa      	ldr	r2, [r7, #12]
 8009266:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800926a:	f023 0303 	bic.w	r3, r3, #3
 800926e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	68fa      	ldr	r2, [r7, #12]
 800927a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800927e:	f023 0302 	bic.w	r3, r3, #2
 8009282:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009284:	2300      	movs	r3, #0
}
 8009286:	4618      	mov	r0, r3
 8009288:	3714      	adds	r7, #20
 800928a:	46bd      	mov	sp, r7
 800928c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009290:	4770      	bx	lr

08009292 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009292:	b480      	push	{r7}
 8009294:	b085      	sub	sp, #20
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	68fa      	ldr	r2, [r7, #12]
 80092a8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80092ac:	f023 0303 	bic.w	r3, r3, #3
 80092b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092c0:	f043 0302 	orr.w	r3, r3, #2
 80092c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092c6:	2300      	movs	r3, #0
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3714      	adds	r7, #20
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b085      	sub	sp, #20
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	695b      	ldr	r3, [r3, #20]
 80092e0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	699b      	ldr	r3, [r3, #24]
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	4013      	ands	r3, r2
 80092ea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80092ec:	68fb      	ldr	r3, [r7, #12]
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3714      	adds	r7, #20
 80092f2:	46bd      	mov	sp, r7
 80092f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f8:	4770      	bx	lr

080092fa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80092fa:	b480      	push	{r7}
 80092fc:	b085      	sub	sp, #20
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800930c:	699b      	ldr	r3, [r3, #24]
 800930e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009316:	69db      	ldr	r3, [r3, #28]
 8009318:	68ba      	ldr	r2, [r7, #8]
 800931a:	4013      	ands	r3, r2
 800931c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	0c1b      	lsrs	r3, r3, #16
}
 8009322:	4618      	mov	r0, r3
 8009324:	3714      	adds	r7, #20
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr

0800932e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800932e:	b480      	push	{r7}
 8009330:	b085      	sub	sp, #20
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009340:	699b      	ldr	r3, [r3, #24]
 8009342:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800934a:	69db      	ldr	r3, [r3, #28]
 800934c:	68ba      	ldr	r2, [r7, #8]
 800934e:	4013      	ands	r3, r2
 8009350:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	b29b      	uxth	r3, r3
}
 8009356:	4618      	mov	r0, r3
 8009358:	3714      	adds	r7, #20
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr

08009362 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009362:	b480      	push	{r7}
 8009364:	b085      	sub	sp, #20
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
 800936a:	460b      	mov	r3, r1
 800936c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	015a      	lsls	r2, r3, #5
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	4413      	add	r3, r2
 800937a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009388:	695b      	ldr	r3, [r3, #20]
 800938a:	68ba      	ldr	r2, [r7, #8]
 800938c:	4013      	ands	r3, r2
 800938e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009390:	68bb      	ldr	r3, [r7, #8]
}
 8009392:	4618      	mov	r0, r3
 8009394:	3714      	adds	r7, #20
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr

0800939e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800939e:	b480      	push	{r7}
 80093a0:	b087      	sub	sp, #28
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
 80093a6:	460b      	mov	r3, r1
 80093a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093b4:	691b      	ldr	r3, [r3, #16]
 80093b6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093c0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80093c2:	78fb      	ldrb	r3, [r7, #3]
 80093c4:	f003 030f 	and.w	r3, r3, #15
 80093c8:	68fa      	ldr	r2, [r7, #12]
 80093ca:	fa22 f303 	lsr.w	r3, r2, r3
 80093ce:	01db      	lsls	r3, r3, #7
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	693a      	ldr	r2, [r7, #16]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80093d8:	78fb      	ldrb	r3, [r7, #3]
 80093da:	015a      	lsls	r2, r3, #5
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	4413      	add	r3, r2
 80093e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	693a      	ldr	r2, [r7, #16]
 80093e8:	4013      	ands	r3, r2
 80093ea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80093ec:	68bb      	ldr	r3, [r7, #8]
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	371c      	adds	r7, #28
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr

080093fa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80093fa:	b480      	push	{r7}
 80093fc:	b083      	sub	sp, #12
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	695b      	ldr	r3, [r3, #20]
 8009406:	f003 0301 	and.w	r3, r3, #1
}
 800940a:	4618      	mov	r0, r3
 800940c:	370c      	adds	r7, #12
 800940e:	46bd      	mov	sp, r7
 8009410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009414:	4770      	bx	lr

08009416 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009416:	b480      	push	{r7}
 8009418:	b085      	sub	sp, #20
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009430:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009434:	f023 0307 	bic.w	r3, r3, #7
 8009438:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	68fa      	ldr	r2, [r7, #12]
 8009444:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800944c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800944e:	2300      	movs	r3, #0
}
 8009450:	4618      	mov	r0, r3
 8009452:	3714      	adds	r7, #20
 8009454:	46bd      	mov	sp, r7
 8009456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945a:	4770      	bx	lr

0800945c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800945c:	b480      	push	{r7}
 800945e:	b085      	sub	sp, #20
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	333c      	adds	r3, #60	; 0x3c
 800946e:	3304      	adds	r3, #4
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	4a1c      	ldr	r2, [pc, #112]	; (80094e8 <USB_EP0_OutStart+0x8c>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d90a      	bls.n	8009492 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009488:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800948c:	d101      	bne.n	8009492 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800948e:	2300      	movs	r3, #0
 8009490:	e024      	b.n	80094dc <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009498:	461a      	mov	r2, r3
 800949a:	2300      	movs	r3, #0
 800949c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094a4:	691b      	ldr	r3, [r3, #16]
 80094a6:	68fa      	ldr	r2, [r7, #12]
 80094a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80094b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	68fa      	ldr	r2, [r7, #12]
 80094bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094c0:	f043 0318 	orr.w	r3, r3, #24
 80094c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	68fa      	ldr	r2, [r7, #12]
 80094d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094d4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80094d8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80094da:	2300      	movs	r3, #0
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3714      	adds	r7, #20
 80094e0:	46bd      	mov	sp, r7
 80094e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e6:	4770      	bx	lr
 80094e8:	4f54300a 	.word	0x4f54300a

080094ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b085      	sub	sp, #20
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80094f4:	2300      	movs	r3, #0
 80094f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	3301      	adds	r3, #1
 80094fc:	60fb      	str	r3, [r7, #12]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	4a13      	ldr	r2, [pc, #76]	; (8009550 <USB_CoreReset+0x64>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d901      	bls.n	800950a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009506:	2303      	movs	r3, #3
 8009508:	e01b      	b.n	8009542 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	691b      	ldr	r3, [r3, #16]
 800950e:	2b00      	cmp	r3, #0
 8009510:	daf2      	bge.n	80094f8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009512:	2300      	movs	r3, #0
 8009514:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	691b      	ldr	r3, [r3, #16]
 800951a:	f043 0201 	orr.w	r2, r3, #1
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	3301      	adds	r3, #1
 8009526:	60fb      	str	r3, [r7, #12]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	4a09      	ldr	r2, [pc, #36]	; (8009550 <USB_CoreReset+0x64>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d901      	bls.n	8009534 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009530:	2303      	movs	r3, #3
 8009532:	e006      	b.n	8009542 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	691b      	ldr	r3, [r3, #16]
 8009538:	f003 0301 	and.w	r3, r3, #1
 800953c:	2b01      	cmp	r3, #1
 800953e:	d0f0      	beq.n	8009522 <USB_CoreReset+0x36>

  return HAL_OK;
 8009540:	2300      	movs	r3, #0
}
 8009542:	4618      	mov	r0, r3
 8009544:	3714      	adds	r7, #20
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop
 8009550:	00030d40 	.word	0x00030d40

08009554 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	460b      	mov	r3, r1
 800955e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009560:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009564:	f003 fb24 	bl	800cbb0 <malloc>
 8009568:	4603      	mov	r3, r0
 800956a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d105      	bne.n	800957e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2200      	movs	r2, #0
 8009576:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800957a:	2302      	movs	r3, #2
 800957c:	e066      	b.n	800964c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	7c1b      	ldrb	r3, [r3, #16]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d119      	bne.n	80095c2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800958e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009592:	2202      	movs	r2, #2
 8009594:	2181      	movs	r1, #129	; 0x81
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f001 ffbc 	bl	800b514 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80095a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80095a6:	2202      	movs	r2, #2
 80095a8:	2101      	movs	r1, #1
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f001 ffb2 	bl	800b514 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2201      	movs	r2, #1
 80095b4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2210      	movs	r2, #16
 80095bc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80095c0:	e016      	b.n	80095f0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80095c2:	2340      	movs	r3, #64	; 0x40
 80095c4:	2202      	movs	r2, #2
 80095c6:	2181      	movs	r1, #129	; 0x81
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f001 ffa3 	bl	800b514 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2201      	movs	r2, #1
 80095d2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80095d4:	2340      	movs	r3, #64	; 0x40
 80095d6:	2202      	movs	r2, #2
 80095d8:	2101      	movs	r1, #1
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f001 ff9a 	bl	800b514 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2201      	movs	r2, #1
 80095e4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2210      	movs	r2, #16
 80095ec:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80095f0:	2308      	movs	r3, #8
 80095f2:	2203      	movs	r2, #3
 80095f4:	2182      	movs	r1, #130	; 0x82
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f001 ff8c 	bl	800b514 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2201      	movs	r2, #1
 8009600:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2200      	movs	r2, #0
 8009612:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2200      	movs	r2, #0
 800961a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	7c1b      	ldrb	r3, [r3, #16]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d109      	bne.n	800963a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800962c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009630:	2101      	movs	r1, #1
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f002 f8e8 	bl	800b808 <USBD_LL_PrepareReceive>
 8009638:	e007      	b.n	800964a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009640:	2340      	movs	r3, #64	; 0x40
 8009642:	2101      	movs	r1, #1
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f002 f8df 	bl	800b808 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	460b      	mov	r3, r1
 800965e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009660:	2181      	movs	r1, #129	; 0x81
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f001 ff94 	bl	800b590 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800966e:	2101      	movs	r1, #1
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f001 ff8d 	bl	800b590 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2200      	movs	r2, #0
 800967a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800967e:	2182      	movs	r1, #130	; 0x82
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f001 ff85 	bl	800b590 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2200      	movs	r2, #0
 800968a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800969c:	2b00      	cmp	r3, #0
 800969e:	d00e      	beq.n	80096be <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096b0:	4618      	mov	r0, r3
 80096b2:	f003 fa85 	bl	800cbc0 <free>
    pdev->pClassData = NULL;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2200      	movs	r2, #0
 80096ba:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80096be:	2300      	movs	r3, #0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b086      	sub	sp, #24
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096d8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80096da:	2300      	movs	r3, #0
 80096dc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80096de:	2300      	movs	r3, #0
 80096e0:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80096e2:	2300      	movs	r3, #0
 80096e4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	781b      	ldrb	r3, [r3, #0]
 80096ea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d03a      	beq.n	8009768 <USBD_CDC_Setup+0xa0>
 80096f2:	2b20      	cmp	r3, #32
 80096f4:	f040 8097 	bne.w	8009826 <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	88db      	ldrh	r3, [r3, #6]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d029      	beq.n	8009754 <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	b25b      	sxtb	r3, r3
 8009706:	2b00      	cmp	r3, #0
 8009708:	da11      	bge.n	800972e <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009716:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009718:	683a      	ldr	r2, [r7, #0]
 800971a:	88d2      	ldrh	r2, [r2, #6]
 800971c:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800971e:	6939      	ldr	r1, [r7, #16]
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	88db      	ldrh	r3, [r3, #6]
 8009724:	461a      	mov	r2, r3
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f001 fa9f 	bl	800ac6a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800972c:	e082      	b.n	8009834 <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	785a      	ldrb	r2, [r3, #1]
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	88db      	ldrh	r3, [r3, #6]
 800973c:	b2da      	uxtb	r2, r3
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009744:	6939      	ldr	r1, [r7, #16]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	88db      	ldrh	r3, [r3, #6]
 800974a:	461a      	mov	r2, r3
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f001 fab8 	bl	800acc2 <USBD_CtlPrepareRx>
      break;
 8009752:	e06f      	b.n	8009834 <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	683a      	ldr	r2, [r7, #0]
 800975e:	7850      	ldrb	r0, [r2, #1]
 8009760:	2200      	movs	r2, #0
 8009762:	6839      	ldr	r1, [r7, #0]
 8009764:	4798      	blx	r3
      break;
 8009766:	e065      	b.n	8009834 <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	785b      	ldrb	r3, [r3, #1]
 800976c:	2b0b      	cmp	r3, #11
 800976e:	d84f      	bhi.n	8009810 <USBD_CDC_Setup+0x148>
 8009770:	a201      	add	r2, pc, #4	; (adr r2, 8009778 <USBD_CDC_Setup+0xb0>)
 8009772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009776:	bf00      	nop
 8009778:	080097a9 	.word	0x080097a9
 800977c:	0800981f 	.word	0x0800981f
 8009780:	08009811 	.word	0x08009811
 8009784:	08009811 	.word	0x08009811
 8009788:	08009811 	.word	0x08009811
 800978c:	08009811 	.word	0x08009811
 8009790:	08009811 	.word	0x08009811
 8009794:	08009811 	.word	0x08009811
 8009798:	08009811 	.word	0x08009811
 800979c:	08009811 	.word	0x08009811
 80097a0:	080097d1 	.word	0x080097d1
 80097a4:	080097f9 	.word	0x080097f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097ae:	2b03      	cmp	r3, #3
 80097b0:	d107      	bne.n	80097c2 <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80097b2:	f107 030c 	add.w	r3, r7, #12
 80097b6:	2202      	movs	r2, #2
 80097b8:	4619      	mov	r1, r3
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f001 fa55 	bl	800ac6a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097c0:	e030      	b.n	8009824 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 80097c2:	6839      	ldr	r1, [r7, #0]
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f001 f9df 	bl	800ab88 <USBD_CtlError>
            ret = USBD_FAIL;
 80097ca:	2303      	movs	r3, #3
 80097cc:	75fb      	strb	r3, [r7, #23]
          break;
 80097ce:	e029      	b.n	8009824 <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097d6:	2b03      	cmp	r3, #3
 80097d8:	d107      	bne.n	80097ea <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80097da:	f107 030f 	add.w	r3, r7, #15
 80097de:	2201      	movs	r2, #1
 80097e0:	4619      	mov	r1, r3
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f001 fa41 	bl	800ac6a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097e8:	e01c      	b.n	8009824 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 80097ea:	6839      	ldr	r1, [r7, #0]
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f001 f9cb 	bl	800ab88 <USBD_CtlError>
            ret = USBD_FAIL;
 80097f2:	2303      	movs	r3, #3
 80097f4:	75fb      	strb	r3, [r7, #23]
          break;
 80097f6:	e015      	b.n	8009824 <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097fe:	2b03      	cmp	r3, #3
 8009800:	d00f      	beq.n	8009822 <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 8009802:	6839      	ldr	r1, [r7, #0]
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f001 f9bf 	bl	800ab88 <USBD_CtlError>
            ret = USBD_FAIL;
 800980a:	2303      	movs	r3, #3
 800980c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800980e:	e008      	b.n	8009822 <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009810:	6839      	ldr	r1, [r7, #0]
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f001 f9b8 	bl	800ab88 <USBD_CtlError>
          ret = USBD_FAIL;
 8009818:	2303      	movs	r3, #3
 800981a:	75fb      	strb	r3, [r7, #23]
          break;
 800981c:	e002      	b.n	8009824 <USBD_CDC_Setup+0x15c>
          break;
 800981e:	bf00      	nop
 8009820:	e008      	b.n	8009834 <USBD_CDC_Setup+0x16c>
          break;
 8009822:	bf00      	nop
      }
      break;
 8009824:	e006      	b.n	8009834 <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 8009826:	6839      	ldr	r1, [r7, #0]
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f001 f9ad 	bl	800ab88 <USBD_CtlError>
      ret = USBD_FAIL;
 800982e:	2303      	movs	r3, #3
 8009830:	75fb      	strb	r3, [r7, #23]
      break;
 8009832:	bf00      	nop
  }

  return (uint8_t)ret;
 8009834:	7dfb      	ldrb	r3, [r7, #23]
}
 8009836:	4618      	mov	r0, r3
 8009838:	3718      	adds	r7, #24
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop

08009840 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	460b      	mov	r3, r1
 800984a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009852:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800985a:	2b00      	cmp	r3, #0
 800985c:	d101      	bne.n	8009862 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800985e:	2303      	movs	r3, #3
 8009860:	e04f      	b.n	8009902 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009868:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800986a:	78fa      	ldrb	r2, [r7, #3]
 800986c:	6879      	ldr	r1, [r7, #4]
 800986e:	4613      	mov	r3, r2
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	4413      	add	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	440b      	add	r3, r1
 8009878:	3318      	adds	r3, #24
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d029      	beq.n	80098d4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009880:	78fa      	ldrb	r2, [r7, #3]
 8009882:	6879      	ldr	r1, [r7, #4]
 8009884:	4613      	mov	r3, r2
 8009886:	009b      	lsls	r3, r3, #2
 8009888:	4413      	add	r3, r2
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	440b      	add	r3, r1
 800988e:	3318      	adds	r3, #24
 8009890:	681a      	ldr	r2, [r3, #0]
 8009892:	78f9      	ldrb	r1, [r7, #3]
 8009894:	68f8      	ldr	r0, [r7, #12]
 8009896:	460b      	mov	r3, r1
 8009898:	00db      	lsls	r3, r3, #3
 800989a:	1a5b      	subs	r3, r3, r1
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4403      	add	r3, r0
 80098a0:	3344      	adds	r3, #68	; 0x44
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	fbb2 f1f3 	udiv	r1, r2, r3
 80098a8:	fb03 f301 	mul.w	r3, r3, r1
 80098ac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d110      	bne.n	80098d4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80098b2:	78fa      	ldrb	r2, [r7, #3]
 80098b4:	6879      	ldr	r1, [r7, #4]
 80098b6:	4613      	mov	r3, r2
 80098b8:	009b      	lsls	r3, r3, #2
 80098ba:	4413      	add	r3, r2
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	440b      	add	r3, r1
 80098c0:	3318      	adds	r3, #24
 80098c2:	2200      	movs	r2, #0
 80098c4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80098c6:	78f9      	ldrb	r1, [r7, #3]
 80098c8:	2300      	movs	r3, #0
 80098ca:	2200      	movs	r2, #0
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f001 ff63 	bl	800b798 <USBD_LL_Transmit>
 80098d2:	e015      	b.n	8009900 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098e2:	691b      	ldr	r3, [r3, #16]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00b      	beq.n	8009900 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	68ba      	ldr	r2, [r7, #8]
 80098f2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80098f6:	68ba      	ldr	r2, [r7, #8]
 80098f8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80098fc:	78fa      	ldrb	r2, [r7, #3]
 80098fe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	3710      	adds	r7, #16
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b084      	sub	sp, #16
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
 8009912:	460b      	mov	r3, r1
 8009914:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800991c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009924:	2b00      	cmp	r3, #0
 8009926:	d101      	bne.n	800992c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009928:	2303      	movs	r3, #3
 800992a:	e015      	b.n	8009958 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800992c:	78fb      	ldrb	r3, [r7, #3]
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f001 ffa1 	bl	800b878 <USBD_LL_GetRxDataSize>
 8009936:	4602      	mov	r2, r0
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009944:	68db      	ldr	r3, [r3, #12]
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800994c:	68fa      	ldr	r2, [r7, #12]
 800994e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009952:	4611      	mov	r1, r2
 8009954:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800996e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009976:	2b00      	cmp	r3, #0
 8009978:	d015      	beq.n	80099a6 <USBD_CDC_EP0_RxReady+0x46>
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009980:	2bff      	cmp	r3, #255	; 0xff
 8009982:	d010      	beq.n	80099a6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8009992:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009994:	68fa      	ldr	r2, [r7, #12]
 8009996:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800999a:	b292      	uxth	r2, r2
 800999c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	22ff      	movs	r2, #255	; 0xff
 80099a2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3710      	adds	r7, #16
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2243      	movs	r2, #67	; 0x43
 80099bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80099be:	4b03      	ldr	r3, [pc, #12]	; (80099cc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	370c      	adds	r7, #12
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr
 80099cc:	20000094 	.word	0x20000094

080099d0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2243      	movs	r2, #67	; 0x43
 80099dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80099de:	4b03      	ldr	r3, [pc, #12]	; (80099ec <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr
 80099ec:	20000050 	.word	0x20000050

080099f0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2243      	movs	r2, #67	; 0x43
 80099fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80099fe:	4b03      	ldr	r3, [pc, #12]	; (8009a0c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr
 8009a0c:	200000d8 	.word	0x200000d8

08009a10 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b083      	sub	sp, #12
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	220a      	movs	r2, #10
 8009a1c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009a1e:	4b03      	ldr	r3, [pc, #12]	; (8009a2c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	370c      	adds	r7, #12
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr
 8009a2c:	2000000c 	.word	0x2000000c

08009a30 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b083      	sub	sp, #12
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d101      	bne.n	8009a44 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009a40:	2303      	movs	r3, #3
 8009a42:	e004      	b.n	8009a4e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	683a      	ldr	r2, [r7, #0]
 8009a48:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8009a4c:	2300      	movs	r3, #0
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	370c      	adds	r7, #12
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr

08009a5a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009a5a:	b480      	push	{r7}
 8009a5c:	b087      	sub	sp, #28
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	60f8      	str	r0, [r7, #12]
 8009a62:	60b9      	str	r1, [r7, #8]
 8009a64:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a6c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	68ba      	ldr	r2, [r7, #8]
 8009a72:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	687a      	ldr	r2, [r7, #4]
 8009a7a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009a7e:	2300      	movs	r3, #0
}
 8009a80:	4618      	mov	r0, r3
 8009a82:	371c      	adds	r7, #28
 8009a84:	46bd      	mov	sp, r7
 8009a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8a:	4770      	bx	lr

08009a8c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b085      	sub	sp, #20
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a9c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	683a      	ldr	r2, [r7, #0]
 8009aa2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009aa6:	2300      	movs	r3, #0
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3714      	adds	r7, #20
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b084      	sub	sp, #16
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ac2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d101      	bne.n	8009ad2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009ace:	2303      	movs	r3, #3
 8009ad0:	e016      	b.n	8009b00 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	7c1b      	ldrb	r3, [r3, #16]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d109      	bne.n	8009aee <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009ae0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ae4:	2101      	movs	r1, #1
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f001 fe8e 	bl	800b808 <USBD_LL_PrepareReceive>
 8009aec:	e007      	b.n	8009afe <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009af4:	2340      	movs	r3, #64	; 0x40
 8009af6:	2101      	movs	r1, #1
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f001 fe85 	bl	800b808 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009afe:	2300      	movs	r3, #0
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3710      	adds	r7, #16
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b086      	sub	sp, #24
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	60b9      	str	r1, [r7, #8]
 8009b12:	4613      	mov	r3, r2
 8009b14:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d101      	bne.n	8009b20 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009b1c:	2303      	movs	r3, #3
 8009b1e:	e01f      	b.n	8009b60 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	2200      	movs	r2, #0
 8009b24:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2200      	movs	r2, #0
 8009b34:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d003      	beq.n	8009b46 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	68ba      	ldr	r2, [r7, #8]
 8009b42:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	2201      	movs	r2, #1
 8009b4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	79fa      	ldrb	r2, [r7, #7]
 8009b52:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009b54:	68f8      	ldr	r0, [r7, #12]
 8009b56:	f001 fc61 	bl	800b41c <USBD_LL_Init>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009b5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3718      	adds	r7, #24
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b72:	2300      	movs	r3, #0
 8009b74:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d101      	bne.n	8009b80 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	e016      	b.n	8009bae <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	683a      	ldr	r2, [r7, #0]
 8009b84:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00b      	beq.n	8009bac <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b9c:	f107 020e 	add.w	r2, r7, #14
 8009ba0:	4610      	mov	r0, r2
 8009ba2:	4798      	blx	r3
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8009bac:	2300      	movs	r3, #0
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b082      	sub	sp, #8
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f001 fc76 	bl	800b4b0 <USBD_LL_Start>
 8009bc4:	4603      	mov	r3, r0
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3708      	adds	r7, #8
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009bce:	b480      	push	{r7}
 8009bd0:	b083      	sub	sp, #12
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	370c      	adds	r7, #12
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be2:	4770      	bx	lr

08009be4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
 8009bec:	460b      	mov	r3, r1
 8009bee:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009bf0:	2303      	movs	r3, #3
 8009bf2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d009      	beq.n	8009c12 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	78fa      	ldrb	r2, [r7, #3]
 8009c08:	4611      	mov	r1, r2
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	4798      	blx	r3
 8009c0e:	4603      	mov	r3, r0
 8009c10:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3710      	adds	r7, #16
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}

08009c1c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	460b      	mov	r3, r1
 8009c26:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d007      	beq.n	8009c42 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	78fa      	ldrb	r2, [r7, #3]
 8009c3c:	4611      	mov	r1, r2
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	4798      	blx	r3
  }

  return USBD_OK;
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3708      	adds	r7, #8
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b084      	sub	sp, #16
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c5c:	6839      	ldr	r1, [r7, #0]
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f000 ff58 	bl	800ab14 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2201      	movs	r2, #1
 8009c68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009c72:	461a      	mov	r2, r3
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009c80:	f003 031f 	and.w	r3, r3, #31
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d00e      	beq.n	8009ca6 <USBD_LL_SetupStage+0x5a>
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d302      	bcc.n	8009c92 <USBD_LL_SetupStage+0x46>
 8009c8c:	2b02      	cmp	r3, #2
 8009c8e:	d014      	beq.n	8009cba <USBD_LL_SetupStage+0x6e>
 8009c90:	e01d      	b.n	8009cce <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c98:	4619      	mov	r1, r3
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fa18 	bl	800a0d0 <USBD_StdDevReq>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ca4:	e020      	b.n	8009ce8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009cac:	4619      	mov	r1, r3
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 fa7c 	bl	800a1ac <USBD_StdItfReq>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8009cb8:	e016      	b.n	8009ce8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 fab8 	bl	800a238 <USBD_StdEPReq>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	73fb      	strb	r3, [r7, #15]
      break;
 8009ccc:	e00c      	b.n	8009ce8 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009cd4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	4619      	mov	r1, r3
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f001 fc8d 	bl	800b5fc <USBD_LL_StallEP>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	73fb      	strb	r3, [r7, #15]
      break;
 8009ce6:	bf00      	nop
  }

  return ret;
 8009ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3710      	adds	r7, #16
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}

08009cf2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	b086      	sub	sp, #24
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	60f8      	str	r0, [r7, #12]
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	607a      	str	r2, [r7, #4]
 8009cfe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009d00:	7afb      	ldrb	r3, [r7, #11]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d137      	bne.n	8009d76 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009d0c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009d14:	2b03      	cmp	r3, #3
 8009d16:	d14a      	bne.n	8009dae <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	689a      	ldr	r2, [r3, #8]
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d913      	bls.n	8009d4c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	689a      	ldr	r2, [r3, #8]
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	1ad2      	subs	r2, r2, r3
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	68da      	ldr	r2, [r3, #12]
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	bf28      	it	cs
 8009d3e:	4613      	movcs	r3, r2
 8009d40:	461a      	mov	r2, r3
 8009d42:	6879      	ldr	r1, [r7, #4]
 8009d44:	68f8      	ldr	r0, [r7, #12]
 8009d46:	f000 ffd9 	bl	800acfc <USBD_CtlContinueRx>
 8009d4a:	e030      	b.n	8009dae <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d52:	691b      	ldr	r3, [r3, #16]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d00a      	beq.n	8009d6e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009d5e:	2b03      	cmp	r3, #3
 8009d60:	d105      	bne.n	8009d6e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d68:	691b      	ldr	r3, [r3, #16]
 8009d6a:	68f8      	ldr	r0, [r7, #12]
 8009d6c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8009d6e:	68f8      	ldr	r0, [r7, #12]
 8009d70:	f000 ffd5 	bl	800ad1e <USBD_CtlSendStatus>
 8009d74:	e01b      	b.n	8009dae <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d7c:	699b      	ldr	r3, [r3, #24]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d013      	beq.n	8009daa <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009d88:	2b03      	cmp	r3, #3
 8009d8a:	d10e      	bne.n	8009daa <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d92:	699b      	ldr	r3, [r3, #24]
 8009d94:	7afa      	ldrb	r2, [r7, #11]
 8009d96:	4611      	mov	r1, r2
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	4798      	blx	r3
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8009da0:	7dfb      	ldrb	r3, [r7, #23]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d003      	beq.n	8009dae <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8009da6:	7dfb      	ldrb	r3, [r7, #23]
 8009da8:	e002      	b.n	8009db0 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009daa:	2303      	movs	r3, #3
 8009dac:	e000      	b.n	8009db0 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8009dae:	2300      	movs	r3, #0
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3718      	adds	r7, #24
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b086      	sub	sp, #24
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	60f8      	str	r0, [r7, #12]
 8009dc0:	460b      	mov	r3, r1
 8009dc2:	607a      	str	r2, [r7, #4]
 8009dc4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009dc6:	7afb      	ldrb	r3, [r7, #11]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d16a      	bne.n	8009ea2 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	3314      	adds	r3, #20
 8009dd0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d155      	bne.n	8009e88 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	689a      	ldr	r2, [r3, #8]
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d914      	bls.n	8009e12 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	689a      	ldr	r2, [r3, #8]
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	1ad2      	subs	r2, r2, r3
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	689b      	ldr	r3, [r3, #8]
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	6879      	ldr	r1, [r7, #4]
 8009dfe:	68f8      	ldr	r0, [r7, #12]
 8009e00:	f000 ff4e 	bl	800aca0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e04:	2300      	movs	r3, #0
 8009e06:	2200      	movs	r2, #0
 8009e08:	2100      	movs	r1, #0
 8009e0a:	68f8      	ldr	r0, [r7, #12]
 8009e0c:	f001 fcfc 	bl	800b808 <USBD_LL_PrepareReceive>
 8009e10:	e03a      	b.n	8009e88 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	68da      	ldr	r2, [r3, #12]
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d11c      	bne.n	8009e58 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	685a      	ldr	r2, [r3, #4]
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009e26:	429a      	cmp	r2, r3
 8009e28:	d316      	bcc.n	8009e58 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	685a      	ldr	r2, [r3, #4]
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d20f      	bcs.n	8009e58 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009e38:	2200      	movs	r2, #0
 8009e3a:	2100      	movs	r1, #0
 8009e3c:	68f8      	ldr	r0, [r7, #12]
 8009e3e:	f000 ff2f 	bl	800aca0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2200      	movs	r2, #0
 8009e46:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	2100      	movs	r1, #0
 8009e50:	68f8      	ldr	r0, [r7, #12]
 8009e52:	f001 fcd9 	bl	800b808 <USBD_LL_PrepareReceive>
 8009e56:	e017      	b.n	8009e88 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d00a      	beq.n	8009e7a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009e6a:	2b03      	cmp	r3, #3
 8009e6c:	d105      	bne.n	8009e7a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	68f8      	ldr	r0, [r7, #12]
 8009e78:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e7a:	2180      	movs	r1, #128	; 0x80
 8009e7c:	68f8      	ldr	r0, [r7, #12]
 8009e7e:	f001 fbbd 	bl	800b5fc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009e82:	68f8      	ldr	r0, [r7, #12]
 8009e84:	f000 ff5e 	bl	800ad44 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009e8e:	2b01      	cmp	r3, #1
 8009e90:	d123      	bne.n	8009eda <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009e92:	68f8      	ldr	r0, [r7, #12]
 8009e94:	f7ff fe9b 	bl	8009bce <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009ea0:	e01b      	b.n	8009eda <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ea8:	695b      	ldr	r3, [r3, #20]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d013      	beq.n	8009ed6 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009eb4:	2b03      	cmp	r3, #3
 8009eb6:	d10e      	bne.n	8009ed6 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ebe:	695b      	ldr	r3, [r3, #20]
 8009ec0:	7afa      	ldrb	r2, [r7, #11]
 8009ec2:	4611      	mov	r1, r2
 8009ec4:	68f8      	ldr	r0, [r7, #12]
 8009ec6:	4798      	blx	r3
 8009ec8:	4603      	mov	r3, r0
 8009eca:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8009ecc:	7dfb      	ldrb	r3, [r7, #23]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d003      	beq.n	8009eda <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8009ed2:	7dfb      	ldrb	r3, [r7, #23]
 8009ed4:	e002      	b.n	8009edc <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009ed6:	2303      	movs	r3, #3
 8009ed8:	e000      	b.n	8009edc <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3718      	adds	r7, #24
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b082      	sub	sp, #8
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2200      	movs	r2, #0
 8009f00:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d009      	beq.n	8009f28 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	6852      	ldr	r2, [r2, #4]
 8009f20:	b2d2      	uxtb	r2, r2
 8009f22:	4611      	mov	r1, r2
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f28:	2340      	movs	r3, #64	; 0x40
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	2100      	movs	r1, #0
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f001 faf0 	bl	800b514 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2201      	movs	r2, #1
 8009f38:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2240      	movs	r2, #64	; 0x40
 8009f40:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f44:	2340      	movs	r3, #64	; 0x40
 8009f46:	2200      	movs	r2, #0
 8009f48:	2180      	movs	r1, #128	; 0x80
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f001 fae2 	bl	800b514 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2240      	movs	r2, #64	; 0x40
 8009f5a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009f5c:	2300      	movs	r3, #0
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3708      	adds	r7, #8
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}

08009f66 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009f66:	b480      	push	{r7}
 8009f68:	b083      	sub	sp, #12
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
 8009f6e:	460b      	mov	r3, r1
 8009f70:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	78fa      	ldrb	r2, [r7, #3]
 8009f76:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009f78:	2300      	movs	r3, #0
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	370c      	adds	r7, #12
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f84:	4770      	bx	lr

08009f86 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009f86:	b480      	push	{r7}
 8009f88:	b083      	sub	sp, #12
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2204      	movs	r2, #4
 8009f9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009fa2:	2300      	movs	r3, #0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	370c      	adds	r7, #12
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fbe:	2b04      	cmp	r3, #4
 8009fc0:	d105      	bne.n	8009fce <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fea:	2b03      	cmp	r3, #3
 8009fec:	d10b      	bne.n	800a006 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ff4:	69db      	ldr	r3, [r3, #28]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d005      	beq.n	800a006 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a000:	69db      	ldr	r3, [r3, #28]
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a006:	2300      	movs	r3, #0
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3708      	adds	r7, #8
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}

0800a010 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a010:	b480      	push	{r7}
 800a012:	b083      	sub	sp, #12
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	460b      	mov	r3, r1
 800a01a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800a01c:	2300      	movs	r3, #0
}
 800a01e:	4618      	mov	r0, r3
 800a020:	370c      	adds	r7, #12
 800a022:	46bd      	mov	sp, r7
 800a024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a028:	4770      	bx	lr

0800a02a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a02a:	b480      	push	{r7}
 800a02c:	b083      	sub	sp, #12
 800a02e:	af00      	add	r7, sp, #0
 800a030:	6078      	str	r0, [r7, #4]
 800a032:	460b      	mov	r3, r1
 800a034:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800a036:	2300      	movs	r3, #0
}
 800a038:	4618      	mov	r0, r3
 800a03a:	370c      	adds	r7, #12
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a044:	b480      	push	{r7}
 800a046:	b083      	sub	sp, #12
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	370c      	adds	r7, #12
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr

0800a05a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b082      	sub	sp, #8
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2201      	movs	r2, #1
 800a066:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a070:	2b00      	cmp	r3, #0
 800a072:	d009      	beq.n	800a088 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	6852      	ldr	r2, [r2, #4]
 800a080:	b2d2      	uxtb	r2, r2
 800a082:	4611      	mov	r1, r2
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	4798      	blx	r3
  }

  return USBD_OK;
 800a088:	2300      	movs	r3, #0
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3708      	adds	r7, #8
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}

0800a092 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a092:	b480      	push	{r7}
 800a094:	b087      	sub	sp, #28
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a09e:	697b      	ldr	r3, [r7, #20]
 800a0a0:	781b      	ldrb	r3, [r3, #0]
 800a0a2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a0b0:	8a3b      	ldrh	r3, [r7, #16]
 800a0b2:	021b      	lsls	r3, r3, #8
 800a0b4:	b21a      	sxth	r2, r3
 800a0b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	b21b      	sxth	r3, r3
 800a0be:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a0c0:	89fb      	ldrh	r3, [r7, #14]
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	371c      	adds	r7, #28
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr
	...

0800a0d0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b084      	sub	sp, #16
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
 800a0d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a0e6:	2b20      	cmp	r3, #32
 800a0e8:	d004      	beq.n	800a0f4 <USBD_StdDevReq+0x24>
 800a0ea:	2b40      	cmp	r3, #64	; 0x40
 800a0ec:	d002      	beq.n	800a0f4 <USBD_StdDevReq+0x24>
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00a      	beq.n	800a108 <USBD_StdDevReq+0x38>
 800a0f2:	e050      	b.n	800a196 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	6839      	ldr	r1, [r7, #0]
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	4798      	blx	r3
 800a102:	4603      	mov	r3, r0
 800a104:	73fb      	strb	r3, [r7, #15]
    break;
 800a106:	e04b      	b.n	800a1a0 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	785b      	ldrb	r3, [r3, #1]
 800a10c:	2b09      	cmp	r3, #9
 800a10e:	d83c      	bhi.n	800a18a <USBD_StdDevReq+0xba>
 800a110:	a201      	add	r2, pc, #4	; (adr r2, 800a118 <USBD_StdDevReq+0x48>)
 800a112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a116:	bf00      	nop
 800a118:	0800a16d 	.word	0x0800a16d
 800a11c:	0800a181 	.word	0x0800a181
 800a120:	0800a18b 	.word	0x0800a18b
 800a124:	0800a177 	.word	0x0800a177
 800a128:	0800a18b 	.word	0x0800a18b
 800a12c:	0800a14b 	.word	0x0800a14b
 800a130:	0800a141 	.word	0x0800a141
 800a134:	0800a18b 	.word	0x0800a18b
 800a138:	0800a163 	.word	0x0800a163
 800a13c:	0800a155 	.word	0x0800a155
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800a140:	6839      	ldr	r1, [r7, #0]
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 f9d0 	bl	800a4e8 <USBD_GetDescriptor>
      break;
 800a148:	e024      	b.n	800a194 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800a14a:	6839      	ldr	r1, [r7, #0]
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 fb5f 	bl	800a810 <USBD_SetAddress>
      break;
 800a152:	e01f      	b.n	800a194 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800a154:	6839      	ldr	r1, [r7, #0]
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fb9c 	bl	800a894 <USBD_SetConfig>
 800a15c:	4603      	mov	r3, r0
 800a15e:	73fb      	strb	r3, [r7, #15]
      break;
 800a160:	e018      	b.n	800a194 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800a162:	6839      	ldr	r1, [r7, #0]
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fc39 	bl	800a9dc <USBD_GetConfig>
      break;
 800a16a:	e013      	b.n	800a194 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800a16c:	6839      	ldr	r1, [r7, #0]
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 fc68 	bl	800aa44 <USBD_GetStatus>
      break;
 800a174:	e00e      	b.n	800a194 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800a176:	6839      	ldr	r1, [r7, #0]
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 fc96 	bl	800aaaa <USBD_SetFeature>
      break;
 800a17e:	e009      	b.n	800a194 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800a180:	6839      	ldr	r1, [r7, #0]
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fca5 	bl	800aad2 <USBD_ClrFeature>
      break;
 800a188:	e004      	b.n	800a194 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800a18a:	6839      	ldr	r1, [r7, #0]
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fcfb 	bl	800ab88 <USBD_CtlError>
      break;
 800a192:	bf00      	nop
    }
    break;
 800a194:	e004      	b.n	800a1a0 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800a196:	6839      	ldr	r1, [r7, #0]
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 fcf5 	bl	800ab88 <USBD_CtlError>
    break;
 800a19e:	bf00      	nop
  }

  return ret;
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
 800a1aa:	bf00      	nop

0800a1ac <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	781b      	ldrb	r3, [r3, #0]
 800a1be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a1c2:	2b20      	cmp	r3, #32
 800a1c4:	d003      	beq.n	800a1ce <USBD_StdItfReq+0x22>
 800a1c6:	2b40      	cmp	r3, #64	; 0x40
 800a1c8:	d001      	beq.n	800a1ce <USBD_StdItfReq+0x22>
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d12a      	bne.n	800a224 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d81d      	bhi.n	800a216 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	889b      	ldrh	r3, [r3, #4]
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d813      	bhi.n	800a20c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1ea:	689b      	ldr	r3, [r3, #8]
 800a1ec:	6839      	ldr	r1, [r7, #0]
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	4798      	blx	r3
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	88db      	ldrh	r3, [r3, #6]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d110      	bne.n	800a220 <USBD_StdItfReq+0x74>
 800a1fe:	7bfb      	ldrb	r3, [r7, #15]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d10d      	bne.n	800a220 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 fd8a 	bl	800ad1e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800a20a:	e009      	b.n	800a220 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800a20c:	6839      	ldr	r1, [r7, #0]
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 fcba 	bl	800ab88 <USBD_CtlError>
      break;
 800a214:	e004      	b.n	800a220 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800a216:	6839      	ldr	r1, [r7, #0]
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 fcb5 	bl	800ab88 <USBD_CtlError>
      break;
 800a21e:	e000      	b.n	800a222 <USBD_StdItfReq+0x76>
      break;
 800a220:	bf00      	nop
    }
    break;
 800a222:	e004      	b.n	800a22e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800a224:	6839      	ldr	r1, [r7, #0]
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fcae 	bl	800ab88 <USBD_CtlError>
    break;
 800a22c:	bf00      	nop
  }

  return ret;
 800a22e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a230:	4618      	mov	r0, r3
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a242:	2300      	movs	r3, #0
 800a244:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	889b      	ldrh	r3, [r3, #4]
 800a24a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a254:	2b20      	cmp	r3, #32
 800a256:	d004      	beq.n	800a262 <USBD_StdEPReq+0x2a>
 800a258:	2b40      	cmp	r3, #64	; 0x40
 800a25a:	d002      	beq.n	800a262 <USBD_StdEPReq+0x2a>
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d00a      	beq.n	800a276 <USBD_StdEPReq+0x3e>
 800a260:	e137      	b.n	800a4d2 <USBD_StdEPReq+0x29a>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a268:	689b      	ldr	r3, [r3, #8]
 800a26a:	6839      	ldr	r1, [r7, #0]
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	4798      	blx	r3
 800a270:	4603      	mov	r3, r0
 800a272:	73fb      	strb	r3, [r7, #15]
    break;
 800a274:	e132      	b.n	800a4dc <USBD_StdEPReq+0x2a4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	785b      	ldrb	r3, [r3, #1]
 800a27a:	2b01      	cmp	r3, #1
 800a27c:	d03e      	beq.n	800a2fc <USBD_StdEPReq+0xc4>
 800a27e:	2b03      	cmp	r3, #3
 800a280:	d002      	beq.n	800a288 <USBD_StdEPReq+0x50>
 800a282:	2b00      	cmp	r3, #0
 800a284:	d079      	beq.n	800a37a <USBD_StdEPReq+0x142>
 800a286:	e11e      	b.n	800a4c6 <USBD_StdEPReq+0x28e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a28e:	2b02      	cmp	r3, #2
 800a290:	d002      	beq.n	800a298 <USBD_StdEPReq+0x60>
 800a292:	2b03      	cmp	r3, #3
 800a294:	d015      	beq.n	800a2c2 <USBD_StdEPReq+0x8a>
 800a296:	e02b      	b.n	800a2f0 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a298:	7bbb      	ldrb	r3, [r7, #14]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d00c      	beq.n	800a2b8 <USBD_StdEPReq+0x80>
 800a29e:	7bbb      	ldrb	r3, [r7, #14]
 800a2a0:	2b80      	cmp	r3, #128	; 0x80
 800a2a2:	d009      	beq.n	800a2b8 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2a4:	7bbb      	ldrb	r3, [r7, #14]
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f001 f9a7 	bl	800b5fc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a2ae:	2180      	movs	r1, #128	; 0x80
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f001 f9a3 	bl	800b5fc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800a2b6:	e020      	b.n	800a2fa <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800a2b8:	6839      	ldr	r1, [r7, #0]
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 fc64 	bl	800ab88 <USBD_CtlError>
        break;
 800a2c0:	e01b      	b.n	800a2fa <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	885b      	ldrh	r3, [r3, #2]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10e      	bne.n	800a2e8 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a2ca:	7bbb      	ldrb	r3, [r7, #14]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d00b      	beq.n	800a2e8 <USBD_StdEPReq+0xb0>
 800a2d0:	7bbb      	ldrb	r3, [r7, #14]
 800a2d2:	2b80      	cmp	r3, #128	; 0x80
 800a2d4:	d008      	beq.n	800a2e8 <USBD_StdEPReq+0xb0>
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	88db      	ldrh	r3, [r3, #6]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d104      	bne.n	800a2e8 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2de:	7bbb      	ldrb	r3, [r7, #14]
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f001 f98a 	bl	800b5fc <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f000 fd18 	bl	800ad1e <USBD_CtlSendStatus>

        break;
 800a2ee:	e004      	b.n	800a2fa <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800a2f0:	6839      	ldr	r1, [r7, #0]
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f000 fc48 	bl	800ab88 <USBD_CtlError>
        break;
 800a2f8:	bf00      	nop
      }
      break;
 800a2fa:	e0e9      	b.n	800a4d0 <USBD_StdEPReq+0x298>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a302:	2b02      	cmp	r3, #2
 800a304:	d002      	beq.n	800a30c <USBD_StdEPReq+0xd4>
 800a306:	2b03      	cmp	r3, #3
 800a308:	d015      	beq.n	800a336 <USBD_StdEPReq+0xfe>
 800a30a:	e02f      	b.n	800a36c <USBD_StdEPReq+0x134>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a30c:	7bbb      	ldrb	r3, [r7, #14]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d00c      	beq.n	800a32c <USBD_StdEPReq+0xf4>
 800a312:	7bbb      	ldrb	r3, [r7, #14]
 800a314:	2b80      	cmp	r3, #128	; 0x80
 800a316:	d009      	beq.n	800a32c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800a318:	7bbb      	ldrb	r3, [r7, #14]
 800a31a:	4619      	mov	r1, r3
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f001 f96d 	bl	800b5fc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a322:	2180      	movs	r1, #128	; 0x80
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f001 f969 	bl	800b5fc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800a32a:	e025      	b.n	800a378 <USBD_StdEPReq+0x140>
          USBD_CtlError(pdev, req);
 800a32c:	6839      	ldr	r1, [r7, #0]
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 fc2a 	bl	800ab88 <USBD_CtlError>
        break;
 800a334:	e020      	b.n	800a378 <USBD_StdEPReq+0x140>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	885b      	ldrh	r3, [r3, #2]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d11b      	bne.n	800a376 <USBD_StdEPReq+0x13e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800a33e:	7bbb      	ldrb	r3, [r7, #14]
 800a340:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a344:	2b00      	cmp	r3, #0
 800a346:	d004      	beq.n	800a352 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a348:	7bbb      	ldrb	r3, [r7, #14]
 800a34a:	4619      	mov	r1, r3
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f001 f98b 	bl	800b668 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 fce3 	bl	800ad1e <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	6839      	ldr	r1, [r7, #0]
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	4798      	blx	r3
 800a366:	4603      	mov	r3, r0
 800a368:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a36a:	e004      	b.n	800a376 <USBD_StdEPReq+0x13e>

      default:
        USBD_CtlError(pdev, req);
 800a36c:	6839      	ldr	r1, [r7, #0]
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 fc0a 	bl	800ab88 <USBD_CtlError>
        break;
 800a374:	e000      	b.n	800a378 <USBD_StdEPReq+0x140>
        break;
 800a376:	bf00      	nop
      }
      break;
 800a378:	e0aa      	b.n	800a4d0 <USBD_StdEPReq+0x298>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a380:	2b02      	cmp	r3, #2
 800a382:	d002      	beq.n	800a38a <USBD_StdEPReq+0x152>
 800a384:	2b03      	cmp	r3, #3
 800a386:	d032      	beq.n	800a3ee <USBD_StdEPReq+0x1b6>
 800a388:	e097      	b.n	800a4ba <USBD_StdEPReq+0x282>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a38a:	7bbb      	ldrb	r3, [r7, #14]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d007      	beq.n	800a3a0 <USBD_StdEPReq+0x168>
 800a390:	7bbb      	ldrb	r3, [r7, #14]
 800a392:	2b80      	cmp	r3, #128	; 0x80
 800a394:	d004      	beq.n	800a3a0 <USBD_StdEPReq+0x168>
        {
          USBD_CtlError(pdev, req);
 800a396:	6839      	ldr	r1, [r7, #0]
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 fbf5 	bl	800ab88 <USBD_CtlError>
          break;
 800a39e:	e091      	b.n	800a4c4 <USBD_StdEPReq+0x28c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	da0b      	bge.n	800a3c0 <USBD_StdEPReq+0x188>
 800a3a8:	7bbb      	ldrb	r3, [r7, #14]
 800a3aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a3ae:	4613      	mov	r3, r2
 800a3b0:	009b      	lsls	r3, r3, #2
 800a3b2:	4413      	add	r3, r2
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	3310      	adds	r3, #16
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	3304      	adds	r3, #4
 800a3be:	e00b      	b.n	800a3d8 <USBD_StdEPReq+0x1a0>
              &pdev->ep_out[ep_addr & 0x7FU];
 800a3c0:	7bbb      	ldrb	r3, [r7, #14]
 800a3c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	4413      	add	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	4413      	add	r3, r2
 800a3d6:	3304      	adds	r3, #4
 800a3d8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	2200      	movs	r2, #0
 800a3de:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	2202      	movs	r2, #2
 800a3e4:	4619      	mov	r1, r3
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fc3f 	bl	800ac6a <USBD_CtlSendData>
        break;
 800a3ec:	e06a      	b.n	800a4c4 <USBD_StdEPReq+0x28c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800a3ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	da11      	bge.n	800a41a <USBD_StdEPReq+0x1e2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a3f6:	7bbb      	ldrb	r3, [r7, #14]
 800a3f8:	f003 020f 	and.w	r2, r3, #15
 800a3fc:	6879      	ldr	r1, [r7, #4]
 800a3fe:	4613      	mov	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	4413      	add	r3, r2
 800a404:	009b      	lsls	r3, r3, #2
 800a406:	440b      	add	r3, r1
 800a408:	3324      	adds	r3, #36	; 0x24
 800a40a:	881b      	ldrh	r3, [r3, #0]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d117      	bne.n	800a440 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 800a410:	6839      	ldr	r1, [r7, #0]
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 fbb8 	bl	800ab88 <USBD_CtlError>
            break;
 800a418:	e054      	b.n	800a4c4 <USBD_StdEPReq+0x28c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a41a:	7bbb      	ldrb	r3, [r7, #14]
 800a41c:	f003 020f 	and.w	r2, r3, #15
 800a420:	6879      	ldr	r1, [r7, #4]
 800a422:	4613      	mov	r3, r2
 800a424:	009b      	lsls	r3, r3, #2
 800a426:	4413      	add	r3, r2
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	440b      	add	r3, r1
 800a42c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a430:	881b      	ldrh	r3, [r3, #0]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d104      	bne.n	800a440 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 800a436:	6839      	ldr	r1, [r7, #0]
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 fba5 	bl	800ab88 <USBD_CtlError>
            break;
 800a43e:	e041      	b.n	800a4c4 <USBD_StdEPReq+0x28c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a440:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a444:	2b00      	cmp	r3, #0
 800a446:	da0b      	bge.n	800a460 <USBD_StdEPReq+0x228>
 800a448:	7bbb      	ldrb	r3, [r7, #14]
 800a44a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a44e:	4613      	mov	r3, r2
 800a450:	009b      	lsls	r3, r3, #2
 800a452:	4413      	add	r3, r2
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	3310      	adds	r3, #16
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	4413      	add	r3, r2
 800a45c:	3304      	adds	r3, #4
 800a45e:	e00b      	b.n	800a478 <USBD_StdEPReq+0x240>
              &pdev->ep_out[ep_addr & 0x7FU];
 800a460:	7bbb      	ldrb	r3, [r7, #14]
 800a462:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a466:	4613      	mov	r3, r2
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	4413      	add	r3, r2
 800a46c:	009b      	lsls	r3, r3, #2
 800a46e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a472:	687a      	ldr	r2, [r7, #4]
 800a474:	4413      	add	r3, r2
 800a476:	3304      	adds	r3, #4
 800a478:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a47a:	7bbb      	ldrb	r3, [r7, #14]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d002      	beq.n	800a486 <USBD_StdEPReq+0x24e>
 800a480:	7bbb      	ldrb	r3, [r7, #14]
 800a482:	2b80      	cmp	r3, #128	; 0x80
 800a484:	d103      	bne.n	800a48e <USBD_StdEPReq+0x256>
          {
            pep->status = 0x0000U;
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	2200      	movs	r2, #0
 800a48a:	601a      	str	r2, [r3, #0]
 800a48c:	e00e      	b.n	800a4ac <USBD_StdEPReq+0x274>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a48e:	7bbb      	ldrb	r3, [r7, #14]
 800a490:	4619      	mov	r1, r3
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f001 f91e 	bl	800b6d4 <USBD_LL_IsStallEP>
 800a498:	4603      	mov	r3, r0
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d003      	beq.n	800a4a6 <USBD_StdEPReq+0x26e>
          {
            pep->status = 0x0001U;
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	2201      	movs	r2, #1
 800a4a2:	601a      	str	r2, [r3, #0]
 800a4a4:	e002      	b.n	800a4ac <USBD_StdEPReq+0x274>
          }
          else
          {
            pep->status = 0x0000U;
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	2202      	movs	r2, #2
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 fbd9 	bl	800ac6a <USBD_CtlSendData>
          break;
 800a4b8:	e004      	b.n	800a4c4 <USBD_StdEPReq+0x28c>

      default:
        USBD_CtlError(pdev, req);
 800a4ba:	6839      	ldr	r1, [r7, #0]
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f000 fb63 	bl	800ab88 <USBD_CtlError>
        break;
 800a4c2:	bf00      	nop
      }
      break;
 800a4c4:	e004      	b.n	800a4d0 <USBD_StdEPReq+0x298>

    default:
      USBD_CtlError(pdev, req);
 800a4c6:	6839      	ldr	r1, [r7, #0]
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 fb5d 	bl	800ab88 <USBD_CtlError>
      break;
 800a4ce:	bf00      	nop
    }
    break;
 800a4d0:	e004      	b.n	800a4dc <USBD_StdEPReq+0x2a4>

  default:
    USBD_CtlError(pdev, req);
 800a4d2:	6839      	ldr	r1, [r7, #0]
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 fb57 	bl	800ab88 <USBD_CtlError>
    break;
 800a4da:	bf00      	nop
  }

  return ret;
 800a4dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3710      	adds	r7, #16
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
	...

0800a4e8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b084      	sub	sp, #16
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	885b      	ldrh	r3, [r3, #2]
 800a502:	0a1b      	lsrs	r3, r3, #8
 800a504:	b29b      	uxth	r3, r3
 800a506:	3b01      	subs	r3, #1
 800a508:	2b0e      	cmp	r3, #14
 800a50a:	f200 8152 	bhi.w	800a7b2 <USBD_GetDescriptor+0x2ca>
 800a50e:	a201      	add	r2, pc, #4	; (adr r2, 800a514 <USBD_GetDescriptor+0x2c>)
 800a510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a514:	0800a585 	.word	0x0800a585
 800a518:	0800a59d 	.word	0x0800a59d
 800a51c:	0800a5dd 	.word	0x0800a5dd
 800a520:	0800a7b3 	.word	0x0800a7b3
 800a524:	0800a7b3 	.word	0x0800a7b3
 800a528:	0800a753 	.word	0x0800a753
 800a52c:	0800a77f 	.word	0x0800a77f
 800a530:	0800a7b3 	.word	0x0800a7b3
 800a534:	0800a7b3 	.word	0x0800a7b3
 800a538:	0800a7b3 	.word	0x0800a7b3
 800a53c:	0800a7b3 	.word	0x0800a7b3
 800a540:	0800a7b3 	.word	0x0800a7b3
 800a544:	0800a7b3 	.word	0x0800a7b3
 800a548:	0800a7b3 	.word	0x0800a7b3
 800a54c:	0800a551 	.word	0x0800a551
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a556:	69db      	ldr	r3, [r3, #28]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d00b      	beq.n	800a574 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a562:	69db      	ldr	r3, [r3, #28]
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	7c12      	ldrb	r2, [r2, #16]
 800a568:	f107 0108 	add.w	r1, r7, #8
 800a56c:	4610      	mov	r0, r2
 800a56e:	4798      	blx	r3
 800a570:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a572:	e126      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a574:	6839      	ldr	r1, [r7, #0]
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f000 fb06 	bl	800ab88 <USBD_CtlError>
      err++;
 800a57c:	7afb      	ldrb	r3, [r7, #11]
 800a57e:	3301      	adds	r3, #1
 800a580:	72fb      	strb	r3, [r7, #11]
    break;
 800a582:	e11e      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	7c12      	ldrb	r2, [r2, #16]
 800a590:	f107 0108 	add.w	r1, r7, #8
 800a594:	4610      	mov	r0, r2
 800a596:	4798      	blx	r3
 800a598:	60f8      	str	r0, [r7, #12]
    break;
 800a59a:	e112      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	7c1b      	ldrb	r3, [r3, #16]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d10d      	bne.n	800a5c0 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5ac:	f107 0208 	add.w	r2, r7, #8
 800a5b0:	4610      	mov	r0, r2
 800a5b2:	4798      	blx	r3
 800a5b4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	2202      	movs	r2, #2
 800a5bc:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800a5be:	e100      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5c8:	f107 0208 	add.w	r2, r7, #8
 800a5cc:	4610      	mov	r0, r2
 800a5ce:	4798      	blx	r3
 800a5d0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	3301      	adds	r3, #1
 800a5d6:	2202      	movs	r2, #2
 800a5d8:	701a      	strb	r2, [r3, #0]
    break;
 800a5da:	e0f2      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	885b      	ldrh	r3, [r3, #2]
 800a5e0:	b2db      	uxtb	r3, r3
 800a5e2:	2b05      	cmp	r3, #5
 800a5e4:	f200 80ac 	bhi.w	800a740 <USBD_GetDescriptor+0x258>
 800a5e8:	a201      	add	r2, pc, #4	; (adr r2, 800a5f0 <USBD_GetDescriptor+0x108>)
 800a5ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5ee:	bf00      	nop
 800a5f0:	0800a609 	.word	0x0800a609
 800a5f4:	0800a63d 	.word	0x0800a63d
 800a5f8:	0800a671 	.word	0x0800a671
 800a5fc:	0800a6a5 	.word	0x0800a6a5
 800a600:	0800a6d9 	.word	0x0800a6d9
 800a604:	0800a70d 	.word	0x0800a70d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00b      	beq.n	800a62c <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	7c12      	ldrb	r2, [r2, #16]
 800a620:	f107 0108 	add.w	r1, r7, #8
 800a624:	4610      	mov	r0, r2
 800a626:	4798      	blx	r3
 800a628:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a62a:	e091      	b.n	800a750 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a62c:	6839      	ldr	r1, [r7, #0]
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 faaa 	bl	800ab88 <USBD_CtlError>
        err++;
 800a634:	7afb      	ldrb	r3, [r7, #11]
 800a636:	3301      	adds	r3, #1
 800a638:	72fb      	strb	r3, [r7, #11]
      break;
 800a63a:	e089      	b.n	800a750 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d00b      	beq.n	800a660 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a64e:	689b      	ldr	r3, [r3, #8]
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	7c12      	ldrb	r2, [r2, #16]
 800a654:	f107 0108 	add.w	r1, r7, #8
 800a658:	4610      	mov	r0, r2
 800a65a:	4798      	blx	r3
 800a65c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a65e:	e077      	b.n	800a750 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a660:	6839      	ldr	r1, [r7, #0]
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f000 fa90 	bl	800ab88 <USBD_CtlError>
        err++;
 800a668:	7afb      	ldrb	r3, [r7, #11]
 800a66a:	3301      	adds	r3, #1
 800a66c:	72fb      	strb	r3, [r7, #11]
      break;
 800a66e:	e06f      	b.n	800a750 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d00b      	beq.n	800a694 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a682:	68db      	ldr	r3, [r3, #12]
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	7c12      	ldrb	r2, [r2, #16]
 800a688:	f107 0108 	add.w	r1, r7, #8
 800a68c:	4610      	mov	r0, r2
 800a68e:	4798      	blx	r3
 800a690:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a692:	e05d      	b.n	800a750 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a694:	6839      	ldr	r1, [r7, #0]
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f000 fa76 	bl	800ab88 <USBD_CtlError>
        err++;
 800a69c:	7afb      	ldrb	r3, [r7, #11]
 800a69e:	3301      	adds	r3, #1
 800a6a0:	72fb      	strb	r3, [r7, #11]
      break;
 800a6a2:	e055      	b.n	800a750 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6aa:	691b      	ldr	r3, [r3, #16]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d00b      	beq.n	800a6c8 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6b6:	691b      	ldr	r3, [r3, #16]
 800a6b8:	687a      	ldr	r2, [r7, #4]
 800a6ba:	7c12      	ldrb	r2, [r2, #16]
 800a6bc:	f107 0108 	add.w	r1, r7, #8
 800a6c0:	4610      	mov	r0, r2
 800a6c2:	4798      	blx	r3
 800a6c4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6c6:	e043      	b.n	800a750 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a6c8:	6839      	ldr	r1, [r7, #0]
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f000 fa5c 	bl	800ab88 <USBD_CtlError>
        err++;
 800a6d0:	7afb      	ldrb	r3, [r7, #11]
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	72fb      	strb	r3, [r7, #11]
      break;
 800a6d6:	e03b      	b.n	800a750 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6de:	695b      	ldr	r3, [r3, #20]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d00b      	beq.n	800a6fc <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ea:	695b      	ldr	r3, [r3, #20]
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	7c12      	ldrb	r2, [r2, #16]
 800a6f0:	f107 0108 	add.w	r1, r7, #8
 800a6f4:	4610      	mov	r0, r2
 800a6f6:	4798      	blx	r3
 800a6f8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6fa:	e029      	b.n	800a750 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a6fc:	6839      	ldr	r1, [r7, #0]
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 fa42 	bl	800ab88 <USBD_CtlError>
        err++;
 800a704:	7afb      	ldrb	r3, [r7, #11]
 800a706:	3301      	adds	r3, #1
 800a708:	72fb      	strb	r3, [r7, #11]
      break;
 800a70a:	e021      	b.n	800a750 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a712:	699b      	ldr	r3, [r3, #24]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d00b      	beq.n	800a730 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a71e:	699b      	ldr	r3, [r3, #24]
 800a720:	687a      	ldr	r2, [r7, #4]
 800a722:	7c12      	ldrb	r2, [r2, #16]
 800a724:	f107 0108 	add.w	r1, r7, #8
 800a728:	4610      	mov	r0, r2
 800a72a:	4798      	blx	r3
 800a72c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a72e:	e00f      	b.n	800a750 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a730:	6839      	ldr	r1, [r7, #0]
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 fa28 	bl	800ab88 <USBD_CtlError>
        err++;
 800a738:	7afb      	ldrb	r3, [r7, #11]
 800a73a:	3301      	adds	r3, #1
 800a73c:	72fb      	strb	r3, [r7, #11]
      break;
 800a73e:	e007      	b.n	800a750 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800a740:	6839      	ldr	r1, [r7, #0]
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f000 fa20 	bl	800ab88 <USBD_CtlError>
      err++;
 800a748:	7afb      	ldrb	r3, [r7, #11]
 800a74a:	3301      	adds	r3, #1
 800a74c:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800a74e:	bf00      	nop
    }
    break;
 800a750:	e037      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	7c1b      	ldrb	r3, [r3, #16]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d109      	bne.n	800a76e <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a762:	f107 0208 	add.w	r2, r7, #8
 800a766:	4610      	mov	r0, r2
 800a768:	4798      	blx	r3
 800a76a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a76c:	e029      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a76e:	6839      	ldr	r1, [r7, #0]
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f000 fa09 	bl	800ab88 <USBD_CtlError>
      err++;
 800a776:	7afb      	ldrb	r3, [r7, #11]
 800a778:	3301      	adds	r3, #1
 800a77a:	72fb      	strb	r3, [r7, #11]
    break;
 800a77c:	e021      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	7c1b      	ldrb	r3, [r3, #16]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d10d      	bne.n	800a7a2 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a78c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a78e:	f107 0208 	add.w	r2, r7, #8
 800a792:	4610      	mov	r0, r2
 800a794:	4798      	blx	r3
 800a796:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	3301      	adds	r3, #1
 800a79c:	2207      	movs	r2, #7
 800a79e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a7a0:	e00f      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a7a2:	6839      	ldr	r1, [r7, #0]
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	f000 f9ef 	bl	800ab88 <USBD_CtlError>
      err++;
 800a7aa:	7afb      	ldrb	r3, [r7, #11]
 800a7ac:	3301      	adds	r3, #1
 800a7ae:	72fb      	strb	r3, [r7, #11]
    break;
 800a7b0:	e007      	b.n	800a7c2 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800a7b2:	6839      	ldr	r1, [r7, #0]
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 f9e7 	bl	800ab88 <USBD_CtlError>
    err++;
 800a7ba:	7afb      	ldrb	r3, [r7, #11]
 800a7bc:	3301      	adds	r3, #1
 800a7be:	72fb      	strb	r3, [r7, #11]
    break;
 800a7c0:	bf00      	nop
  }

  if (err != 0U)
 800a7c2:	7afb      	ldrb	r3, [r7, #11]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d11e      	bne.n	800a806 <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	88db      	ldrh	r3, [r3, #6]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d016      	beq.n	800a7fe <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800a7d0:	893b      	ldrh	r3, [r7, #8]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d00e      	beq.n	800a7f4 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	88da      	ldrh	r2, [r3, #6]
 800a7da:	893b      	ldrh	r3, [r7, #8]
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	bf28      	it	cs
 800a7e0:	4613      	movcs	r3, r2
 800a7e2:	b29b      	uxth	r3, r3
 800a7e4:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7e6:	893b      	ldrh	r3, [r7, #8]
 800a7e8:	461a      	mov	r2, r3
 800a7ea:	68f9      	ldr	r1, [r7, #12]
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f000 fa3c 	bl	800ac6a <USBD_CtlSendData>
 800a7f2:	e009      	b.n	800a808 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800a7f4:	6839      	ldr	r1, [r7, #0]
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 f9c6 	bl	800ab88 <USBD_CtlError>
 800a7fc:	e004      	b.n	800a808 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fa8d 	bl	800ad1e <USBD_CtlSendStatus>
 800a804:	e000      	b.n	800a808 <USBD_GetDescriptor+0x320>
    return;
 800a806:	bf00      	nop
    }
  }
}
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop

0800a810 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	889b      	ldrh	r3, [r3, #4]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d130      	bne.n	800a884 <USBD_SetAddress+0x74>
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	88db      	ldrh	r3, [r3, #6]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d12c      	bne.n	800a884 <USBD_SetAddress+0x74>
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	885b      	ldrh	r3, [r3, #2]
 800a82e:	2b7f      	cmp	r3, #127	; 0x7f
 800a830:	d828      	bhi.n	800a884 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	885b      	ldrh	r3, [r3, #2]
 800a836:	b2db      	uxtb	r3, r3
 800a838:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a83c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a844:	2b03      	cmp	r3, #3
 800a846:	d104      	bne.n	800a852 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a848:	6839      	ldr	r1, [r7, #0]
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 f99c 	bl	800ab88 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a850:	e01c      	b.n	800a88c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	7bfa      	ldrb	r2, [r7, #15]
 800a856:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a85a:	7bfb      	ldrb	r3, [r7, #15]
 800a85c:	4619      	mov	r1, r3
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 ff64 	bl	800b72c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 fa5a 	bl	800ad1e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a86a:	7bfb      	ldrb	r3, [r7, #15]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d004      	beq.n	800a87a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2202      	movs	r2, #2
 800a874:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a878:	e008      	b.n	800a88c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2201      	movs	r2, #1
 800a87e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a882:	e003      	b.n	800a88c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a884:	6839      	ldr	r1, [r7, #0]
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f000 f97e 	bl	800ab88 <USBD_CtlError>
  }
}
 800a88c:	bf00      	nop
 800a88e:	3710      	adds	r7, #16
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	885b      	ldrh	r3, [r3, #2]
 800a8a6:	b2da      	uxtb	r2, r3
 800a8a8:	4b4b      	ldr	r3, [pc, #300]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a8aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a8ac:	4b4a      	ldr	r3, [pc, #296]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d905      	bls.n	800a8c0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a8b4:	6839      	ldr	r1, [r7, #0]
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 f966 	bl	800ab88 <USBD_CtlError>
    return USBD_FAIL;
 800a8bc:	2303      	movs	r3, #3
 800a8be:	e087      	b.n	800a9d0 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8c6:	2b02      	cmp	r3, #2
 800a8c8:	d002      	beq.n	800a8d0 <USBD_SetConfig+0x3c>
 800a8ca:	2b03      	cmp	r3, #3
 800a8cc:	d025      	beq.n	800a91a <USBD_SetConfig+0x86>
 800a8ce:	e071      	b.n	800a9b4 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800a8d0:	4b41      	ldr	r3, [pc, #260]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d01c      	beq.n	800a912 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800a8d8:	4b3f      	ldr	r3, [pc, #252]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	461a      	mov	r2, r3
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a8e2:	4b3d      	ldr	r3, [pc, #244]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	4619      	mov	r1, r3
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f7ff f97b 	bl	8009be4 <USBD_SetClassConfig>
 800a8ee:	4603      	mov	r3, r0
 800a8f0:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800a8f2:	7bfb      	ldrb	r3, [r7, #15]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d004      	beq.n	800a902 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800a8f8:	6839      	ldr	r1, [r7, #0]
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 f944 	bl	800ab88 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a900:	e065      	b.n	800a9ce <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f000 fa0b 	bl	800ad1e <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2203      	movs	r2, #3
 800a90c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a910:	e05d      	b.n	800a9ce <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f000 fa03 	bl	800ad1e <USBD_CtlSendStatus>
    break;
 800a918:	e059      	b.n	800a9ce <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800a91a:	4b2f      	ldr	r3, [pc, #188]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a91c:	781b      	ldrb	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d112      	bne.n	800a948 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2202      	movs	r2, #2
 800a926:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800a92a:	4b2b      	ldr	r3, [pc, #172]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	461a      	mov	r2, r3
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a934:	4b28      	ldr	r3, [pc, #160]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a936:	781b      	ldrb	r3, [r3, #0]
 800a938:	4619      	mov	r1, r3
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f7ff f96e 	bl	8009c1c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f000 f9ec 	bl	800ad1e <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a946:	e042      	b.n	800a9ce <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800a948:	4b23      	ldr	r3, [pc, #140]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a94a:	781b      	ldrb	r3, [r3, #0]
 800a94c:	461a      	mov	r2, r3
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	429a      	cmp	r2, r3
 800a954:	d02a      	beq.n	800a9ac <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	685b      	ldr	r3, [r3, #4]
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	4619      	mov	r1, r3
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f7ff f95c 	bl	8009c1c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800a964:	4b1c      	ldr	r3, [pc, #112]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a966:	781b      	ldrb	r3, [r3, #0]
 800a968:	461a      	mov	r2, r3
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a96e:	4b1a      	ldr	r3, [pc, #104]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	4619      	mov	r1, r3
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f7ff f935 	bl	8009be4 <USBD_SetClassConfig>
 800a97a:	4603      	mov	r3, r0
 800a97c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800a97e:	7bfb      	ldrb	r3, [r7, #15]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d00f      	beq.n	800a9a4 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800a984:	6839      	ldr	r1, [r7, #0]
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f000 f8fe 	bl	800ab88 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	685b      	ldr	r3, [r3, #4]
 800a990:	b2db      	uxtb	r3, r3
 800a992:	4619      	mov	r1, r3
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f7ff f941 	bl	8009c1c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2202      	movs	r2, #2
 800a99e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a9a2:	e014      	b.n	800a9ce <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 f9ba 	bl	800ad1e <USBD_CtlSendStatus>
    break;
 800a9aa:	e010      	b.n	800a9ce <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 f9b6 	bl	800ad1e <USBD_CtlSendStatus>
    break;
 800a9b2:	e00c      	b.n	800a9ce <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800a9b4:	6839      	ldr	r1, [r7, #0]
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f000 f8e6 	bl	800ab88 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a9bc:	4b06      	ldr	r3, [pc, #24]	; (800a9d8 <USBD_SetConfig+0x144>)
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f7ff f92a 	bl	8009c1c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	73fb      	strb	r3, [r7, #15]
    break;
 800a9cc:	bf00      	nop
  }

  return ret;
 800a9ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3710      	adds	r7, #16
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	2000021c 	.word	0x2000021c

0800a9dc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b082      	sub	sp, #8
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	88db      	ldrh	r3, [r3, #6]
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d004      	beq.n	800a9f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a9ee:	6839      	ldr	r1, [r7, #0]
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f000 f8c9 	bl	800ab88 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800a9f6:	e021      	b.n	800aa3c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	db17      	blt.n	800aa32 <USBD_GetConfig+0x56>
 800aa02:	2b02      	cmp	r3, #2
 800aa04:	dd02      	ble.n	800aa0c <USBD_GetConfig+0x30>
 800aa06:	2b03      	cmp	r3, #3
 800aa08:	d00b      	beq.n	800aa22 <USBD_GetConfig+0x46>
 800aa0a:	e012      	b.n	800aa32 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	3308      	adds	r3, #8
 800aa16:	2201      	movs	r2, #1
 800aa18:	4619      	mov	r1, r3
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f000 f925 	bl	800ac6a <USBD_CtlSendData>
      break;
 800aa20:	e00c      	b.n	800aa3c <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	3304      	adds	r3, #4
 800aa26:	2201      	movs	r2, #1
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 f91d 	bl	800ac6a <USBD_CtlSendData>
      break;
 800aa30:	e004      	b.n	800aa3c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800aa32:	6839      	ldr	r1, [r7, #0]
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 f8a7 	bl	800ab88 <USBD_CtlError>
      break;
 800aa3a:	bf00      	nop
}
 800aa3c:	bf00      	nop
 800aa3e:	3708      	adds	r7, #8
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa54:	3b01      	subs	r3, #1
 800aa56:	2b02      	cmp	r3, #2
 800aa58:	d81e      	bhi.n	800aa98 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	88db      	ldrh	r3, [r3, #6]
 800aa5e:	2b02      	cmp	r3, #2
 800aa60:	d004      	beq.n	800aa6c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800aa62:	6839      	ldr	r1, [r7, #0]
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f000 f88f 	bl	800ab88 <USBD_CtlError>
      break;
 800aa6a:	e01a      	b.n	800aaa2 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2201      	movs	r2, #1
 800aa70:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d005      	beq.n	800aa88 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	68db      	ldr	r3, [r3, #12]
 800aa80:	f043 0202 	orr.w	r2, r3, #2
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	330c      	adds	r3, #12
 800aa8c:	2202      	movs	r2, #2
 800aa8e:	4619      	mov	r1, r3
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f000 f8ea 	bl	800ac6a <USBD_CtlSendData>
    break;
 800aa96:	e004      	b.n	800aaa2 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800aa98:	6839      	ldr	r1, [r7, #0]
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 f874 	bl	800ab88 <USBD_CtlError>
    break;
 800aaa0:	bf00      	nop
  }
}
 800aaa2:	bf00      	nop
 800aaa4:	3708      	adds	r7, #8
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aaaa:	b580      	push	{r7, lr}
 800aaac:	b082      	sub	sp, #8
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
 800aab2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	885b      	ldrh	r3, [r3, #2]
 800aab8:	2b01      	cmp	r3, #1
 800aaba:	d106      	bne.n	800aaca <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2201      	movs	r2, #1
 800aac0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f000 f92a 	bl	800ad1e <USBD_CtlSendStatus>
  }
}
 800aaca:	bf00      	nop
 800aacc:	3708      	adds	r7, #8
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aad2:	b580      	push	{r7, lr}
 800aad4:	b082      	sub	sp, #8
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	6078      	str	r0, [r7, #4]
 800aada:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aae2:	3b01      	subs	r3, #1
 800aae4:	2b02      	cmp	r3, #2
 800aae6:	d80b      	bhi.n	800ab00 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	885b      	ldrh	r3, [r3, #2]
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d10c      	bne.n	800ab0a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f000 f910 	bl	800ad1e <USBD_CtlSendStatus>
      }
      break;
 800aafe:	e004      	b.n	800ab0a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ab00:	6839      	ldr	r1, [r7, #0]
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f000 f840 	bl	800ab88 <USBD_CtlError>
      break;
 800ab08:	e000      	b.n	800ab0c <USBD_ClrFeature+0x3a>
      break;
 800ab0a:	bf00      	nop
  }
}
 800ab0c:	bf00      	nop
 800ab0e:	3708      	adds	r7, #8
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}

0800ab14 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	781a      	ldrb	r2, [r3, #0]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	3301      	adds	r3, #1
 800ab2e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	781a      	ldrb	r2, [r3, #0]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	3301      	adds	r3, #1
 800ab3c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ab3e:	68f8      	ldr	r0, [r7, #12]
 800ab40:	f7ff faa7 	bl	800a092 <SWAPBYTE>
 800ab44:	4603      	mov	r3, r0
 800ab46:	461a      	mov	r2, r3
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	3301      	adds	r3, #1
 800ab50:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	3301      	adds	r3, #1
 800ab56:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f7ff fa9a 	bl	800a092 <SWAPBYTE>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	461a      	mov	r2, r3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	3301      	adds	r3, #1
 800ab6a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	3301      	adds	r3, #1
 800ab70:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ab72:	68f8      	ldr	r0, [r7, #12]
 800ab74:	f7ff fa8d 	bl	800a092 <SWAPBYTE>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	80da      	strh	r2, [r3, #6]
}
 800ab80:	bf00      	nop
 800ab82:	3710      	adds	r7, #16
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b082      	sub	sp, #8
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab92:	2180      	movs	r1, #128	; 0x80
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 fd31 	bl	800b5fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ab9a:	2100      	movs	r1, #0
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f000 fd2d 	bl	800b5fc <USBD_LL_StallEP>
}
 800aba2:	bf00      	nop
 800aba4:	3708      	adds	r7, #8
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800abaa:	b580      	push	{r7, lr}
 800abac:	b086      	sub	sp, #24
 800abae:	af00      	add	r7, sp, #0
 800abb0:	60f8      	str	r0, [r7, #12]
 800abb2:	60b9      	str	r1, [r7, #8]
 800abb4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800abb6:	2300      	movs	r3, #0
 800abb8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d036      	beq.n	800ac2e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800abc4:	6938      	ldr	r0, [r7, #16]
 800abc6:	f000 f836 	bl	800ac36 <USBD_GetLen>
 800abca:	4603      	mov	r3, r0
 800abcc:	3301      	adds	r3, #1
 800abce:	b29b      	uxth	r3, r3
 800abd0:	005b      	lsls	r3, r3, #1
 800abd2:	b29a      	uxth	r2, r3
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800abd8:	7dfb      	ldrb	r3, [r7, #23]
 800abda:	68ba      	ldr	r2, [r7, #8]
 800abdc:	4413      	add	r3, r2
 800abde:	687a      	ldr	r2, [r7, #4]
 800abe0:	7812      	ldrb	r2, [r2, #0]
 800abe2:	701a      	strb	r2, [r3, #0]
  idx++;
 800abe4:	7dfb      	ldrb	r3, [r7, #23]
 800abe6:	3301      	adds	r3, #1
 800abe8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800abea:	7dfb      	ldrb	r3, [r7, #23]
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	4413      	add	r3, r2
 800abf0:	2203      	movs	r2, #3
 800abf2:	701a      	strb	r2, [r3, #0]
  idx++;
 800abf4:	7dfb      	ldrb	r3, [r7, #23]
 800abf6:	3301      	adds	r3, #1
 800abf8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800abfa:	e013      	b.n	800ac24 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800abfc:	7dfb      	ldrb	r3, [r7, #23]
 800abfe:	68ba      	ldr	r2, [r7, #8]
 800ac00:	4413      	add	r3, r2
 800ac02:	693a      	ldr	r2, [r7, #16]
 800ac04:	7812      	ldrb	r2, [r2, #0]
 800ac06:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	613b      	str	r3, [r7, #16]
    idx++;
 800ac0e:	7dfb      	ldrb	r3, [r7, #23]
 800ac10:	3301      	adds	r3, #1
 800ac12:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ac14:	7dfb      	ldrb	r3, [r7, #23]
 800ac16:	68ba      	ldr	r2, [r7, #8]
 800ac18:	4413      	add	r3, r2
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	701a      	strb	r2, [r3, #0]
    idx++;
 800ac1e:	7dfb      	ldrb	r3, [r7, #23]
 800ac20:	3301      	adds	r3, #1
 800ac22:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d1e7      	bne.n	800abfc <USBD_GetString+0x52>
 800ac2c:	e000      	b.n	800ac30 <USBD_GetString+0x86>
    return;
 800ac2e:	bf00      	nop
  }
}
 800ac30:	3718      	adds	r7, #24
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}

0800ac36 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ac36:	b480      	push	{r7}
 800ac38:	b085      	sub	sp, #20
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ac46:	e005      	b.n	800ac54 <USBD_GetLen+0x1e>
  {
    len++;
 800ac48:	7bfb      	ldrb	r3, [r7, #15]
 800ac4a:	3301      	adds	r3, #1
 800ac4c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	3301      	adds	r3, #1
 800ac52:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d1f5      	bne.n	800ac48 <USBD_GetLen+0x12>
  }

  return len;
 800ac5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3714      	adds	r7, #20
 800ac62:	46bd      	mov	sp, r7
 800ac64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac68:	4770      	bx	lr

0800ac6a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ac6a:	b580      	push	{r7, lr}
 800ac6c:	b084      	sub	sp, #16
 800ac6e:	af00      	add	r7, sp, #0
 800ac70:	60f8      	str	r0, [r7, #12]
 800ac72:	60b9      	str	r1, [r7, #8]
 800ac74:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2202      	movs	r2, #2
 800ac7a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	68ba      	ldr	r2, [r7, #8]
 800ac8e:	2100      	movs	r1, #0
 800ac90:	68f8      	ldr	r0, [r7, #12]
 800ac92:	f000 fd81 	bl	800b798 <USBD_LL_Transmit>

  return USBD_OK;
 800ac96:	2300      	movs	r3, #0
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3710      	adds	r7, #16
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b084      	sub	sp, #16
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	60f8      	str	r0, [r7, #12]
 800aca8:	60b9      	str	r1, [r7, #8]
 800acaa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	68ba      	ldr	r2, [r7, #8]
 800acb0:	2100      	movs	r1, #0
 800acb2:	68f8      	ldr	r0, [r7, #12]
 800acb4:	f000 fd70 	bl	800b798 <USBD_LL_Transmit>

  return USBD_OK;
 800acb8:	2300      	movs	r3, #0
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3710      	adds	r7, #16
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}

0800acc2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800acc2:	b580      	push	{r7, lr}
 800acc4:	b084      	sub	sp, #16
 800acc6:	af00      	add	r7, sp, #0
 800acc8:	60f8      	str	r0, [r7, #12]
 800acca:	60b9      	str	r1, [r7, #8]
 800accc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2203      	movs	r2, #3
 800acd2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	687a      	ldr	r2, [r7, #4]
 800acda:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	68ba      	ldr	r2, [r7, #8]
 800acea:	2100      	movs	r1, #0
 800acec:	68f8      	ldr	r0, [r7, #12]
 800acee:	f000 fd8b 	bl	800b808 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acf2:	2300      	movs	r3, #0
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3710      	adds	r7, #16
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b084      	sub	sp, #16
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60f8      	str	r0, [r7, #12]
 800ad04:	60b9      	str	r1, [r7, #8]
 800ad06:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	68ba      	ldr	r2, [r7, #8]
 800ad0c:	2100      	movs	r1, #0
 800ad0e:	68f8      	ldr	r0, [r7, #12]
 800ad10:	f000 fd7a 	bl	800b808 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad14:	2300      	movs	r3, #0
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3710      	adds	r7, #16
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}

0800ad1e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ad1e:	b580      	push	{r7, lr}
 800ad20:	b082      	sub	sp, #8
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2204      	movs	r2, #4
 800ad2a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ad2e:	2300      	movs	r3, #0
 800ad30:	2200      	movs	r2, #0
 800ad32:	2100      	movs	r1, #0
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f000 fd2f 	bl	800b798 <USBD_LL_Transmit>

  return USBD_OK;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3708      	adds	r7, #8
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2205      	movs	r2, #5
 800ad50:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad54:	2300      	movs	r3, #0
 800ad56:	2200      	movs	r2, #0
 800ad58:	2100      	movs	r1, #0
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f000 fd54 	bl	800b808 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad60:	2300      	movs	r3, #0
}
 800ad62:	4618      	mov	r0, r3
 800ad64:	3708      	adds	r7, #8
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bd80      	pop	{r7, pc}
	...

0800ad6c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ad70:	2200      	movs	r2, #0
 800ad72:	4912      	ldr	r1, [pc, #72]	; (800adbc <MX_USB_DEVICE_Init+0x50>)
 800ad74:	4812      	ldr	r0, [pc, #72]	; (800adc0 <MX_USB_DEVICE_Init+0x54>)
 800ad76:	f7fe fec7 	bl	8009b08 <USBD_Init>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d001      	beq.n	800ad84 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ad80:	f7f7 fb54 	bl	800242c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ad84:	490f      	ldr	r1, [pc, #60]	; (800adc4 <MX_USB_DEVICE_Init+0x58>)
 800ad86:	480e      	ldr	r0, [pc, #56]	; (800adc0 <MX_USB_DEVICE_Init+0x54>)
 800ad88:	f7fe feee 	bl	8009b68 <USBD_RegisterClass>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d001      	beq.n	800ad96 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ad92:	f7f7 fb4b 	bl	800242c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ad96:	490c      	ldr	r1, [pc, #48]	; (800adc8 <MX_USB_DEVICE_Init+0x5c>)
 800ad98:	4809      	ldr	r0, [pc, #36]	; (800adc0 <MX_USB_DEVICE_Init+0x54>)
 800ad9a:	f7fe fe49 	bl	8009a30 <USBD_CDC_RegisterInterface>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d001      	beq.n	800ada8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ada4:	f7f7 fb42 	bl	800242c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ada8:	4805      	ldr	r0, [pc, #20]	; (800adc0 <MX_USB_DEVICE_Init+0x54>)
 800adaa:	f7fe ff04 	bl	8009bb6 <USBD_Start>
 800adae:	4603      	mov	r3, r0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d001      	beq.n	800adb8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800adb4:	f7f7 fb3a 	bl	800242c <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800adb8:	bf00      	nop
 800adba:	bd80      	pop	{r7, pc}
 800adbc:	20000130 	.word	0x20000130
 800adc0:	20000838 	.word	0x20000838
 800adc4:	20000018 	.word	0x20000018
 800adc8:	2000011c 	.word	0x2000011c

0800adcc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800add0:	2200      	movs	r2, #0
 800add2:	4905      	ldr	r1, [pc, #20]	; (800ade8 <CDC_Init_FS+0x1c>)
 800add4:	4805      	ldr	r0, [pc, #20]	; (800adec <CDC_Init_FS+0x20>)
 800add6:	f7fe fe40 	bl	8009a5a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800adda:	4905      	ldr	r1, [pc, #20]	; (800adf0 <CDC_Init_FS+0x24>)
 800addc:	4803      	ldr	r0, [pc, #12]	; (800adec <CDC_Init_FS+0x20>)
 800adde:	f7fe fe55 	bl	8009a8c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ade2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	bd80      	pop	{r7, pc}
 800ade8:	20001308 	.word	0x20001308
 800adec:	20000838 	.word	0x20000838
 800adf0:	20000b08 	.word	0x20000b08

0800adf4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800adf4:	b480      	push	{r7}
 800adf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800adf8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	46bd      	mov	sp, r7
 800adfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae02:	4770      	bx	lr

0800ae04 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b083      	sub	sp, #12
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	6039      	str	r1, [r7, #0]
 800ae0e:	71fb      	strb	r3, [r7, #7]
 800ae10:	4613      	mov	r3, r2
 800ae12:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ae14:	79fb      	ldrb	r3, [r7, #7]
 800ae16:	2b23      	cmp	r3, #35	; 0x23
 800ae18:	d84a      	bhi.n	800aeb0 <CDC_Control_FS+0xac>
 800ae1a:	a201      	add	r2, pc, #4	; (adr r2, 800ae20 <CDC_Control_FS+0x1c>)
 800ae1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae20:	0800aeb1 	.word	0x0800aeb1
 800ae24:	0800aeb1 	.word	0x0800aeb1
 800ae28:	0800aeb1 	.word	0x0800aeb1
 800ae2c:	0800aeb1 	.word	0x0800aeb1
 800ae30:	0800aeb1 	.word	0x0800aeb1
 800ae34:	0800aeb1 	.word	0x0800aeb1
 800ae38:	0800aeb1 	.word	0x0800aeb1
 800ae3c:	0800aeb1 	.word	0x0800aeb1
 800ae40:	0800aeb1 	.word	0x0800aeb1
 800ae44:	0800aeb1 	.word	0x0800aeb1
 800ae48:	0800aeb1 	.word	0x0800aeb1
 800ae4c:	0800aeb1 	.word	0x0800aeb1
 800ae50:	0800aeb1 	.word	0x0800aeb1
 800ae54:	0800aeb1 	.word	0x0800aeb1
 800ae58:	0800aeb1 	.word	0x0800aeb1
 800ae5c:	0800aeb1 	.word	0x0800aeb1
 800ae60:	0800aeb1 	.word	0x0800aeb1
 800ae64:	0800aeb1 	.word	0x0800aeb1
 800ae68:	0800aeb1 	.word	0x0800aeb1
 800ae6c:	0800aeb1 	.word	0x0800aeb1
 800ae70:	0800aeb1 	.word	0x0800aeb1
 800ae74:	0800aeb1 	.word	0x0800aeb1
 800ae78:	0800aeb1 	.word	0x0800aeb1
 800ae7c:	0800aeb1 	.word	0x0800aeb1
 800ae80:	0800aeb1 	.word	0x0800aeb1
 800ae84:	0800aeb1 	.word	0x0800aeb1
 800ae88:	0800aeb1 	.word	0x0800aeb1
 800ae8c:	0800aeb1 	.word	0x0800aeb1
 800ae90:	0800aeb1 	.word	0x0800aeb1
 800ae94:	0800aeb1 	.word	0x0800aeb1
 800ae98:	0800aeb1 	.word	0x0800aeb1
 800ae9c:	0800aeb1 	.word	0x0800aeb1
 800aea0:	0800aeb1 	.word	0x0800aeb1
 800aea4:	0800aeb1 	.word	0x0800aeb1
 800aea8:	0800aeb1 	.word	0x0800aeb1
 800aeac:	0800aeb1 	.word	0x0800aeb1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800aeb0:	bf00      	nop
  }

  return (USBD_OK);
 800aeb2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	370c      	adds	r7, #12
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebe:	4770      	bx	lr

0800aec0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
 800aec8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800aeca:	6879      	ldr	r1, [r7, #4]
 800aecc:	4805      	ldr	r0, [pc, #20]	; (800aee4 <CDC_Receive_FS+0x24>)
 800aece:	f7fe fddd 	bl	8009a8c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aed2:	4804      	ldr	r0, [pc, #16]	; (800aee4 <CDC_Receive_FS+0x24>)
 800aed4:	f7fe fdee 	bl	8009ab4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800aed8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3708      	adds	r7, #8
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	20000838 	.word	0x20000838

0800aee8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b087      	sub	sp, #28
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	60f8      	str	r0, [r7, #12]
 800aef0:	60b9      	str	r1, [r7, #8]
 800aef2:	4613      	mov	r3, r2
 800aef4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800aef6:	2300      	movs	r3, #0
 800aef8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800aefa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aefe:	4618      	mov	r0, r3
 800af00:	371c      	adds	r7, #28
 800af02:	46bd      	mov	sp, r7
 800af04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af08:	4770      	bx	lr
	...

0800af0c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af0c:	b480      	push	{r7}
 800af0e:	b083      	sub	sp, #12
 800af10:	af00      	add	r7, sp, #0
 800af12:	4603      	mov	r3, r0
 800af14:	6039      	str	r1, [r7, #0]
 800af16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	2212      	movs	r2, #18
 800af1c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800af1e:	4b03      	ldr	r3, [pc, #12]	; (800af2c <USBD_FS_DeviceDescriptor+0x20>)
}
 800af20:	4618      	mov	r0, r3
 800af22:	370c      	adds	r7, #12
 800af24:	46bd      	mov	sp, r7
 800af26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2a:	4770      	bx	lr
 800af2c:	20000150 	.word	0x20000150

0800af30 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af30:	b480      	push	{r7}
 800af32:	b083      	sub	sp, #12
 800af34:	af00      	add	r7, sp, #0
 800af36:	4603      	mov	r3, r0
 800af38:	6039      	str	r1, [r7, #0]
 800af3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	2204      	movs	r2, #4
 800af40:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800af42:	4b03      	ldr	r3, [pc, #12]	; (800af50 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800af44:	4618      	mov	r0, r3
 800af46:	370c      	adds	r7, #12
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr
 800af50:	20000170 	.word	0x20000170

0800af54 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b082      	sub	sp, #8
 800af58:	af00      	add	r7, sp, #0
 800af5a:	4603      	mov	r3, r0
 800af5c:	6039      	str	r1, [r7, #0]
 800af5e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800af60:	79fb      	ldrb	r3, [r7, #7]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d105      	bne.n	800af72 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800af66:	683a      	ldr	r2, [r7, #0]
 800af68:	4907      	ldr	r1, [pc, #28]	; (800af88 <USBD_FS_ProductStrDescriptor+0x34>)
 800af6a:	4808      	ldr	r0, [pc, #32]	; (800af8c <USBD_FS_ProductStrDescriptor+0x38>)
 800af6c:	f7ff fe1d 	bl	800abaa <USBD_GetString>
 800af70:	e004      	b.n	800af7c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800af72:	683a      	ldr	r2, [r7, #0]
 800af74:	4904      	ldr	r1, [pc, #16]	; (800af88 <USBD_FS_ProductStrDescriptor+0x34>)
 800af76:	4805      	ldr	r0, [pc, #20]	; (800af8c <USBD_FS_ProductStrDescriptor+0x38>)
 800af78:	f7ff fe17 	bl	800abaa <USBD_GetString>
  }
  return USBD_StrDesc;
 800af7c:	4b02      	ldr	r3, [pc, #8]	; (800af88 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3708      	adds	r7, #8
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	20001b08 	.word	0x20001b08
 800af8c:	0800ddc8 	.word	0x0800ddc8

0800af90 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b082      	sub	sp, #8
 800af94:	af00      	add	r7, sp, #0
 800af96:	4603      	mov	r3, r0
 800af98:	6039      	str	r1, [r7, #0]
 800af9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800af9c:	683a      	ldr	r2, [r7, #0]
 800af9e:	4904      	ldr	r1, [pc, #16]	; (800afb0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800afa0:	4804      	ldr	r0, [pc, #16]	; (800afb4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800afa2:	f7ff fe02 	bl	800abaa <USBD_GetString>
  return USBD_StrDesc;
 800afa6:	4b02      	ldr	r3, [pc, #8]	; (800afb0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	3708      	adds	r7, #8
 800afac:	46bd      	mov	sp, r7
 800afae:	bd80      	pop	{r7, pc}
 800afb0:	20001b08 	.word	0x20001b08
 800afb4:	0800dde0 	.word	0x0800dde0

0800afb8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b082      	sub	sp, #8
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	4603      	mov	r3, r0
 800afc0:	6039      	str	r1, [r7, #0]
 800afc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	221a      	movs	r2, #26
 800afc8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800afca:	f000 f855 	bl	800b078 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800afce:	4b02      	ldr	r3, [pc, #8]	; (800afd8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3708      	adds	r7, #8
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}
 800afd8:	20000174 	.word	0x20000174

0800afdc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b082      	sub	sp, #8
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	4603      	mov	r3, r0
 800afe4:	6039      	str	r1, [r7, #0]
 800afe6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800afe8:	79fb      	ldrb	r3, [r7, #7]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d105      	bne.n	800affa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800afee:	683a      	ldr	r2, [r7, #0]
 800aff0:	4907      	ldr	r1, [pc, #28]	; (800b010 <USBD_FS_ConfigStrDescriptor+0x34>)
 800aff2:	4808      	ldr	r0, [pc, #32]	; (800b014 <USBD_FS_ConfigStrDescriptor+0x38>)
 800aff4:	f7ff fdd9 	bl	800abaa <USBD_GetString>
 800aff8:	e004      	b.n	800b004 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800affa:	683a      	ldr	r2, [r7, #0]
 800affc:	4904      	ldr	r1, [pc, #16]	; (800b010 <USBD_FS_ConfigStrDescriptor+0x34>)
 800affe:	4805      	ldr	r0, [pc, #20]	; (800b014 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b000:	f7ff fdd3 	bl	800abaa <USBD_GetString>
  }
  return USBD_StrDesc;
 800b004:	4b02      	ldr	r3, [pc, #8]	; (800b010 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b006:	4618      	mov	r0, r3
 800b008:	3708      	adds	r7, #8
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}
 800b00e:	bf00      	nop
 800b010:	20001b08 	.word	0x20001b08
 800b014:	0800ddf4 	.word	0x0800ddf4

0800b018 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b082      	sub	sp, #8
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	4603      	mov	r3, r0
 800b020:	6039      	str	r1, [r7, #0]
 800b022:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b024:	79fb      	ldrb	r3, [r7, #7]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d105      	bne.n	800b036 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b02a:	683a      	ldr	r2, [r7, #0]
 800b02c:	4907      	ldr	r1, [pc, #28]	; (800b04c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b02e:	4808      	ldr	r0, [pc, #32]	; (800b050 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b030:	f7ff fdbb 	bl	800abaa <USBD_GetString>
 800b034:	e004      	b.n	800b040 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b036:	683a      	ldr	r2, [r7, #0]
 800b038:	4904      	ldr	r1, [pc, #16]	; (800b04c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b03a:	4805      	ldr	r0, [pc, #20]	; (800b050 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b03c:	f7ff fdb5 	bl	800abaa <USBD_GetString>
  }
  return USBD_StrDesc;
 800b040:	4b02      	ldr	r3, [pc, #8]	; (800b04c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b042:	4618      	mov	r0, r3
 800b044:	3708      	adds	r7, #8
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}
 800b04a:	bf00      	nop
 800b04c:	20001b08 	.word	0x20001b08
 800b050:	0800de00 	.word	0x0800de00

0800b054 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	4603      	mov	r3, r0
 800b05c:	6039      	str	r1, [r7, #0]
 800b05e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	220c      	movs	r2, #12
 800b064:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800b066:	4b03      	ldr	r3, [pc, #12]	; (800b074 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800b068:	4618      	mov	r0, r3
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr
 800b074:	20000164 	.word	0x20000164

0800b078 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b07e:	4b0f      	ldr	r3, [pc, #60]	; (800b0bc <Get_SerialNum+0x44>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b084:	4b0e      	ldr	r3, [pc, #56]	; (800b0c0 <Get_SerialNum+0x48>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b08a:	4b0e      	ldr	r3, [pc, #56]	; (800b0c4 <Get_SerialNum+0x4c>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b090:	68fa      	ldr	r2, [r7, #12]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4413      	add	r3, r2
 800b096:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d009      	beq.n	800b0b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b09e:	2208      	movs	r2, #8
 800b0a0:	4909      	ldr	r1, [pc, #36]	; (800b0c8 <Get_SerialNum+0x50>)
 800b0a2:	68f8      	ldr	r0, [r7, #12]
 800b0a4:	f000 f814 	bl	800b0d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b0a8:	2204      	movs	r2, #4
 800b0aa:	4908      	ldr	r1, [pc, #32]	; (800b0cc <Get_SerialNum+0x54>)
 800b0ac:	68b8      	ldr	r0, [r7, #8]
 800b0ae:	f000 f80f 	bl	800b0d0 <IntToUnicode>
  }
}
 800b0b2:	bf00      	nop
 800b0b4:	3710      	adds	r7, #16
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}
 800b0ba:	bf00      	nop
 800b0bc:	1fff7590 	.word	0x1fff7590
 800b0c0:	1fff7594 	.word	0x1fff7594
 800b0c4:	1fff7598 	.word	0x1fff7598
 800b0c8:	20000176 	.word	0x20000176
 800b0cc:	20000186 	.word	0x20000186

0800b0d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b087      	sub	sp, #28
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	60b9      	str	r1, [r7, #8]
 800b0da:	4613      	mov	r3, r2
 800b0dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	75fb      	strb	r3, [r7, #23]
 800b0e6:	e027      	b.n	800b138 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	0f1b      	lsrs	r3, r3, #28
 800b0ec:	2b09      	cmp	r3, #9
 800b0ee:	d80b      	bhi.n	800b108 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	0f1b      	lsrs	r3, r3, #28
 800b0f4:	b2da      	uxtb	r2, r3
 800b0f6:	7dfb      	ldrb	r3, [r7, #23]
 800b0f8:	005b      	lsls	r3, r3, #1
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	440b      	add	r3, r1
 800b100:	3230      	adds	r2, #48	; 0x30
 800b102:	b2d2      	uxtb	r2, r2
 800b104:	701a      	strb	r2, [r3, #0]
 800b106:	e00a      	b.n	800b11e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	0f1b      	lsrs	r3, r3, #28
 800b10c:	b2da      	uxtb	r2, r3
 800b10e:	7dfb      	ldrb	r3, [r7, #23]
 800b110:	005b      	lsls	r3, r3, #1
 800b112:	4619      	mov	r1, r3
 800b114:	68bb      	ldr	r3, [r7, #8]
 800b116:	440b      	add	r3, r1
 800b118:	3237      	adds	r2, #55	; 0x37
 800b11a:	b2d2      	uxtb	r2, r2
 800b11c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	011b      	lsls	r3, r3, #4
 800b122:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b124:	7dfb      	ldrb	r3, [r7, #23]
 800b126:	005b      	lsls	r3, r3, #1
 800b128:	3301      	adds	r3, #1
 800b12a:	68ba      	ldr	r2, [r7, #8]
 800b12c:	4413      	add	r3, r2
 800b12e:	2200      	movs	r2, #0
 800b130:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b132:	7dfb      	ldrb	r3, [r7, #23]
 800b134:	3301      	adds	r3, #1
 800b136:	75fb      	strb	r3, [r7, #23]
 800b138:	7dfa      	ldrb	r2, [r7, #23]
 800b13a:	79fb      	ldrb	r3, [r7, #7]
 800b13c:	429a      	cmp	r2, r3
 800b13e:	d3d3      	bcc.n	800b0e8 <IntToUnicode+0x18>
  }
}
 800b140:	bf00      	nop
 800b142:	371c      	adds	r7, #28
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr

0800b14c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b08a      	sub	sp, #40	; 0x28
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b154:	f107 0314 	add.w	r3, r7, #20
 800b158:	2200      	movs	r2, #0
 800b15a:	601a      	str	r2, [r3, #0]
 800b15c:	605a      	str	r2, [r3, #4]
 800b15e:	609a      	str	r2, [r3, #8]
 800b160:	60da      	str	r2, [r3, #12]
 800b162:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b16c:	d14e      	bne.n	800b20c <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b16e:	4b29      	ldr	r3, [pc, #164]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b172:	4a28      	ldr	r2, [pc, #160]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b174:	f043 0301 	orr.w	r3, r3, #1
 800b178:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b17a:	4b26      	ldr	r3, [pc, #152]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b17c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b17e:	f003 0301 	and.w	r3, r3, #1
 800b182:	613b      	str	r3, [r7, #16]
 800b184:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = OTG_FS_DP_Pin|OTG_FS_DM_Pin;
 800b186:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b18a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b18c:	2302      	movs	r3, #2
 800b18e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b190:	2300      	movs	r3, #0
 800b192:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b194:	2303      	movs	r3, #3
 800b196:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b198:	230a      	movs	r3, #10
 800b19a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b19c:	f107 0314 	add.w	r3, r7, #20
 800b1a0:	4619      	mov	r1, r3
 800b1a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b1a6:	f7f9 f9f1 	bl	800458c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b1aa:	4b1a      	ldr	r3, [pc, #104]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1ae:	4a19      	ldr	r2, [pc, #100]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b1b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b1b6:	4b17      	ldr	r3, [pc, #92]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b1be:	60fb      	str	r3, [r7, #12]
 800b1c0:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b1c2:	4b14      	ldr	r3, [pc, #80]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d114      	bne.n	800b1f8 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b1ce:	4b11      	ldr	r3, [pc, #68]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1d2:	4a10      	ldr	r2, [pc, #64]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b1d8:	6593      	str	r3, [r2, #88]	; 0x58
 800b1da:	4b0e      	ldr	r3, [pc, #56]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1e2:	60bb      	str	r3, [r7, #8]
 800b1e4:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800b1e6:	f7fa fcdf 	bl	8005ba8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800b1ea:	4b0a      	ldr	r3, [pc, #40]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1ee:	4a09      	ldr	r2, [pc, #36]	; (800b214 <HAL_PCD_MspInit+0xc8>)
 800b1f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b1f4:	6593      	str	r3, [r2, #88]	; 0x58
 800b1f6:	e001      	b.n	800b1fc <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800b1f8:	f7fa fcd6 	bl	8005ba8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	2100      	movs	r1, #0
 800b200:	2043      	movs	r0, #67	; 0x43
 800b202:	f7f8 febe 	bl	8003f82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b206:	2043      	movs	r0, #67	; 0x43
 800b208:	f7f8 fed7 	bl	8003fba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b20c:	bf00      	nop
 800b20e:	3728      	adds	r7, #40	; 0x28
 800b210:	46bd      	mov	sp, r7
 800b212:	bd80      	pop	{r7, pc}
 800b214:	40021000 	.word	0x40021000

0800b218 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b082      	sub	sp, #8
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800b22c:	4619      	mov	r1, r3
 800b22e:	4610      	mov	r0, r2
 800b230:	f7fe fd0c 	bl	8009c4c <USBD_LL_SetupStage>
}
 800b234:	bf00      	nop
 800b236:	3708      	adds	r7, #8
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}

0800b23c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
 800b244:	460b      	mov	r3, r1
 800b246:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800b24e:	78fa      	ldrb	r2, [r7, #3]
 800b250:	6879      	ldr	r1, [r7, #4]
 800b252:	4613      	mov	r3, r2
 800b254:	00db      	lsls	r3, r3, #3
 800b256:	1a9b      	subs	r3, r3, r2
 800b258:	009b      	lsls	r3, r3, #2
 800b25a:	440b      	add	r3, r1
 800b25c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b260:	681a      	ldr	r2, [r3, #0]
 800b262:	78fb      	ldrb	r3, [r7, #3]
 800b264:	4619      	mov	r1, r3
 800b266:	f7fe fd44 	bl	8009cf2 <USBD_LL_DataOutStage>
}
 800b26a:	bf00      	nop
 800b26c:	3708      	adds	r7, #8
 800b26e:	46bd      	mov	sp, r7
 800b270:	bd80      	pop	{r7, pc}

0800b272 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b272:	b580      	push	{r7, lr}
 800b274:	b082      	sub	sp, #8
 800b276:	af00      	add	r7, sp, #0
 800b278:	6078      	str	r0, [r7, #4]
 800b27a:	460b      	mov	r3, r1
 800b27c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800b284:	78fa      	ldrb	r2, [r7, #3]
 800b286:	6879      	ldr	r1, [r7, #4]
 800b288:	4613      	mov	r3, r2
 800b28a:	00db      	lsls	r3, r3, #3
 800b28c:	1a9b      	subs	r3, r3, r2
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	440b      	add	r3, r1
 800b292:	3348      	adds	r3, #72	; 0x48
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	78fb      	ldrb	r3, [r7, #3]
 800b298:	4619      	mov	r1, r3
 800b29a:	f7fe fd8d 	bl	8009db8 <USBD_LL_DataInStage>
}
 800b29e:	bf00      	nop
 800b2a0:	3708      	adds	r7, #8
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}

0800b2a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2a6:	b580      	push	{r7, lr}
 800b2a8:	b082      	sub	sp, #8
 800b2aa:	af00      	add	r7, sp, #0
 800b2ac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f7fe fe91 	bl	8009fdc <USBD_LL_SOF>
}
 800b2ba:	bf00      	nop
 800b2bc:	3708      	adds	r7, #8
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}

0800b2c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2c2:	b580      	push	{r7, lr}
 800b2c4:	b084      	sub	sp, #16
 800b2c6:	af00      	add	r7, sp, #0
 800b2c8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	68db      	ldr	r3, [r3, #12]
 800b2d2:	2b02      	cmp	r3, #2
 800b2d4:	d001      	beq.n	800b2da <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b2d6:	f7f7 f8a9 	bl	800242c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b2e0:	7bfa      	ldrb	r2, [r7, #15]
 800b2e2:	4611      	mov	r1, r2
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f7fe fe3e 	bl	8009f66 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f7fe fdf7 	bl	8009ee4 <USBD_LL_Reset>
}
 800b2f6:	bf00      	nop
 800b2f8:	3710      	adds	r7, #16
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
	...

0800b300 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b082      	sub	sp, #8
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	687a      	ldr	r2, [r7, #4]
 800b314:	6812      	ldr	r2, [r2, #0]
 800b316:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b31a:	f043 0301 	orr.w	r3, r3, #1
 800b31e:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b326:	4618      	mov	r0, r3
 800b328:	f7fe fe2d 	bl	8009f86 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	6a1b      	ldr	r3, [r3, #32]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d005      	beq.n	800b340 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b334:	4b04      	ldr	r3, [pc, #16]	; (800b348 <HAL_PCD_SuspendCallback+0x48>)
 800b336:	691b      	ldr	r3, [r3, #16]
 800b338:	4a03      	ldr	r2, [pc, #12]	; (800b348 <HAL_PCD_SuspendCallback+0x48>)
 800b33a:	f043 0306 	orr.w	r3, r3, #6
 800b33e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b340:	bf00      	nop
 800b342:	3708      	adds	r7, #8
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	e000ed00 	.word	0xe000ed00

0800b34c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b082      	sub	sp, #8
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	687a      	ldr	r2, [r7, #4]
 800b360:	6812      	ldr	r2, [r2, #0]
 800b362:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b366:	f023 0301 	bic.w	r3, r3, #1
 800b36a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6a1b      	ldr	r3, [r3, #32]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d007      	beq.n	800b384 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b374:	4b08      	ldr	r3, [pc, #32]	; (800b398 <HAL_PCD_ResumeCallback+0x4c>)
 800b376:	691b      	ldr	r3, [r3, #16]
 800b378:	4a07      	ldr	r2, [pc, #28]	; (800b398 <HAL_PCD_ResumeCallback+0x4c>)
 800b37a:	f023 0306 	bic.w	r3, r3, #6
 800b37e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800b380:	f000 fadc 	bl	800b93c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7fe fe10 	bl	8009fb0 <USBD_LL_Resume>
}
 800b390:	bf00      	nop
 800b392:	3708      	adds	r7, #8
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}
 800b398:	e000ed00 	.word	0xe000ed00

0800b39c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b082      	sub	sp, #8
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	460b      	mov	r3, r1
 800b3a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b3ae:	78fa      	ldrb	r2, [r7, #3]
 800b3b0:	4611      	mov	r1, r2
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f7fe fe39 	bl	800a02a <USBD_LL_IsoOUTIncomplete>
}
 800b3b8:	bf00      	nop
 800b3ba:	3708      	adds	r7, #8
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}

0800b3c0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b082      	sub	sp, #8
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b3d2:	78fa      	ldrb	r2, [r7, #3]
 800b3d4:	4611      	mov	r1, r2
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7fe fe1a 	bl	800a010 <USBD_LL_IsoINIncomplete>
}
 800b3dc:	bf00      	nop
 800b3de:	3708      	adds	r7, #8
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}

0800b3e4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b082      	sub	sp, #8
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f7fe fe26 	bl	800a044 <USBD_LL_DevConnected>
}
 800b3f8:	bf00      	nop
 800b3fa:	3708      	adds	r7, #8
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b082      	sub	sp, #8
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b40e:	4618      	mov	r0, r3
 800b410:	f7fe fe23 	bl	800a05a <USBD_LL_DevDisconnected>
}
 800b414:	bf00      	nop
 800b416:	3708      	adds	r7, #8
 800b418:	46bd      	mov	sp, r7
 800b41a:	bd80      	pop	{r7, pc}

0800b41c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b082      	sub	sp, #8
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	781b      	ldrb	r3, [r3, #0]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d139      	bne.n	800b4a0 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b42c:	4a1f      	ldr	r2, [pc, #124]	; (800b4ac <USBD_LL_Init+0x90>)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	4a1d      	ldr	r2, [pc, #116]	; (800b4ac <USBD_LL_Init+0x90>)
 800b438:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b43c:	4b1b      	ldr	r3, [pc, #108]	; (800b4ac <USBD_LL_Init+0x90>)
 800b43e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b442:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800b444:	4b19      	ldr	r3, [pc, #100]	; (800b4ac <USBD_LL_Init+0x90>)
 800b446:	2206      	movs	r2, #6
 800b448:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b44a:	4b18      	ldr	r3, [pc, #96]	; (800b4ac <USBD_LL_Init+0x90>)
 800b44c:	2202      	movs	r2, #2
 800b44e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b450:	4b16      	ldr	r3, [pc, #88]	; (800b4ac <USBD_LL_Init+0x90>)
 800b452:	2200      	movs	r2, #0
 800b454:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b456:	4b15      	ldr	r3, [pc, #84]	; (800b4ac <USBD_LL_Init+0x90>)
 800b458:	2200      	movs	r2, #0
 800b45a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b45c:	4b13      	ldr	r3, [pc, #76]	; (800b4ac <USBD_LL_Init+0x90>)
 800b45e:	2200      	movs	r2, #0
 800b460:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800b462:	4b12      	ldr	r3, [pc, #72]	; (800b4ac <USBD_LL_Init+0x90>)
 800b464:	2200      	movs	r2, #0
 800b466:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b468:	4b10      	ldr	r3, [pc, #64]	; (800b4ac <USBD_LL_Init+0x90>)
 800b46a:	2200      	movs	r2, #0
 800b46c:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b46e:	4b0f      	ldr	r3, [pc, #60]	; (800b4ac <USBD_LL_Init+0x90>)
 800b470:	2200      	movs	r2, #0
 800b472:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b474:	480d      	ldr	r0, [pc, #52]	; (800b4ac <USBD_LL_Init+0x90>)
 800b476:	f7f9 fa33 	bl	80048e0 <HAL_PCD_Init>
 800b47a:	4603      	mov	r3, r0
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d001      	beq.n	800b484 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800b480:	f7f6 ffd4 	bl	800242c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b484:	2180      	movs	r1, #128	; 0x80
 800b486:	4809      	ldr	r0, [pc, #36]	; (800b4ac <USBD_LL_Init+0x90>)
 800b488:	f7fa fa95 	bl	80059b6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b48c:	2240      	movs	r2, #64	; 0x40
 800b48e:	2100      	movs	r1, #0
 800b490:	4806      	ldr	r0, [pc, #24]	; (800b4ac <USBD_LL_Init+0x90>)
 800b492:	f7fa fa49 	bl	8005928 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b496:	2280      	movs	r2, #128	; 0x80
 800b498:	2101      	movs	r1, #1
 800b49a:	4804      	ldr	r0, [pc, #16]	; (800b4ac <USBD_LL_Init+0x90>)
 800b49c:	f7fa fa44 	bl	8005928 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b4a0:	2300      	movs	r3, #0
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3708      	adds	r7, #8
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}
 800b4aa:	bf00      	nop
 800b4ac:	20001d08 	.word	0x20001d08

0800b4b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b084      	sub	sp, #16
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7f9 fb2e 	bl	8004b28 <HAL_PCD_Start>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b4d0:	7bbb      	ldrb	r3, [r7, #14]
 800b4d2:	2b03      	cmp	r3, #3
 800b4d4:	d816      	bhi.n	800b504 <USBD_LL_Start+0x54>
 800b4d6:	a201      	add	r2, pc, #4	; (adr r2, 800b4dc <USBD_LL_Start+0x2c>)
 800b4d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4dc:	0800b4ed 	.word	0x0800b4ed
 800b4e0:	0800b4f3 	.word	0x0800b4f3
 800b4e4:	0800b4f9 	.word	0x0800b4f9
 800b4e8:	0800b4ff 	.word	0x0800b4ff
    case HAL_OK :
      usb_status = USBD_OK;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b4f0:	e00b      	b.n	800b50a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b4f2:	2303      	movs	r3, #3
 800b4f4:	73fb      	strb	r3, [r7, #15]
    break;
 800b4f6:	e008      	b.n	800b50a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	73fb      	strb	r3, [r7, #15]
    break;
 800b4fc:	e005      	b.n	800b50a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b4fe:	2303      	movs	r3, #3
 800b500:	73fb      	strb	r3, [r7, #15]
    break;
 800b502:	e002      	b.n	800b50a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800b504:	2303      	movs	r3, #3
 800b506:	73fb      	strb	r3, [r7, #15]
    break;
 800b508:	bf00      	nop
  }
  return usb_status;
 800b50a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3710      	adds	r7, #16
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}

0800b514 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b084      	sub	sp, #16
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
 800b51c:	4608      	mov	r0, r1
 800b51e:	4611      	mov	r1, r2
 800b520:	461a      	mov	r2, r3
 800b522:	4603      	mov	r3, r0
 800b524:	70fb      	strb	r3, [r7, #3]
 800b526:	460b      	mov	r3, r1
 800b528:	70bb      	strb	r3, [r7, #2]
 800b52a:	4613      	mov	r3, r2
 800b52c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b52e:	2300      	movs	r3, #0
 800b530:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b532:	2300      	movs	r3, #0
 800b534:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b53c:	78bb      	ldrb	r3, [r7, #2]
 800b53e:	883a      	ldrh	r2, [r7, #0]
 800b540:	78f9      	ldrb	r1, [r7, #3]
 800b542:	f7f9 fee9 	bl	8005318 <HAL_PCD_EP_Open>
 800b546:	4603      	mov	r3, r0
 800b548:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b54a:	7bbb      	ldrb	r3, [r7, #14]
 800b54c:	2b03      	cmp	r3, #3
 800b54e:	d817      	bhi.n	800b580 <USBD_LL_OpenEP+0x6c>
 800b550:	a201      	add	r2, pc, #4	; (adr r2, 800b558 <USBD_LL_OpenEP+0x44>)
 800b552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b556:	bf00      	nop
 800b558:	0800b569 	.word	0x0800b569
 800b55c:	0800b56f 	.word	0x0800b56f
 800b560:	0800b575 	.word	0x0800b575
 800b564:	0800b57b 	.word	0x0800b57b
    case HAL_OK :
      usb_status = USBD_OK;
 800b568:	2300      	movs	r3, #0
 800b56a:	73fb      	strb	r3, [r7, #15]
    break;
 800b56c:	e00b      	b.n	800b586 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b56e:	2303      	movs	r3, #3
 800b570:	73fb      	strb	r3, [r7, #15]
    break;
 800b572:	e008      	b.n	800b586 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b574:	2301      	movs	r3, #1
 800b576:	73fb      	strb	r3, [r7, #15]
    break;
 800b578:	e005      	b.n	800b586 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b57a:	2303      	movs	r3, #3
 800b57c:	73fb      	strb	r3, [r7, #15]
    break;
 800b57e:	e002      	b.n	800b586 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800b580:	2303      	movs	r3, #3
 800b582:	73fb      	strb	r3, [r7, #15]
    break;
 800b584:	bf00      	nop
  }
  return usb_status;
 800b586:	7bfb      	ldrb	r3, [r7, #15]
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3710      	adds	r7, #16
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	460b      	mov	r3, r1
 800b59a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b59c:	2300      	movs	r3, #0
 800b59e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b5aa:	78fa      	ldrb	r2, [r7, #3]
 800b5ac:	4611      	mov	r1, r2
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f7f9 ff1a 	bl	80053e8 <HAL_PCD_EP_Close>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b5b8:	7bbb      	ldrb	r3, [r7, #14]
 800b5ba:	2b03      	cmp	r3, #3
 800b5bc:	d816      	bhi.n	800b5ec <USBD_LL_CloseEP+0x5c>
 800b5be:	a201      	add	r2, pc, #4	; (adr r2, 800b5c4 <USBD_LL_CloseEP+0x34>)
 800b5c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5c4:	0800b5d5 	.word	0x0800b5d5
 800b5c8:	0800b5db 	.word	0x0800b5db
 800b5cc:	0800b5e1 	.word	0x0800b5e1
 800b5d0:	0800b5e7 	.word	0x0800b5e7
    case HAL_OK :
      usb_status = USBD_OK;
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	73fb      	strb	r3, [r7, #15]
    break;
 800b5d8:	e00b      	b.n	800b5f2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b5da:	2303      	movs	r3, #3
 800b5dc:	73fb      	strb	r3, [r7, #15]
    break;
 800b5de:	e008      	b.n	800b5f2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	73fb      	strb	r3, [r7, #15]
    break;
 800b5e4:	e005      	b.n	800b5f2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b5e6:	2303      	movs	r3, #3
 800b5e8:	73fb      	strb	r3, [r7, #15]
    break;
 800b5ea:	e002      	b.n	800b5f2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b5ec:	2303      	movs	r3, #3
 800b5ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b5f0:	bf00      	nop
  }
  return usb_status;
 800b5f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3710      	adds	r7, #16
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b084      	sub	sp, #16
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	460b      	mov	r3, r1
 800b606:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b608:	2300      	movs	r3, #0
 800b60a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b60c:	2300      	movs	r3, #0
 800b60e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b616:	78fa      	ldrb	r2, [r7, #3]
 800b618:	4611      	mov	r1, r2
 800b61a:	4618      	mov	r0, r3
 800b61c:	f7f9 ffc1 	bl	80055a2 <HAL_PCD_EP_SetStall>
 800b620:	4603      	mov	r3, r0
 800b622:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b624:	7bbb      	ldrb	r3, [r7, #14]
 800b626:	2b03      	cmp	r3, #3
 800b628:	d816      	bhi.n	800b658 <USBD_LL_StallEP+0x5c>
 800b62a:	a201      	add	r2, pc, #4	; (adr r2, 800b630 <USBD_LL_StallEP+0x34>)
 800b62c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b630:	0800b641 	.word	0x0800b641
 800b634:	0800b647 	.word	0x0800b647
 800b638:	0800b64d 	.word	0x0800b64d
 800b63c:	0800b653 	.word	0x0800b653
    case HAL_OK :
      usb_status = USBD_OK;
 800b640:	2300      	movs	r3, #0
 800b642:	73fb      	strb	r3, [r7, #15]
    break;
 800b644:	e00b      	b.n	800b65e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b646:	2303      	movs	r3, #3
 800b648:	73fb      	strb	r3, [r7, #15]
    break;
 800b64a:	e008      	b.n	800b65e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b64c:	2301      	movs	r3, #1
 800b64e:	73fb      	strb	r3, [r7, #15]
    break;
 800b650:	e005      	b.n	800b65e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b652:	2303      	movs	r3, #3
 800b654:	73fb      	strb	r3, [r7, #15]
    break;
 800b656:	e002      	b.n	800b65e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b658:	2303      	movs	r3, #3
 800b65a:	73fb      	strb	r3, [r7, #15]
    break;
 800b65c:	bf00      	nop
  }
  return usb_status;
 800b65e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b660:	4618      	mov	r0, r3
 800b662:	3710      	adds	r7, #16
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}

0800b668 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b084      	sub	sp, #16
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	460b      	mov	r3, r1
 800b672:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b674:	2300      	movs	r3, #0
 800b676:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b678:	2300      	movs	r3, #0
 800b67a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b682:	78fa      	ldrb	r2, [r7, #3]
 800b684:	4611      	mov	r1, r2
 800b686:	4618      	mov	r0, r3
 800b688:	f7f9 ffed 	bl	8005666 <HAL_PCD_EP_ClrStall>
 800b68c:	4603      	mov	r3, r0
 800b68e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b690:	7bbb      	ldrb	r3, [r7, #14]
 800b692:	2b03      	cmp	r3, #3
 800b694:	d816      	bhi.n	800b6c4 <USBD_LL_ClearStallEP+0x5c>
 800b696:	a201      	add	r2, pc, #4	; (adr r2, 800b69c <USBD_LL_ClearStallEP+0x34>)
 800b698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b69c:	0800b6ad 	.word	0x0800b6ad
 800b6a0:	0800b6b3 	.word	0x0800b6b3
 800b6a4:	0800b6b9 	.word	0x0800b6b9
 800b6a8:	0800b6bf 	.word	0x0800b6bf
    case HAL_OK :
      usb_status = USBD_OK;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	73fb      	strb	r3, [r7, #15]
    break;
 800b6b0:	e00b      	b.n	800b6ca <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b6b2:	2303      	movs	r3, #3
 800b6b4:	73fb      	strb	r3, [r7, #15]
    break;
 800b6b6:	e008      	b.n	800b6ca <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	73fb      	strb	r3, [r7, #15]
    break;
 800b6bc:	e005      	b.n	800b6ca <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b6be:	2303      	movs	r3, #3
 800b6c0:	73fb      	strb	r3, [r7, #15]
    break;
 800b6c2:	e002      	b.n	800b6ca <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b6c4:	2303      	movs	r3, #3
 800b6c6:	73fb      	strb	r3, [r7, #15]
    break;
 800b6c8:	bf00      	nop
  }
  return usb_status;
 800b6ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3710      	adds	r7, #16
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}

0800b6d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b085      	sub	sp, #20
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	460b      	mov	r3, r1
 800b6de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b6e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b6e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	da0b      	bge.n	800b708 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b6f0:	78fb      	ldrb	r3, [r7, #3]
 800b6f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b6f6:	68f9      	ldr	r1, [r7, #12]
 800b6f8:	4613      	mov	r3, r2
 800b6fa:	00db      	lsls	r3, r3, #3
 800b6fc:	1a9b      	subs	r3, r3, r2
 800b6fe:	009b      	lsls	r3, r3, #2
 800b700:	440b      	add	r3, r1
 800b702:	333e      	adds	r3, #62	; 0x3e
 800b704:	781b      	ldrb	r3, [r3, #0]
 800b706:	e00b      	b.n	800b720 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b708:	78fb      	ldrb	r3, [r7, #3]
 800b70a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b70e:	68f9      	ldr	r1, [r7, #12]
 800b710:	4613      	mov	r3, r2
 800b712:	00db      	lsls	r3, r3, #3
 800b714:	1a9b      	subs	r3, r3, r2
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	440b      	add	r3, r1
 800b71a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b71e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b720:	4618      	mov	r0, r3
 800b722:	3714      	adds	r7, #20
 800b724:	46bd      	mov	sp, r7
 800b726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72a:	4770      	bx	lr

0800b72c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
 800b734:	460b      	mov	r3, r1
 800b736:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b738:	2300      	movs	r3, #0
 800b73a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b73c:	2300      	movs	r3, #0
 800b73e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b746:	78fa      	ldrb	r2, [r7, #3]
 800b748:	4611      	mov	r1, r2
 800b74a:	4618      	mov	r0, r3
 800b74c:	f7f9 fdbf 	bl	80052ce <HAL_PCD_SetAddress>
 800b750:	4603      	mov	r3, r0
 800b752:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b754:	7bbb      	ldrb	r3, [r7, #14]
 800b756:	2b03      	cmp	r3, #3
 800b758:	d816      	bhi.n	800b788 <USBD_LL_SetUSBAddress+0x5c>
 800b75a:	a201      	add	r2, pc, #4	; (adr r2, 800b760 <USBD_LL_SetUSBAddress+0x34>)
 800b75c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b760:	0800b771 	.word	0x0800b771
 800b764:	0800b777 	.word	0x0800b777
 800b768:	0800b77d 	.word	0x0800b77d
 800b76c:	0800b783 	.word	0x0800b783
    case HAL_OK :
      usb_status = USBD_OK;
 800b770:	2300      	movs	r3, #0
 800b772:	73fb      	strb	r3, [r7, #15]
    break;
 800b774:	e00b      	b.n	800b78e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b776:	2303      	movs	r3, #3
 800b778:	73fb      	strb	r3, [r7, #15]
    break;
 800b77a:	e008      	b.n	800b78e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b77c:	2301      	movs	r3, #1
 800b77e:	73fb      	strb	r3, [r7, #15]
    break;
 800b780:	e005      	b.n	800b78e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b782:	2303      	movs	r3, #3
 800b784:	73fb      	strb	r3, [r7, #15]
    break;
 800b786:	e002      	b.n	800b78e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800b788:	2303      	movs	r3, #3
 800b78a:	73fb      	strb	r3, [r7, #15]
    break;
 800b78c:	bf00      	nop
  }
  return usb_status;
 800b78e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b790:	4618      	mov	r0, r3
 800b792:	3710      	adds	r7, #16
 800b794:	46bd      	mov	sp, r7
 800b796:	bd80      	pop	{r7, pc}

0800b798 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b086      	sub	sp, #24
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	60f8      	str	r0, [r7, #12]
 800b7a0:	607a      	str	r2, [r7, #4]
 800b7a2:	603b      	str	r3, [r7, #0]
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b7b6:	7af9      	ldrb	r1, [r7, #11]
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	687a      	ldr	r2, [r7, #4]
 800b7bc:	f7f9 feb4 	bl	8005528 <HAL_PCD_EP_Transmit>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800b7c4:	7dbb      	ldrb	r3, [r7, #22]
 800b7c6:	2b03      	cmp	r3, #3
 800b7c8:	d816      	bhi.n	800b7f8 <USBD_LL_Transmit+0x60>
 800b7ca:	a201      	add	r2, pc, #4	; (adr r2, 800b7d0 <USBD_LL_Transmit+0x38>)
 800b7cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7d0:	0800b7e1 	.word	0x0800b7e1
 800b7d4:	0800b7e7 	.word	0x0800b7e7
 800b7d8:	0800b7ed 	.word	0x0800b7ed
 800b7dc:	0800b7f3 	.word	0x0800b7f3
    case HAL_OK :
      usb_status = USBD_OK;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	75fb      	strb	r3, [r7, #23]
    break;
 800b7e4:	e00b      	b.n	800b7fe <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b7e6:	2303      	movs	r3, #3
 800b7e8:	75fb      	strb	r3, [r7, #23]
    break;
 800b7ea:	e008      	b.n	800b7fe <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	75fb      	strb	r3, [r7, #23]
    break;
 800b7f0:	e005      	b.n	800b7fe <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b7f2:	2303      	movs	r3, #3
 800b7f4:	75fb      	strb	r3, [r7, #23]
    break;
 800b7f6:	e002      	b.n	800b7fe <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800b7f8:	2303      	movs	r3, #3
 800b7fa:	75fb      	strb	r3, [r7, #23]
    break;
 800b7fc:	bf00      	nop
  }
  return usb_status;
 800b7fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800b800:	4618      	mov	r0, r3
 800b802:	3718      	adds	r7, #24
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}

0800b808 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b086      	sub	sp, #24
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	60f8      	str	r0, [r7, #12]
 800b810:	607a      	str	r2, [r7, #4]
 800b812:	603b      	str	r3, [r7, #0]
 800b814:	460b      	mov	r3, r1
 800b816:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b818:	2300      	movs	r3, #0
 800b81a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b81c:	2300      	movs	r3, #0
 800b81e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b826:	7af9      	ldrb	r1, [r7, #11]
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	687a      	ldr	r2, [r7, #4]
 800b82c:	f7f9 fe26 	bl	800547c <HAL_PCD_EP_Receive>
 800b830:	4603      	mov	r3, r0
 800b832:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800b834:	7dbb      	ldrb	r3, [r7, #22]
 800b836:	2b03      	cmp	r3, #3
 800b838:	d816      	bhi.n	800b868 <USBD_LL_PrepareReceive+0x60>
 800b83a:	a201      	add	r2, pc, #4	; (adr r2, 800b840 <USBD_LL_PrepareReceive+0x38>)
 800b83c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b840:	0800b851 	.word	0x0800b851
 800b844:	0800b857 	.word	0x0800b857
 800b848:	0800b85d 	.word	0x0800b85d
 800b84c:	0800b863 	.word	0x0800b863
    case HAL_OK :
      usb_status = USBD_OK;
 800b850:	2300      	movs	r3, #0
 800b852:	75fb      	strb	r3, [r7, #23]
    break;
 800b854:	e00b      	b.n	800b86e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b856:	2303      	movs	r3, #3
 800b858:	75fb      	strb	r3, [r7, #23]
    break;
 800b85a:	e008      	b.n	800b86e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b85c:	2301      	movs	r3, #1
 800b85e:	75fb      	strb	r3, [r7, #23]
    break;
 800b860:	e005      	b.n	800b86e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b862:	2303      	movs	r3, #3
 800b864:	75fb      	strb	r3, [r7, #23]
    break;
 800b866:	e002      	b.n	800b86e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800b868:	2303      	movs	r3, #3
 800b86a:	75fb      	strb	r3, [r7, #23]
    break;
 800b86c:	bf00      	nop
  }
  return usb_status;
 800b86e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b870:	4618      	mov	r0, r3
 800b872:	3718      	adds	r7, #24
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	460b      	mov	r3, r1
 800b882:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b88a:	78fa      	ldrb	r2, [r7, #3]
 800b88c:	4611      	mov	r1, r2
 800b88e:	4618      	mov	r0, r3
 800b890:	f7f9 fe32 	bl	80054f8 <HAL_PCD_EP_GetRxCount>
 800b894:	4603      	mov	r3, r0
}
 800b896:	4618      	mov	r0, r3
 800b898:	3708      	adds	r7, #8
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
	...

0800b8a0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b082      	sub	sp, #8
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
 800b8a8:	460b      	mov	r3, r1
 800b8aa:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b8ac:	78fb      	ldrb	r3, [r7, #3]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d002      	beq.n	800b8b8 <HAL_PCDEx_LPM_Callback+0x18>
 800b8b2:	2b01      	cmp	r3, #1
 800b8b4:	d01f      	beq.n	800b8f6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b8b6:	e03b      	b.n	800b930 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6a1b      	ldr	r3, [r3, #32]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d007      	beq.n	800b8d0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b8c0:	f000 f83c 	bl	800b93c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b8c4:	4b1c      	ldr	r3, [pc, #112]	; (800b938 <HAL_PCDEx_LPM_Callback+0x98>)
 800b8c6:	691b      	ldr	r3, [r3, #16]
 800b8c8:	4a1b      	ldr	r2, [pc, #108]	; (800b938 <HAL_PCDEx_LPM_Callback+0x98>)
 800b8ca:	f023 0306 	bic.w	r3, r3, #6
 800b8ce:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	687a      	ldr	r2, [r7, #4]
 800b8dc:	6812      	ldr	r2, [r2, #0]
 800b8de:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b8e2:	f023 0301 	bic.w	r3, r3, #1
 800b8e6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f7fe fb5e 	bl	8009fb0 <USBD_LL_Resume>
    break;
 800b8f4:	e01c      	b.n	800b930 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	687a      	ldr	r2, [r7, #4]
 800b902:	6812      	ldr	r2, [r2, #0]
 800b904:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b908:	f043 0301 	orr.w	r3, r3, #1
 800b90c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b914:	4618      	mov	r0, r3
 800b916:	f7fe fb36 	bl	8009f86 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6a1b      	ldr	r3, [r3, #32]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d005      	beq.n	800b92e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b922:	4b05      	ldr	r3, [pc, #20]	; (800b938 <HAL_PCDEx_LPM_Callback+0x98>)
 800b924:	691b      	ldr	r3, [r3, #16]
 800b926:	4a04      	ldr	r2, [pc, #16]	; (800b938 <HAL_PCDEx_LPM_Callback+0x98>)
 800b928:	f043 0306 	orr.w	r3, r3, #6
 800b92c:	6113      	str	r3, [r2, #16]
    break;
 800b92e:	bf00      	nop
}
 800b930:	bf00      	nop
 800b932:	3708      	adds	r7, #8
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}
 800b938:	e000ed00 	.word	0xe000ed00

0800b93c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b940:	f7f6 f932 	bl	8001ba8 <SystemClock_Config>
}
 800b944:	bf00      	nop
 800b946:	bd80      	pop	{r7, pc}

0800b948 <arm_rfft_fast_init_f32>:
 800b948:	084b      	lsrs	r3, r1, #1
 800b94a:	2b80      	cmp	r3, #128	; 0x80
 800b94c:	b410      	push	{r4}
 800b94e:	8201      	strh	r1, [r0, #16]
 800b950:	8003      	strh	r3, [r0, #0]
 800b952:	d047      	beq.n	800b9e4 <arm_rfft_fast_init_f32+0x9c>
 800b954:	d917      	bls.n	800b986 <arm_rfft_fast_init_f32+0x3e>
 800b956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b95a:	d03d      	beq.n	800b9d8 <arm_rfft_fast_init_f32+0x90>
 800b95c:	d929      	bls.n	800b9b2 <arm_rfft_fast_init_f32+0x6a>
 800b95e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b962:	d020      	beq.n	800b9a6 <arm_rfft_fast_init_f32+0x5e>
 800b964:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b968:	d113      	bne.n	800b992 <arm_rfft_fast_init_f32+0x4a>
 800b96a:	4921      	ldr	r1, [pc, #132]	; (800b9f0 <arm_rfft_fast_init_f32+0xa8>)
 800b96c:	4a21      	ldr	r2, [pc, #132]	; (800b9f4 <arm_rfft_fast_init_f32+0xac>)
 800b96e:	4b22      	ldr	r3, [pc, #136]	; (800b9f8 <arm_rfft_fast_init_f32+0xb0>)
 800b970:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800b974:	8184      	strh	r4, [r0, #12]
 800b976:	6081      	str	r1, [r0, #8]
 800b978:	6042      	str	r2, [r0, #4]
 800b97a:	6143      	str	r3, [r0, #20]
 800b97c:	2000      	movs	r0, #0
 800b97e:	b240      	sxtb	r0, r0
 800b980:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b984:	4770      	bx	lr
 800b986:	2b20      	cmp	r3, #32
 800b988:	d01c      	beq.n	800b9c4 <arm_rfft_fast_init_f32+0x7c>
 800b98a:	2b40      	cmp	r3, #64	; 0x40
 800b98c:	d006      	beq.n	800b99c <arm_rfft_fast_init_f32+0x54>
 800b98e:	2b10      	cmp	r3, #16
 800b990:	d01d      	beq.n	800b9ce <arm_rfft_fast_init_f32+0x86>
 800b992:	20ff      	movs	r0, #255	; 0xff
 800b994:	b240      	sxtb	r0, r0
 800b996:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b99a:	4770      	bx	lr
 800b99c:	2438      	movs	r4, #56	; 0x38
 800b99e:	4917      	ldr	r1, [pc, #92]	; (800b9fc <arm_rfft_fast_init_f32+0xb4>)
 800b9a0:	4a17      	ldr	r2, [pc, #92]	; (800ba00 <arm_rfft_fast_init_f32+0xb8>)
 800b9a2:	4b18      	ldr	r3, [pc, #96]	; (800ba04 <arm_rfft_fast_init_f32+0xbc>)
 800b9a4:	e7e6      	b.n	800b974 <arm_rfft_fast_init_f32+0x2c>
 800b9a6:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800b9aa:	4917      	ldr	r1, [pc, #92]	; (800ba08 <arm_rfft_fast_init_f32+0xc0>)
 800b9ac:	4a17      	ldr	r2, [pc, #92]	; (800ba0c <arm_rfft_fast_init_f32+0xc4>)
 800b9ae:	4b18      	ldr	r3, [pc, #96]	; (800ba10 <arm_rfft_fast_init_f32+0xc8>)
 800b9b0:	e7e0      	b.n	800b974 <arm_rfft_fast_init_f32+0x2c>
 800b9b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9b6:	d1ec      	bne.n	800b992 <arm_rfft_fast_init_f32+0x4a>
 800b9b8:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800b9bc:	4915      	ldr	r1, [pc, #84]	; (800ba14 <arm_rfft_fast_init_f32+0xcc>)
 800b9be:	4a16      	ldr	r2, [pc, #88]	; (800ba18 <arm_rfft_fast_init_f32+0xd0>)
 800b9c0:	4b16      	ldr	r3, [pc, #88]	; (800ba1c <arm_rfft_fast_init_f32+0xd4>)
 800b9c2:	e7d7      	b.n	800b974 <arm_rfft_fast_init_f32+0x2c>
 800b9c4:	2430      	movs	r4, #48	; 0x30
 800b9c6:	4916      	ldr	r1, [pc, #88]	; (800ba20 <arm_rfft_fast_init_f32+0xd8>)
 800b9c8:	4a16      	ldr	r2, [pc, #88]	; (800ba24 <arm_rfft_fast_init_f32+0xdc>)
 800b9ca:	4b17      	ldr	r3, [pc, #92]	; (800ba28 <arm_rfft_fast_init_f32+0xe0>)
 800b9cc:	e7d2      	b.n	800b974 <arm_rfft_fast_init_f32+0x2c>
 800b9ce:	2414      	movs	r4, #20
 800b9d0:	4916      	ldr	r1, [pc, #88]	; (800ba2c <arm_rfft_fast_init_f32+0xe4>)
 800b9d2:	4a17      	ldr	r2, [pc, #92]	; (800ba30 <arm_rfft_fast_init_f32+0xe8>)
 800b9d4:	4b17      	ldr	r3, [pc, #92]	; (800ba34 <arm_rfft_fast_init_f32+0xec>)
 800b9d6:	e7cd      	b.n	800b974 <arm_rfft_fast_init_f32+0x2c>
 800b9d8:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800b9dc:	4916      	ldr	r1, [pc, #88]	; (800ba38 <arm_rfft_fast_init_f32+0xf0>)
 800b9de:	4a17      	ldr	r2, [pc, #92]	; (800ba3c <arm_rfft_fast_init_f32+0xf4>)
 800b9e0:	4b17      	ldr	r3, [pc, #92]	; (800ba40 <arm_rfft_fast_init_f32+0xf8>)
 800b9e2:	e7c7      	b.n	800b974 <arm_rfft_fast_init_f32+0x2c>
 800b9e4:	24d0      	movs	r4, #208	; 0xd0
 800b9e6:	4917      	ldr	r1, [pc, #92]	; (800ba44 <arm_rfft_fast_init_f32+0xfc>)
 800b9e8:	4a17      	ldr	r2, [pc, #92]	; (800ba48 <arm_rfft_fast_init_f32+0x100>)
 800b9ea:	4b18      	ldr	r3, [pc, #96]	; (800ba4c <arm_rfft_fast_init_f32+0x104>)
 800b9ec:	e7c2      	b.n	800b974 <arm_rfft_fast_init_f32+0x2c>
 800b9ee:	bf00      	nop
 800b9f0:	0801cc78 	.word	0x0801cc78
 800b9f4:	0800de70 	.word	0x0800de70
 800b9f8:	08013fe0 	.word	0x08013fe0
 800b9fc:	08011f70 	.word	0x08011f70
 800ba00:	0801ea38 	.word	0x0801ea38
 800ba04:	08020f28 	.word	0x08020f28
 800ba08:	0801a960 	.word	0x0801a960
 800ba0c:	08018860 	.word	0x08018860
 800ba10:	08011fe0 	.word	0x08011fe0
 800ba14:	08020bb8 	.word	0x08020bb8
 800ba18:	08017fe0 	.word	0x08017fe0
 800ba1c:	0801ec38 	.word	0x0801ec38
 800ba20:	0801b818 	.word	0x0801b818
 800ba24:	0801a860 	.word	0x0801a860
 800ba28:	08011e70 	.word	0x08011e70
 800ba2c:	0801b770 	.word	0x0801b770
 800ba30:	080187e0 	.word	0x080187e0
 800ba34:	0801b798 	.word	0x0801b798
 800ba38:	0801f438 	.word	0x0801f438
 800ba3c:	0801bc78 	.word	0x0801bc78
 800ba40:	0801f7b8 	.word	0x0801f7b8
 800ba44:	08021128 	.word	0x08021128
 800ba48:	0801b878 	.word	0x0801b878
 800ba4c:	080207b8 	.word	0x080207b8

0800ba50 <arm_rfft_fast_f32>:
 800ba50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba54:	8a06      	ldrh	r6, [r0, #16]
 800ba56:	0876      	lsrs	r6, r6, #1
 800ba58:	4607      	mov	r7, r0
 800ba5a:	4615      	mov	r5, r2
 800ba5c:	8006      	strh	r6, [r0, #0]
 800ba5e:	460c      	mov	r4, r1
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d15c      	bne.n	800bb1e <arm_rfft_fast_f32+0xce>
 800ba64:	461a      	mov	r2, r3
 800ba66:	2301      	movs	r3, #1
 800ba68:	f000 fbe6 	bl	800c238 <arm_cfft_f32>
 800ba6c:	edd4 7a00 	vldr	s15, [r4]
 800ba70:	ed94 7a01 	vldr	s14, [r4, #4]
 800ba74:	883e      	ldrh	r6, [r7, #0]
 800ba76:	6978      	ldr	r0, [r7, #20]
 800ba78:	ee37 7a07 	vadd.f32	s14, s14, s14
 800ba7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ba80:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800ba84:	ee77 6a87 	vadd.f32	s13, s15, s14
 800ba88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba8c:	3e01      	subs	r6, #1
 800ba8e:	ee26 7aa3 	vmul.f32	s14, s13, s7
 800ba92:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ba96:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800ba9a:	ed85 7a00 	vstr	s14, [r5]
 800ba9e:	edc5 7a01 	vstr	s15, [r5, #4]
 800baa2:	3010      	adds	r0, #16
 800baa4:	f105 0210 	add.w	r2, r5, #16
 800baa8:	3b08      	subs	r3, #8
 800baaa:	f104 0110 	add.w	r1, r4, #16
 800baae:	ed51 4a02 	vldr	s9, [r1, #-8]
 800bab2:	ed93 5a02 	vldr	s10, [r3, #8]
 800bab6:	ed11 7a01 	vldr	s14, [r1, #-4]
 800baba:	ed10 6a02 	vldr	s12, [r0, #-8]
 800babe:	edd3 5a03 	vldr	s11, [r3, #12]
 800bac2:	ed50 6a01 	vldr	s13, [r0, #-4]
 800bac6:	ee75 7a64 	vsub.f32	s15, s10, s9
 800baca:	ee35 4a87 	vadd.f32	s8, s11, s14
 800bace:	ee35 5a24 	vadd.f32	s10, s10, s9
 800bad2:	ee77 5a65 	vsub.f32	s11, s14, s11
 800bad6:	ee66 4a27 	vmul.f32	s9, s12, s15
 800bada:	ee26 7aa7 	vmul.f32	s14, s13, s15
 800bade:	ee34 5a85 	vadd.f32	s10, s9, s10
 800bae2:	ee26 6a04 	vmul.f32	s12, s12, s8
 800bae6:	ee66 6a84 	vmul.f32	s13, s13, s8
 800baea:	ee77 7a25 	vadd.f32	s15, s14, s11
 800baee:	ee76 6a85 	vadd.f32	s13, s13, s10
 800baf2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800baf6:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800bafa:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800bafe:	3e01      	subs	r6, #1
 800bb00:	ed42 6a02 	vstr	s13, [r2, #-8]
 800bb04:	ed42 7a01 	vstr	s15, [r2, #-4]
 800bb08:	f1a3 0308 	sub.w	r3, r3, #8
 800bb0c:	f101 0108 	add.w	r1, r1, #8
 800bb10:	f100 0008 	add.w	r0, r0, #8
 800bb14:	f102 0208 	add.w	r2, r2, #8
 800bb18:	d1c9      	bne.n	800baae <arm_rfft_fast_f32+0x5e>
 800bb1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb1e:	edd1 7a00 	vldr	s15, [r1]
 800bb22:	edd1 6a01 	vldr	s13, [r1, #4]
 800bb26:	6941      	ldr	r1, [r0, #20]
 800bb28:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bb2c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bb30:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800bb34:	ee27 7a23 	vmul.f32	s14, s14, s7
 800bb38:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800bb3c:	3e01      	subs	r6, #1
 800bb3e:	ed82 7a00 	vstr	s14, [r2]
 800bb42:	edc2 7a01 	vstr	s15, [r2, #4]
 800bb46:	00f0      	lsls	r0, r6, #3
 800bb48:	b3ee      	cbz	r6, 800bbc6 <arm_rfft_fast_f32+0x176>
 800bb4a:	3808      	subs	r0, #8
 800bb4c:	f101 0e10 	add.w	lr, r1, #16
 800bb50:	4420      	add	r0, r4
 800bb52:	f104 0110 	add.w	r1, r4, #16
 800bb56:	f102 0c10 	add.w	ip, r2, #16
 800bb5a:	ed90 7a02 	vldr	s14, [r0, #8]
 800bb5e:	ed51 6a02 	vldr	s13, [r1, #-8]
 800bb62:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800bb66:	ed90 4a03 	vldr	s8, [r0, #12]
 800bb6a:	ed11 5a01 	vldr	s10, [r1, #-4]
 800bb6e:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800bb72:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800bb76:	ee74 4a05 	vadd.f32	s9, s8, s10
 800bb7a:	ee26 3a27 	vmul.f32	s6, s12, s15
 800bb7e:	ee77 6a26 	vadd.f32	s13, s14, s13
 800bb82:	ee35 5a44 	vsub.f32	s10, s10, s8
 800bb86:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800bb8a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800bb8e:	ee77 7a05 	vadd.f32	s15, s14, s10
 800bb92:	ee26 6a24 	vmul.f32	s12, s12, s9
 800bb96:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800bb9a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800bb9e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800bba2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800bba6:	ee27 7a23 	vmul.f32	s14, s14, s7
 800bbaa:	3e01      	subs	r6, #1
 800bbac:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800bbb0:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800bbb4:	f1a0 0008 	sub.w	r0, r0, #8
 800bbb8:	f101 0108 	add.w	r1, r1, #8
 800bbbc:	f10e 0e08 	add.w	lr, lr, #8
 800bbc0:	f10c 0c08 	add.w	ip, ip, #8
 800bbc4:	d1c9      	bne.n	800bb5a <arm_rfft_fast_f32+0x10a>
 800bbc6:	4638      	mov	r0, r7
 800bbc8:	4629      	mov	r1, r5
 800bbca:	461a      	mov	r2, r3
 800bbcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	f000 bb31 	b.w	800c238 <arm_cfft_f32>
 800bbd6:	bf00      	nop

0800bbd8 <arm_cfft_radix8by2_f32>:
 800bbd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbdc:	ed2d 8b08 	vpush	{d8-d11}
 800bbe0:	f8b0 e000 	ldrh.w	lr, [r0]
 800bbe4:	6842      	ldr	r2, [r0, #4]
 800bbe6:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 800bbea:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800bbee:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800bbf2:	4607      	mov	r7, r0
 800bbf4:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800bbf8:	f000 80af 	beq.w	800bd5a <arm_cfft_radix8by2_f32+0x182>
 800bbfc:	3310      	adds	r3, #16
 800bbfe:	18ce      	adds	r6, r1, r3
 800bc00:	3210      	adds	r2, #16
 800bc02:	4443      	add	r3, r8
 800bc04:	f101 0510 	add.w	r5, r1, #16
 800bc08:	f108 0410 	add.w	r4, r8, #16
 800bc0c:	ed54 1a04 	vldr	s3, [r4, #-16]
 800bc10:	ed13 4a04 	vldr	s8, [r3, #-16]
 800bc14:	ed53 3a03 	vldr	s7, [r3, #-12]
 800bc18:	ed53 5a02 	vldr	s11, [r3, #-8]
 800bc1c:	ed13 5a01 	vldr	s10, [r3, #-4]
 800bc20:	ed54 6a03 	vldr	s13, [r4, #-12]
 800bc24:	ed14 0a02 	vldr	s0, [r4, #-8]
 800bc28:	ed16 2a04 	vldr	s4, [r6, #-16]
 800bc2c:	ed56 2a03 	vldr	s5, [r6, #-12]
 800bc30:	ed15 6a03 	vldr	s12, [r5, #-12]
 800bc34:	ed15 7a01 	vldr	s14, [r5, #-4]
 800bc38:	ed15 3a04 	vldr	s6, [r5, #-16]
 800bc3c:	ed54 7a01 	vldr	s15, [r4, #-4]
 800bc40:	ed56 0a02 	vldr	s1, [r6, #-8]
 800bc44:	ed16 1a01 	vldr	s2, [r6, #-4]
 800bc48:	ed55 4a02 	vldr	s9, [r5, #-8]
 800bc4c:	ee73 ba21 	vadd.f32	s23, s6, s3
 800bc50:	ee36 ba26 	vadd.f32	s22, s12, s13
 800bc54:	ee37 aa27 	vadd.f32	s20, s14, s15
 800bc58:	ee72 9a04 	vadd.f32	s19, s4, s8
 800bc5c:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800bc60:	ee31 8a05 	vadd.f32	s16, s2, s10
 800bc64:	ee74 aa80 	vadd.f32	s21, s9, s0
 800bc68:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800bc6c:	ed45 ba04 	vstr	s23, [r5, #-16]
 800bc70:	ed05 ba03 	vstr	s22, [r5, #-12]
 800bc74:	ed45 aa02 	vstr	s21, [r5, #-8]
 800bc78:	ed05 aa01 	vstr	s20, [r5, #-4]
 800bc7c:	ed06 8a01 	vstr	s16, [r6, #-4]
 800bc80:	ed46 9a04 	vstr	s19, [r6, #-16]
 800bc84:	ed06 9a03 	vstr	s18, [r6, #-12]
 800bc88:	ed46 8a02 	vstr	s17, [r6, #-8]
 800bc8c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bc90:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800bc94:	ed12 6a03 	vldr	s12, [r2, #-12]
 800bc98:	ed52 2a04 	vldr	s5, [r2, #-16]
 800bc9c:	ee33 3a61 	vsub.f32	s6, s6, s3
 800bca0:	ee34 4a42 	vsub.f32	s8, s8, s4
 800bca4:	ee26 8a86 	vmul.f32	s16, s13, s12
 800bca8:	ee24 2a06 	vmul.f32	s4, s8, s12
 800bcac:	ee63 1a22 	vmul.f32	s3, s6, s5
 800bcb0:	ee24 4a22 	vmul.f32	s8, s8, s5
 800bcb4:	ee23 3a06 	vmul.f32	s6, s6, s12
 800bcb8:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800bcbc:	ee23 6a86 	vmul.f32	s12, s7, s12
 800bcc0:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800bcc4:	ee36 6a04 	vadd.f32	s12, s12, s8
 800bcc8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800bccc:	ee72 3a63 	vsub.f32	s7, s4, s7
 800bcd0:	ee71 2a88 	vadd.f32	s5, s3, s16
 800bcd4:	ed44 6a03 	vstr	s13, [r4, #-12]
 800bcd8:	ed44 2a04 	vstr	s5, [r4, #-16]
 800bcdc:	ed43 3a04 	vstr	s7, [r3, #-16]
 800bce0:	ed03 6a03 	vstr	s12, [r3, #-12]
 800bce4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bce8:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800bcec:	ed12 7a01 	vldr	s14, [r2, #-4]
 800bcf0:	ed52 5a02 	vldr	s11, [r2, #-8]
 800bcf4:	ee35 6a41 	vsub.f32	s12, s10, s2
 800bcf8:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800bcfc:	ee67 3a87 	vmul.f32	s7, s15, s14
 800bd00:	ee26 5a87 	vmul.f32	s10, s13, s14
 800bd04:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800bd08:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800bd0c:	ee64 4a87 	vmul.f32	s9, s9, s14
 800bd10:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800bd14:	ee26 7a07 	vmul.f32	s14, s12, s14
 800bd18:	ee26 6a25 	vmul.f32	s12, s12, s11
 800bd1c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800bd20:	ee74 5a23 	vadd.f32	s11, s8, s7
 800bd24:	ee35 6a46 	vsub.f32	s12, s10, s12
 800bd28:	ee37 7a26 	vadd.f32	s14, s14, s13
 800bd2c:	f1be 0e01 	subs.w	lr, lr, #1
 800bd30:	ed44 5a02 	vstr	s11, [r4, #-8]
 800bd34:	f105 0510 	add.w	r5, r5, #16
 800bd38:	ed44 7a01 	vstr	s15, [r4, #-4]
 800bd3c:	f106 0610 	add.w	r6, r6, #16
 800bd40:	ed03 6a02 	vstr	s12, [r3, #-8]
 800bd44:	ed03 7a01 	vstr	s14, [r3, #-4]
 800bd48:	f102 0210 	add.w	r2, r2, #16
 800bd4c:	f104 0410 	add.w	r4, r4, #16
 800bd50:	f103 0310 	add.w	r3, r3, #16
 800bd54:	f47f af5a 	bne.w	800bc0c <arm_cfft_radix8by2_f32+0x34>
 800bd58:	687a      	ldr	r2, [r7, #4]
 800bd5a:	fa1f f48c 	uxth.w	r4, ip
 800bd5e:	4608      	mov	r0, r1
 800bd60:	2302      	movs	r3, #2
 800bd62:	4621      	mov	r1, r4
 800bd64:	f000 fc10 	bl	800c588 <arm_radix8_butterfly_f32>
 800bd68:	ecbd 8b08 	vpop	{d8-d11}
 800bd6c:	4640      	mov	r0, r8
 800bd6e:	4621      	mov	r1, r4
 800bd70:	687a      	ldr	r2, [r7, #4]
 800bd72:	2302      	movs	r3, #2
 800bd74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd78:	f000 bc06 	b.w	800c588 <arm_radix8_butterfly_f32>

0800bd7c <arm_cfft_radix8by4_f32>:
 800bd7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd80:	ed2d 8b0a 	vpush	{d8-d12}
 800bd84:	8802      	ldrh	r2, [r0, #0]
 800bd86:	ed91 6a00 	vldr	s12, [r1]
 800bd8a:	b08f      	sub	sp, #60	; 0x3c
 800bd8c:	460f      	mov	r7, r1
 800bd8e:	0852      	lsrs	r2, r2, #1
 800bd90:	0093      	lsls	r3, r2, #2
 800bd92:	900c      	str	r0, [sp, #48]	; 0x30
 800bd94:	9103      	str	r1, [sp, #12]
 800bd96:	6841      	ldr	r1, [r0, #4]
 800bd98:	ed97 7a01 	vldr	s14, [r7, #4]
 800bd9c:	4638      	mov	r0, r7
 800bd9e:	4418      	add	r0, r3
 800bda0:	4606      	mov	r6, r0
 800bda2:	9009      	str	r0, [sp, #36]	; 0x24
 800bda4:	4418      	add	r0, r3
 800bda6:	edd0 6a00 	vldr	s13, [r0]
 800bdaa:	edd6 3a00 	vldr	s7, [r6]
 800bdae:	edd6 2a01 	vldr	s5, [r6, #4]
 800bdb2:	edd0 7a01 	vldr	s15, [r0, #4]
 800bdb6:	900a      	str	r0, [sp, #40]	; 0x28
 800bdb8:	ee76 5a26 	vadd.f32	s11, s12, s13
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	4625      	mov	r5, r4
 800bdc0:	441c      	add	r4, r3
 800bdc2:	ed94 4a00 	vldr	s8, [r4]
 800bdc6:	ed94 5a01 	vldr	s10, [r4, #4]
 800bdca:	9401      	str	r4, [sp, #4]
 800bdcc:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	ee74 4a24 	vadd.f32	s9, s8, s9
 800bdd6:	463e      	mov	r6, r7
 800bdd8:	ee14 ea90 	vmov	lr, s9
 800bddc:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bde0:	f846 eb08 	str.w	lr, [r6], #8
 800bde4:	ee37 6a27 	vadd.f32	s12, s14, s15
 800bde8:	edd0 4a01 	vldr	s9, [r0, #4]
 800bdec:	9604      	str	r6, [sp, #16]
 800bdee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bdf2:	9e01      	ldr	r6, [sp, #4]
 800bdf4:	ee32 3aa6 	vadd.f32	s6, s5, s13
 800bdf8:	ed96 2a01 	vldr	s4, [r6, #4]
 800bdfc:	ee36 7a24 	vadd.f32	s14, s12, s9
 800be00:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800be04:	ee77 4ae3 	vsub.f32	s9, s15, s7
 800be08:	ee36 6a62 	vsub.f32	s12, s12, s5
 800be0c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800be10:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800be14:	ee73 3a45 	vsub.f32	s7, s6, s10
 800be18:	4604      	mov	r4, r0
 800be1a:	ee36 6a45 	vsub.f32	s12, s12, s10
 800be1e:	ee75 6a26 	vadd.f32	s13, s10, s13
 800be22:	46a3      	mov	fp, r4
 800be24:	ee37 7a02 	vadd.f32	s14, s14, s4
 800be28:	ee34 5a84 	vadd.f32	s10, s9, s8
 800be2c:	ee13 8a90 	vmov	r8, s7
 800be30:	46a4      	mov	ip, r4
 800be32:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800be36:	ed87 7a01 	vstr	s14, [r7, #4]
 800be3a:	f84b 8b08 	str.w	r8, [fp], #8
 800be3e:	f1ac 0704 	sub.w	r7, ip, #4
 800be42:	ed8c 5a01 	vstr	s10, [ip, #4]
 800be46:	f101 0c08 	add.w	ip, r1, #8
 800be4a:	462c      	mov	r4, r5
 800be4c:	f8cd c014 	str.w	ip, [sp, #20]
 800be50:	ee15 ca90 	vmov	ip, s11
 800be54:	f844 cb08 	str.w	ip, [r4], #8
 800be58:	9407      	str	r4, [sp, #28]
 800be5a:	f101 0410 	add.w	r4, r1, #16
 800be5e:	ed85 6a01 	vstr	s12, [r5, #4]
 800be62:	0852      	lsrs	r2, r2, #1
 800be64:	9402      	str	r4, [sp, #8]
 800be66:	462c      	mov	r4, r5
 800be68:	f101 0518 	add.w	r5, r1, #24
 800be6c:	920b      	str	r2, [sp, #44]	; 0x2c
 800be6e:	46b2      	mov	sl, r6
 800be70:	9506      	str	r5, [sp, #24]
 800be72:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800be76:	3a02      	subs	r2, #2
 800be78:	ee16 5a90 	vmov	r5, s13
 800be7c:	46b6      	mov	lr, r6
 800be7e:	4630      	mov	r0, r6
 800be80:	0852      	lsrs	r2, r2, #1
 800be82:	f84a 5b08 	str.w	r5, [sl], #8
 800be86:	f1a0 0604 	sub.w	r6, r0, #4
 800be8a:	edce 7a01 	vstr	s15, [lr, #4]
 800be8e:	9208      	str	r2, [sp, #32]
 800be90:	f000 8130 	beq.w	800c0f4 <arm_cfft_radix8by4_f32+0x378>
 800be94:	4691      	mov	r9, r2
 800be96:	9a03      	ldr	r2, [sp, #12]
 800be98:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800be9c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800bea0:	3b08      	subs	r3, #8
 800bea2:	f102 0510 	add.w	r5, r2, #16
 800bea6:	f101 0c20 	add.w	ip, r1, #32
 800beaa:	f1a4 020c 	sub.w	r2, r4, #12
 800beae:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800beb2:	4433      	add	r3, r6
 800beb4:	3410      	adds	r4, #16
 800beb6:	4650      	mov	r0, sl
 800beb8:	4659      	mov	r1, fp
 800beba:	ed55 3a02 	vldr	s7, [r5, #-8]
 800bebe:	ed14 5a02 	vldr	s10, [r4, #-8]
 800bec2:	ed91 7a00 	vldr	s14, [r1]
 800bec6:	edd0 7a00 	vldr	s15, [r0]
 800beca:	ed15 4a01 	vldr	s8, [r5, #-4]
 800bece:	ed54 5a01 	vldr	s11, [r4, #-4]
 800bed2:	edd0 6a01 	vldr	s13, [r0, #4]
 800bed6:	ed91 6a01 	vldr	s12, [r1, #4]
 800beda:	ee33 8a85 	vadd.f32	s16, s7, s10
 800bede:	ee34 0a25 	vadd.f32	s0, s8, s11
 800bee2:	ee78 4a07 	vadd.f32	s9, s16, s14
 800bee6:	ee74 5a65 	vsub.f32	s11, s8, s11
 800beea:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800beee:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800bef2:	ed45 4a02 	vstr	s9, [r5, #-8]
 800bef6:	edd1 4a01 	vldr	s9, [r1, #4]
 800befa:	ed90 4a01 	vldr	s8, [r0, #4]
 800befe:	ee70 4a24 	vadd.f32	s9, s0, s9
 800bf02:	ee76 aa05 	vadd.f32	s21, s12, s10
 800bf06:	ee74 4a84 	vadd.f32	s9, s9, s8
 800bf0a:	ee35 aac7 	vsub.f32	s20, s11, s14
 800bf0e:	ed45 4a01 	vstr	s9, [r5, #-4]
 800bf12:	edd6 1a00 	vldr	s3, [r6]
 800bf16:	edd7 0a00 	vldr	s1, [r7]
 800bf1a:	ed92 4a02 	vldr	s8, [r2, #8]
 800bf1e:	edd3 3a02 	vldr	s7, [r3, #8]
 800bf22:	ed93 2a01 	vldr	s4, [r3, #4]
 800bf26:	ed16 1a01 	vldr	s2, [r6, #-4]
 800bf2a:	edd2 2a01 	vldr	s5, [r2, #4]
 800bf2e:	ed57 9a01 	vldr	s19, [r7, #-4]
 800bf32:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800bf36:	ee39 3a81 	vadd.f32	s6, s19, s2
 800bf3a:	ee74 8a84 	vadd.f32	s17, s9, s8
 800bf3e:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800bf42:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800bf46:	ee7a aae6 	vsub.f32	s21, s21, s13
 800bf4a:	ee18 aa90 	vmov	sl, s17
 800bf4e:	f847 a908 	str.w	sl, [r7], #-8
 800bf52:	edd2 8a01 	vldr	s17, [r2, #4]
 800bf56:	ed93 9a01 	vldr	s18, [r3, #4]
 800bf5a:	ee73 8a28 	vadd.f32	s17, s6, s17
 800bf5e:	ee3a aa27 	vadd.f32	s20, s20, s15
 800bf62:	ee78 8a89 	vadd.f32	s17, s17, s18
 800bf66:	ee74 0a63 	vsub.f32	s1, s8, s7
 800bf6a:	edc7 8a01 	vstr	s17, [r7, #4]
 800bf6e:	ed18 ba02 	vldr	s22, [r8, #-8]
 800bf72:	ed58 8a01 	vldr	s17, [r8, #-4]
 800bf76:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800bf7a:	ee6a ba28 	vmul.f32	s23, s20, s17
 800bf7e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800bf82:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800bf86:	ee30 9a81 	vadd.f32	s18, s1, s2
 800bf8a:	ee79 9a82 	vadd.f32	s19, s19, s4
 800bf8e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800bf92:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800bf96:	ee69 baa8 	vmul.f32	s23, s19, s17
 800bf9a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800bf9e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800bfa2:	ee69 8a28 	vmul.f32	s17, s18, s17
 800bfa6:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800bfaa:	ee1c aa10 	vmov	sl, s24
 800bfae:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800bfb2:	f841 ab08 	str.w	sl, [r1], #8
 800bfb6:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800bfba:	ee3b bacb 	vsub.f32	s22, s23, s22
 800bfbe:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800bfc2:	ee33 3a62 	vsub.f32	s6, s6, s5
 800bfc6:	ed01 aa01 	vstr	s20, [r1, #-4]
 800bfca:	edc2 8a01 	vstr	s17, [r2, #4]
 800bfce:	ed82 ba02 	vstr	s22, [r2, #8]
 800bfd2:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800bfd6:	ee74 3a63 	vsub.f32	s7, s8, s7
 800bfda:	ee38 8a47 	vsub.f32	s16, s16, s14
 800bfde:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800bfe2:	ee30 0a46 	vsub.f32	s0, s0, s12
 800bfe6:	ee33 3a42 	vsub.f32	s6, s6, s4
 800bfea:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bfee:	ee30 0a66 	vsub.f32	s0, s0, s13
 800bff2:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800bff6:	ee63 8a04 	vmul.f32	s17, s6, s8
 800bffa:	ee28 aa24 	vmul.f32	s20, s16, s9
 800bffe:	ee60 9a04 	vmul.f32	s19, s0, s8
 800c002:	ee28 8a04 	vmul.f32	s16, s16, s8
 800c006:	ee20 0a24 	vmul.f32	s0, s0, s9
 800c00a:	ee63 3a84 	vmul.f32	s7, s7, s8
 800c00e:	ee39 4a68 	vsub.f32	s8, s18, s17
 800c012:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800c016:	ee14 aa10 	vmov	sl, s8
 800c01a:	ee30 0a48 	vsub.f32	s0, s0, s16
 800c01e:	ee63 4a24 	vmul.f32	s9, s6, s9
 800c022:	ed44 9a02 	vstr	s19, [r4, #-8]
 800c026:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800c02a:	ed04 0a01 	vstr	s0, [r4, #-4]
 800c02e:	f846 a908 	str.w	sl, [r6], #-8
 800c032:	ee35 6a46 	vsub.f32	s12, s10, s12
 800c036:	ee35 7a87 	vadd.f32	s14, s11, s14
 800c03a:	edc6 3a01 	vstr	s7, [r6, #4]
 800c03e:	ee76 6a86 	vadd.f32	s13, s13, s12
 800c042:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c046:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800c04a:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800c04e:	ee67 5a86 	vmul.f32	s11, s15, s12
 800c052:	ee26 5a87 	vmul.f32	s10, s13, s14
 800c056:	ee72 2a62 	vsub.f32	s5, s4, s5
 800c05a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800c05e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800c062:	ee75 5a25 	vadd.f32	s11, s10, s11
 800c066:	ee62 0a86 	vmul.f32	s1, s5, s12
 800c06a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c06e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c072:	ee21 6a06 	vmul.f32	s12, s2, s12
 800c076:	ee62 2a87 	vmul.f32	s5, s5, s14
 800c07a:	ee21 1a07 	vmul.f32	s2, s2, s14
 800c07e:	ee15 aa90 	vmov	sl, s11
 800c082:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c086:	f840 ab08 	str.w	sl, [r0], #8
 800c08a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800c08e:	ee76 2a22 	vadd.f32	s5, s12, s5
 800c092:	f1b9 0901 	subs.w	r9, r9, #1
 800c096:	ed40 7a01 	vstr	s15, [r0, #-4]
 800c09a:	f105 0508 	add.w	r5, r5, #8
 800c09e:	ed83 1a02 	vstr	s2, [r3, #8]
 800c0a2:	edc3 2a01 	vstr	s5, [r3, #4]
 800c0a6:	f108 0808 	add.w	r8, r8, #8
 800c0aa:	f1a2 0208 	sub.w	r2, r2, #8
 800c0ae:	f10c 0c10 	add.w	ip, ip, #16
 800c0b2:	f104 0408 	add.w	r4, r4, #8
 800c0b6:	f10e 0e18 	add.w	lr, lr, #24
 800c0ba:	f1a3 0308 	sub.w	r3, r3, #8
 800c0be:	f47f aefc 	bne.w	800beba <arm_cfft_radix8by4_f32+0x13e>
 800c0c2:	9908      	ldr	r1, [sp, #32]
 800c0c4:	9802      	ldr	r0, [sp, #8]
 800c0c6:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800c0ca:	00cb      	lsls	r3, r1, #3
 800c0cc:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800c0d0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800c0d4:	9102      	str	r1, [sp, #8]
 800c0d6:	9904      	ldr	r1, [sp, #16]
 800c0d8:	4419      	add	r1, r3
 800c0da:	9104      	str	r1, [sp, #16]
 800c0dc:	9905      	ldr	r1, [sp, #20]
 800c0de:	4419      	add	r1, r3
 800c0e0:	9105      	str	r1, [sp, #20]
 800c0e2:	9907      	ldr	r1, [sp, #28]
 800c0e4:	449b      	add	fp, r3
 800c0e6:	4419      	add	r1, r3
 800c0e8:	449a      	add	sl, r3
 800c0ea:	9b06      	ldr	r3, [sp, #24]
 800c0ec:	9107      	str	r1, [sp, #28]
 800c0ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0f2:	9306      	str	r3, [sp, #24]
 800c0f4:	9a04      	ldr	r2, [sp, #16]
 800c0f6:	9807      	ldr	r0, [sp, #28]
 800c0f8:	edd2 3a00 	vldr	s7, [r2]
 800c0fc:	ed90 4a00 	vldr	s8, [r0]
 800c100:	eddb 7a00 	vldr	s15, [fp]
 800c104:	ed9a 3a00 	vldr	s6, [sl]
 800c108:	edd2 4a01 	vldr	s9, [r2, #4]
 800c10c:	ed90 7a01 	vldr	s14, [r0, #4]
 800c110:	ed9b 2a01 	vldr	s4, [fp, #4]
 800c114:	edda 5a01 	vldr	s11, [sl, #4]
 800c118:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800c11c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c11e:	ee73 6a84 	vadd.f32	s13, s7, s8
 800c122:	ee34 6a87 	vadd.f32	s12, s9, s14
 800c126:	ee36 5aa7 	vadd.f32	s10, s13, s15
 800c12a:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800c12e:	ee33 5a05 	vadd.f32	s10, s6, s10
 800c132:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800c136:	ed82 5a00 	vstr	s10, [r2]
 800c13a:	ed9b 5a01 	vldr	s10, [fp, #4]
 800c13e:	edda 4a01 	vldr	s9, [sl, #4]
 800c142:	ee36 5a05 	vadd.f32	s10, s12, s10
 800c146:	ee72 3a04 	vadd.f32	s7, s4, s8
 800c14a:	ee35 5a24 	vadd.f32	s10, s10, s9
 800c14e:	ee77 4a67 	vsub.f32	s9, s14, s15
 800c152:	ed82 5a01 	vstr	s10, [r2, #4]
 800c156:	9a05      	ldr	r2, [sp, #20]
 800c158:	ee34 5a83 	vadd.f32	s10, s9, s6
 800c15c:	edd2 1a00 	vldr	s3, [r2]
 800c160:	edd2 2a01 	vldr	s5, [r2, #4]
 800c164:	9a02      	ldr	r2, [sp, #8]
 800c166:	ee73 3ae5 	vsub.f32	s7, s7, s11
 800c16a:	ee36 6a42 	vsub.f32	s12, s12, s4
 800c16e:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800c172:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800c176:	ee65 2a22 	vmul.f32	s5, s10, s5
 800c17a:	ee25 5a21 	vmul.f32	s10, s10, s3
 800c17e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800c182:	ee35 5a63 	vsub.f32	s10, s10, s7
 800c186:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c18a:	edcb 2a00 	vstr	s5, [fp]
 800c18e:	ed8b 5a01 	vstr	s10, [fp, #4]
 800c192:	edd2 3a01 	vldr	s7, [r2, #4]
 800c196:	ed92 5a00 	vldr	s10, [r2]
 800c19a:	9a06      	ldr	r2, [sp, #24]
 800c19c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800c1a0:	ee36 6a65 	vsub.f32	s12, s12, s11
 800c1a4:	ee66 4a85 	vmul.f32	s9, s13, s10
 800c1a8:	ee26 5a05 	vmul.f32	s10, s12, s10
 800c1ac:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800c1b0:	ee26 6a23 	vmul.f32	s12, s12, s7
 800c1b4:	ee75 6a66 	vsub.f32	s13, s10, s13
 800c1b8:	ee34 6a86 	vadd.f32	s12, s9, s12
 800c1bc:	ee34 4a42 	vsub.f32	s8, s8, s4
 800c1c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c1c4:	edc0 6a01 	vstr	s13, [r0, #4]
 800c1c8:	ed80 6a00 	vstr	s12, [r0]
 800c1cc:	ed92 6a01 	vldr	s12, [r2, #4]
 800c1d0:	9803      	ldr	r0, [sp, #12]
 800c1d2:	ee77 7a43 	vsub.f32	s15, s14, s6
 800c1d6:	ee75 5a84 	vadd.f32	s11, s11, s8
 800c1da:	ed92 7a00 	vldr	s14, [r2]
 800c1de:	ee65 6a87 	vmul.f32	s13, s11, s14
 800c1e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c1e6:	ee65 5a86 	vmul.f32	s11, s11, s12
 800c1ea:	ee67 7a86 	vmul.f32	s15, s15, s12
 800c1ee:	ee77 5a65 	vsub.f32	s11, s14, s11
 800c1f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1f6:	edca 5a01 	vstr	s11, [sl, #4]
 800c1fa:	edca 7a00 	vstr	s15, [sl]
 800c1fe:	6872      	ldr	r2, [r6, #4]
 800c200:	4621      	mov	r1, r4
 800c202:	2304      	movs	r3, #4
 800c204:	f000 f9c0 	bl	800c588 <arm_radix8_butterfly_f32>
 800c208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c20a:	6872      	ldr	r2, [r6, #4]
 800c20c:	4621      	mov	r1, r4
 800c20e:	2304      	movs	r3, #4
 800c210:	f000 f9ba 	bl	800c588 <arm_radix8_butterfly_f32>
 800c214:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c216:	6872      	ldr	r2, [r6, #4]
 800c218:	4621      	mov	r1, r4
 800c21a:	2304      	movs	r3, #4
 800c21c:	f000 f9b4 	bl	800c588 <arm_radix8_butterfly_f32>
 800c220:	9801      	ldr	r0, [sp, #4]
 800c222:	6872      	ldr	r2, [r6, #4]
 800c224:	4621      	mov	r1, r4
 800c226:	2304      	movs	r3, #4
 800c228:	b00f      	add	sp, #60	; 0x3c
 800c22a:	ecbd 8b0a 	vpop	{d8-d12}
 800c22e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c232:	f000 b9a9 	b.w	800c588 <arm_radix8_butterfly_f32>
 800c236:	bf00      	nop

0800c238 <arm_cfft_f32>:
 800c238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c23c:	2a01      	cmp	r2, #1
 800c23e:	4606      	mov	r6, r0
 800c240:	4617      	mov	r7, r2
 800c242:	460c      	mov	r4, r1
 800c244:	4698      	mov	r8, r3
 800c246:	8805      	ldrh	r5, [r0, #0]
 800c248:	d054      	beq.n	800c2f4 <arm_cfft_f32+0xbc>
 800c24a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800c24e:	d04c      	beq.n	800c2ea <arm_cfft_f32+0xb2>
 800c250:	d916      	bls.n	800c280 <arm_cfft_f32+0x48>
 800c252:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800c256:	d01a      	beq.n	800c28e <arm_cfft_f32+0x56>
 800c258:	d95c      	bls.n	800c314 <arm_cfft_f32+0xdc>
 800c25a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800c25e:	d044      	beq.n	800c2ea <arm_cfft_f32+0xb2>
 800c260:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800c264:	d105      	bne.n	800c272 <arm_cfft_f32+0x3a>
 800c266:	4620      	mov	r0, r4
 800c268:	4629      	mov	r1, r5
 800c26a:	6872      	ldr	r2, [r6, #4]
 800c26c:	2301      	movs	r3, #1
 800c26e:	f000 f98b 	bl	800c588 <arm_radix8_butterfly_f32>
 800c272:	f1b8 0f00 	cmp.w	r8, #0
 800c276:	d111      	bne.n	800c29c <arm_cfft_f32+0x64>
 800c278:	2f01      	cmp	r7, #1
 800c27a:	d016      	beq.n	800c2aa <arm_cfft_f32+0x72>
 800c27c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c280:	2d20      	cmp	r5, #32
 800c282:	d032      	beq.n	800c2ea <arm_cfft_f32+0xb2>
 800c284:	d94a      	bls.n	800c31c <arm_cfft_f32+0xe4>
 800c286:	2d40      	cmp	r5, #64	; 0x40
 800c288:	d0ed      	beq.n	800c266 <arm_cfft_f32+0x2e>
 800c28a:	2d80      	cmp	r5, #128	; 0x80
 800c28c:	d1f1      	bne.n	800c272 <arm_cfft_f32+0x3a>
 800c28e:	4630      	mov	r0, r6
 800c290:	4621      	mov	r1, r4
 800c292:	f7ff fca1 	bl	800bbd8 <arm_cfft_radix8by2_f32>
 800c296:	f1b8 0f00 	cmp.w	r8, #0
 800c29a:	d0ed      	beq.n	800c278 <arm_cfft_f32+0x40>
 800c29c:	4620      	mov	r0, r4
 800c29e:	89b1      	ldrh	r1, [r6, #12]
 800c2a0:	68b2      	ldr	r2, [r6, #8]
 800c2a2:	f7f3 ffad 	bl	8000200 <arm_bitreversal_32>
 800c2a6:	2f01      	cmp	r7, #1
 800c2a8:	d1e8      	bne.n	800c27c <arm_cfft_f32+0x44>
 800c2aa:	ee07 5a90 	vmov	s15, r5
 800c2ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c2b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c2b6:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 800c2ba:	2d00      	cmp	r5, #0
 800c2bc:	d0de      	beq.n	800c27c <arm_cfft_f32+0x44>
 800c2be:	f104 0108 	add.w	r1, r4, #8
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	3301      	adds	r3, #1
 800c2c6:	429d      	cmp	r5, r3
 800c2c8:	f101 0108 	add.w	r1, r1, #8
 800c2cc:	ed11 7a04 	vldr	s14, [r1, #-16]
 800c2d0:	ed51 7a03 	vldr	s15, [r1, #-12]
 800c2d4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c2d8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c2dc:	ed01 7a04 	vstr	s14, [r1, #-16]
 800c2e0:	ed41 7a03 	vstr	s15, [r1, #-12]
 800c2e4:	d1ee      	bne.n	800c2c4 <arm_cfft_f32+0x8c>
 800c2e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	4621      	mov	r1, r4
 800c2ee:	f7ff fd45 	bl	800bd7c <arm_cfft_radix8by4_f32>
 800c2f2:	e7be      	b.n	800c272 <arm_cfft_f32+0x3a>
 800c2f4:	b1ad      	cbz	r5, 800c322 <arm_cfft_f32+0xea>
 800c2f6:	f101 030c 	add.w	r3, r1, #12
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	ed53 7a02 	vldr	s15, [r3, #-8]
 800c300:	3201      	adds	r2, #1
 800c302:	eef1 7a67 	vneg.f32	s15, s15
 800c306:	4295      	cmp	r5, r2
 800c308:	ed43 7a02 	vstr	s15, [r3, #-8]
 800c30c:	f103 0308 	add.w	r3, r3, #8
 800c310:	d1f4      	bne.n	800c2fc <arm_cfft_f32+0xc4>
 800c312:	e79a      	b.n	800c24a <arm_cfft_f32+0x12>
 800c314:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800c318:	d0a5      	beq.n	800c266 <arm_cfft_f32+0x2e>
 800c31a:	e7aa      	b.n	800c272 <arm_cfft_f32+0x3a>
 800c31c:	2d10      	cmp	r5, #16
 800c31e:	d0b6      	beq.n	800c28e <arm_cfft_f32+0x56>
 800c320:	e7a7      	b.n	800c272 <arm_cfft_f32+0x3a>
 800c322:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800c326:	d894      	bhi.n	800c252 <arm_cfft_f32+0x1a>
 800c328:	e7aa      	b.n	800c280 <arm_cfft_f32+0x48>
 800c32a:	bf00      	nop

0800c32c <arm_cmplx_mag_f32>:
 800c32c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c330:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800c334:	b084      	sub	sp, #16
 800c336:	d07f      	beq.n	800c438 <arm_cmplx_mag_f32+0x10c>
 800c338:	2700      	movs	r7, #0
 800c33a:	f100 0420 	add.w	r4, r0, #32
 800c33e:	f101 0510 	add.w	r5, r1, #16
 800c342:	4646      	mov	r6, r8
 800c344:	e05a      	b.n	800c3fc <arm_cmplx_mag_f32+0xd0>
 800c346:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c34a:	eeb4 0a40 	vcmp.f32	s0, s0
 800c34e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c352:	f040 80a4 	bne.w	800c49e <arm_cmplx_mag_f32+0x172>
 800c356:	ed05 0a04 	vstr	s0, [r5, #-16]
 800c35a:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800c35e:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800c362:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c366:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c36a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c36e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c376:	f2c0 808f 	blt.w	800c498 <arm_cmplx_mag_f32+0x16c>
 800c37a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c37e:	eeb4 0a40 	vcmp.f32	s0, s0
 800c382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c386:	f040 80af 	bne.w	800c4e8 <arm_cmplx_mag_f32+0x1bc>
 800c38a:	ed05 0a03 	vstr	s0, [r5, #-12]
 800c38e:	ed54 7a04 	vldr	s15, [r4, #-16]
 800c392:	ed14 0a03 	vldr	s0, [r4, #-12]
 800c396:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c39a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c39e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c3a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3aa:	db72      	blt.n	800c492 <arm_cmplx_mag_f32+0x166>
 800c3ac:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c3b0:	eeb4 0a40 	vcmp.f32	s0, s0
 800c3b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3b8:	f040 808c 	bne.w	800c4d4 <arm_cmplx_mag_f32+0x1a8>
 800c3bc:	ed05 0a02 	vstr	s0, [r5, #-8]
 800c3c0:	ed54 7a02 	vldr	s15, [r4, #-8]
 800c3c4:	ed14 0a01 	vldr	s0, [r4, #-4]
 800c3c8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c3cc:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c3d0:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c3d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c3d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3dc:	db20      	blt.n	800c420 <arm_cmplx_mag_f32+0xf4>
 800c3de:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c3e2:	eeb4 0a40 	vcmp.f32	s0, s0
 800c3e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ea:	d169      	bne.n	800c4c0 <arm_cmplx_mag_f32+0x194>
 800c3ec:	3e01      	subs	r6, #1
 800c3ee:	ed05 0a01 	vstr	s0, [r5, #-4]
 800c3f2:	f104 0420 	add.w	r4, r4, #32
 800c3f6:	f105 0510 	add.w	r5, r5, #16
 800c3fa:	d019      	beq.n	800c430 <arm_cmplx_mag_f32+0x104>
 800c3fc:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800c400:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800c404:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c408:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c40c:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c410:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c418:	da95      	bge.n	800c346 <arm_cmplx_mag_f32+0x1a>
 800c41a:	f845 7c10 	str.w	r7, [r5, #-16]
 800c41e:	e79c      	b.n	800c35a <arm_cmplx_mag_f32+0x2e>
 800c420:	3e01      	subs	r6, #1
 800c422:	f845 7c04 	str.w	r7, [r5, #-4]
 800c426:	f104 0420 	add.w	r4, r4, #32
 800c42a:	f105 0510 	add.w	r5, r5, #16
 800c42e:	d1e5      	bne.n	800c3fc <arm_cmplx_mag_f32+0xd0>
 800c430:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800c434:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800c438:	f012 0503 	ands.w	r5, r2, #3
 800c43c:	d026      	beq.n	800c48c <arm_cmplx_mag_f32+0x160>
 800c43e:	2600      	movs	r6, #0
 800c440:	f100 0408 	add.w	r4, r0, #8
 800c444:	e00c      	b.n	800c460 <arm_cmplx_mag_f32+0x134>
 800c446:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c44a:	eeb4 0a40 	vcmp.f32	s0, s0
 800c44e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c452:	d12e      	bne.n	800c4b2 <arm_cmplx_mag_f32+0x186>
 800c454:	3d01      	subs	r5, #1
 800c456:	ed01 0a01 	vstr	s0, [r1, #-4]
 800c45a:	f104 0408 	add.w	r4, r4, #8
 800c45e:	d015      	beq.n	800c48c <arm_cmplx_mag_f32+0x160>
 800c460:	ed54 7a02 	vldr	s15, [r4, #-8]
 800c464:	ed14 0a01 	vldr	s0, [r4, #-4]
 800c468:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c46c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c470:	3104      	adds	r1, #4
 800c472:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c476:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c47a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c47e:	dae2      	bge.n	800c446 <arm_cmplx_mag_f32+0x11a>
 800c480:	3d01      	subs	r5, #1
 800c482:	f841 6c04 	str.w	r6, [r1, #-4]
 800c486:	f104 0408 	add.w	r4, r4, #8
 800c48a:	d1e9      	bne.n	800c460 <arm_cmplx_mag_f32+0x134>
 800c48c:	b004      	add	sp, #16
 800c48e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c492:	f845 7c08 	str.w	r7, [r5, #-8]
 800c496:	e793      	b.n	800c3c0 <arm_cmplx_mag_f32+0x94>
 800c498:	f845 7c0c 	str.w	r7, [r5, #-12]
 800c49c:	e777      	b.n	800c38e <arm_cmplx_mag_f32+0x62>
 800c49e:	eeb0 0a67 	vmov.f32	s0, s15
 800c4a2:	9203      	str	r2, [sp, #12]
 800c4a4:	9102      	str	r1, [sp, #8]
 800c4a6:	9001      	str	r0, [sp, #4]
 800c4a8:	f000 fd2e 	bl	800cf08 <sqrtf>
 800c4ac:	a801      	add	r0, sp, #4
 800c4ae:	c807      	ldmia	r0, {r0, r1, r2}
 800c4b0:	e751      	b.n	800c356 <arm_cmplx_mag_f32+0x2a>
 800c4b2:	eeb0 0a67 	vmov.f32	s0, s15
 800c4b6:	9101      	str	r1, [sp, #4]
 800c4b8:	f000 fd26 	bl	800cf08 <sqrtf>
 800c4bc:	9901      	ldr	r1, [sp, #4]
 800c4be:	e7c9      	b.n	800c454 <arm_cmplx_mag_f32+0x128>
 800c4c0:	eeb0 0a67 	vmov.f32	s0, s15
 800c4c4:	9203      	str	r2, [sp, #12]
 800c4c6:	9102      	str	r1, [sp, #8]
 800c4c8:	9001      	str	r0, [sp, #4]
 800c4ca:	f000 fd1d 	bl	800cf08 <sqrtf>
 800c4ce:	a801      	add	r0, sp, #4
 800c4d0:	c807      	ldmia	r0, {r0, r1, r2}
 800c4d2:	e78b      	b.n	800c3ec <arm_cmplx_mag_f32+0xc0>
 800c4d4:	eeb0 0a67 	vmov.f32	s0, s15
 800c4d8:	9203      	str	r2, [sp, #12]
 800c4da:	9102      	str	r1, [sp, #8]
 800c4dc:	9001      	str	r0, [sp, #4]
 800c4de:	f000 fd13 	bl	800cf08 <sqrtf>
 800c4e2:	a801      	add	r0, sp, #4
 800c4e4:	c807      	ldmia	r0, {r0, r1, r2}
 800c4e6:	e769      	b.n	800c3bc <arm_cmplx_mag_f32+0x90>
 800c4e8:	eeb0 0a67 	vmov.f32	s0, s15
 800c4ec:	9203      	str	r2, [sp, #12]
 800c4ee:	9102      	str	r1, [sp, #8]
 800c4f0:	9001      	str	r0, [sp, #4]
 800c4f2:	f000 fd09 	bl	800cf08 <sqrtf>
 800c4f6:	a801      	add	r0, sp, #4
 800c4f8:	c807      	ldmia	r0, {r0, r1, r2}
 800c4fa:	e746      	b.n	800c38a <arm_cmplx_mag_f32+0x5e>

0800c4fc <arm_mult_f32>:
 800c4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4fe:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800c502:	d033      	beq.n	800c56c <arm_mult_f32+0x70>
 800c504:	f100 0610 	add.w	r6, r0, #16
 800c508:	f101 0510 	add.w	r5, r1, #16
 800c50c:	f102 0410 	add.w	r4, r2, #16
 800c510:	4677      	mov	r7, lr
 800c512:	ed16 6a04 	vldr	s12, [r6, #-16]
 800c516:	ed55 4a04 	vldr	s9, [r5, #-16]
 800c51a:	ed56 6a02 	vldr	s13, [r6, #-8]
 800c51e:	ed15 5a02 	vldr	s10, [r5, #-8]
 800c522:	ed16 7a03 	vldr	s14, [r6, #-12]
 800c526:	ed55 5a03 	vldr	s11, [r5, #-12]
 800c52a:	ed56 7a01 	vldr	s15, [r6, #-4]
 800c52e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c532:	ee66 6a85 	vmul.f32	s13, s13, s10
 800c536:	ed04 6a04 	vstr	s12, [r4, #-16]
 800c53a:	ed15 6a01 	vldr	s12, [r5, #-4]
 800c53e:	ed44 6a02 	vstr	s13, [r4, #-8]
 800c542:	ee27 7a25 	vmul.f32	s14, s14, s11
 800c546:	ee67 7a86 	vmul.f32	s15, s15, s12
 800c54a:	3f01      	subs	r7, #1
 800c54c:	ed04 7a03 	vstr	s14, [r4, #-12]
 800c550:	ed44 7a01 	vstr	s15, [r4, #-4]
 800c554:	f106 0610 	add.w	r6, r6, #16
 800c558:	f105 0510 	add.w	r5, r5, #16
 800c55c:	f104 0410 	add.w	r4, r4, #16
 800c560:	d1d7      	bne.n	800c512 <arm_mult_f32+0x16>
 800c562:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800c566:	4420      	add	r0, r4
 800c568:	4421      	add	r1, r4
 800c56a:	4422      	add	r2, r4
 800c56c:	f013 0303 	ands.w	r3, r3, #3
 800c570:	d009      	beq.n	800c586 <arm_mult_f32+0x8a>
 800c572:	ecf0 7a01 	vldmia	r0!, {s15}
 800c576:	ecb1 7a01 	vldmia	r1!, {s14}
 800c57a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c57e:	3b01      	subs	r3, #1
 800c580:	ece2 7a01 	vstmia	r2!, {s15}
 800c584:	d1f5      	bne.n	800c572 <arm_mult_f32+0x76>
 800c586:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c588 <arm_radix8_butterfly_f32>:
 800c588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c58c:	ed2d 8b10 	vpush	{d8-d15}
 800c590:	b09d      	sub	sp, #116	; 0x74
 800c592:	461c      	mov	r4, r3
 800c594:	ed9f bac8 	vldr	s22, [pc, #800]	; 800c8b8 <arm_radix8_butterfly_f32+0x330>
 800c598:	921a      	str	r2, [sp, #104]	; 0x68
 800c59a:	1d03      	adds	r3, r0, #4
 800c59c:	4682      	mov	sl, r0
 800c59e:	4689      	mov	r9, r1
 800c5a0:	468b      	mov	fp, r1
 800c5a2:	931b      	str	r3, [sp, #108]	; 0x6c
 800c5a4:	9400      	str	r4, [sp, #0]
 800c5a6:	469e      	mov	lr, r3
 800c5a8:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800c5ac:	005a      	lsls	r2, r3, #1
 800c5ae:	18d6      	adds	r6, r2, r3
 800c5b0:	18f5      	adds	r5, r6, r3
 800c5b2:	9203      	str	r2, [sp, #12]
 800c5b4:	195a      	adds	r2, r3, r5
 800c5b6:	18d0      	adds	r0, r2, r3
 800c5b8:	00df      	lsls	r7, r3, #3
 800c5ba:	1819      	adds	r1, r3, r0
 800c5bc:	463c      	mov	r4, r7
 800c5be:	9701      	str	r7, [sp, #4]
 800c5c0:	4457      	add	r7, sl
 800c5c2:	930c      	str	r3, [sp, #48]	; 0x30
 800c5c4:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 800c5c8:	011b      	lsls	r3, r3, #4
 800c5ca:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800c5ce:	eb07 0c04 	add.w	ip, r7, r4
 800c5d2:	9c00      	ldr	r4, [sp, #0]
 800c5d4:	9302      	str	r3, [sp, #8]
 800c5d6:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800c5da:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800c5de:	3204      	adds	r2, #4
 800c5e0:	3104      	adds	r1, #4
 800c5e2:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 800c5e6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c5ea:	f04f 0800 	mov.w	r8, #0
 800c5ee:	eddc 7a00 	vldr	s15, [ip]
 800c5f2:	edd7 6a00 	vldr	s13, [r7]
 800c5f6:	edd6 3a00 	vldr	s7, [r6]
 800c5fa:	ed5e aa01 	vldr	s21, [lr, #-4]
 800c5fe:	edd5 4a00 	vldr	s9, [r5]
 800c602:	ed90 2a00 	vldr	s4, [r0]
 800c606:	ed12 7a01 	vldr	s14, [r2, #-4]
 800c60a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800c60e:	ee77 8a82 	vadd.f32	s17, s15, s4
 800c612:	ee33 4aa0 	vadd.f32	s8, s7, s1
 800c616:	ee76 1a87 	vadd.f32	s3, s13, s14
 800c61a:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800c61e:	ee31 6a84 	vadd.f32	s12, s3, s8
 800c622:	ee33 5a28 	vadd.f32	s10, s6, s17
 800c626:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c62a:	ee75 6a06 	vadd.f32	s13, s10, s12
 800c62e:	ee35 5a46 	vsub.f32	s10, s10, s12
 800c632:	ed4e 6a01 	vstr	s13, [lr, #-4]
 800c636:	ed85 5a00 	vstr	s10, [r5]
 800c63a:	ed96 1a01 	vldr	s2, [r6, #4]
 800c63e:	edd7 5a01 	vldr	s11, [r7, #4]
 800c642:	ed92 aa00 	vldr	s20, [r2]
 800c646:	ed91 6a00 	vldr	s12, [r1]
 800c64a:	ed9e 9a00 	vldr	s18, [lr]
 800c64e:	ed95 5a01 	vldr	s10, [r5, #4]
 800c652:	eddc 6a01 	vldr	s13, [ip, #4]
 800c656:	edd0 9a01 	vldr	s19, [r0, #4]
 800c65a:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800c65e:	ee71 2a46 	vsub.f32	s5, s2, s12
 800c662:	ee75 3aca 	vsub.f32	s7, s11, s20
 800c666:	ee37 0a60 	vsub.f32	s0, s14, s1
 800c66a:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800c66e:	ee37 7a20 	vadd.f32	s14, s14, s1
 800c672:	ee73 2ae2 	vsub.f32	s5, s7, s5
 800c676:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800c67a:	ee79 3a05 	vadd.f32	s7, s18, s10
 800c67e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800c682:	ee39 5a45 	vsub.f32	s10, s18, s10
 800c686:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800c68a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800c68e:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800c692:	ee31 6a06 	vadd.f32	s12, s2, s12
 800c696:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800c69a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800c69e:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800c6a2:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800c6a6:	ee33 3a68 	vsub.f32	s6, s6, s17
 800c6aa:	ee36 0a88 	vadd.f32	s0, s13, s16
 800c6ae:	ee75 8a86 	vadd.f32	s17, s11, s12
 800c6b2:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800c6b6:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800c6ba:	ee75 6a62 	vsub.f32	s13, s10, s5
 800c6be:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800c6c2:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c6c6:	ee33 1a89 	vadd.f32	s2, s7, s18
 800c6ca:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800c6ce:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800c6d2:	ee75 4a22 	vadd.f32	s9, s10, s5
 800c6d6:	ee32 5a27 	vadd.f32	s10, s4, s15
 800c6da:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c6de:	ee33 8a06 	vadd.f32	s16, s6, s12
 800c6e2:	ee75 2a87 	vadd.f32	s5, s11, s14
 800c6e6:	ee31 9a28 	vadd.f32	s18, s2, s17
 800c6ea:	ee33 6a46 	vsub.f32	s12, s6, s12
 800c6ee:	ee74 0a61 	vsub.f32	s1, s8, s3
 800c6f2:	ee33 2a80 	vadd.f32	s4, s7, s0
 800c6f6:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800c6fa:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800c6fe:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c702:	ee31 1a68 	vsub.f32	s2, s2, s17
 800c706:	ee34 4a21 	vadd.f32	s8, s8, s3
 800c70a:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800c70e:	ee74 4a85 	vadd.f32	s9, s9, s10
 800c712:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c716:	44d8      	add	r8, fp
 800c718:	45c1      	cmp	r9, r8
 800c71a:	ed8e 9a00 	vstr	s18, [lr]
 800c71e:	ed85 1a01 	vstr	s2, [r5, #4]
 800c722:	449e      	add	lr, r3
 800c724:	ed8c 8a00 	vstr	s16, [ip]
 800c728:	441d      	add	r5, r3
 800c72a:	ed80 6a00 	vstr	s12, [r0]
 800c72e:	edcc 0a01 	vstr	s1, [ip, #4]
 800c732:	ed80 4a01 	vstr	s8, [r0, #4]
 800c736:	449c      	add	ip, r3
 800c738:	ed87 2a00 	vstr	s4, [r7]
 800c73c:	4418      	add	r0, r3
 800c73e:	ed41 3a01 	vstr	s7, [r1, #-4]
 800c742:	ed42 2a01 	vstr	s5, [r2, #-4]
 800c746:	ed86 7a00 	vstr	s14, [r6]
 800c74a:	ed87 3a01 	vstr	s6, [r7, #4]
 800c74e:	edc1 4a00 	vstr	s9, [r1]
 800c752:	441f      	add	r7, r3
 800c754:	edc2 5a00 	vstr	s11, [r2]
 800c758:	4419      	add	r1, r3
 800c75a:	edc6 6a01 	vstr	s13, [r6, #4]
 800c75e:	441a      	add	r2, r3
 800c760:	441e      	add	r6, r3
 800c762:	f63f af44 	bhi.w	800c5ee <arm_radix8_butterfly_f32+0x66>
 800c766:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c768:	2907      	cmp	r1, #7
 800c76a:	4620      	mov	r0, r4
 800c76c:	f240 81e9 	bls.w	800cb42 <arm_radix8_butterfly_f32+0x5ba>
 800c770:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 800c774:	193e      	adds	r6, r7, r4
 800c776:	1935      	adds	r5, r6, r4
 800c778:	9c03      	ldr	r4, [sp, #12]
 800c77a:	9000      	str	r0, [sp, #0]
 800c77c:	4622      	mov	r2, r4
 800c77e:	3201      	adds	r2, #1
 800c780:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800c784:	9900      	ldr	r1, [sp, #0]
 800c786:	1828      	adds	r0, r5, r0
 800c788:	eb00 0e01 	add.w	lr, r0, r1
 800c78c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c78e:	440a      	add	r2, r1
 800c790:	eb04 0c01 	add.w	ip, r4, r1
 800c794:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 800c798:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800c79c:	9a00      	ldr	r2, [sp, #0]
 800c79e:	940f      	str	r4, [sp, #60]	; 0x3c
 800c7a0:	00ed      	lsls	r5, r5, #3
 800c7a2:	9511      	str	r5, [sp, #68]	; 0x44
 800c7a4:	00d5      	lsls	r5, r2, #3
 800c7a6:	950d      	str	r5, [sp, #52]	; 0x34
 800c7a8:	9d01      	ldr	r5, [sp, #4]
 800c7aa:	3508      	adds	r5, #8
 800c7ac:	9516      	str	r5, [sp, #88]	; 0x58
 800c7ae:	9d02      	ldr	r5, [sp, #8]
 800c7b0:	3508      	adds	r5, #8
 800c7b2:	0114      	lsls	r4, r2, #4
 800c7b4:	9517      	str	r5, [sp, #92]	; 0x5c
 800c7b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c7b8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800c7ba:	940e      	str	r4, [sp, #56]	; 0x38
 800c7bc:	00c0      	lsls	r0, r0, #3
 800c7be:	9010      	str	r0, [sp, #64]	; 0x40
 800c7c0:	18aa      	adds	r2, r5, r2
 800c7c2:	9207      	str	r2, [sp, #28]
 800c7c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c7c6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c7c8:	18aa      	adds	r2, r5, r2
 800c7ca:	9208      	str	r2, [sp, #32]
 800c7cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c7ce:	18aa      	adds	r2, r5, r2
 800c7d0:	9209      	str	r2, [sp, #36]	; 0x24
 800c7d2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c7d6:	f10e 0204 	add.w	r2, lr, #4
 800c7da:	920a      	str	r2, [sp, #40]	; 0x28
 800c7dc:	00c9      	lsls	r1, r1, #3
 800c7de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c7e0:	310c      	adds	r1, #12
 800c7e2:	00f6      	lsls	r6, r6, #3
 800c7e4:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 800c7e8:	9114      	str	r1, [sp, #80]	; 0x50
 800c7ea:	18a9      	adds	r1, r5, r2
 800c7ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7ee:	9612      	str	r6, [sp, #72]	; 0x48
 800c7f0:	00ff      	lsls	r7, r7, #3
 800c7f2:	19ae      	adds	r6, r5, r6
 800c7f4:	3008      	adds	r0, #8
 800c7f6:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800c7fa:	9606      	str	r6, [sp, #24]
 800c7fc:	9019      	str	r0, [sp, #100]	; 0x64
 800c7fe:	18aa      	adds	r2, r5, r2
 800c800:	0164      	lsls	r4, r4, #5
 800c802:	19ee      	adds	r6, r5, r7
 800c804:	f10c 000c 	add.w	r0, ip, #12
 800c808:	9713      	str	r7, [sp, #76]	; 0x4c
 800c80a:	9604      	str	r6, [sp, #16]
 800c80c:	9015      	str	r0, [sp, #84]	; 0x54
 800c80e:	9103      	str	r1, [sp, #12]
 800c810:	9205      	str	r2, [sp, #20]
 800c812:	f104 0208 	add.w	r2, r4, #8
 800c816:	9218      	str	r2, [sp, #96]	; 0x60
 800c818:	f04f 0801 	mov.w	r8, #1
 800c81c:	2200      	movs	r2, #0
 800c81e:	f102 0108 	add.w	r1, r2, #8
 800c822:	460f      	mov	r7, r1
 800c824:	910b      	str	r1, [sp, #44]	; 0x2c
 800c826:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c828:	188e      	adds	r6, r1, r2
 800c82a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c82c:	188d      	adds	r5, r1, r2
 800c82e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c830:	188c      	adds	r4, r1, r2
 800c832:	9919      	ldr	r1, [sp, #100]	; 0x64
 800c834:	1888      	adds	r0, r1, r2
 800c836:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c838:	eb01 0c02 	add.w	ip, r1, r2
 800c83c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c83e:	440a      	add	r2, r1
 800c840:	9903      	ldr	r1, [sp, #12]
 800c842:	edd1 fa00 	vldr	s31, [r1]
 800c846:	9905      	ldr	r1, [sp, #20]
 800c848:	ed91 fa00 	vldr	s30, [r1]
 800c84c:	9904      	ldr	r1, [sp, #16]
 800c84e:	edd1 ea00 	vldr	s29, [r1]
 800c852:	9906      	ldr	r1, [sp, #24]
 800c854:	ed91 ea00 	vldr	s28, [r1]
 800c858:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c85a:	edd1 da00 	vldr	s27, [r1]
 800c85e:	9908      	ldr	r1, [sp, #32]
 800c860:	ed91 da00 	vldr	s26, [r1]
 800c864:	9907      	ldr	r1, [sp, #28]
 800c866:	edd1 ca00 	vldr	s25, [r1]
 800c86a:	9903      	ldr	r1, [sp, #12]
 800c86c:	ed91 ca01 	vldr	s24, [r1, #4]
 800c870:	9905      	ldr	r1, [sp, #20]
 800c872:	edd1 ba01 	vldr	s23, [r1, #4]
 800c876:	9904      	ldr	r1, [sp, #16]
 800c878:	edd1 aa01 	vldr	s21, [r1, #4]
 800c87c:	9906      	ldr	r1, [sp, #24]
 800c87e:	ed91 aa01 	vldr	s20, [r1, #4]
 800c882:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c884:	edd1 7a01 	vldr	s15, [r1, #4]
 800c888:	9908      	ldr	r1, [sp, #32]
 800c88a:	edcd 7a00 	vstr	s15, [sp]
 800c88e:	edd1 7a01 	vldr	s15, [r1, #4]
 800c892:	9907      	ldr	r1, [sp, #28]
 800c894:	edcd 7a01 	vstr	s15, [sp, #4]
 800c898:	edd1 7a01 	vldr	s15, [r1, #4]
 800c89c:	eb0a 0e07 	add.w	lr, sl, r7
 800c8a0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c8a2:	edcd 7a02 	vstr	s15, [sp, #8]
 800c8a6:	eb0c 010a 	add.w	r1, ip, sl
 800c8aa:	4456      	add	r6, sl
 800c8ac:	4455      	add	r5, sl
 800c8ae:	4454      	add	r4, sl
 800c8b0:	4450      	add	r0, sl
 800c8b2:	4452      	add	r2, sl
 800c8b4:	46c4      	mov	ip, r8
 800c8b6:	e001      	b.n	800c8bc <arm_radix8_butterfly_f32+0x334>
 800c8b8:	3f3504f3 	.word	0x3f3504f3
 800c8bc:	ed96 5a00 	vldr	s10, [r6]
 800c8c0:	ed52 9a01 	vldr	s19, [r2, #-4]
 800c8c4:	ed11 6a01 	vldr	s12, [r1, #-4]
 800c8c8:	edd0 7a00 	vldr	s15, [r0]
 800c8cc:	ed17 7a01 	vldr	s14, [r7, #-4]
 800c8d0:	edde 3a00 	vldr	s7, [lr]
 800c8d4:	ed94 3a00 	vldr	s6, [r4]
 800c8d8:	ed95 2a00 	vldr	s4, [r5]
 800c8dc:	ed9e 0a01 	vldr	s0, [lr, #4]
 800c8e0:	ee33 8a85 	vadd.f32	s16, s7, s10
 800c8e4:	ee32 1a06 	vadd.f32	s2, s4, s12
 800c8e8:	ee33 4a29 	vadd.f32	s8, s6, s19
 800c8ec:	ee77 4a87 	vadd.f32	s9, s15, s14
 800c8f0:	ee78 1a04 	vadd.f32	s3, s16, s8
 800c8f4:	ee71 6a24 	vadd.f32	s13, s2, s9
 800c8f8:	ee32 2a46 	vsub.f32	s4, s4, s12
 800c8fc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800c900:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c904:	ed8e 6a00 	vstr	s12, [lr]
 800c908:	edd0 8a01 	vldr	s17, [r0, #4]
 800c90c:	ed95 9a01 	vldr	s18, [r5, #4]
 800c910:	edd1 2a00 	vldr	s5, [r1]
 800c914:	ed97 7a00 	vldr	s14, [r7]
 800c918:	edd4 0a01 	vldr	s1, [r4, #4]
 800c91c:	ed96 6a01 	vldr	s12, [r6, #4]
 800c920:	edd2 5a00 	vldr	s11, [r2]
 800c924:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800c928:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c92c:	ee39 5a62 	vsub.f32	s10, s18, s5
 800c930:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800c934:	ee38 4a44 	vsub.f32	s8, s16, s8
 800c938:	ee38 7a87 	vadd.f32	s14, s17, s14
 800c93c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800c940:	ee79 2a22 	vadd.f32	s5, s18, s5
 800c944:	ee75 8a69 	vsub.f32	s17, s10, s19
 800c948:	ee32 9a27 	vadd.f32	s18, s4, s15
 800c94c:	ee35 5a29 	vadd.f32	s10, s10, s19
 800c950:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c954:	ee30 2a06 	vadd.f32	s4, s0, s12
 800c958:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800c95c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800c960:	ee32 9a08 	vadd.f32	s18, s4, s16
 800c964:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800c968:	ee32 2a48 	vsub.f32	s4, s4, s16
 800c96c:	ee71 4a64 	vsub.f32	s9, s2, s9
 800c970:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800c974:	ee32 1a87 	vadd.f32	s2, s5, s14
 800c978:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800c97c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800c980:	ee30 6a46 	vsub.f32	s12, s0, s12
 800c984:	ee73 0a29 	vadd.f32	s1, s6, s19
 800c988:	ee36 0a28 	vadd.f32	s0, s12, s17
 800c98c:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c990:	ee32 7a64 	vsub.f32	s14, s4, s9
 800c994:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800c998:	ee36 6a68 	vsub.f32	s12, s12, s17
 800c99c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800c9a0:	ee75 8a85 	vadd.f32	s17, s11, s10
 800c9a4:	ee74 3a22 	vadd.f32	s7, s8, s5
 800c9a8:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800c9ac:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800c9b0:	ee79 1a41 	vsub.f32	s3, s18, s2
 800c9b4:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800c9b8:	ee76 5a43 	vsub.f32	s11, s12, s6
 800c9bc:	ee74 2a62 	vsub.f32	s5, s8, s5
 800c9c0:	ee72 4a24 	vadd.f32	s9, s4, s9
 800c9c4:	ee30 4a60 	vsub.f32	s8, s0, s1
 800c9c8:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800c9cc:	ee30 0a20 	vadd.f32	s0, s0, s1
 800c9d0:	ee77 9a85 	vadd.f32	s19, s15, s10
 800c9d4:	ee36 6a03 	vadd.f32	s12, s12, s6
 800c9d8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c9dc:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800c9e0:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800c9e4:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800c9e8:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800c9ec:	ee39 1a01 	vadd.f32	s2, s18, s2
 800c9f0:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800c9f4:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800c9f8:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800c9fc:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800ca00:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800ca04:	ee35 3a03 	vadd.f32	s6, s10, s6
 800ca08:	ee72 6a66 	vsub.f32	s13, s4, s13
 800ca0c:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800ca10:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800ca14:	ed9d 4a02 	vldr	s8, [sp, #8]
 800ca18:	ed8e 1a01 	vstr	s2, [lr, #4]
 800ca1c:	ee77 3a63 	vsub.f32	s7, s14, s7
 800ca20:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800ca24:	ed9d 7a01 	vldr	s14, [sp, #4]
 800ca28:	ed86 3a00 	vstr	s6, [r6]
 800ca2c:	ee30 9a89 	vadd.f32	s18, s1, s18
 800ca30:	ee32 2a05 	vadd.f32	s4, s4, s10
 800ca34:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800ca38:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800ca3c:	ee67 2a22 	vmul.f32	s5, s14, s5
 800ca40:	ee64 1a00 	vmul.f32	s3, s8, s0
 800ca44:	ee27 7a24 	vmul.f32	s14, s14, s9
 800ca48:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800ca4c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800ca50:	ee64 8a28 	vmul.f32	s17, s8, s17
 800ca54:	ed9d 4a00 	vldr	s8, [sp]
 800ca58:	edc6 6a01 	vstr	s13, [r6, #4]
 800ca5c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800ca60:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800ca64:	ee64 9a29 	vmul.f32	s19, s8, s19
 800ca68:	ee24 4a25 	vmul.f32	s8, s8, s11
 800ca6c:	ee30 7a87 	vadd.f32	s14, s1, s14
 800ca70:	ee74 4a84 	vadd.f32	s9, s9, s8
 800ca74:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800ca78:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800ca7c:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800ca80:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800ca84:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800ca88:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800ca8c:	ee75 1a21 	vadd.f32	s3, s10, s3
 800ca90:	ee30 0a68 	vsub.f32	s0, s0, s17
 800ca94:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800ca98:	ee70 0a84 	vadd.f32	s1, s1, s8
 800ca9c:	ee36 6a67 	vsub.f32	s12, s12, s15
 800caa0:	44dc      	add	ip, fp
 800caa2:	45e1      	cmp	r9, ip
 800caa4:	ed84 9a00 	vstr	s18, [r4]
 800caa8:	edc4 3a01 	vstr	s7, [r4, #4]
 800caac:	449e      	add	lr, r3
 800caae:	ed02 7a01 	vstr	s14, [r2, #-4]
 800cab2:	edc2 2a00 	vstr	s5, [r2]
 800cab6:	441e      	add	r6, r3
 800cab8:	ed85 2a00 	vstr	s4, [r5]
 800cabc:	ed85 8a01 	vstr	s16, [r5, #4]
 800cac0:	441c      	add	r4, r3
 800cac2:	ed47 1a01 	vstr	s3, [r7, #-4]
 800cac6:	ed87 0a00 	vstr	s0, [r7]
 800caca:	441a      	add	r2, r3
 800cacc:	ed41 4a01 	vstr	s9, [r1, #-4]
 800cad0:	edc1 9a00 	vstr	s19, [r1]
 800cad4:	441d      	add	r5, r3
 800cad6:	edc0 0a00 	vstr	s1, [r0]
 800cada:	441f      	add	r7, r3
 800cadc:	ed80 6a01 	vstr	s12, [r0, #4]
 800cae0:	4419      	add	r1, r3
 800cae2:	4418      	add	r0, r3
 800cae4:	f63f aeea 	bhi.w	800c8bc <arm_radix8_butterfly_f32+0x334>
 800cae8:	9a03      	ldr	r2, [sp, #12]
 800caea:	990d      	ldr	r1, [sp, #52]	; 0x34
 800caec:	440a      	add	r2, r1
 800caee:	9203      	str	r2, [sp, #12]
 800caf0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800caf2:	9a05      	ldr	r2, [sp, #20]
 800caf4:	440a      	add	r2, r1
 800caf6:	9205      	str	r2, [sp, #20]
 800caf8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800cafa:	9a04      	ldr	r2, [sp, #16]
 800cafc:	440a      	add	r2, r1
 800cafe:	9204      	str	r2, [sp, #16]
 800cb00:	9912      	ldr	r1, [sp, #72]	; 0x48
 800cb02:	9a06      	ldr	r2, [sp, #24]
 800cb04:	440a      	add	r2, r1
 800cb06:	9206      	str	r2, [sp, #24]
 800cb08:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cb0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb0c:	440a      	add	r2, r1
 800cb0e:	9209      	str	r2, [sp, #36]	; 0x24
 800cb10:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cb12:	9a08      	ldr	r2, [sp, #32]
 800cb14:	440a      	add	r2, r1
 800cb16:	9208      	str	r2, [sp, #32]
 800cb18:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800cb1a:	9a07      	ldr	r2, [sp, #28]
 800cb1c:	440a      	add	r2, r1
 800cb1e:	9207      	str	r2, [sp, #28]
 800cb20:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cb22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb24:	f108 0801 	add.w	r8, r8, #1
 800cb28:	3208      	adds	r2, #8
 800cb2a:	4588      	cmp	r8, r1
 800cb2c:	920a      	str	r2, [sp, #40]	; 0x28
 800cb2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb30:	f47f ae75 	bne.w	800c81e <arm_radix8_butterfly_f32+0x296>
 800cb34:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800cb38:	9300      	str	r3, [sp, #0]
 800cb3a:	46c3      	mov	fp, r8
 800cb3c:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 800cb40:	e532      	b.n	800c5a8 <arm_radix8_butterfly_f32+0x20>
 800cb42:	b01d      	add	sp, #116	; 0x74
 800cb44:	ecbd 8b10 	vpop	{d8-d15}
 800cb48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb4c <calloc>:
 800cb4c:	4b02      	ldr	r3, [pc, #8]	; (800cb58 <calloc+0xc>)
 800cb4e:	460a      	mov	r2, r1
 800cb50:	4601      	mov	r1, r0
 800cb52:	6818      	ldr	r0, [r3, #0]
 800cb54:	f000 b84f 	b.w	800cbf6 <_calloc_r>
 800cb58:	20000190 	.word	0x20000190

0800cb5c <__errno>:
 800cb5c:	4b01      	ldr	r3, [pc, #4]	; (800cb64 <__errno+0x8>)
 800cb5e:	6818      	ldr	r0, [r3, #0]
 800cb60:	4770      	bx	lr
 800cb62:	bf00      	nop
 800cb64:	20000190 	.word	0x20000190

0800cb68 <__libc_init_array>:
 800cb68:	b570      	push	{r4, r5, r6, lr}
 800cb6a:	4e0d      	ldr	r6, [pc, #52]	; (800cba0 <__libc_init_array+0x38>)
 800cb6c:	4c0d      	ldr	r4, [pc, #52]	; (800cba4 <__libc_init_array+0x3c>)
 800cb6e:	1ba4      	subs	r4, r4, r6
 800cb70:	10a4      	asrs	r4, r4, #2
 800cb72:	2500      	movs	r5, #0
 800cb74:	42a5      	cmp	r5, r4
 800cb76:	d109      	bne.n	800cb8c <__libc_init_array+0x24>
 800cb78:	4e0b      	ldr	r6, [pc, #44]	; (800cba8 <__libc_init_array+0x40>)
 800cb7a:	4c0c      	ldr	r4, [pc, #48]	; (800cbac <__libc_init_array+0x44>)
 800cb7c:	f001 f8de 	bl	800dd3c <_init>
 800cb80:	1ba4      	subs	r4, r4, r6
 800cb82:	10a4      	asrs	r4, r4, #2
 800cb84:	2500      	movs	r5, #0
 800cb86:	42a5      	cmp	r5, r4
 800cb88:	d105      	bne.n	800cb96 <__libc_init_array+0x2e>
 800cb8a:	bd70      	pop	{r4, r5, r6, pc}
 800cb8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cb90:	4798      	blx	r3
 800cb92:	3501      	adds	r5, #1
 800cb94:	e7ee      	b.n	800cb74 <__libc_init_array+0xc>
 800cb96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cb9a:	4798      	blx	r3
 800cb9c:	3501      	adds	r5, #1
 800cb9e:	e7f2      	b.n	800cb86 <__libc_init_array+0x1e>
 800cba0:	080216ac 	.word	0x080216ac
 800cba4:	080216ac 	.word	0x080216ac
 800cba8:	080216ac 	.word	0x080216ac
 800cbac:	080216b0 	.word	0x080216b0

0800cbb0 <malloc>:
 800cbb0:	4b02      	ldr	r3, [pc, #8]	; (800cbbc <malloc+0xc>)
 800cbb2:	4601      	mov	r1, r0
 800cbb4:	6818      	ldr	r0, [r3, #0]
 800cbb6:	f000 b87b 	b.w	800ccb0 <_malloc_r>
 800cbba:	bf00      	nop
 800cbbc:	20000190 	.word	0x20000190

0800cbc0 <free>:
 800cbc0:	4b02      	ldr	r3, [pc, #8]	; (800cbcc <free+0xc>)
 800cbc2:	4601      	mov	r1, r0
 800cbc4:	6818      	ldr	r0, [r3, #0]
 800cbc6:	f000 b825 	b.w	800cc14 <_free_r>
 800cbca:	bf00      	nop
 800cbcc:	20000190 	.word	0x20000190

0800cbd0 <memcpy>:
 800cbd0:	b510      	push	{r4, lr}
 800cbd2:	1e43      	subs	r3, r0, #1
 800cbd4:	440a      	add	r2, r1
 800cbd6:	4291      	cmp	r1, r2
 800cbd8:	d100      	bne.n	800cbdc <memcpy+0xc>
 800cbda:	bd10      	pop	{r4, pc}
 800cbdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cbe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbe4:	e7f7      	b.n	800cbd6 <memcpy+0x6>

0800cbe6 <memset>:
 800cbe6:	4402      	add	r2, r0
 800cbe8:	4603      	mov	r3, r0
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d100      	bne.n	800cbf0 <memset+0xa>
 800cbee:	4770      	bx	lr
 800cbf0:	f803 1b01 	strb.w	r1, [r3], #1
 800cbf4:	e7f9      	b.n	800cbea <memset+0x4>

0800cbf6 <_calloc_r>:
 800cbf6:	b538      	push	{r3, r4, r5, lr}
 800cbf8:	fb02 f401 	mul.w	r4, r2, r1
 800cbfc:	4621      	mov	r1, r4
 800cbfe:	f000 f857 	bl	800ccb0 <_malloc_r>
 800cc02:	4605      	mov	r5, r0
 800cc04:	b118      	cbz	r0, 800cc0e <_calloc_r+0x18>
 800cc06:	4622      	mov	r2, r4
 800cc08:	2100      	movs	r1, #0
 800cc0a:	f7ff ffec 	bl	800cbe6 <memset>
 800cc0e:	4628      	mov	r0, r5
 800cc10:	bd38      	pop	{r3, r4, r5, pc}
	...

0800cc14 <_free_r>:
 800cc14:	b538      	push	{r3, r4, r5, lr}
 800cc16:	4605      	mov	r5, r0
 800cc18:	2900      	cmp	r1, #0
 800cc1a:	d045      	beq.n	800cca8 <_free_r+0x94>
 800cc1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc20:	1f0c      	subs	r4, r1, #4
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	bfb8      	it	lt
 800cc26:	18e4      	addlt	r4, r4, r3
 800cc28:	f000 f8ac 	bl	800cd84 <__malloc_lock>
 800cc2c:	4a1f      	ldr	r2, [pc, #124]	; (800ccac <_free_r+0x98>)
 800cc2e:	6813      	ldr	r3, [r2, #0]
 800cc30:	4610      	mov	r0, r2
 800cc32:	b933      	cbnz	r3, 800cc42 <_free_r+0x2e>
 800cc34:	6063      	str	r3, [r4, #4]
 800cc36:	6014      	str	r4, [r2, #0]
 800cc38:	4628      	mov	r0, r5
 800cc3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc3e:	f000 b8a2 	b.w	800cd86 <__malloc_unlock>
 800cc42:	42a3      	cmp	r3, r4
 800cc44:	d90c      	bls.n	800cc60 <_free_r+0x4c>
 800cc46:	6821      	ldr	r1, [r4, #0]
 800cc48:	1862      	adds	r2, r4, r1
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	bf04      	itt	eq
 800cc4e:	681a      	ldreq	r2, [r3, #0]
 800cc50:	685b      	ldreq	r3, [r3, #4]
 800cc52:	6063      	str	r3, [r4, #4]
 800cc54:	bf04      	itt	eq
 800cc56:	1852      	addeq	r2, r2, r1
 800cc58:	6022      	streq	r2, [r4, #0]
 800cc5a:	6004      	str	r4, [r0, #0]
 800cc5c:	e7ec      	b.n	800cc38 <_free_r+0x24>
 800cc5e:	4613      	mov	r3, r2
 800cc60:	685a      	ldr	r2, [r3, #4]
 800cc62:	b10a      	cbz	r2, 800cc68 <_free_r+0x54>
 800cc64:	42a2      	cmp	r2, r4
 800cc66:	d9fa      	bls.n	800cc5e <_free_r+0x4a>
 800cc68:	6819      	ldr	r1, [r3, #0]
 800cc6a:	1858      	adds	r0, r3, r1
 800cc6c:	42a0      	cmp	r0, r4
 800cc6e:	d10b      	bne.n	800cc88 <_free_r+0x74>
 800cc70:	6820      	ldr	r0, [r4, #0]
 800cc72:	4401      	add	r1, r0
 800cc74:	1858      	adds	r0, r3, r1
 800cc76:	4282      	cmp	r2, r0
 800cc78:	6019      	str	r1, [r3, #0]
 800cc7a:	d1dd      	bne.n	800cc38 <_free_r+0x24>
 800cc7c:	6810      	ldr	r0, [r2, #0]
 800cc7e:	6852      	ldr	r2, [r2, #4]
 800cc80:	605a      	str	r2, [r3, #4]
 800cc82:	4401      	add	r1, r0
 800cc84:	6019      	str	r1, [r3, #0]
 800cc86:	e7d7      	b.n	800cc38 <_free_r+0x24>
 800cc88:	d902      	bls.n	800cc90 <_free_r+0x7c>
 800cc8a:	230c      	movs	r3, #12
 800cc8c:	602b      	str	r3, [r5, #0]
 800cc8e:	e7d3      	b.n	800cc38 <_free_r+0x24>
 800cc90:	6820      	ldr	r0, [r4, #0]
 800cc92:	1821      	adds	r1, r4, r0
 800cc94:	428a      	cmp	r2, r1
 800cc96:	bf04      	itt	eq
 800cc98:	6811      	ldreq	r1, [r2, #0]
 800cc9a:	6852      	ldreq	r2, [r2, #4]
 800cc9c:	6062      	str	r2, [r4, #4]
 800cc9e:	bf04      	itt	eq
 800cca0:	1809      	addeq	r1, r1, r0
 800cca2:	6021      	streq	r1, [r4, #0]
 800cca4:	605c      	str	r4, [r3, #4]
 800cca6:	e7c7      	b.n	800cc38 <_free_r+0x24>
 800cca8:	bd38      	pop	{r3, r4, r5, pc}
 800ccaa:	bf00      	nop
 800ccac:	20000220 	.word	0x20000220

0800ccb0 <_malloc_r>:
 800ccb0:	b570      	push	{r4, r5, r6, lr}
 800ccb2:	1ccd      	adds	r5, r1, #3
 800ccb4:	f025 0503 	bic.w	r5, r5, #3
 800ccb8:	3508      	adds	r5, #8
 800ccba:	2d0c      	cmp	r5, #12
 800ccbc:	bf38      	it	cc
 800ccbe:	250c      	movcc	r5, #12
 800ccc0:	2d00      	cmp	r5, #0
 800ccc2:	4606      	mov	r6, r0
 800ccc4:	db01      	blt.n	800ccca <_malloc_r+0x1a>
 800ccc6:	42a9      	cmp	r1, r5
 800ccc8:	d903      	bls.n	800ccd2 <_malloc_r+0x22>
 800ccca:	230c      	movs	r3, #12
 800cccc:	6033      	str	r3, [r6, #0]
 800ccce:	2000      	movs	r0, #0
 800ccd0:	bd70      	pop	{r4, r5, r6, pc}
 800ccd2:	f000 f857 	bl	800cd84 <__malloc_lock>
 800ccd6:	4a21      	ldr	r2, [pc, #132]	; (800cd5c <_malloc_r+0xac>)
 800ccd8:	6814      	ldr	r4, [r2, #0]
 800ccda:	4621      	mov	r1, r4
 800ccdc:	b991      	cbnz	r1, 800cd04 <_malloc_r+0x54>
 800ccde:	4c20      	ldr	r4, [pc, #128]	; (800cd60 <_malloc_r+0xb0>)
 800cce0:	6823      	ldr	r3, [r4, #0]
 800cce2:	b91b      	cbnz	r3, 800ccec <_malloc_r+0x3c>
 800cce4:	4630      	mov	r0, r6
 800cce6:	f000 f83d 	bl	800cd64 <_sbrk_r>
 800ccea:	6020      	str	r0, [r4, #0]
 800ccec:	4629      	mov	r1, r5
 800ccee:	4630      	mov	r0, r6
 800ccf0:	f000 f838 	bl	800cd64 <_sbrk_r>
 800ccf4:	1c43      	adds	r3, r0, #1
 800ccf6:	d124      	bne.n	800cd42 <_malloc_r+0x92>
 800ccf8:	230c      	movs	r3, #12
 800ccfa:	6033      	str	r3, [r6, #0]
 800ccfc:	4630      	mov	r0, r6
 800ccfe:	f000 f842 	bl	800cd86 <__malloc_unlock>
 800cd02:	e7e4      	b.n	800ccce <_malloc_r+0x1e>
 800cd04:	680b      	ldr	r3, [r1, #0]
 800cd06:	1b5b      	subs	r3, r3, r5
 800cd08:	d418      	bmi.n	800cd3c <_malloc_r+0x8c>
 800cd0a:	2b0b      	cmp	r3, #11
 800cd0c:	d90f      	bls.n	800cd2e <_malloc_r+0x7e>
 800cd0e:	600b      	str	r3, [r1, #0]
 800cd10:	50cd      	str	r5, [r1, r3]
 800cd12:	18cc      	adds	r4, r1, r3
 800cd14:	4630      	mov	r0, r6
 800cd16:	f000 f836 	bl	800cd86 <__malloc_unlock>
 800cd1a:	f104 000b 	add.w	r0, r4, #11
 800cd1e:	1d23      	adds	r3, r4, #4
 800cd20:	f020 0007 	bic.w	r0, r0, #7
 800cd24:	1ac3      	subs	r3, r0, r3
 800cd26:	d0d3      	beq.n	800ccd0 <_malloc_r+0x20>
 800cd28:	425a      	negs	r2, r3
 800cd2a:	50e2      	str	r2, [r4, r3]
 800cd2c:	e7d0      	b.n	800ccd0 <_malloc_r+0x20>
 800cd2e:	428c      	cmp	r4, r1
 800cd30:	684b      	ldr	r3, [r1, #4]
 800cd32:	bf16      	itet	ne
 800cd34:	6063      	strne	r3, [r4, #4]
 800cd36:	6013      	streq	r3, [r2, #0]
 800cd38:	460c      	movne	r4, r1
 800cd3a:	e7eb      	b.n	800cd14 <_malloc_r+0x64>
 800cd3c:	460c      	mov	r4, r1
 800cd3e:	6849      	ldr	r1, [r1, #4]
 800cd40:	e7cc      	b.n	800ccdc <_malloc_r+0x2c>
 800cd42:	1cc4      	adds	r4, r0, #3
 800cd44:	f024 0403 	bic.w	r4, r4, #3
 800cd48:	42a0      	cmp	r0, r4
 800cd4a:	d005      	beq.n	800cd58 <_malloc_r+0xa8>
 800cd4c:	1a21      	subs	r1, r4, r0
 800cd4e:	4630      	mov	r0, r6
 800cd50:	f000 f808 	bl	800cd64 <_sbrk_r>
 800cd54:	3001      	adds	r0, #1
 800cd56:	d0cf      	beq.n	800ccf8 <_malloc_r+0x48>
 800cd58:	6025      	str	r5, [r4, #0]
 800cd5a:	e7db      	b.n	800cd14 <_malloc_r+0x64>
 800cd5c:	20000220 	.word	0x20000220
 800cd60:	20000224 	.word	0x20000224

0800cd64 <_sbrk_r>:
 800cd64:	b538      	push	{r3, r4, r5, lr}
 800cd66:	4c06      	ldr	r4, [pc, #24]	; (800cd80 <_sbrk_r+0x1c>)
 800cd68:	2300      	movs	r3, #0
 800cd6a:	4605      	mov	r5, r0
 800cd6c:	4608      	mov	r0, r1
 800cd6e:	6023      	str	r3, [r4, #0]
 800cd70:	f7f5 fcaa 	bl	80026c8 <_sbrk>
 800cd74:	1c43      	adds	r3, r0, #1
 800cd76:	d102      	bne.n	800cd7e <_sbrk_r+0x1a>
 800cd78:	6823      	ldr	r3, [r4, #0]
 800cd7a:	b103      	cbz	r3, 800cd7e <_sbrk_r+0x1a>
 800cd7c:	602b      	str	r3, [r5, #0]
 800cd7e:	bd38      	pop	{r3, r4, r5, pc}
 800cd80:	20002110 	.word	0x20002110

0800cd84 <__malloc_lock>:
 800cd84:	4770      	bx	lr

0800cd86 <__malloc_unlock>:
 800cd86:	4770      	bx	lr

0800cd88 <cosf>:
 800cd88:	ee10 3a10 	vmov	r3, s0
 800cd8c:	b507      	push	{r0, r1, r2, lr}
 800cd8e:	4a1c      	ldr	r2, [pc, #112]	; (800ce00 <cosf+0x78>)
 800cd90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cd94:	4293      	cmp	r3, r2
 800cd96:	dc04      	bgt.n	800cda2 <cosf+0x1a>
 800cd98:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800ce04 <cosf+0x7c>
 800cd9c:	f000 fbe6 	bl	800d56c <__kernel_cosf>
 800cda0:	e004      	b.n	800cdac <cosf+0x24>
 800cda2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cda6:	db04      	blt.n	800cdb2 <cosf+0x2a>
 800cda8:	ee30 0a40 	vsub.f32	s0, s0, s0
 800cdac:	b003      	add	sp, #12
 800cdae:	f85d fb04 	ldr.w	pc, [sp], #4
 800cdb2:	4668      	mov	r0, sp
 800cdb4:	f000 faaa 	bl	800d30c <__ieee754_rem_pio2f>
 800cdb8:	f000 0003 	and.w	r0, r0, #3
 800cdbc:	2801      	cmp	r0, #1
 800cdbe:	d007      	beq.n	800cdd0 <cosf+0x48>
 800cdc0:	2802      	cmp	r0, #2
 800cdc2:	d00e      	beq.n	800cde2 <cosf+0x5a>
 800cdc4:	b9a0      	cbnz	r0, 800cdf0 <cosf+0x68>
 800cdc6:	eddd 0a01 	vldr	s1, [sp, #4]
 800cdca:	ed9d 0a00 	vldr	s0, [sp]
 800cdce:	e7e5      	b.n	800cd9c <cosf+0x14>
 800cdd0:	eddd 0a01 	vldr	s1, [sp, #4]
 800cdd4:	ed9d 0a00 	vldr	s0, [sp]
 800cdd8:	f000 fea8 	bl	800db2c <__kernel_sinf>
 800cddc:	eeb1 0a40 	vneg.f32	s0, s0
 800cde0:	e7e4      	b.n	800cdac <cosf+0x24>
 800cde2:	eddd 0a01 	vldr	s1, [sp, #4]
 800cde6:	ed9d 0a00 	vldr	s0, [sp]
 800cdea:	f000 fbbf 	bl	800d56c <__kernel_cosf>
 800cdee:	e7f5      	b.n	800cddc <cosf+0x54>
 800cdf0:	2001      	movs	r0, #1
 800cdf2:	eddd 0a01 	vldr	s1, [sp, #4]
 800cdf6:	ed9d 0a00 	vldr	s0, [sp]
 800cdfa:	f000 fe97 	bl	800db2c <__kernel_sinf>
 800cdfe:	e7d5      	b.n	800cdac <cosf+0x24>
 800ce00:	3f490fd8 	.word	0x3f490fd8
 800ce04:	00000000 	.word	0x00000000

0800ce08 <log>:
 800ce08:	b570      	push	{r4, r5, r6, lr}
 800ce0a:	ed2d 8b02 	vpush	{d8}
 800ce0e:	b08a      	sub	sp, #40	; 0x28
 800ce10:	ec55 4b10 	vmov	r4, r5, d0
 800ce14:	f000 f8c8 	bl	800cfa8 <__ieee754_log>
 800ce18:	4b36      	ldr	r3, [pc, #216]	; (800cef4 <log+0xec>)
 800ce1a:	eeb0 8a40 	vmov.f32	s16, s0
 800ce1e:	eef0 8a60 	vmov.f32	s17, s1
 800ce22:	f993 6000 	ldrsb.w	r6, [r3]
 800ce26:	1c73      	adds	r3, r6, #1
 800ce28:	d05b      	beq.n	800cee2 <log+0xda>
 800ce2a:	4622      	mov	r2, r4
 800ce2c:	462b      	mov	r3, r5
 800ce2e:	4620      	mov	r0, r4
 800ce30:	4629      	mov	r1, r5
 800ce32:	f7f3 fe9b 	bl	8000b6c <__aeabi_dcmpun>
 800ce36:	2800      	cmp	r0, #0
 800ce38:	d153      	bne.n	800cee2 <log+0xda>
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	4620      	mov	r0, r4
 800ce40:	4629      	mov	r1, r5
 800ce42:	f7f3 fe89 	bl	8000b58 <__aeabi_dcmpgt>
 800ce46:	2800      	cmp	r0, #0
 800ce48:	d14b      	bne.n	800cee2 <log+0xda>
 800ce4a:	4b2b      	ldr	r3, [pc, #172]	; (800cef8 <log+0xf0>)
 800ce4c:	9301      	str	r3, [sp, #4]
 800ce4e:	9008      	str	r0, [sp, #32]
 800ce50:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ce54:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ce58:	b9a6      	cbnz	r6, 800ce84 <log+0x7c>
 800ce5a:	4b28      	ldr	r3, [pc, #160]	; (800cefc <log+0xf4>)
 800ce5c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ce60:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ce64:	4620      	mov	r0, r4
 800ce66:	2200      	movs	r2, #0
 800ce68:	2300      	movs	r3, #0
 800ce6a:	4629      	mov	r1, r5
 800ce6c:	f7f3 fe4c 	bl	8000b08 <__aeabi_dcmpeq>
 800ce70:	bb40      	cbnz	r0, 800cec4 <log+0xbc>
 800ce72:	2301      	movs	r3, #1
 800ce74:	2e02      	cmp	r6, #2
 800ce76:	9300      	str	r3, [sp, #0]
 800ce78:	d119      	bne.n	800ceae <log+0xa6>
 800ce7a:	f7ff fe6f 	bl	800cb5c <__errno>
 800ce7e:	2321      	movs	r3, #33	; 0x21
 800ce80:	6003      	str	r3, [r0, #0]
 800ce82:	e019      	b.n	800ceb8 <log+0xb0>
 800ce84:	4b1e      	ldr	r3, [pc, #120]	; (800cf00 <log+0xf8>)
 800ce86:	2200      	movs	r2, #0
 800ce88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ce8c:	4620      	mov	r0, r4
 800ce8e:	2200      	movs	r2, #0
 800ce90:	2300      	movs	r3, #0
 800ce92:	4629      	mov	r1, r5
 800ce94:	f7f3 fe38 	bl	8000b08 <__aeabi_dcmpeq>
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	d0ea      	beq.n	800ce72 <log+0x6a>
 800ce9c:	2302      	movs	r3, #2
 800ce9e:	429e      	cmp	r6, r3
 800cea0:	9300      	str	r3, [sp, #0]
 800cea2:	d111      	bne.n	800cec8 <log+0xc0>
 800cea4:	f7ff fe5a 	bl	800cb5c <__errno>
 800cea8:	2322      	movs	r3, #34	; 0x22
 800ceaa:	6003      	str	r3, [r0, #0]
 800ceac:	e011      	b.n	800ced2 <log+0xca>
 800ceae:	4668      	mov	r0, sp
 800ceb0:	f000 fe84 	bl	800dbbc <matherr>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	d0e0      	beq.n	800ce7a <log+0x72>
 800ceb8:	4812      	ldr	r0, [pc, #72]	; (800cf04 <log+0xfc>)
 800ceba:	f000 fe81 	bl	800dbc0 <nan>
 800cebe:	ed8d 0b06 	vstr	d0, [sp, #24]
 800cec2:	e006      	b.n	800ced2 <log+0xca>
 800cec4:	2302      	movs	r3, #2
 800cec6:	9300      	str	r3, [sp, #0]
 800cec8:	4668      	mov	r0, sp
 800ceca:	f000 fe77 	bl	800dbbc <matherr>
 800cece:	2800      	cmp	r0, #0
 800ced0:	d0e8      	beq.n	800cea4 <log+0x9c>
 800ced2:	9b08      	ldr	r3, [sp, #32]
 800ced4:	b11b      	cbz	r3, 800cede <log+0xd6>
 800ced6:	f7ff fe41 	bl	800cb5c <__errno>
 800ceda:	9b08      	ldr	r3, [sp, #32]
 800cedc:	6003      	str	r3, [r0, #0]
 800cede:	ed9d 8b06 	vldr	d8, [sp, #24]
 800cee2:	eeb0 0a48 	vmov.f32	s0, s16
 800cee6:	eef0 0a68 	vmov.f32	s1, s17
 800ceea:	b00a      	add	sp, #40	; 0x28
 800ceec:	ecbd 8b02 	vpop	{d8}
 800cef0:	bd70      	pop	{r4, r5, r6, pc}
 800cef2:	bf00      	nop
 800cef4:	200001f4 	.word	0x200001f4
 800cef8:	080212c8 	.word	0x080212c8
 800cefc:	c7efffff 	.word	0xc7efffff
 800cf00:	fff00000 	.word	0xfff00000
 800cf04:	080212d1 	.word	0x080212d1

0800cf08 <sqrtf>:
 800cf08:	b510      	push	{r4, lr}
 800cf0a:	ed2d 8b02 	vpush	{d8}
 800cf0e:	b08a      	sub	sp, #40	; 0x28
 800cf10:	eeb0 8a40 	vmov.f32	s16, s0
 800cf14:	f000 fb26 	bl	800d564 <__ieee754_sqrtf>
 800cf18:	4b21      	ldr	r3, [pc, #132]	; (800cfa0 <sqrtf+0x98>)
 800cf1a:	f993 4000 	ldrsb.w	r4, [r3]
 800cf1e:	1c63      	adds	r3, r4, #1
 800cf20:	d02c      	beq.n	800cf7c <sqrtf+0x74>
 800cf22:	eeb4 8a48 	vcmp.f32	s16, s16
 800cf26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf2a:	d627      	bvs.n	800cf7c <sqrtf+0x74>
 800cf2c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cf30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf34:	d522      	bpl.n	800cf7c <sqrtf+0x74>
 800cf36:	2301      	movs	r3, #1
 800cf38:	9300      	str	r3, [sp, #0]
 800cf3a:	4b1a      	ldr	r3, [pc, #104]	; (800cfa4 <sqrtf+0x9c>)
 800cf3c:	9301      	str	r3, [sp, #4]
 800cf3e:	ee18 0a10 	vmov	r0, s16
 800cf42:	2300      	movs	r3, #0
 800cf44:	9308      	str	r3, [sp, #32]
 800cf46:	f7f3 fb1f 	bl	8000588 <__aeabi_f2d>
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf54:	2300      	movs	r3, #0
 800cf56:	b9ac      	cbnz	r4, 800cf84 <sqrtf+0x7c>
 800cf58:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cf5c:	4668      	mov	r0, sp
 800cf5e:	f000 fe2d 	bl	800dbbc <matherr>
 800cf62:	b1b8      	cbz	r0, 800cf94 <sqrtf+0x8c>
 800cf64:	9b08      	ldr	r3, [sp, #32]
 800cf66:	b11b      	cbz	r3, 800cf70 <sqrtf+0x68>
 800cf68:	f7ff fdf8 	bl	800cb5c <__errno>
 800cf6c:	9b08      	ldr	r3, [sp, #32]
 800cf6e:	6003      	str	r3, [r0, #0]
 800cf70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf74:	f7f3 fe38 	bl	8000be8 <__aeabi_d2f>
 800cf78:	ee00 0a10 	vmov	s0, r0
 800cf7c:	b00a      	add	sp, #40	; 0x28
 800cf7e:	ecbd 8b02 	vpop	{d8}
 800cf82:	bd10      	pop	{r4, pc}
 800cf84:	4610      	mov	r0, r2
 800cf86:	4619      	mov	r1, r3
 800cf88:	f7f3 fc80 	bl	800088c <__aeabi_ddiv>
 800cf8c:	2c02      	cmp	r4, #2
 800cf8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cf92:	d1e3      	bne.n	800cf5c <sqrtf+0x54>
 800cf94:	f7ff fde2 	bl	800cb5c <__errno>
 800cf98:	2321      	movs	r3, #33	; 0x21
 800cf9a:	6003      	str	r3, [r0, #0]
 800cf9c:	e7e2      	b.n	800cf64 <sqrtf+0x5c>
 800cf9e:	bf00      	nop
 800cfa0:	200001f4 	.word	0x200001f4
 800cfa4:	080212cc 	.word	0x080212cc

0800cfa8 <__ieee754_log>:
 800cfa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfac:	ec51 0b10 	vmov	r0, r1, d0
 800cfb0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800cfb4:	b087      	sub	sp, #28
 800cfb6:	460d      	mov	r5, r1
 800cfb8:	da27      	bge.n	800d00a <__ieee754_log+0x62>
 800cfba:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cfbe:	4303      	orrs	r3, r0
 800cfc0:	ee10 2a10 	vmov	r2, s0
 800cfc4:	d10a      	bne.n	800cfdc <__ieee754_log+0x34>
 800cfc6:	49cc      	ldr	r1, [pc, #816]	; (800d2f8 <__ieee754_log+0x350>)
 800cfc8:	2200      	movs	r2, #0
 800cfca:	2300      	movs	r3, #0
 800cfcc:	2000      	movs	r0, #0
 800cfce:	f7f3 fc5d 	bl	800088c <__aeabi_ddiv>
 800cfd2:	ec41 0b10 	vmov	d0, r0, r1
 800cfd6:	b007      	add	sp, #28
 800cfd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfdc:	2900      	cmp	r1, #0
 800cfde:	da05      	bge.n	800cfec <__ieee754_log+0x44>
 800cfe0:	460b      	mov	r3, r1
 800cfe2:	f7f3 f971 	bl	80002c8 <__aeabi_dsub>
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	2300      	movs	r3, #0
 800cfea:	e7f0      	b.n	800cfce <__ieee754_log+0x26>
 800cfec:	4bc3      	ldr	r3, [pc, #780]	; (800d2fc <__ieee754_log+0x354>)
 800cfee:	2200      	movs	r2, #0
 800cff0:	f7f3 fb22 	bl	8000638 <__aeabi_dmul>
 800cff4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800cff8:	460d      	mov	r5, r1
 800cffa:	4ac1      	ldr	r2, [pc, #772]	; (800d300 <__ieee754_log+0x358>)
 800cffc:	4295      	cmp	r5, r2
 800cffe:	dd06      	ble.n	800d00e <__ieee754_log+0x66>
 800d000:	4602      	mov	r2, r0
 800d002:	460b      	mov	r3, r1
 800d004:	f7f3 f962 	bl	80002cc <__adddf3>
 800d008:	e7e3      	b.n	800cfd2 <__ieee754_log+0x2a>
 800d00a:	2300      	movs	r3, #0
 800d00c:	e7f5      	b.n	800cffa <__ieee754_log+0x52>
 800d00e:	152c      	asrs	r4, r5, #20
 800d010:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800d014:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800d018:	441c      	add	r4, r3
 800d01a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800d01e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800d022:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d026:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800d02a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800d02e:	ea42 0105 	orr.w	r1, r2, r5
 800d032:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800d036:	2200      	movs	r2, #0
 800d038:	4bb2      	ldr	r3, [pc, #712]	; (800d304 <__ieee754_log+0x35c>)
 800d03a:	f7f3 f945 	bl	80002c8 <__aeabi_dsub>
 800d03e:	1cab      	adds	r3, r5, #2
 800d040:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d044:	2b02      	cmp	r3, #2
 800d046:	4682      	mov	sl, r0
 800d048:	468b      	mov	fp, r1
 800d04a:	f04f 0200 	mov.w	r2, #0
 800d04e:	dc53      	bgt.n	800d0f8 <__ieee754_log+0x150>
 800d050:	2300      	movs	r3, #0
 800d052:	f7f3 fd59 	bl	8000b08 <__aeabi_dcmpeq>
 800d056:	b1d0      	cbz	r0, 800d08e <__ieee754_log+0xe6>
 800d058:	2c00      	cmp	r4, #0
 800d05a:	f000 8120 	beq.w	800d29e <__ieee754_log+0x2f6>
 800d05e:	4620      	mov	r0, r4
 800d060:	f7f3 fa80 	bl	8000564 <__aeabi_i2d>
 800d064:	a390      	add	r3, pc, #576	; (adr r3, 800d2a8 <__ieee754_log+0x300>)
 800d066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06a:	4606      	mov	r6, r0
 800d06c:	460f      	mov	r7, r1
 800d06e:	f7f3 fae3 	bl	8000638 <__aeabi_dmul>
 800d072:	a38f      	add	r3, pc, #572	; (adr r3, 800d2b0 <__ieee754_log+0x308>)
 800d074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d078:	4604      	mov	r4, r0
 800d07a:	460d      	mov	r5, r1
 800d07c:	4630      	mov	r0, r6
 800d07e:	4639      	mov	r1, r7
 800d080:	f7f3 fada 	bl	8000638 <__aeabi_dmul>
 800d084:	4602      	mov	r2, r0
 800d086:	460b      	mov	r3, r1
 800d088:	4620      	mov	r0, r4
 800d08a:	4629      	mov	r1, r5
 800d08c:	e7ba      	b.n	800d004 <__ieee754_log+0x5c>
 800d08e:	a38a      	add	r3, pc, #552	; (adr r3, 800d2b8 <__ieee754_log+0x310>)
 800d090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d094:	4650      	mov	r0, sl
 800d096:	4659      	mov	r1, fp
 800d098:	f7f3 face 	bl	8000638 <__aeabi_dmul>
 800d09c:	4602      	mov	r2, r0
 800d09e:	460b      	mov	r3, r1
 800d0a0:	2000      	movs	r0, #0
 800d0a2:	4999      	ldr	r1, [pc, #612]	; (800d308 <__ieee754_log+0x360>)
 800d0a4:	f7f3 f910 	bl	80002c8 <__aeabi_dsub>
 800d0a8:	4652      	mov	r2, sl
 800d0aa:	4606      	mov	r6, r0
 800d0ac:	460f      	mov	r7, r1
 800d0ae:	465b      	mov	r3, fp
 800d0b0:	4650      	mov	r0, sl
 800d0b2:	4659      	mov	r1, fp
 800d0b4:	f7f3 fac0 	bl	8000638 <__aeabi_dmul>
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	460b      	mov	r3, r1
 800d0bc:	4630      	mov	r0, r6
 800d0be:	4639      	mov	r1, r7
 800d0c0:	f7f3 faba 	bl	8000638 <__aeabi_dmul>
 800d0c4:	4606      	mov	r6, r0
 800d0c6:	460f      	mov	r7, r1
 800d0c8:	b914      	cbnz	r4, 800d0d0 <__ieee754_log+0x128>
 800d0ca:	4632      	mov	r2, r6
 800d0cc:	463b      	mov	r3, r7
 800d0ce:	e0a0      	b.n	800d212 <__ieee754_log+0x26a>
 800d0d0:	4620      	mov	r0, r4
 800d0d2:	f7f3 fa47 	bl	8000564 <__aeabi_i2d>
 800d0d6:	a374      	add	r3, pc, #464	; (adr r3, 800d2a8 <__ieee754_log+0x300>)
 800d0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0dc:	4680      	mov	r8, r0
 800d0de:	4689      	mov	r9, r1
 800d0e0:	f7f3 faaa 	bl	8000638 <__aeabi_dmul>
 800d0e4:	a372      	add	r3, pc, #456	; (adr r3, 800d2b0 <__ieee754_log+0x308>)
 800d0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ea:	4604      	mov	r4, r0
 800d0ec:	460d      	mov	r5, r1
 800d0ee:	4640      	mov	r0, r8
 800d0f0:	4649      	mov	r1, r9
 800d0f2:	f7f3 faa1 	bl	8000638 <__aeabi_dmul>
 800d0f6:	e0a5      	b.n	800d244 <__ieee754_log+0x29c>
 800d0f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d0fc:	f7f3 f8e6 	bl	80002cc <__adddf3>
 800d100:	4602      	mov	r2, r0
 800d102:	460b      	mov	r3, r1
 800d104:	4650      	mov	r0, sl
 800d106:	4659      	mov	r1, fp
 800d108:	f7f3 fbc0 	bl	800088c <__aeabi_ddiv>
 800d10c:	e9cd 0100 	strd	r0, r1, [sp]
 800d110:	4620      	mov	r0, r4
 800d112:	f7f3 fa27 	bl	8000564 <__aeabi_i2d>
 800d116:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d11a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d11e:	4610      	mov	r0, r2
 800d120:	4619      	mov	r1, r3
 800d122:	f7f3 fa89 	bl	8000638 <__aeabi_dmul>
 800d126:	4602      	mov	r2, r0
 800d128:	460b      	mov	r3, r1
 800d12a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d12e:	f7f3 fa83 	bl	8000638 <__aeabi_dmul>
 800d132:	a363      	add	r3, pc, #396	; (adr r3, 800d2c0 <__ieee754_log+0x318>)
 800d134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d138:	4680      	mov	r8, r0
 800d13a:	4689      	mov	r9, r1
 800d13c:	f7f3 fa7c 	bl	8000638 <__aeabi_dmul>
 800d140:	a361      	add	r3, pc, #388	; (adr r3, 800d2c8 <__ieee754_log+0x320>)
 800d142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d146:	f7f3 f8c1 	bl	80002cc <__adddf3>
 800d14a:	4642      	mov	r2, r8
 800d14c:	464b      	mov	r3, r9
 800d14e:	f7f3 fa73 	bl	8000638 <__aeabi_dmul>
 800d152:	a35f      	add	r3, pc, #380	; (adr r3, 800d2d0 <__ieee754_log+0x328>)
 800d154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d158:	f7f3 f8b8 	bl	80002cc <__adddf3>
 800d15c:	4642      	mov	r2, r8
 800d15e:	464b      	mov	r3, r9
 800d160:	f7f3 fa6a 	bl	8000638 <__aeabi_dmul>
 800d164:	a35c      	add	r3, pc, #368	; (adr r3, 800d2d8 <__ieee754_log+0x330>)
 800d166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d16a:	f7f3 f8af 	bl	80002cc <__adddf3>
 800d16e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d172:	f7f3 fa61 	bl	8000638 <__aeabi_dmul>
 800d176:	a35a      	add	r3, pc, #360	; (adr r3, 800d2e0 <__ieee754_log+0x338>)
 800d178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d180:	4640      	mov	r0, r8
 800d182:	4649      	mov	r1, r9
 800d184:	f7f3 fa58 	bl	8000638 <__aeabi_dmul>
 800d188:	a357      	add	r3, pc, #348	; (adr r3, 800d2e8 <__ieee754_log+0x340>)
 800d18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d18e:	f7f3 f89d 	bl	80002cc <__adddf3>
 800d192:	4642      	mov	r2, r8
 800d194:	464b      	mov	r3, r9
 800d196:	f7f3 fa4f 	bl	8000638 <__aeabi_dmul>
 800d19a:	a355      	add	r3, pc, #340	; (adr r3, 800d2f0 <__ieee754_log+0x348>)
 800d19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a0:	f7f3 f894 	bl	80002cc <__adddf3>
 800d1a4:	4642      	mov	r2, r8
 800d1a6:	464b      	mov	r3, r9
 800d1a8:	f7f3 fa46 	bl	8000638 <__aeabi_dmul>
 800d1ac:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800d1b0:	4602      	mov	r2, r0
 800d1b2:	460b      	mov	r3, r1
 800d1b4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800d1b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1bc:	f7f3 f886 	bl	80002cc <__adddf3>
 800d1c0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800d1c4:	3551      	adds	r5, #81	; 0x51
 800d1c6:	4335      	orrs	r5, r6
 800d1c8:	2d00      	cmp	r5, #0
 800d1ca:	4680      	mov	r8, r0
 800d1cc:	4689      	mov	r9, r1
 800d1ce:	dd48      	ble.n	800d262 <__ieee754_log+0x2ba>
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	4b4d      	ldr	r3, [pc, #308]	; (800d308 <__ieee754_log+0x360>)
 800d1d4:	4650      	mov	r0, sl
 800d1d6:	4659      	mov	r1, fp
 800d1d8:	f7f3 fa2e 	bl	8000638 <__aeabi_dmul>
 800d1dc:	4652      	mov	r2, sl
 800d1de:	465b      	mov	r3, fp
 800d1e0:	f7f3 fa2a 	bl	8000638 <__aeabi_dmul>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	460b      	mov	r3, r1
 800d1e8:	4606      	mov	r6, r0
 800d1ea:	460f      	mov	r7, r1
 800d1ec:	4640      	mov	r0, r8
 800d1ee:	4649      	mov	r1, r9
 800d1f0:	f7f3 f86c 	bl	80002cc <__adddf3>
 800d1f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d1f8:	f7f3 fa1e 	bl	8000638 <__aeabi_dmul>
 800d1fc:	4680      	mov	r8, r0
 800d1fe:	4689      	mov	r9, r1
 800d200:	b964      	cbnz	r4, 800d21c <__ieee754_log+0x274>
 800d202:	4602      	mov	r2, r0
 800d204:	460b      	mov	r3, r1
 800d206:	4630      	mov	r0, r6
 800d208:	4639      	mov	r1, r7
 800d20a:	f7f3 f85d 	bl	80002c8 <__aeabi_dsub>
 800d20e:	4602      	mov	r2, r0
 800d210:	460b      	mov	r3, r1
 800d212:	4650      	mov	r0, sl
 800d214:	4659      	mov	r1, fp
 800d216:	f7f3 f857 	bl	80002c8 <__aeabi_dsub>
 800d21a:	e6da      	b.n	800cfd2 <__ieee754_log+0x2a>
 800d21c:	a322      	add	r3, pc, #136	; (adr r3, 800d2a8 <__ieee754_log+0x300>)
 800d21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d222:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d226:	f7f3 fa07 	bl	8000638 <__aeabi_dmul>
 800d22a:	a321      	add	r3, pc, #132	; (adr r3, 800d2b0 <__ieee754_log+0x308>)
 800d22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d230:	4604      	mov	r4, r0
 800d232:	460d      	mov	r5, r1
 800d234:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d238:	f7f3 f9fe 	bl	8000638 <__aeabi_dmul>
 800d23c:	4642      	mov	r2, r8
 800d23e:	464b      	mov	r3, r9
 800d240:	f7f3 f844 	bl	80002cc <__adddf3>
 800d244:	4602      	mov	r2, r0
 800d246:	460b      	mov	r3, r1
 800d248:	4630      	mov	r0, r6
 800d24a:	4639      	mov	r1, r7
 800d24c:	f7f3 f83c 	bl	80002c8 <__aeabi_dsub>
 800d250:	4652      	mov	r2, sl
 800d252:	465b      	mov	r3, fp
 800d254:	f7f3 f838 	bl	80002c8 <__aeabi_dsub>
 800d258:	4602      	mov	r2, r0
 800d25a:	460b      	mov	r3, r1
 800d25c:	4620      	mov	r0, r4
 800d25e:	4629      	mov	r1, r5
 800d260:	e7d9      	b.n	800d216 <__ieee754_log+0x26e>
 800d262:	4602      	mov	r2, r0
 800d264:	460b      	mov	r3, r1
 800d266:	4650      	mov	r0, sl
 800d268:	4659      	mov	r1, fp
 800d26a:	f7f3 f82d 	bl	80002c8 <__aeabi_dsub>
 800d26e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d272:	f7f3 f9e1 	bl	8000638 <__aeabi_dmul>
 800d276:	4606      	mov	r6, r0
 800d278:	460f      	mov	r7, r1
 800d27a:	2c00      	cmp	r4, #0
 800d27c:	f43f af25 	beq.w	800d0ca <__ieee754_log+0x122>
 800d280:	a309      	add	r3, pc, #36	; (adr r3, 800d2a8 <__ieee754_log+0x300>)
 800d282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d286:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d28a:	f7f3 f9d5 	bl	8000638 <__aeabi_dmul>
 800d28e:	a308      	add	r3, pc, #32	; (adr r3, 800d2b0 <__ieee754_log+0x308>)
 800d290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d294:	4604      	mov	r4, r0
 800d296:	460d      	mov	r5, r1
 800d298:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d29c:	e729      	b.n	800d0f2 <__ieee754_log+0x14a>
 800d29e:	2000      	movs	r0, #0
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	e696      	b.n	800cfd2 <__ieee754_log+0x2a>
 800d2a4:	f3af 8000 	nop.w
 800d2a8:	fee00000 	.word	0xfee00000
 800d2ac:	3fe62e42 	.word	0x3fe62e42
 800d2b0:	35793c76 	.word	0x35793c76
 800d2b4:	3dea39ef 	.word	0x3dea39ef
 800d2b8:	55555555 	.word	0x55555555
 800d2bc:	3fd55555 	.word	0x3fd55555
 800d2c0:	df3e5244 	.word	0xdf3e5244
 800d2c4:	3fc2f112 	.word	0x3fc2f112
 800d2c8:	96cb03de 	.word	0x96cb03de
 800d2cc:	3fc74664 	.word	0x3fc74664
 800d2d0:	94229359 	.word	0x94229359
 800d2d4:	3fd24924 	.word	0x3fd24924
 800d2d8:	55555593 	.word	0x55555593
 800d2dc:	3fe55555 	.word	0x3fe55555
 800d2e0:	d078c69f 	.word	0xd078c69f
 800d2e4:	3fc39a09 	.word	0x3fc39a09
 800d2e8:	1d8e78af 	.word	0x1d8e78af
 800d2ec:	3fcc71c5 	.word	0x3fcc71c5
 800d2f0:	9997fa04 	.word	0x9997fa04
 800d2f4:	3fd99999 	.word	0x3fd99999
 800d2f8:	c3500000 	.word	0xc3500000
 800d2fc:	43500000 	.word	0x43500000
 800d300:	7fefffff 	.word	0x7fefffff
 800d304:	3ff00000 	.word	0x3ff00000
 800d308:	3fe00000 	.word	0x3fe00000

0800d30c <__ieee754_rem_pio2f>:
 800d30c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d30e:	ee10 6a10 	vmov	r6, s0
 800d312:	4b86      	ldr	r3, [pc, #536]	; (800d52c <__ieee754_rem_pio2f+0x220>)
 800d314:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800d318:	429c      	cmp	r4, r3
 800d31a:	b087      	sub	sp, #28
 800d31c:	4605      	mov	r5, r0
 800d31e:	dc05      	bgt.n	800d32c <__ieee754_rem_pio2f+0x20>
 800d320:	2300      	movs	r3, #0
 800d322:	ed85 0a00 	vstr	s0, [r5]
 800d326:	6043      	str	r3, [r0, #4]
 800d328:	2000      	movs	r0, #0
 800d32a:	e020      	b.n	800d36e <__ieee754_rem_pio2f+0x62>
 800d32c:	4b80      	ldr	r3, [pc, #512]	; (800d530 <__ieee754_rem_pio2f+0x224>)
 800d32e:	429c      	cmp	r4, r3
 800d330:	dc38      	bgt.n	800d3a4 <__ieee754_rem_pio2f+0x98>
 800d332:	2e00      	cmp	r6, #0
 800d334:	f024 040f 	bic.w	r4, r4, #15
 800d338:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800d534 <__ieee754_rem_pio2f+0x228>
 800d33c:	4b7e      	ldr	r3, [pc, #504]	; (800d538 <__ieee754_rem_pio2f+0x22c>)
 800d33e:	dd18      	ble.n	800d372 <__ieee754_rem_pio2f+0x66>
 800d340:	429c      	cmp	r4, r3
 800d342:	ee70 7a47 	vsub.f32	s15, s0, s14
 800d346:	bf09      	itett	eq
 800d348:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800d53c <__ieee754_rem_pio2f+0x230>
 800d34c:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800d540 <__ieee754_rem_pio2f+0x234>
 800d350:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d354:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800d544 <__ieee754_rem_pio2f+0x238>
 800d358:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800d35c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d360:	edc0 6a00 	vstr	s13, [r0]
 800d364:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d368:	edc0 7a01 	vstr	s15, [r0, #4]
 800d36c:	2001      	movs	r0, #1
 800d36e:	b007      	add	sp, #28
 800d370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d372:	429c      	cmp	r4, r3
 800d374:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d378:	bf09      	itett	eq
 800d37a:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800d53c <__ieee754_rem_pio2f+0x230>
 800d37e:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800d540 <__ieee754_rem_pio2f+0x234>
 800d382:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d386:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800d544 <__ieee754_rem_pio2f+0x238>
 800d38a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d38e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d392:	edc0 6a00 	vstr	s13, [r0]
 800d396:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d39a:	edc0 7a01 	vstr	s15, [r0, #4]
 800d39e:	f04f 30ff 	mov.w	r0, #4294967295
 800d3a2:	e7e4      	b.n	800d36e <__ieee754_rem_pio2f+0x62>
 800d3a4:	4b68      	ldr	r3, [pc, #416]	; (800d548 <__ieee754_rem_pio2f+0x23c>)
 800d3a6:	429c      	cmp	r4, r3
 800d3a8:	dc71      	bgt.n	800d48e <__ieee754_rem_pio2f+0x182>
 800d3aa:	f000 fc11 	bl	800dbd0 <fabsf>
 800d3ae:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800d54c <__ieee754_rem_pio2f+0x240>
 800d3b2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d3b6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d3ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d3be:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800d3c2:	ee17 0a90 	vmov	r0, s15
 800d3c6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800d534 <__ieee754_rem_pio2f+0x228>
 800d3ca:	eeb1 7a46 	vneg.f32	s14, s12
 800d3ce:	eea7 0a27 	vfma.f32	s0, s14, s15
 800d3d2:	281f      	cmp	r0, #31
 800d3d4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800d540 <__ieee754_rem_pio2f+0x234>
 800d3d8:	ee66 7a27 	vmul.f32	s15, s12, s15
 800d3dc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d3e0:	ee16 3a90 	vmov	r3, s13
 800d3e4:	dc1c      	bgt.n	800d420 <__ieee754_rem_pio2f+0x114>
 800d3e6:	1e47      	subs	r7, r0, #1
 800d3e8:	4959      	ldr	r1, [pc, #356]	; (800d550 <__ieee754_rem_pio2f+0x244>)
 800d3ea:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800d3ee:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800d3f2:	428a      	cmp	r2, r1
 800d3f4:	d014      	beq.n	800d420 <__ieee754_rem_pio2f+0x114>
 800d3f6:	602b      	str	r3, [r5, #0]
 800d3f8:	ed95 7a00 	vldr	s14, [r5]
 800d3fc:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d400:	2e00      	cmp	r6, #0
 800d402:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d406:	ed85 0a01 	vstr	s0, [r5, #4]
 800d40a:	dab0      	bge.n	800d36e <__ieee754_rem_pio2f+0x62>
 800d40c:	eeb1 7a47 	vneg.f32	s14, s14
 800d410:	eeb1 0a40 	vneg.f32	s0, s0
 800d414:	ed85 7a00 	vstr	s14, [r5]
 800d418:	ed85 0a01 	vstr	s0, [r5, #4]
 800d41c:	4240      	negs	r0, r0
 800d41e:	e7a6      	b.n	800d36e <__ieee754_rem_pio2f+0x62>
 800d420:	15e4      	asrs	r4, r4, #23
 800d422:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d426:	1aa2      	subs	r2, r4, r2
 800d428:	2a08      	cmp	r2, #8
 800d42a:	dde4      	ble.n	800d3f6 <__ieee754_rem_pio2f+0xea>
 800d42c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800d53c <__ieee754_rem_pio2f+0x230>
 800d430:	eef0 6a40 	vmov.f32	s13, s0
 800d434:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d438:	ee30 0a66 	vsub.f32	s0, s0, s13
 800d43c:	eea7 0a27 	vfma.f32	s0, s14, s15
 800d440:	eddf 7a40 	vldr	s15, [pc, #256]	; 800d544 <__ieee754_rem_pio2f+0x238>
 800d444:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800d448:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800d44c:	eef0 7a40 	vmov.f32	s15, s0
 800d450:	ee15 3a90 	vmov	r3, s11
 800d454:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d458:	1aa4      	subs	r4, r4, r2
 800d45a:	2c19      	cmp	r4, #25
 800d45c:	dc04      	bgt.n	800d468 <__ieee754_rem_pio2f+0x15c>
 800d45e:	edc5 5a00 	vstr	s11, [r5]
 800d462:	eeb0 0a66 	vmov.f32	s0, s13
 800d466:	e7c7      	b.n	800d3f8 <__ieee754_rem_pio2f+0xec>
 800d468:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800d554 <__ieee754_rem_pio2f+0x248>
 800d46c:	eeb0 0a66 	vmov.f32	s0, s13
 800d470:	eea7 0a25 	vfma.f32	s0, s14, s11
 800d474:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d478:	eee7 7a25 	vfma.f32	s15, s14, s11
 800d47c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800d558 <__ieee754_rem_pio2f+0x24c>
 800d480:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800d484:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d488:	ed85 7a00 	vstr	s14, [r5]
 800d48c:	e7b4      	b.n	800d3f8 <__ieee754_rem_pio2f+0xec>
 800d48e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d492:	db06      	blt.n	800d4a2 <__ieee754_rem_pio2f+0x196>
 800d494:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d498:	edc0 7a01 	vstr	s15, [r0, #4]
 800d49c:	edc0 7a00 	vstr	s15, [r0]
 800d4a0:	e742      	b.n	800d328 <__ieee754_rem_pio2f+0x1c>
 800d4a2:	15e2      	asrs	r2, r4, #23
 800d4a4:	3a86      	subs	r2, #134	; 0x86
 800d4a6:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800d4aa:	ee07 3a90 	vmov	s15, r3
 800d4ae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d4b2:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800d55c <__ieee754_rem_pio2f+0x250>
 800d4b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d4ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d4be:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d4c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d4c6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d4ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d4ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d4d2:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d4d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d4da:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d4de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4e2:	edcd 7a05 	vstr	s15, [sp, #20]
 800d4e6:	d11e      	bne.n	800d526 <__ieee754_rem_pio2f+0x21a>
 800d4e8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4f0:	bf0c      	ite	eq
 800d4f2:	2301      	moveq	r3, #1
 800d4f4:	2302      	movne	r3, #2
 800d4f6:	491a      	ldr	r1, [pc, #104]	; (800d560 <__ieee754_rem_pio2f+0x254>)
 800d4f8:	9101      	str	r1, [sp, #4]
 800d4fa:	2102      	movs	r1, #2
 800d4fc:	9100      	str	r1, [sp, #0]
 800d4fe:	a803      	add	r0, sp, #12
 800d500:	4629      	mov	r1, r5
 800d502:	f000 f891 	bl	800d628 <__kernel_rem_pio2f>
 800d506:	2e00      	cmp	r6, #0
 800d508:	f6bf af31 	bge.w	800d36e <__ieee754_rem_pio2f+0x62>
 800d50c:	edd5 7a00 	vldr	s15, [r5]
 800d510:	eef1 7a67 	vneg.f32	s15, s15
 800d514:	edc5 7a00 	vstr	s15, [r5]
 800d518:	edd5 7a01 	vldr	s15, [r5, #4]
 800d51c:	eef1 7a67 	vneg.f32	s15, s15
 800d520:	edc5 7a01 	vstr	s15, [r5, #4]
 800d524:	e77a      	b.n	800d41c <__ieee754_rem_pio2f+0x110>
 800d526:	2303      	movs	r3, #3
 800d528:	e7e5      	b.n	800d4f6 <__ieee754_rem_pio2f+0x1ea>
 800d52a:	bf00      	nop
 800d52c:	3f490fd8 	.word	0x3f490fd8
 800d530:	4016cbe3 	.word	0x4016cbe3
 800d534:	3fc90f80 	.word	0x3fc90f80
 800d538:	3fc90fd0 	.word	0x3fc90fd0
 800d53c:	37354400 	.word	0x37354400
 800d540:	37354443 	.word	0x37354443
 800d544:	2e85a308 	.word	0x2e85a308
 800d548:	43490f80 	.word	0x43490f80
 800d54c:	3f22f984 	.word	0x3f22f984
 800d550:	080212d4 	.word	0x080212d4
 800d554:	2e85a300 	.word	0x2e85a300
 800d558:	248d3132 	.word	0x248d3132
 800d55c:	43800000 	.word	0x43800000
 800d560:	08021354 	.word	0x08021354

0800d564 <__ieee754_sqrtf>:
 800d564:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d568:	4770      	bx	lr
	...

0800d56c <__kernel_cosf>:
 800d56c:	ee10 3a10 	vmov	r3, s0
 800d570:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d574:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d578:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d57c:	da05      	bge.n	800d58a <__kernel_cosf+0x1e>
 800d57e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d582:	ee17 2a90 	vmov	r2, s15
 800d586:	2a00      	cmp	r2, #0
 800d588:	d03b      	beq.n	800d602 <__kernel_cosf+0x96>
 800d58a:	ee20 6a00 	vmul.f32	s12, s0, s0
 800d58e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d592:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800d608 <__kernel_cosf+0x9c>
 800d596:	4a1d      	ldr	r2, [pc, #116]	; (800d60c <__kernel_cosf+0xa0>)
 800d598:	ee66 7a07 	vmul.f32	s15, s12, s14
 800d59c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800d610 <__kernel_cosf+0xa4>
 800d5a0:	eea6 7a25 	vfma.f32	s14, s12, s11
 800d5a4:	4293      	cmp	r3, r2
 800d5a6:	eddf 5a1b 	vldr	s11, [pc, #108]	; 800d614 <__kernel_cosf+0xa8>
 800d5aa:	eee7 5a06 	vfma.f32	s11, s14, s12
 800d5ae:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800d618 <__kernel_cosf+0xac>
 800d5b2:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d5b6:	eddf 5a19 	vldr	s11, [pc, #100]	; 800d61c <__kernel_cosf+0xb0>
 800d5ba:	eee7 5a06 	vfma.f32	s11, s14, s12
 800d5be:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800d620 <__kernel_cosf+0xb4>
 800d5c2:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d5c6:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800d5ca:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d5ce:	eee6 0a07 	vfma.f32	s1, s12, s14
 800d5d2:	dc04      	bgt.n	800d5de <__kernel_cosf+0x72>
 800d5d4:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800d5d8:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800d5dc:	4770      	bx	lr
 800d5de:	4a11      	ldr	r2, [pc, #68]	; (800d624 <__kernel_cosf+0xb8>)
 800d5e0:	4293      	cmp	r3, r2
 800d5e2:	bfda      	itte	le
 800d5e4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800d5e8:	ee07 3a10 	vmovle	s14, r3
 800d5ec:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800d5f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d5f4:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800d5f8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d5fc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d600:	4770      	bx	lr
 800d602:	eeb0 0a66 	vmov.f32	s0, s13
 800d606:	4770      	bx	lr
 800d608:	ad47d74e 	.word	0xad47d74e
 800d60c:	3e999999 	.word	0x3e999999
 800d610:	310f74f6 	.word	0x310f74f6
 800d614:	b493f27c 	.word	0xb493f27c
 800d618:	37d00d01 	.word	0x37d00d01
 800d61c:	bab60b61 	.word	0xbab60b61
 800d620:	3d2aaaab 	.word	0x3d2aaaab
 800d624:	3f480000 	.word	0x3f480000

0800d628 <__kernel_rem_pio2f>:
 800d628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d62c:	ed2d 8b04 	vpush	{d8-d9}
 800d630:	b0d7      	sub	sp, #348	; 0x15c
 800d632:	469b      	mov	fp, r3
 800d634:	460e      	mov	r6, r1
 800d636:	4bbe      	ldr	r3, [pc, #760]	; (800d930 <__kernel_rem_pio2f+0x308>)
 800d638:	9964      	ldr	r1, [sp, #400]	; 0x190
 800d63a:	9002      	str	r0, [sp, #8]
 800d63c:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800d640:	9865      	ldr	r0, [sp, #404]	; 0x194
 800d642:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800d940 <__kernel_rem_pio2f+0x318>
 800d646:	1ed1      	subs	r1, r2, #3
 800d648:	2308      	movs	r3, #8
 800d64a:	fb91 f1f3 	sdiv	r1, r1, r3
 800d64e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800d652:	f10b 3aff 	add.w	sl, fp, #4294967295
 800d656:	1c4c      	adds	r4, r1, #1
 800d658:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800d65c:	eba1 050a 	sub.w	r5, r1, sl
 800d660:	aa1a      	add	r2, sp, #104	; 0x68
 800d662:	eb09 070a 	add.w	r7, r9, sl
 800d666:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800d66a:	4696      	mov	lr, r2
 800d66c:	2300      	movs	r3, #0
 800d66e:	42bb      	cmp	r3, r7
 800d670:	dd0f      	ble.n	800d692 <__kernel_rem_pio2f+0x6a>
 800d672:	af42      	add	r7, sp, #264	; 0x108
 800d674:	2200      	movs	r2, #0
 800d676:	454a      	cmp	r2, r9
 800d678:	dc27      	bgt.n	800d6ca <__kernel_rem_pio2f+0xa2>
 800d67a:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800d67e:	eb0b 0302 	add.w	r3, fp, r2
 800d682:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800d686:	9d02      	ldr	r5, [sp, #8]
 800d688:	eddf 7aad 	vldr	s15, [pc, #692]	; 800d940 <__kernel_rem_pio2f+0x318>
 800d68c:	f04f 0c00 	mov.w	ip, #0
 800d690:	e015      	b.n	800d6be <__kernel_rem_pio2f+0x96>
 800d692:	42dd      	cmn	r5, r3
 800d694:	bf5d      	ittte	pl
 800d696:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800d69a:	ee07 2a90 	vmovpl	s15, r2
 800d69e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d6a2:	eef0 7a47 	vmovmi.f32	s15, s14
 800d6a6:	ecee 7a01 	vstmia	lr!, {s15}
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	e7df      	b.n	800d66e <__kernel_rem_pio2f+0x46>
 800d6ae:	ecf5 6a01 	vldmia	r5!, {s13}
 800d6b2:	ed33 7a01 	vldmdb	r3!, {s14}
 800d6b6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d6ba:	f10c 0c01 	add.w	ip, ip, #1
 800d6be:	45d4      	cmp	ip, sl
 800d6c0:	ddf5      	ble.n	800d6ae <__kernel_rem_pio2f+0x86>
 800d6c2:	ece7 7a01 	vstmia	r7!, {s15}
 800d6c6:	3201      	adds	r2, #1
 800d6c8:	e7d5      	b.n	800d676 <__kernel_rem_pio2f+0x4e>
 800d6ca:	ab06      	add	r3, sp, #24
 800d6cc:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800d6d0:	9304      	str	r3, [sp, #16]
 800d6d2:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800d93c <__kernel_rem_pio2f+0x314>
 800d6d6:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800d938 <__kernel_rem_pio2f+0x310>
 800d6da:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800d6de:	9303      	str	r3, [sp, #12]
 800d6e0:	464d      	mov	r5, r9
 800d6e2:	ab56      	add	r3, sp, #344	; 0x158
 800d6e4:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800d6e8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800d6ec:	3f01      	subs	r7, #1
 800d6ee:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800d6f2:	00bf      	lsls	r7, r7, #2
 800d6f4:	ab56      	add	r3, sp, #344	; 0x158
 800d6f6:	19da      	adds	r2, r3, r7
 800d6f8:	3a4c      	subs	r2, #76	; 0x4c
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	1ae9      	subs	r1, r5, r3
 800d6fe:	2900      	cmp	r1, #0
 800d700:	dc4c      	bgt.n	800d79c <__kernel_rem_pio2f+0x174>
 800d702:	4620      	mov	r0, r4
 800d704:	f000 faae 	bl	800dc64 <scalbnf>
 800d708:	eeb0 8a40 	vmov.f32	s16, s0
 800d70c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800d710:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d714:	f000 fa64 	bl	800dbe0 <floorf>
 800d718:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800d71c:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d720:	2c00      	cmp	r4, #0
 800d722:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d726:	edcd 7a01 	vstr	s15, [sp, #4]
 800d72a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d72e:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d732:	dd48      	ble.n	800d7c6 <__kernel_rem_pio2f+0x19e>
 800d734:	1e69      	subs	r1, r5, #1
 800d736:	ab06      	add	r3, sp, #24
 800d738:	f1c4 0008 	rsb	r0, r4, #8
 800d73c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800d740:	9a01      	ldr	r2, [sp, #4]
 800d742:	fa4c f300 	asr.w	r3, ip, r0
 800d746:	441a      	add	r2, r3
 800d748:	4083      	lsls	r3, r0
 800d74a:	9201      	str	r2, [sp, #4]
 800d74c:	ebac 0203 	sub.w	r2, ip, r3
 800d750:	ab06      	add	r3, sp, #24
 800d752:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800d756:	f1c4 0307 	rsb	r3, r4, #7
 800d75a:	fa42 f803 	asr.w	r8, r2, r3
 800d75e:	f1b8 0f00 	cmp.w	r8, #0
 800d762:	dd41      	ble.n	800d7e8 <__kernel_rem_pio2f+0x1c0>
 800d764:	9b01      	ldr	r3, [sp, #4]
 800d766:	2000      	movs	r0, #0
 800d768:	3301      	adds	r3, #1
 800d76a:	9301      	str	r3, [sp, #4]
 800d76c:	4601      	mov	r1, r0
 800d76e:	4285      	cmp	r5, r0
 800d770:	dc6d      	bgt.n	800d84e <__kernel_rem_pio2f+0x226>
 800d772:	2c00      	cmp	r4, #0
 800d774:	dd04      	ble.n	800d780 <__kernel_rem_pio2f+0x158>
 800d776:	2c01      	cmp	r4, #1
 800d778:	d07e      	beq.n	800d878 <__kernel_rem_pio2f+0x250>
 800d77a:	2c02      	cmp	r4, #2
 800d77c:	f000 8086 	beq.w	800d88c <__kernel_rem_pio2f+0x264>
 800d780:	f1b8 0f02 	cmp.w	r8, #2
 800d784:	d130      	bne.n	800d7e8 <__kernel_rem_pio2f+0x1c0>
 800d786:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d78a:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d78e:	b359      	cbz	r1, 800d7e8 <__kernel_rem_pio2f+0x1c0>
 800d790:	4620      	mov	r0, r4
 800d792:	f000 fa67 	bl	800dc64 <scalbnf>
 800d796:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d79a:	e025      	b.n	800d7e8 <__kernel_rem_pio2f+0x1c0>
 800d79c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d7a0:	a806      	add	r0, sp, #24
 800d7a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d7a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d7aa:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d7ae:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d7b2:	ee10 1a10 	vmov	r1, s0
 800d7b6:	ed32 0a01 	vldmdb	r2!, {s0}
 800d7ba:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800d7be:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d7c2:	3301      	adds	r3, #1
 800d7c4:	e79a      	b.n	800d6fc <__kernel_rem_pio2f+0xd4>
 800d7c6:	d106      	bne.n	800d7d6 <__kernel_rem_pio2f+0x1ae>
 800d7c8:	1e6b      	subs	r3, r5, #1
 800d7ca:	aa06      	add	r2, sp, #24
 800d7cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d7d0:	ea4f 2822 	mov.w	r8, r2, asr #8
 800d7d4:	e7c3      	b.n	800d75e <__kernel_rem_pio2f+0x136>
 800d7d6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d7da:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d7de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7e2:	da31      	bge.n	800d848 <__kernel_rem_pio2f+0x220>
 800d7e4:	f04f 0800 	mov.w	r8, #0
 800d7e8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7f0:	f040 80a8 	bne.w	800d944 <__kernel_rem_pio2f+0x31c>
 800d7f4:	1e6b      	subs	r3, r5, #1
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	4548      	cmp	r0, r9
 800d7fc:	da4d      	bge.n	800d89a <__kernel_rem_pio2f+0x272>
 800d7fe:	2a00      	cmp	r2, #0
 800d800:	f000 8087 	beq.w	800d912 <__kernel_rem_pio2f+0x2ea>
 800d804:	aa06      	add	r2, sp, #24
 800d806:	3c08      	subs	r4, #8
 800d808:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800d80c:	2900      	cmp	r1, #0
 800d80e:	f000 808d 	beq.w	800d92c <__kernel_rem_pio2f+0x304>
 800d812:	4620      	mov	r0, r4
 800d814:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d818:	9302      	str	r3, [sp, #8]
 800d81a:	f000 fa23 	bl	800dc64 <scalbnf>
 800d81e:	9b02      	ldr	r3, [sp, #8]
 800d820:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800d93c <__kernel_rem_pio2f+0x314>
 800d824:	0099      	lsls	r1, r3, #2
 800d826:	aa42      	add	r2, sp, #264	; 0x108
 800d828:	1850      	adds	r0, r2, r1
 800d82a:	1d05      	adds	r5, r0, #4
 800d82c:	461c      	mov	r4, r3
 800d82e:	2c00      	cmp	r4, #0
 800d830:	f280 80b8 	bge.w	800d9a4 <__kernel_rem_pio2f+0x37c>
 800d834:	2500      	movs	r5, #0
 800d836:	1b5c      	subs	r4, r3, r5
 800d838:	2c00      	cmp	r4, #0
 800d83a:	f2c0 80d8 	blt.w	800d9ee <__kernel_rem_pio2f+0x3c6>
 800d83e:	4f3d      	ldr	r7, [pc, #244]	; (800d934 <__kernel_rem_pio2f+0x30c>)
 800d840:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800d940 <__kernel_rem_pio2f+0x318>
 800d844:	2400      	movs	r4, #0
 800d846:	e0c6      	b.n	800d9d6 <__kernel_rem_pio2f+0x3ae>
 800d848:	f04f 0802 	mov.w	r8, #2
 800d84c:	e78a      	b.n	800d764 <__kernel_rem_pio2f+0x13c>
 800d84e:	ab06      	add	r3, sp, #24
 800d850:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d854:	b949      	cbnz	r1, 800d86a <__kernel_rem_pio2f+0x242>
 800d856:	b12b      	cbz	r3, 800d864 <__kernel_rem_pio2f+0x23c>
 800d858:	aa06      	add	r2, sp, #24
 800d85a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800d85e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d862:	2301      	movs	r3, #1
 800d864:	3001      	adds	r0, #1
 800d866:	4619      	mov	r1, r3
 800d868:	e781      	b.n	800d76e <__kernel_rem_pio2f+0x146>
 800d86a:	aa06      	add	r2, sp, #24
 800d86c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800d870:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d874:	460b      	mov	r3, r1
 800d876:	e7f5      	b.n	800d864 <__kernel_rem_pio2f+0x23c>
 800d878:	1e68      	subs	r0, r5, #1
 800d87a:	ab06      	add	r3, sp, #24
 800d87c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d884:	aa06      	add	r2, sp, #24
 800d886:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d88a:	e779      	b.n	800d780 <__kernel_rem_pio2f+0x158>
 800d88c:	1e68      	subs	r0, r5, #1
 800d88e:	ab06      	add	r3, sp, #24
 800d890:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d894:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d898:	e7f4      	b.n	800d884 <__kernel_rem_pio2f+0x25c>
 800d89a:	a906      	add	r1, sp, #24
 800d89c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d8a0:	3801      	subs	r0, #1
 800d8a2:	430a      	orrs	r2, r1
 800d8a4:	e7a9      	b.n	800d7fa <__kernel_rem_pio2f+0x1d2>
 800d8a6:	f10c 0c01 	add.w	ip, ip, #1
 800d8aa:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d8ae:	2a00      	cmp	r2, #0
 800d8b0:	d0f9      	beq.n	800d8a6 <__kernel_rem_pio2f+0x27e>
 800d8b2:	eb0b 0305 	add.w	r3, fp, r5
 800d8b6:	aa1a      	add	r2, sp, #104	; 0x68
 800d8b8:	009b      	lsls	r3, r3, #2
 800d8ba:	1898      	adds	r0, r3, r2
 800d8bc:	3004      	adds	r0, #4
 800d8be:	1c69      	adds	r1, r5, #1
 800d8c0:	3704      	adds	r7, #4
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	4465      	add	r5, ip
 800d8c6:	9005      	str	r0, [sp, #20]
 800d8c8:	428d      	cmp	r5, r1
 800d8ca:	f6ff af0a 	blt.w	800d6e2 <__kernel_rem_pio2f+0xba>
 800d8ce:	a81a      	add	r0, sp, #104	; 0x68
 800d8d0:	eb02 0c03 	add.w	ip, r2, r3
 800d8d4:	4484      	add	ip, r0
 800d8d6:	9803      	ldr	r0, [sp, #12]
 800d8d8:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d8dc:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800d8e0:	9001      	str	r0, [sp, #4]
 800d8e2:	ee07 0a90 	vmov	s15, r0
 800d8e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d8ea:	9805      	ldr	r0, [sp, #20]
 800d8ec:	edcc 7a00 	vstr	s15, [ip]
 800d8f0:	eddf 7a13 	vldr	s15, [pc, #76]	; 800d940 <__kernel_rem_pio2f+0x318>
 800d8f4:	eb00 0802 	add.w	r8, r0, r2
 800d8f8:	f04f 0c00 	mov.w	ip, #0
 800d8fc:	45d4      	cmp	ip, sl
 800d8fe:	dd0c      	ble.n	800d91a <__kernel_rem_pio2f+0x2f2>
 800d900:	eb02 0c07 	add.w	ip, r2, r7
 800d904:	a842      	add	r0, sp, #264	; 0x108
 800d906:	4484      	add	ip, r0
 800d908:	edcc 7a01 	vstr	s15, [ip, #4]
 800d90c:	3101      	adds	r1, #1
 800d90e:	3204      	adds	r2, #4
 800d910:	e7da      	b.n	800d8c8 <__kernel_rem_pio2f+0x2a0>
 800d912:	9b04      	ldr	r3, [sp, #16]
 800d914:	f04f 0c01 	mov.w	ip, #1
 800d918:	e7c7      	b.n	800d8aa <__kernel_rem_pio2f+0x282>
 800d91a:	ecfe 6a01 	vldmia	lr!, {s13}
 800d91e:	ed38 7a01 	vldmdb	r8!, {s14}
 800d922:	f10c 0c01 	add.w	ip, ip, #1
 800d926:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d92a:	e7e7      	b.n	800d8fc <__kernel_rem_pio2f+0x2d4>
 800d92c:	3b01      	subs	r3, #1
 800d92e:	e769      	b.n	800d804 <__kernel_rem_pio2f+0x1dc>
 800d930:	08021698 	.word	0x08021698
 800d934:	0802166c 	.word	0x0802166c
 800d938:	43800000 	.word	0x43800000
 800d93c:	3b800000 	.word	0x3b800000
 800d940:	00000000 	.word	0x00000000
 800d944:	4260      	negs	r0, r4
 800d946:	eeb0 0a48 	vmov.f32	s0, s16
 800d94a:	f000 f98b 	bl	800dc64 <scalbnf>
 800d94e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800d938 <__kernel_rem_pio2f+0x310>
 800d952:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d95a:	db1a      	blt.n	800d992 <__kernel_rem_pio2f+0x36a>
 800d95c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800d93c <__kernel_rem_pio2f+0x314>
 800d960:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d964:	aa06      	add	r2, sp, #24
 800d966:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d96a:	a906      	add	r1, sp, #24
 800d96c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d970:	3408      	adds	r4, #8
 800d972:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d976:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d97a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d97e:	ee10 3a10 	vmov	r3, s0
 800d982:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800d986:	1c6b      	adds	r3, r5, #1
 800d988:	ee17 2a90 	vmov	r2, s15
 800d98c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d990:	e73f      	b.n	800d812 <__kernel_rem_pio2f+0x1ea>
 800d992:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d996:	aa06      	add	r2, sp, #24
 800d998:	ee10 3a10 	vmov	r3, s0
 800d99c:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800d9a0:	462b      	mov	r3, r5
 800d9a2:	e736      	b.n	800d812 <__kernel_rem_pio2f+0x1ea>
 800d9a4:	aa06      	add	r2, sp, #24
 800d9a6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800d9aa:	9202      	str	r2, [sp, #8]
 800d9ac:	ee07 2a90 	vmov	s15, r2
 800d9b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d9b4:	3c01      	subs	r4, #1
 800d9b6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d9ba:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d9be:	ed65 7a01 	vstmdb	r5!, {s15}
 800d9c2:	e734      	b.n	800d82e <__kernel_rem_pio2f+0x206>
 800d9c4:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800d9c8:	ecf7 6a01 	vldmia	r7!, {s13}
 800d9cc:	ed9c 7a00 	vldr	s14, [ip]
 800d9d0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d9d4:	3401      	adds	r4, #1
 800d9d6:	454c      	cmp	r4, r9
 800d9d8:	dc01      	bgt.n	800d9de <__kernel_rem_pio2f+0x3b6>
 800d9da:	42a5      	cmp	r5, r4
 800d9dc:	daf2      	bge.n	800d9c4 <__kernel_rem_pio2f+0x39c>
 800d9de:	aa56      	add	r2, sp, #344	; 0x158
 800d9e0:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800d9e4:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800d9e8:	3501      	adds	r5, #1
 800d9ea:	3804      	subs	r0, #4
 800d9ec:	e723      	b.n	800d836 <__kernel_rem_pio2f+0x20e>
 800d9ee:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800d9f0:	2a03      	cmp	r2, #3
 800d9f2:	d84d      	bhi.n	800da90 <__kernel_rem_pio2f+0x468>
 800d9f4:	e8df f002 	tbb	[pc, r2]
 800d9f8:	021f1f3e 	.word	0x021f1f3e
 800d9fc:	aa56      	add	r2, sp, #344	; 0x158
 800d9fe:	4411      	add	r1, r2
 800da00:	399c      	subs	r1, #156	; 0x9c
 800da02:	4608      	mov	r0, r1
 800da04:	461c      	mov	r4, r3
 800da06:	2c00      	cmp	r4, #0
 800da08:	dc5f      	bgt.n	800daca <__kernel_rem_pio2f+0x4a2>
 800da0a:	4608      	mov	r0, r1
 800da0c:	461c      	mov	r4, r3
 800da0e:	2c01      	cmp	r4, #1
 800da10:	dc6b      	bgt.n	800daea <__kernel_rem_pio2f+0x4c2>
 800da12:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800d940 <__kernel_rem_pio2f+0x318>
 800da16:	2b01      	cmp	r3, #1
 800da18:	dc77      	bgt.n	800db0a <__kernel_rem_pio2f+0x4e2>
 800da1a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800da1e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800da22:	f1b8 0f00 	cmp.w	r8, #0
 800da26:	d176      	bne.n	800db16 <__kernel_rem_pio2f+0x4ee>
 800da28:	edc6 6a00 	vstr	s13, [r6]
 800da2c:	ed86 7a01 	vstr	s14, [r6, #4]
 800da30:	edc6 7a02 	vstr	s15, [r6, #8]
 800da34:	e02c      	b.n	800da90 <__kernel_rem_pio2f+0x468>
 800da36:	aa56      	add	r2, sp, #344	; 0x158
 800da38:	4411      	add	r1, r2
 800da3a:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800d940 <__kernel_rem_pio2f+0x318>
 800da3e:	399c      	subs	r1, #156	; 0x9c
 800da40:	4618      	mov	r0, r3
 800da42:	2800      	cmp	r0, #0
 800da44:	da32      	bge.n	800daac <__kernel_rem_pio2f+0x484>
 800da46:	f1b8 0f00 	cmp.w	r8, #0
 800da4a:	d035      	beq.n	800dab8 <__kernel_rem_pio2f+0x490>
 800da4c:	eef1 7a47 	vneg.f32	s15, s14
 800da50:	edc6 7a00 	vstr	s15, [r6]
 800da54:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800da58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800da5c:	a82f      	add	r0, sp, #188	; 0xbc
 800da5e:	2101      	movs	r1, #1
 800da60:	428b      	cmp	r3, r1
 800da62:	da2c      	bge.n	800dabe <__kernel_rem_pio2f+0x496>
 800da64:	f1b8 0f00 	cmp.w	r8, #0
 800da68:	d001      	beq.n	800da6e <__kernel_rem_pio2f+0x446>
 800da6a:	eef1 7a67 	vneg.f32	s15, s15
 800da6e:	edc6 7a01 	vstr	s15, [r6, #4]
 800da72:	e00d      	b.n	800da90 <__kernel_rem_pio2f+0x468>
 800da74:	aa56      	add	r2, sp, #344	; 0x158
 800da76:	4411      	add	r1, r2
 800da78:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800d940 <__kernel_rem_pio2f+0x318>
 800da7c:	399c      	subs	r1, #156	; 0x9c
 800da7e:	2b00      	cmp	r3, #0
 800da80:	da0e      	bge.n	800daa0 <__kernel_rem_pio2f+0x478>
 800da82:	f1b8 0f00 	cmp.w	r8, #0
 800da86:	d001      	beq.n	800da8c <__kernel_rem_pio2f+0x464>
 800da88:	eef1 7a67 	vneg.f32	s15, s15
 800da8c:	edc6 7a00 	vstr	s15, [r6]
 800da90:	9b01      	ldr	r3, [sp, #4]
 800da92:	f003 0007 	and.w	r0, r3, #7
 800da96:	b057      	add	sp, #348	; 0x15c
 800da98:	ecbd 8b04 	vpop	{d8-d9}
 800da9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daa0:	ed31 7a01 	vldmdb	r1!, {s14}
 800daa4:	3b01      	subs	r3, #1
 800daa6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800daaa:	e7e8      	b.n	800da7e <__kernel_rem_pio2f+0x456>
 800daac:	ed71 7a01 	vldmdb	r1!, {s15}
 800dab0:	3801      	subs	r0, #1
 800dab2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dab6:	e7c4      	b.n	800da42 <__kernel_rem_pio2f+0x41a>
 800dab8:	eef0 7a47 	vmov.f32	s15, s14
 800dabc:	e7c8      	b.n	800da50 <__kernel_rem_pio2f+0x428>
 800dabe:	ecb0 7a01 	vldmia	r0!, {s14}
 800dac2:	3101      	adds	r1, #1
 800dac4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dac8:	e7ca      	b.n	800da60 <__kernel_rem_pio2f+0x438>
 800daca:	ed50 7a02 	vldr	s15, [r0, #-8]
 800dace:	ed70 6a01 	vldmdb	r0!, {s13}
 800dad2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dad6:	3c01      	subs	r4, #1
 800dad8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dadc:	ed00 7a01 	vstr	s14, [r0, #-4]
 800dae0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dae4:	edc0 7a00 	vstr	s15, [r0]
 800dae8:	e78d      	b.n	800da06 <__kernel_rem_pio2f+0x3de>
 800daea:	ed50 7a02 	vldr	s15, [r0, #-8]
 800daee:	ed70 6a01 	vldmdb	r0!, {s13}
 800daf2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800daf6:	3c01      	subs	r4, #1
 800daf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dafc:	ed00 7a01 	vstr	s14, [r0, #-4]
 800db00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db04:	edc0 7a00 	vstr	s15, [r0]
 800db08:	e781      	b.n	800da0e <__kernel_rem_pio2f+0x3e6>
 800db0a:	ed31 7a01 	vldmdb	r1!, {s14}
 800db0e:	3b01      	subs	r3, #1
 800db10:	ee77 7a87 	vadd.f32	s15, s15, s14
 800db14:	e77f      	b.n	800da16 <__kernel_rem_pio2f+0x3ee>
 800db16:	eef1 6a66 	vneg.f32	s13, s13
 800db1a:	eeb1 7a47 	vneg.f32	s14, s14
 800db1e:	edc6 6a00 	vstr	s13, [r6]
 800db22:	ed86 7a01 	vstr	s14, [r6, #4]
 800db26:	eef1 7a67 	vneg.f32	s15, s15
 800db2a:	e781      	b.n	800da30 <__kernel_rem_pio2f+0x408>

0800db2c <__kernel_sinf>:
 800db2c:	ee10 3a10 	vmov	r3, s0
 800db30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800db34:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800db38:	da04      	bge.n	800db44 <__kernel_sinf+0x18>
 800db3a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800db3e:	ee17 3a90 	vmov	r3, s15
 800db42:	b35b      	cbz	r3, 800db9c <__kernel_sinf+0x70>
 800db44:	ee20 7a00 	vmul.f32	s14, s0, s0
 800db48:	eddf 7a15 	vldr	s15, [pc, #84]	; 800dba0 <__kernel_sinf+0x74>
 800db4c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800dba4 <__kernel_sinf+0x78>
 800db50:	eea7 6a27 	vfma.f32	s12, s14, s15
 800db54:	eddf 7a14 	vldr	s15, [pc, #80]	; 800dba8 <__kernel_sinf+0x7c>
 800db58:	eee6 7a07 	vfma.f32	s15, s12, s14
 800db5c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800dbac <__kernel_sinf+0x80>
 800db60:	eea7 6a87 	vfma.f32	s12, s15, s14
 800db64:	eddf 7a12 	vldr	s15, [pc, #72]	; 800dbb0 <__kernel_sinf+0x84>
 800db68:	ee60 6a07 	vmul.f32	s13, s0, s14
 800db6c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800db70:	b930      	cbnz	r0, 800db80 <__kernel_sinf+0x54>
 800db72:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800dbb4 <__kernel_sinf+0x88>
 800db76:	eea7 6a27 	vfma.f32	s12, s14, s15
 800db7a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800db7e:	4770      	bx	lr
 800db80:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800db84:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800db88:	eee0 7a86 	vfma.f32	s15, s1, s12
 800db8c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800db90:	eddf 7a09 	vldr	s15, [pc, #36]	; 800dbb8 <__kernel_sinf+0x8c>
 800db94:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800db98:	ee30 0a60 	vsub.f32	s0, s0, s1
 800db9c:	4770      	bx	lr
 800db9e:	bf00      	nop
 800dba0:	2f2ec9d3 	.word	0x2f2ec9d3
 800dba4:	b2d72f34 	.word	0xb2d72f34
 800dba8:	3638ef1b 	.word	0x3638ef1b
 800dbac:	b9500d01 	.word	0xb9500d01
 800dbb0:	3c088889 	.word	0x3c088889
 800dbb4:	be2aaaab 	.word	0xbe2aaaab
 800dbb8:	3e2aaaab 	.word	0x3e2aaaab

0800dbbc <matherr>:
 800dbbc:	2000      	movs	r0, #0
 800dbbe:	4770      	bx	lr

0800dbc0 <nan>:
 800dbc0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dbc8 <nan+0x8>
 800dbc4:	4770      	bx	lr
 800dbc6:	bf00      	nop
 800dbc8:	00000000 	.word	0x00000000
 800dbcc:	7ff80000 	.word	0x7ff80000

0800dbd0 <fabsf>:
 800dbd0:	ee10 3a10 	vmov	r3, s0
 800dbd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dbd8:	ee00 3a10 	vmov	s0, r3
 800dbdc:	4770      	bx	lr
	...

0800dbe0 <floorf>:
 800dbe0:	ee10 3a10 	vmov	r3, s0
 800dbe4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dbe8:	0dca      	lsrs	r2, r1, #23
 800dbea:	3a7f      	subs	r2, #127	; 0x7f
 800dbec:	2a16      	cmp	r2, #22
 800dbee:	dc2a      	bgt.n	800dc46 <floorf+0x66>
 800dbf0:	2a00      	cmp	r2, #0
 800dbf2:	da11      	bge.n	800dc18 <floorf+0x38>
 800dbf4:	eddf 7a18 	vldr	s15, [pc, #96]	; 800dc58 <floorf+0x78>
 800dbf8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dbfc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800dc00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc04:	dd05      	ble.n	800dc12 <floorf+0x32>
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	da23      	bge.n	800dc52 <floorf+0x72>
 800dc0a:	4a14      	ldr	r2, [pc, #80]	; (800dc5c <floorf+0x7c>)
 800dc0c:	2900      	cmp	r1, #0
 800dc0e:	bf18      	it	ne
 800dc10:	4613      	movne	r3, r2
 800dc12:	ee00 3a10 	vmov	s0, r3
 800dc16:	4770      	bx	lr
 800dc18:	4911      	ldr	r1, [pc, #68]	; (800dc60 <floorf+0x80>)
 800dc1a:	4111      	asrs	r1, r2
 800dc1c:	420b      	tst	r3, r1
 800dc1e:	d0fa      	beq.n	800dc16 <floorf+0x36>
 800dc20:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800dc58 <floorf+0x78>
 800dc24:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dc28:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800dc2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc30:	ddef      	ble.n	800dc12 <floorf+0x32>
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	bfbe      	ittt	lt
 800dc36:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800dc3a:	fa40 f202 	asrlt.w	r2, r0, r2
 800dc3e:	189b      	addlt	r3, r3, r2
 800dc40:	ea23 0301 	bic.w	r3, r3, r1
 800dc44:	e7e5      	b.n	800dc12 <floorf+0x32>
 800dc46:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800dc4a:	d3e4      	bcc.n	800dc16 <floorf+0x36>
 800dc4c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dc50:	4770      	bx	lr
 800dc52:	2300      	movs	r3, #0
 800dc54:	e7dd      	b.n	800dc12 <floorf+0x32>
 800dc56:	bf00      	nop
 800dc58:	7149f2ca 	.word	0x7149f2ca
 800dc5c:	bf800000 	.word	0xbf800000
 800dc60:	007fffff 	.word	0x007fffff

0800dc64 <scalbnf>:
 800dc64:	b508      	push	{r3, lr}
 800dc66:	ee10 2a10 	vmov	r2, s0
 800dc6a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800dc6e:	ed2d 8b02 	vpush	{d8}
 800dc72:	eef0 0a40 	vmov.f32	s1, s0
 800dc76:	d004      	beq.n	800dc82 <scalbnf+0x1e>
 800dc78:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800dc7c:	d306      	bcc.n	800dc8c <scalbnf+0x28>
 800dc7e:	ee70 0a00 	vadd.f32	s1, s0, s0
 800dc82:	ecbd 8b02 	vpop	{d8}
 800dc86:	eeb0 0a60 	vmov.f32	s0, s1
 800dc8a:	bd08      	pop	{r3, pc}
 800dc8c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800dc90:	d21c      	bcs.n	800dccc <scalbnf+0x68>
 800dc92:	4b1f      	ldr	r3, [pc, #124]	; (800dd10 <scalbnf+0xac>)
 800dc94:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800dd14 <scalbnf+0xb0>
 800dc98:	4298      	cmp	r0, r3
 800dc9a:	ee60 0a27 	vmul.f32	s1, s0, s15
 800dc9e:	db10      	blt.n	800dcc2 <scalbnf+0x5e>
 800dca0:	ee10 2a90 	vmov	r2, s1
 800dca4:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800dca8:	3b19      	subs	r3, #25
 800dcaa:	4403      	add	r3, r0
 800dcac:	2bfe      	cmp	r3, #254	; 0xfe
 800dcae:	dd0f      	ble.n	800dcd0 <scalbnf+0x6c>
 800dcb0:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800dd18 <scalbnf+0xb4>
 800dcb4:	eeb0 0a48 	vmov.f32	s0, s16
 800dcb8:	f000 f834 	bl	800dd24 <copysignf>
 800dcbc:	ee60 0a08 	vmul.f32	s1, s0, s16
 800dcc0:	e7df      	b.n	800dc82 <scalbnf+0x1e>
 800dcc2:	eddf 7a16 	vldr	s15, [pc, #88]	; 800dd1c <scalbnf+0xb8>
 800dcc6:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800dcca:	e7da      	b.n	800dc82 <scalbnf+0x1e>
 800dccc:	0ddb      	lsrs	r3, r3, #23
 800dcce:	e7ec      	b.n	800dcaa <scalbnf+0x46>
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	dd06      	ble.n	800dce2 <scalbnf+0x7e>
 800dcd4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800dcd8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800dcdc:	ee00 3a90 	vmov	s1, r3
 800dce0:	e7cf      	b.n	800dc82 <scalbnf+0x1e>
 800dce2:	f113 0f16 	cmn.w	r3, #22
 800dce6:	da06      	bge.n	800dcf6 <scalbnf+0x92>
 800dce8:	f24c 3350 	movw	r3, #50000	; 0xc350
 800dcec:	4298      	cmp	r0, r3
 800dcee:	dcdf      	bgt.n	800dcb0 <scalbnf+0x4c>
 800dcf0:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800dd1c <scalbnf+0xb8>
 800dcf4:	e7de      	b.n	800dcb4 <scalbnf+0x50>
 800dcf6:	3319      	adds	r3, #25
 800dcf8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800dcfc:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800dd00:	eddf 7a07 	vldr	s15, [pc, #28]	; 800dd20 <scalbnf+0xbc>
 800dd04:	ee07 3a10 	vmov	s14, r3
 800dd08:	ee67 0a27 	vmul.f32	s1, s14, s15
 800dd0c:	e7b9      	b.n	800dc82 <scalbnf+0x1e>
 800dd0e:	bf00      	nop
 800dd10:	ffff3cb0 	.word	0xffff3cb0
 800dd14:	4c000000 	.word	0x4c000000
 800dd18:	7149f2ca 	.word	0x7149f2ca
 800dd1c:	0da24260 	.word	0x0da24260
 800dd20:	33000000 	.word	0x33000000

0800dd24 <copysignf>:
 800dd24:	ee10 3a10 	vmov	r3, s0
 800dd28:	ee10 2a90 	vmov	r2, s1
 800dd2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dd30:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800dd34:	4313      	orrs	r3, r2
 800dd36:	ee00 3a10 	vmov	s0, r3
 800dd3a:	4770      	bx	lr

0800dd3c <_init>:
 800dd3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd3e:	bf00      	nop
 800dd40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd42:	bc08      	pop	{r3}
 800dd44:	469e      	mov	lr, r3
 800dd46:	4770      	bx	lr

0800dd48 <_fini>:
 800dd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd4a:	bf00      	nop
 800dd4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd4e:	bc08      	pop	{r3}
 800dd50:	469e      	mov	lr, r3
 800dd52:	4770      	bx	lr
