vendor_name = ModelSim
source_file = 1, /home/orfeas/Documentos/Easy_access/Ergasies/Arxitektonikh/Nikolaou_02792_Ergasia_4/MIPS32_in_VHDL/control.vhd
source_file = 1, /home/orfeas/Documentos/Easy_access/Ergasies/Arxitektonikh/Nikolaou_02792_Ergasia_4/MIPS32_in_VHDL/ALU.vhd
source_file = 1, /home/orfeas/Documentos/Easy_access/Ergasies/Arxitektonikh/Nikolaou_02792_Ergasia_4/MIPS32_in_VHDL/control_unit_block_diagram.bdf
source_file = 1, /home/orfeas/Documentos/Easy_access/Ergasies/Arxitektonikh/Nikolaou_02792_Ergasia_4/MIPS32_in_VHDL/ALU_block_diagram.bdf
source_file = 1, /home/orfeas/Documentos/Easy_access/Ergasies/Arxitektonikh/Nikolaou_02792_Ergasia_4/MIPS32_in_VHDL/Waveform.vwf
source_file = 1, Waveform1.vwf
source_file = 1, /home/orfeas/Documentos/FUCKYOUINTEL/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/orfeas/Documentos/FUCKYOUINTEL/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/orfeas/Documentos/FUCKYOUINTEL/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/orfeas/Documentos/FUCKYOUINTEL/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/orfeas/Documentos/Easy_access/Ergasies/Arxitektonikh/Nikolaou_02792_Ergasia_4/MIPS32_in_VHDL/db/MIPS32_in_VHDL.cbx.xml
design_name = ALU_block_diagram
instance = comp, \Zero~output , Zero~output, ALU_block_diagram, 1
instance = comp, \Add_Result[7]~output , Add_Result[7]~output, ALU_block_diagram, 1
instance = comp, \Add_Result[6]~output , Add_Result[6]~output, ALU_block_diagram, 1
instance = comp, \Add_Result[5]~output , Add_Result[5]~output, ALU_block_diagram, 1
instance = comp, \Add_Result[4]~output , Add_Result[4]~output, ALU_block_diagram, 1
instance = comp, \Add_Result[3]~output , Add_Result[3]~output, ALU_block_diagram, 1
instance = comp, \Add_Result[2]~output , Add_Result[2]~output, ALU_block_diagram, 1
instance = comp, \Add_Result[1]~output , Add_Result[1]~output, ALU_block_diagram, 1
instance = comp, \Add_Result[0]~output , Add_Result[0]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[31]~output , ALU_Result[31]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[30]~output , ALU_Result[30]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[29]~output , ALU_Result[29]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[28]~output , ALU_Result[28]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[27]~output , ALU_Result[27]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[26]~output , ALU_Result[26]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[25]~output , ALU_Result[25]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[24]~output , ALU_Result[24]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[23]~output , ALU_Result[23]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[22]~output , ALU_Result[22]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[21]~output , ALU_Result[21]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[20]~output , ALU_Result[20]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[19]~output , ALU_Result[19]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[18]~output , ALU_Result[18]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[17]~output , ALU_Result[17]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[16]~output , ALU_Result[16]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[15]~output , ALU_Result[15]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[14]~output , ALU_Result[14]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[13]~output , ALU_Result[13]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[12]~output , ALU_Result[12]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[11]~output , ALU_Result[11]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[10]~output , ALU_Result[10]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[9]~output , ALU_Result[9]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[8]~output , ALU_Result[8]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[7]~output , ALU_Result[7]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[6]~output , ALU_Result[6]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[5]~output , ALU_Result[5]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[4]~output , ALU_Result[4]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[3]~output , ALU_Result[3]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[2]~output , ALU_Result[2]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[1]~output , ALU_Result[1]~output, ALU_block_diagram, 1
instance = comp, \ALU_Result[0]~output , ALU_Result[0]~output, ALU_block_diagram, 1
instance = comp, \ALUOp[0]~input , ALUOp[0]~input, ALU_block_diagram, 1
instance = comp, \Function_opcodes[2]~input , Function_opcodes[2]~input, ALU_block_diagram, 1
instance = comp, \Function_opcodes[0]~input , Function_opcodes[0]~input, ALU_block_diagram, 1
instance = comp, \Function_opcodes[3]~input , Function_opcodes[3]~input, ALU_block_diagram, 1
instance = comp, \ALUOp[1]~input , ALUOp[1]~input, ALU_block_diagram, 1
instance = comp, \Function_opcodes[1]~input , Function_opcodes[1]~input, ALU_block_diagram, 1
instance = comp, \inst|Mux15~2 , inst|Mux15~2, ALU_block_diagram, 1
instance = comp, \inst|Mux15~1 , inst|Mux15~1, ALU_block_diagram, 1
instance = comp, \Read_data_1[22]~input , Read_data_1[22]~input, ALU_block_diagram, 1
instance = comp, \ALUSrc~input , ALUSrc~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[22]~input , Sign_extend[22]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[22]~input , Read_data_2[22]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[22]~1 , inst|Binput[22]~1, ALU_block_diagram, 1
instance = comp, \inst|Mux15~3 , inst|Mux15~3, ALU_block_diagram, 1
instance = comp, \inst|Mux9~0 , inst|Mux9~0, ALU_block_diagram, 1
instance = comp, \Read_data_1[23]~input , Read_data_1[23]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[23]~input , Sign_extend[23]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[23]~input , Read_data_2[23]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[23]~0 , inst|Binput[23]~0, ALU_block_diagram, 1
instance = comp, \inst|Mux8~0 , inst|Mux8~0, ALU_block_diagram, 1
instance = comp, \Read_data_1[21]~input , Read_data_1[21]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[21]~input , Sign_extend[21]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[21]~input , Read_data_2[21]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[21]~26 , inst|Binput[21]~26, ALU_block_diagram, 1
instance = comp, \Read_data_1[20]~input , Read_data_1[20]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[20]~input , Read_data_2[20]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[20]~input , Sign_extend[20]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[20]~27 , inst|Binput[20]~27, ALU_block_diagram, 1
instance = comp, \Sign_extend[19]~input , Sign_extend[19]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[19]~input , Read_data_2[19]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[19]~20 , inst|Binput[19]~20, ALU_block_diagram, 1
instance = comp, \Read_data_1[19]~input , Read_data_1[19]~input, ALU_block_diagram, 1
instance = comp, \Read_data_1[18]~input , Read_data_1[18]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[18]~input , Sign_extend[18]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[18]~input , Read_data_2[18]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[18]~21 , inst|Binput[18]~21, ALU_block_diagram, 1
instance = comp, \Read_data_2[17]~input , Read_data_2[17]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[17]~input , Sign_extend[17]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[17]~14 , inst|Binput[17]~14, ALU_block_diagram, 1
instance = comp, \Read_data_1[17]~input , Read_data_1[17]~input, ALU_block_diagram, 1
instance = comp, \Read_data_1[16]~input , Read_data_1[16]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[16]~input , Read_data_2[16]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[16]~input , Sign_extend[16]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[16]~15 , inst|Binput[16]~15, ALU_block_diagram, 1
instance = comp, \Read_data_2[15]~input , Read_data_2[15]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[15]~input , Sign_extend[15]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[15]~8 , inst|Binput[15]~8, ALU_block_diagram, 1
instance = comp, \Read_data_1[15]~input , Read_data_1[15]~input, ALU_block_diagram, 1
instance = comp, \Read_data_1[14]~input , Read_data_1[14]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[14]~input , Sign_extend[14]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[14]~input , Read_data_2[14]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[14]~9 , inst|Binput[14]~9, ALU_block_diagram, 1
instance = comp, \Read_data_2[13]~input , Read_data_2[13]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[13]~input , Sign_extend[13]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[13]~2 , inst|Binput[13]~2, ALU_block_diagram, 1
instance = comp, \Read_data_1[13]~input , Read_data_1[13]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[12]~input , Read_data_2[12]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[12]~input , Sign_extend[12]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[12]~3 , inst|Binput[12]~3, ALU_block_diagram, 1
instance = comp, \Read_data_1[12]~input , Read_data_1[12]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[11]~input , Sign_extend[11]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[11]~input , Read_data_2[11]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[11]~28 , inst|Binput[11]~28, ALU_block_diagram, 1
instance = comp, \Read_data_1[11]~input , Read_data_1[11]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[10]~input , Sign_extend[10]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[10]~input , Read_data_2[10]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[10]~29 , inst|Binput[10]~29, ALU_block_diagram, 1
instance = comp, \Read_data_1[10]~input , Read_data_1[10]~input, ALU_block_diagram, 1
instance = comp, \Read_data_1[9]~input , Read_data_1[9]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[9]~input , Sign_extend[9]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[9]~input , Read_data_2[9]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[9]~22 , inst|Binput[9]~22, ALU_block_diagram, 1
instance = comp, \Read_data_2[8]~input , Read_data_2[8]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[8]~input , Sign_extend[8]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[8]~23 , inst|Binput[8]~23, ALU_block_diagram, 1
instance = comp, \Read_data_1[8]~input , Read_data_1[8]~input, ALU_block_diagram, 1
instance = comp, \Read_data_1[7]~input , Read_data_1[7]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[7]~input , Read_data_2[7]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[7]~input , Sign_extend[7]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[7]~16 , inst|Binput[7]~16, ALU_block_diagram, 1
instance = comp, \Read_data_2[6]~input , Read_data_2[6]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[6]~input , Sign_extend[6]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[6]~17 , inst|Binput[6]~17, ALU_block_diagram, 1
instance = comp, \Read_data_1[6]~input , Read_data_1[6]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[5]~input , Read_data_2[5]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[5]~input , Sign_extend[5]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[5]~10 , inst|Binput[5]~10, ALU_block_diagram, 1
instance = comp, \Read_data_1[5]~input , Read_data_1[5]~input, ALU_block_diagram, 1
instance = comp, \Read_data_1[4]~input , Read_data_1[4]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[4]~input , Read_data_2[4]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[4]~input , Sign_extend[4]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[4]~11 , inst|Binput[4]~11, ALU_block_diagram, 1
instance = comp, \Read_data_1[3]~input , Read_data_1[3]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[3]~input , Read_data_2[3]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[3]~input , Sign_extend[3]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[3]~4 , inst|Binput[3]~4, ALU_block_diagram, 1
instance = comp, \Read_data_1[2]~input , Read_data_1[2]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[2]~input , Sign_extend[2]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[2]~input , Read_data_2[2]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[2]~5 , inst|Binput[2]~5, ALU_block_diagram, 1
instance = comp, \Read_data_2[1]~input , Read_data_2[1]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[1]~input , Sign_extend[1]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[1]~30 , inst|Binput[1]~30, ALU_block_diagram, 1
instance = comp, \Read_data_1[1]~input , Read_data_1[1]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[0]~input , Read_data_2[0]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[0]~input , Sign_extend[0]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[0]~31 , inst|Binput[0]~31, ALU_block_diagram, 1
instance = comp, \Read_data_1[0]~input , Read_data_1[0]~input, ALU_block_diagram, 1
instance = comp, \inst|Add1~130 , inst|Add1~130, ALU_block_diagram, 1
instance = comp, \inst|Add1~125 , inst|Add1~125, ALU_block_diagram, 1
instance = comp, \inst|Add1~121 , inst|Add1~121, ALU_block_diagram, 1
instance = comp, \inst|Add1~21 , inst|Add1~21, ALU_block_diagram, 1
instance = comp, \inst|Add1~17 , inst|Add1~17, ALU_block_diagram, 1
instance = comp, \inst|Add1~41 , inst|Add1~41, ALU_block_diagram, 1
instance = comp, \inst|Add1~45 , inst|Add1~45, ALU_block_diagram, 1
instance = comp, \inst|Add1~69 , inst|Add1~69, ALU_block_diagram, 1
instance = comp, \inst|Add1~65 , inst|Add1~65, ALU_block_diagram, 1
instance = comp, \inst|Add1~93 , inst|Add1~93, ALU_block_diagram, 1
instance = comp, \inst|Add1~89 , inst|Add1~89, ALU_block_diagram, 1
instance = comp, \inst|Add1~117 , inst|Add1~117, ALU_block_diagram, 1
instance = comp, \inst|Add1~113 , inst|Add1~113, ALU_block_diagram, 1
instance = comp, \inst|Add1~13 , inst|Add1~13, ALU_block_diagram, 1
instance = comp, \inst|Add1~9 , inst|Add1~9, ALU_block_diagram, 1
instance = comp, \inst|Add1~37 , inst|Add1~37, ALU_block_diagram, 1
instance = comp, \inst|Add1~33 , inst|Add1~33, ALU_block_diagram, 1
instance = comp, \inst|Add1~57 , inst|Add1~57, ALU_block_diagram, 1
instance = comp, \inst|Add1~61 , inst|Add1~61, ALU_block_diagram, 1
instance = comp, \inst|Add1~81 , inst|Add1~81, ALU_block_diagram, 1
instance = comp, \inst|Add1~85 , inst|Add1~85, ALU_block_diagram, 1
instance = comp, \inst|Add1~105 , inst|Add1~105, ALU_block_diagram, 1
instance = comp, \inst|Add1~109 , inst|Add1~109, ALU_block_diagram, 1
instance = comp, \inst|Add1~1 , inst|Add1~1, ALU_block_diagram, 1
instance = comp, \inst|Add1~5 , inst|Add1~5, ALU_block_diagram, 1
instance = comp, \inst|Mux15~0 , inst|Mux15~0, ALU_block_diagram, 1
instance = comp, \inst|Mux28~0 , inst|Mux28~0, ALU_block_diagram, 1
instance = comp, \inst|Mux29~0 , inst|Mux29~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~0 , inst|Equal0~0, ALU_block_diagram, 1
instance = comp, \inst|Mux19~0 , inst|Mux19~0, ALU_block_diagram, 1
instance = comp, \inst|Mux18~0 , inst|Mux18~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~1 , inst|Equal0~1, ALU_block_diagram, 1
instance = comp, \inst|Equal0~2 , inst|Equal0~2, ALU_block_diagram, 1
instance = comp, \Read_data_1[28]~input , Read_data_1[28]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[28]~input , Sign_extend[28]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[28]~input , Read_data_2[28]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[28]~19 , inst|Binput[28]~19, ALU_block_diagram, 1
instance = comp, \Read_data_1[27]~input , Read_data_1[27]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[27]~input , Read_data_2[27]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[27]~input , Sign_extend[27]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[27]~12 , inst|Binput[27]~12, ALU_block_diagram, 1
instance = comp, \Read_data_1[26]~input , Read_data_1[26]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[26]~input , Read_data_2[26]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[26]~input , Sign_extend[26]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[26]~13 , inst|Binput[26]~13, ALU_block_diagram, 1
instance = comp, \Sign_extend[25]~input , Sign_extend[25]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[25]~input , Read_data_2[25]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[25]~6 , inst|Binput[25]~6, ALU_block_diagram, 1
instance = comp, \Read_data_1[25]~input , Read_data_1[25]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[24]~input , Sign_extend[24]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[24]~input , Read_data_2[24]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[24]~7 , inst|Binput[24]~7, ALU_block_diagram, 1
instance = comp, \Read_data_1[24]~input , Read_data_1[24]~input, ALU_block_diagram, 1
instance = comp, \inst|Add1~25 , inst|Add1~25, ALU_block_diagram, 1
instance = comp, \inst|Add1~29 , inst|Add1~29, ALU_block_diagram, 1
instance = comp, \inst|Add1~49 , inst|Add1~49, ALU_block_diagram, 1
instance = comp, \inst|Add1~53 , inst|Add1~53, ALU_block_diagram, 1
instance = comp, \inst|Add1~73 , inst|Add1~73, ALU_block_diagram, 1
instance = comp, \Read_data_1[29]~input , Read_data_1[29]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[29]~input , Sign_extend[29]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[29]~input , Read_data_2[29]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[29]~18 , inst|Binput[29]~18, ALU_block_diagram, 1
instance = comp, \inst|Mux2~0 , inst|Mux2~0, ALU_block_diagram, 1
instance = comp, \inst|Add1~77 , inst|Add1~77, ALU_block_diagram, 1
instance = comp, \inst|Mux3~0 , inst|Mux3~0, ALU_block_diagram, 1
instance = comp, \inst|Mux13~0 , inst|Mux13~0, ALU_block_diagram, 1
instance = comp, \inst|Mux22~0 , inst|Mux22~0, ALU_block_diagram, 1
instance = comp, \inst|Mux23~0 , inst|Mux23~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~9 , inst|Equal0~9, ALU_block_diagram, 1
instance = comp, \inst|Mux12~0 , inst|Mux12~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~10 , inst|Equal0~10, ALU_block_diagram, 1
instance = comp, \inst|Equal0~11 , inst|Equal0~11, ALU_block_diagram, 1
instance = comp, \inst|Mux5~0 , inst|Mux5~0, ALU_block_diagram, 1
instance = comp, \inst|Mux4~0 , inst|Mux4~0, ALU_block_diagram, 1
instance = comp, \inst|Mux24~0 , inst|Mux24~0, ALU_block_diagram, 1
instance = comp, \inst|Mux25~0 , inst|Mux25~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~6 , inst|Equal0~6, ALU_block_diagram, 1
instance = comp, \inst|Mux15~4 , inst|Mux15~4, ALU_block_diagram, 1
instance = comp, \inst|Mux14~0 , inst|Mux14~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~7 , inst|Equal0~7, ALU_block_diagram, 1
instance = comp, \inst|Equal0~8 , inst|Equal0~8, ALU_block_diagram, 1
instance = comp, \inst|Mux7~0 , inst|Mux7~0, ALU_block_diagram, 1
instance = comp, \inst|Mux6~0 , inst|Mux6~0, ALU_block_diagram, 1
instance = comp, \inst|Mux26~0 , inst|Mux26~0, ALU_block_diagram, 1
instance = comp, \inst|Mux27~0 , inst|Mux27~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~3 , inst|Equal0~3, ALU_block_diagram, 1
instance = comp, \inst|Mux17~0 , inst|Mux17~0, ALU_block_diagram, 1
instance = comp, \inst|Mux16~0 , inst|Mux16~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~4 , inst|Equal0~4, ALU_block_diagram, 1
instance = comp, \inst|Equal0~5 , inst|Equal0~5, ALU_block_diagram, 1
instance = comp, \Read_data_1[31]~input , Read_data_1[31]~input, ALU_block_diagram, 1
instance = comp, \Sign_extend[31]~input , Sign_extend[31]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[31]~input , Read_data_2[31]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[31]~24 , inst|Binput[31]~24, ALU_block_diagram, 1
instance = comp, \inst|Mux0~0 , inst|Mux0~0, ALU_block_diagram, 1
instance = comp, \Sign_extend[30]~input , Sign_extend[30]~input, ALU_block_diagram, 1
instance = comp, \Read_data_2[30]~input , Read_data_2[30]~input, ALU_block_diagram, 1
instance = comp, \inst|Binput[30]~25 , inst|Binput[30]~25, ALU_block_diagram, 1
instance = comp, \Read_data_1[30]~input , Read_data_1[30]~input, ALU_block_diagram, 1
instance = comp, \inst|Add1~97 , inst|Add1~97, ALU_block_diagram, 1
instance = comp, \inst|Mux10~0 , inst|Mux10~0, ALU_block_diagram, 1
instance = comp, \inst|Mux20~0 , inst|Mux20~0, ALU_block_diagram, 1
instance = comp, \inst|Mux21~0 , inst|Mux21~0, ALU_block_diagram, 1
instance = comp, \inst|Mux30~0 , inst|Mux30~0, ALU_block_diagram, 1
instance = comp, \inst|Mux31~0 , inst|Mux31~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~12 , inst|Equal0~12, ALU_block_diagram, 1
instance = comp, \inst|Equal0~13 , inst|Equal0~13, ALU_block_diagram, 1
instance = comp, \inst|Mux11~0 , inst|Mux11~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~14 , inst|Equal0~14, ALU_block_diagram, 1
instance = comp, \inst|Add1~101 , inst|Add1~101, ALU_block_diagram, 1
instance = comp, \inst|Mux1~0 , inst|Mux1~0, ALU_block_diagram, 1
instance = comp, \inst|Equal0~15 , inst|Equal0~15, ALU_block_diagram, 1
instance = comp, \inst|Equal0~16 , inst|Equal0~16, ALU_block_diagram, 1
instance = comp, \PC_plus_4[7]~input , PC_plus_4[7]~input, ALU_block_diagram, 1
instance = comp, \PC_plus_4[6]~input , PC_plus_4[6]~input, ALU_block_diagram, 1
instance = comp, \PC_plus_4[5]~input , PC_plus_4[5]~input, ALU_block_diagram, 1
instance = comp, \PC_plus_4[4]~input , PC_plus_4[4]~input, ALU_block_diagram, 1
instance = comp, \PC_plus_4[3]~input , PC_plus_4[3]~input, ALU_block_diagram, 1
instance = comp, \PC_plus_4[2]~input , PC_plus_4[2]~input, ALU_block_diagram, 1
instance = comp, \inst|Add0~29 , inst|Add0~29, ALU_block_diagram, 1
instance = comp, \inst|Add0~25 , inst|Add0~25, ALU_block_diagram, 1
instance = comp, \inst|Add0~21 , inst|Add0~21, ALU_block_diagram, 1
instance = comp, \inst|Add0~17 , inst|Add0~17, ALU_block_diagram, 1
instance = comp, \inst|Add0~13 , inst|Add0~13, ALU_block_diagram, 1
instance = comp, \inst|Add0~9 , inst|Add0~9, ALU_block_diagram, 1
instance = comp, \inst|Add0~5 , inst|Add0~5, ALU_block_diagram, 1
instance = comp, \inst|Add0~1 , inst|Add0~1, ALU_block_diagram, 1
instance = comp, \inst|Equal1~0 , inst|Equal1~0, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[31]~0 , inst|ALU_Result[31]~0, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[30]~1 , inst|ALU_Result[30]~1, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[29]~2 , inst|ALU_Result[29]~2, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[28]~3 , inst|ALU_Result[28]~3, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[27]~4 , inst|ALU_Result[27]~4, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[26]~5 , inst|ALU_Result[26]~5, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[25]~6 , inst|ALU_Result[25]~6, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[24]~7 , inst|ALU_Result[24]~7, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[23]~8 , inst|ALU_Result[23]~8, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[22]~9 , inst|ALU_Result[22]~9, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[21]~10 , inst|ALU_Result[21]~10, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[20]~11 , inst|ALU_Result[20]~11, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[19]~12 , inst|ALU_Result[19]~12, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[18]~13 , inst|ALU_Result[18]~13, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[17]~14 , inst|ALU_Result[17]~14, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[16]~15 , inst|ALU_Result[16]~15, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[15]~16 , inst|ALU_Result[15]~16, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[14]~17 , inst|ALU_Result[14]~17, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[13]~18 , inst|ALU_Result[13]~18, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[12]~19 , inst|ALU_Result[12]~19, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[11]~20 , inst|ALU_Result[11]~20, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[10]~21 , inst|ALU_Result[10]~21, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[9]~22 , inst|ALU_Result[9]~22, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[8]~23 , inst|ALU_Result[8]~23, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[7]~24 , inst|ALU_Result[7]~24, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[6]~25 , inst|ALU_Result[6]~25, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[5]~26 , inst|ALU_Result[5]~26, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[4]~27 , inst|ALU_Result[4]~27, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[3]~28 , inst|ALU_Result[3]~28, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[2]~29 , inst|ALU_Result[2]~29, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[1]~30 , inst|ALU_Result[1]~30, ALU_block_diagram, 1
instance = comp, \inst|ALU_Result[0]~31 , inst|ALU_Result[0]~31, ALU_block_diagram, 1
instance = comp, \clock~input , clock~input, ALU_block_diagram, 1
instance = comp, \reset~input , reset~input, ALU_block_diagram, 1
instance = comp, \Function_opcodes[5]~input , Function_opcodes[5]~input, ALU_block_diagram, 1
instance = comp, \Function_opcodes[4]~input , Function_opcodes[4]~input, ALU_block_diagram, 1
instance = comp, \PC_plus_4[1]~input , PC_plus_4[1]~input, ALU_block_diagram, 1
instance = comp, \PC_plus_4[0]~input , PC_plus_4[0]~input, ALU_block_diagram, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU_block_diagram, 1
