
temp-monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be68  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000059c  0800bf28  0800bf28  0000cf28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4c4  0800c4c4  0000e1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c4c4  0800c4c4  0000d4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4cc  0800c4cc  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4cc  0800c4cc  0000d4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c4d0  0800c4d0  0000d4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800c4d4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001d4  0800c6a8  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  0800c6a8  0000e524  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e9d7  00000000  00000000  0000e1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002339  00000000  00000000  0001cbd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  0001ef10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000978  00000000  00000000  0001fb50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d7f6  00000000  00000000  000204c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e944  00000000  00000000  0003dcbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bcd90  00000000  00000000  0004c602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00109392  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042d4  00000000  00000000  001093d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0010d6ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d4 	.word	0x200001d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800bf0c 	.word	0x0800bf0c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001d8 	.word	0x200001d8
 8000100:	0800bf0c 	.word	0x0800bf0c

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fc77 	bl	8001d2c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fbbb 	bl	8001bc4 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fc69 	bl	8001d2c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fc5f 	bl	8001d2c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fbe5 	bl	8001c4c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fbdb 	bl	8001c4c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	@ (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	@ (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f874 	bl	80005c0 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__aeabi_d2uiz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	4b0c      	ldr	r3, [pc, #48]	@ (800051c <__aeabi_d2uiz+0x38>)
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffcf 	bl	8000490 <__aeabi_dcmpge>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d104      	bne.n	8000500 <__aeabi_d2uiz+0x1c>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f002 fb97 	bl	8002c2c <__aeabi_d2iz>
 80004fe:	bd70      	pop	{r4, r5, r6, pc}
 8000500:	4b06      	ldr	r3, [pc, #24]	@ (800051c <__aeabi_d2uiz+0x38>)
 8000502:	2200      	movs	r2, #0
 8000504:	0020      	movs	r0, r4
 8000506:	0029      	movs	r1, r5
 8000508:	f001 ff64 	bl	80023d4 <__aeabi_dsub>
 800050c:	f002 fb8e 	bl	8002c2c <__aeabi_d2iz>
 8000510:	2380      	movs	r3, #128	@ 0x80
 8000512:	061b      	lsls	r3, r3, #24
 8000514:	469c      	mov	ip, r3
 8000516:	4460      	add	r0, ip
 8000518:	e7f1      	b.n	80004fe <__aeabi_d2uiz+0x1a>
 800051a:	46c0      	nop			@ (mov r8, r8)
 800051c:	41e00000 	.word	0x41e00000

08000520 <__aeabi_d2lz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	2300      	movs	r3, #0
 8000526:	0004      	movs	r4, r0
 8000528:	000d      	movs	r5, r1
 800052a:	f7ff ff93 	bl	8000454 <__aeabi_dcmplt>
 800052e:	2800      	cmp	r0, #0
 8000530:	d108      	bne.n	8000544 <__aeabi_d2lz+0x24>
 8000532:	0020      	movs	r0, r4
 8000534:	0029      	movs	r1, r5
 8000536:	f000 f80f 	bl	8000558 <__aeabi_d2ulz>
 800053a:	0002      	movs	r2, r0
 800053c:	000b      	movs	r3, r1
 800053e:	0010      	movs	r0, r2
 8000540:	0019      	movs	r1, r3
 8000542:	bd70      	pop	{r4, r5, r6, pc}
 8000544:	2380      	movs	r3, #128	@ 0x80
 8000546:	061b      	lsls	r3, r3, #24
 8000548:	18e9      	adds	r1, r5, r3
 800054a:	0020      	movs	r0, r4
 800054c:	f000 f804 	bl	8000558 <__aeabi_d2ulz>
 8000550:	2300      	movs	r3, #0
 8000552:	4242      	negs	r2, r0
 8000554:	418b      	sbcs	r3, r1
 8000556:	e7f2      	b.n	800053e <__aeabi_d2lz+0x1e>

08000558 <__aeabi_d2ulz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0b      	ldr	r3, [pc, #44]	@ (800058c <__aeabi_d2ulz+0x34>)
 800055e:	000d      	movs	r5, r1
 8000560:	0004      	movs	r4, r0
 8000562:	f001 fc51 	bl	8001e08 <__aeabi_dmul>
 8000566:	f7ff ffbd 	bl	80004e4 <__aeabi_d2uiz>
 800056a:	0006      	movs	r6, r0
 800056c:	f002 fbc8 	bl	8002d00 <__aeabi_ui2d>
 8000570:	2200      	movs	r2, #0
 8000572:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <__aeabi_d2ulz+0x38>)
 8000574:	f001 fc48 	bl	8001e08 <__aeabi_dmul>
 8000578:	0002      	movs	r2, r0
 800057a:	000b      	movs	r3, r1
 800057c:	0020      	movs	r0, r4
 800057e:	0029      	movs	r1, r5
 8000580:	f001 ff28 	bl	80023d4 <__aeabi_dsub>
 8000584:	f7ff ffae 	bl	80004e4 <__aeabi_d2uiz>
 8000588:	0031      	movs	r1, r6
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	3df00000 	.word	0x3df00000
 8000590:	41f00000 	.word	0x41f00000

08000594 <__aeabi_l2d>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0006      	movs	r6, r0
 8000598:	0008      	movs	r0, r1
 800059a:	f002 fb83 	bl	8002ca4 <__aeabi_i2d>
 800059e:	2200      	movs	r2, #0
 80005a0:	4b06      	ldr	r3, [pc, #24]	@ (80005bc <__aeabi_l2d+0x28>)
 80005a2:	f001 fc31 	bl	8001e08 <__aeabi_dmul>
 80005a6:	000d      	movs	r5, r1
 80005a8:	0004      	movs	r4, r0
 80005aa:	0030      	movs	r0, r6
 80005ac:	f002 fba8 	bl	8002d00 <__aeabi_ui2d>
 80005b0:	002b      	movs	r3, r5
 80005b2:	0022      	movs	r2, r4
 80005b4:	f000 fc28 	bl	8000e08 <__aeabi_dadd>
 80005b8:	bd70      	pop	{r4, r5, r6, pc}
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	41f00000 	.word	0x41f00000

080005c0 <__udivmoddi4>:
 80005c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c2:	4657      	mov	r7, sl
 80005c4:	464e      	mov	r6, r9
 80005c6:	4645      	mov	r5, r8
 80005c8:	46de      	mov	lr, fp
 80005ca:	b5e0      	push	{r5, r6, r7, lr}
 80005cc:	0004      	movs	r4, r0
 80005ce:	000d      	movs	r5, r1
 80005d0:	4692      	mov	sl, r2
 80005d2:	4699      	mov	r9, r3
 80005d4:	b083      	sub	sp, #12
 80005d6:	428b      	cmp	r3, r1
 80005d8:	d830      	bhi.n	800063c <__udivmoddi4+0x7c>
 80005da:	d02d      	beq.n	8000638 <__udivmoddi4+0x78>
 80005dc:	4649      	mov	r1, r9
 80005de:	4650      	mov	r0, sl
 80005e0:	f002 fc52 	bl	8002e88 <__clzdi2>
 80005e4:	0029      	movs	r1, r5
 80005e6:	0006      	movs	r6, r0
 80005e8:	0020      	movs	r0, r4
 80005ea:	f002 fc4d 	bl	8002e88 <__clzdi2>
 80005ee:	1a33      	subs	r3, r6, r0
 80005f0:	4698      	mov	r8, r3
 80005f2:	3b20      	subs	r3, #32
 80005f4:	d434      	bmi.n	8000660 <__udivmoddi4+0xa0>
 80005f6:	469b      	mov	fp, r3
 80005f8:	4653      	mov	r3, sl
 80005fa:	465a      	mov	r2, fp
 80005fc:	4093      	lsls	r3, r2
 80005fe:	4642      	mov	r2, r8
 8000600:	001f      	movs	r7, r3
 8000602:	4653      	mov	r3, sl
 8000604:	4093      	lsls	r3, r2
 8000606:	001e      	movs	r6, r3
 8000608:	42af      	cmp	r7, r5
 800060a:	d83b      	bhi.n	8000684 <__udivmoddi4+0xc4>
 800060c:	42af      	cmp	r7, r5
 800060e:	d100      	bne.n	8000612 <__udivmoddi4+0x52>
 8000610:	e079      	b.n	8000706 <__udivmoddi4+0x146>
 8000612:	465b      	mov	r3, fp
 8000614:	1ba4      	subs	r4, r4, r6
 8000616:	41bd      	sbcs	r5, r7
 8000618:	2b00      	cmp	r3, #0
 800061a:	da00      	bge.n	800061e <__udivmoddi4+0x5e>
 800061c:	e076      	b.n	800070c <__udivmoddi4+0x14c>
 800061e:	2200      	movs	r2, #0
 8000620:	2300      	movs	r3, #0
 8000622:	9200      	str	r2, [sp, #0]
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2301      	movs	r3, #1
 8000628:	465a      	mov	r2, fp
 800062a:	4093      	lsls	r3, r2
 800062c:	9301      	str	r3, [sp, #4]
 800062e:	2301      	movs	r3, #1
 8000630:	4642      	mov	r2, r8
 8000632:	4093      	lsls	r3, r2
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	e029      	b.n	800068c <__udivmoddi4+0xcc>
 8000638:	4282      	cmp	r2, r0
 800063a:	d9cf      	bls.n	80005dc <__udivmoddi4+0x1c>
 800063c:	2200      	movs	r2, #0
 800063e:	2300      	movs	r3, #0
 8000640:	9200      	str	r2, [sp, #0]
 8000642:	9301      	str	r3, [sp, #4]
 8000644:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <__udivmoddi4+0x8e>
 800064a:	601c      	str	r4, [r3, #0]
 800064c:	605d      	str	r5, [r3, #4]
 800064e:	9800      	ldr	r0, [sp, #0]
 8000650:	9901      	ldr	r1, [sp, #4]
 8000652:	b003      	add	sp, #12
 8000654:	bcf0      	pop	{r4, r5, r6, r7}
 8000656:	46bb      	mov	fp, r7
 8000658:	46b2      	mov	sl, r6
 800065a:	46a9      	mov	r9, r5
 800065c:	46a0      	mov	r8, r4
 800065e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000660:	4642      	mov	r2, r8
 8000662:	469b      	mov	fp, r3
 8000664:	2320      	movs	r3, #32
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	4652      	mov	r2, sl
 800066a:	40da      	lsrs	r2, r3
 800066c:	4641      	mov	r1, r8
 800066e:	0013      	movs	r3, r2
 8000670:	464a      	mov	r2, r9
 8000672:	408a      	lsls	r2, r1
 8000674:	0017      	movs	r7, r2
 8000676:	4642      	mov	r2, r8
 8000678:	431f      	orrs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d9c3      	bls.n	800060c <__udivmoddi4+0x4c>
 8000684:	2200      	movs	r2, #0
 8000686:	2300      	movs	r3, #0
 8000688:	9200      	str	r2, [sp, #0]
 800068a:	9301      	str	r3, [sp, #4]
 800068c:	4643      	mov	r3, r8
 800068e:	2b00      	cmp	r3, #0
 8000690:	d0d8      	beq.n	8000644 <__udivmoddi4+0x84>
 8000692:	07fb      	lsls	r3, r7, #31
 8000694:	0872      	lsrs	r2, r6, #1
 8000696:	431a      	orrs	r2, r3
 8000698:	4646      	mov	r6, r8
 800069a:	087b      	lsrs	r3, r7, #1
 800069c:	e00e      	b.n	80006bc <__udivmoddi4+0xfc>
 800069e:	42ab      	cmp	r3, r5
 80006a0:	d101      	bne.n	80006a6 <__udivmoddi4+0xe6>
 80006a2:	42a2      	cmp	r2, r4
 80006a4:	d80c      	bhi.n	80006c0 <__udivmoddi4+0x100>
 80006a6:	1aa4      	subs	r4, r4, r2
 80006a8:	419d      	sbcs	r5, r3
 80006aa:	2001      	movs	r0, #1
 80006ac:	1924      	adds	r4, r4, r4
 80006ae:	416d      	adcs	r5, r5
 80006b0:	2100      	movs	r1, #0
 80006b2:	3e01      	subs	r6, #1
 80006b4:	1824      	adds	r4, r4, r0
 80006b6:	414d      	adcs	r5, r1
 80006b8:	2e00      	cmp	r6, #0
 80006ba:	d006      	beq.n	80006ca <__udivmoddi4+0x10a>
 80006bc:	42ab      	cmp	r3, r5
 80006be:	d9ee      	bls.n	800069e <__udivmoddi4+0xde>
 80006c0:	3e01      	subs	r6, #1
 80006c2:	1924      	adds	r4, r4, r4
 80006c4:	416d      	adcs	r5, r5
 80006c6:	2e00      	cmp	r6, #0
 80006c8:	d1f8      	bne.n	80006bc <__udivmoddi4+0xfc>
 80006ca:	9800      	ldr	r0, [sp, #0]
 80006cc:	9901      	ldr	r1, [sp, #4]
 80006ce:	465b      	mov	r3, fp
 80006d0:	1900      	adds	r0, r0, r4
 80006d2:	4169      	adcs	r1, r5
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	db24      	blt.n	8000722 <__udivmoddi4+0x162>
 80006d8:	002b      	movs	r3, r5
 80006da:	465a      	mov	r2, fp
 80006dc:	4644      	mov	r4, r8
 80006de:	40d3      	lsrs	r3, r2
 80006e0:	002a      	movs	r2, r5
 80006e2:	40e2      	lsrs	r2, r4
 80006e4:	001c      	movs	r4, r3
 80006e6:	465b      	mov	r3, fp
 80006e8:	0015      	movs	r5, r2
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	db2a      	blt.n	8000744 <__udivmoddi4+0x184>
 80006ee:	0026      	movs	r6, r4
 80006f0:	409e      	lsls	r6, r3
 80006f2:	0033      	movs	r3, r6
 80006f4:	0026      	movs	r6, r4
 80006f6:	4647      	mov	r7, r8
 80006f8:	40be      	lsls	r6, r7
 80006fa:	0032      	movs	r2, r6
 80006fc:	1a80      	subs	r0, r0, r2
 80006fe:	4199      	sbcs	r1, r3
 8000700:	9000      	str	r0, [sp, #0]
 8000702:	9101      	str	r1, [sp, #4]
 8000704:	e79e      	b.n	8000644 <__udivmoddi4+0x84>
 8000706:	42a3      	cmp	r3, r4
 8000708:	d8bc      	bhi.n	8000684 <__udivmoddi4+0xc4>
 800070a:	e782      	b.n	8000612 <__udivmoddi4+0x52>
 800070c:	4642      	mov	r2, r8
 800070e:	2320      	movs	r3, #32
 8000710:	2100      	movs	r1, #0
 8000712:	1a9b      	subs	r3, r3, r2
 8000714:	2200      	movs	r2, #0
 8000716:	9100      	str	r1, [sp, #0]
 8000718:	9201      	str	r2, [sp, #4]
 800071a:	2201      	movs	r2, #1
 800071c:	40da      	lsrs	r2, r3
 800071e:	9201      	str	r2, [sp, #4]
 8000720:	e785      	b.n	800062e <__udivmoddi4+0x6e>
 8000722:	4642      	mov	r2, r8
 8000724:	2320      	movs	r3, #32
 8000726:	1a9b      	subs	r3, r3, r2
 8000728:	002a      	movs	r2, r5
 800072a:	4646      	mov	r6, r8
 800072c:	409a      	lsls	r2, r3
 800072e:	0023      	movs	r3, r4
 8000730:	40f3      	lsrs	r3, r6
 8000732:	4644      	mov	r4, r8
 8000734:	4313      	orrs	r3, r2
 8000736:	002a      	movs	r2, r5
 8000738:	40e2      	lsrs	r2, r4
 800073a:	001c      	movs	r4, r3
 800073c:	465b      	mov	r3, fp
 800073e:	0015      	movs	r5, r2
 8000740:	2b00      	cmp	r3, #0
 8000742:	dad4      	bge.n	80006ee <__udivmoddi4+0x12e>
 8000744:	4642      	mov	r2, r8
 8000746:	002f      	movs	r7, r5
 8000748:	2320      	movs	r3, #32
 800074a:	0026      	movs	r6, r4
 800074c:	4097      	lsls	r7, r2
 800074e:	1a9b      	subs	r3, r3, r2
 8000750:	40de      	lsrs	r6, r3
 8000752:	003b      	movs	r3, r7
 8000754:	4333      	orrs	r3, r6
 8000756:	e7cd      	b.n	80006f4 <__udivmoddi4+0x134>

08000758 <__aeabi_fadd>:
 8000758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800075a:	024b      	lsls	r3, r1, #9
 800075c:	0a5a      	lsrs	r2, r3, #9
 800075e:	4694      	mov	ip, r2
 8000760:	004a      	lsls	r2, r1, #1
 8000762:	0fc9      	lsrs	r1, r1, #31
 8000764:	46ce      	mov	lr, r9
 8000766:	4647      	mov	r7, r8
 8000768:	4689      	mov	r9, r1
 800076a:	0045      	lsls	r5, r0, #1
 800076c:	0246      	lsls	r6, r0, #9
 800076e:	0e2d      	lsrs	r5, r5, #24
 8000770:	0e12      	lsrs	r2, r2, #24
 8000772:	b580      	push	{r7, lr}
 8000774:	0999      	lsrs	r1, r3, #6
 8000776:	0a77      	lsrs	r7, r6, #9
 8000778:	0fc4      	lsrs	r4, r0, #31
 800077a:	09b6      	lsrs	r6, r6, #6
 800077c:	1aab      	subs	r3, r5, r2
 800077e:	454c      	cmp	r4, r9
 8000780:	d020      	beq.n	80007c4 <__aeabi_fadd+0x6c>
 8000782:	2b00      	cmp	r3, #0
 8000784:	dd0c      	ble.n	80007a0 <__aeabi_fadd+0x48>
 8000786:	2a00      	cmp	r2, #0
 8000788:	d134      	bne.n	80007f4 <__aeabi_fadd+0x9c>
 800078a:	2900      	cmp	r1, #0
 800078c:	d02a      	beq.n	80007e4 <__aeabi_fadd+0x8c>
 800078e:	1e5a      	subs	r2, r3, #1
 8000790:	2b01      	cmp	r3, #1
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x3e>
 8000794:	e08f      	b.n	80008b6 <__aeabi_fadd+0x15e>
 8000796:	2bff      	cmp	r3, #255	@ 0xff
 8000798:	d100      	bne.n	800079c <__aeabi_fadd+0x44>
 800079a:	e0cd      	b.n	8000938 <__aeabi_fadd+0x1e0>
 800079c:	0013      	movs	r3, r2
 800079e:	e02f      	b.n	8000800 <__aeabi_fadd+0xa8>
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d060      	beq.n	8000866 <__aeabi_fadd+0x10e>
 80007a4:	1b53      	subs	r3, r2, r5
 80007a6:	2d00      	cmp	r5, #0
 80007a8:	d000      	beq.n	80007ac <__aeabi_fadd+0x54>
 80007aa:	e0ee      	b.n	800098a <__aeabi_fadd+0x232>
 80007ac:	2e00      	cmp	r6, #0
 80007ae:	d100      	bne.n	80007b2 <__aeabi_fadd+0x5a>
 80007b0:	e13e      	b.n	8000a30 <__aeabi_fadd+0x2d8>
 80007b2:	1e5c      	subs	r4, r3, #1
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d100      	bne.n	80007ba <__aeabi_fadd+0x62>
 80007b8:	e16b      	b.n	8000a92 <__aeabi_fadd+0x33a>
 80007ba:	2bff      	cmp	r3, #255	@ 0xff
 80007bc:	d100      	bne.n	80007c0 <__aeabi_fadd+0x68>
 80007be:	e0b9      	b.n	8000934 <__aeabi_fadd+0x1dc>
 80007c0:	0023      	movs	r3, r4
 80007c2:	e0e7      	b.n	8000994 <__aeabi_fadd+0x23c>
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	dc00      	bgt.n	80007ca <__aeabi_fadd+0x72>
 80007c8:	e0a4      	b.n	8000914 <__aeabi_fadd+0x1bc>
 80007ca:	2a00      	cmp	r2, #0
 80007cc:	d069      	beq.n	80008a2 <__aeabi_fadd+0x14a>
 80007ce:	2dff      	cmp	r5, #255	@ 0xff
 80007d0:	d100      	bne.n	80007d4 <__aeabi_fadd+0x7c>
 80007d2:	e0b1      	b.n	8000938 <__aeabi_fadd+0x1e0>
 80007d4:	2280      	movs	r2, #128	@ 0x80
 80007d6:	04d2      	lsls	r2, r2, #19
 80007d8:	4311      	orrs	r1, r2
 80007da:	2b1b      	cmp	r3, #27
 80007dc:	dc00      	bgt.n	80007e0 <__aeabi_fadd+0x88>
 80007de:	e0e9      	b.n	80009b4 <__aeabi_fadd+0x25c>
 80007e0:	002b      	movs	r3, r5
 80007e2:	3605      	adds	r6, #5
 80007e4:	08f7      	lsrs	r7, r6, #3
 80007e6:	2bff      	cmp	r3, #255	@ 0xff
 80007e8:	d100      	bne.n	80007ec <__aeabi_fadd+0x94>
 80007ea:	e0a5      	b.n	8000938 <__aeabi_fadd+0x1e0>
 80007ec:	027a      	lsls	r2, r7, #9
 80007ee:	0a52      	lsrs	r2, r2, #9
 80007f0:	b2d8      	uxtb	r0, r3
 80007f2:	e030      	b.n	8000856 <__aeabi_fadd+0xfe>
 80007f4:	2dff      	cmp	r5, #255	@ 0xff
 80007f6:	d100      	bne.n	80007fa <__aeabi_fadd+0xa2>
 80007f8:	e09e      	b.n	8000938 <__aeabi_fadd+0x1e0>
 80007fa:	2280      	movs	r2, #128	@ 0x80
 80007fc:	04d2      	lsls	r2, r2, #19
 80007fe:	4311      	orrs	r1, r2
 8000800:	2001      	movs	r0, #1
 8000802:	2b1b      	cmp	r3, #27
 8000804:	dc08      	bgt.n	8000818 <__aeabi_fadd+0xc0>
 8000806:	0008      	movs	r0, r1
 8000808:	2220      	movs	r2, #32
 800080a:	40d8      	lsrs	r0, r3
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	4099      	lsls	r1, r3
 8000810:	000b      	movs	r3, r1
 8000812:	1e5a      	subs	r2, r3, #1
 8000814:	4193      	sbcs	r3, r2
 8000816:	4318      	orrs	r0, r3
 8000818:	1a36      	subs	r6, r6, r0
 800081a:	0173      	lsls	r3, r6, #5
 800081c:	d400      	bmi.n	8000820 <__aeabi_fadd+0xc8>
 800081e:	e071      	b.n	8000904 <__aeabi_fadd+0x1ac>
 8000820:	01b6      	lsls	r6, r6, #6
 8000822:	09b7      	lsrs	r7, r6, #6
 8000824:	0038      	movs	r0, r7
 8000826:	f002 fb11 	bl	8002e4c <__clzsi2>
 800082a:	003b      	movs	r3, r7
 800082c:	3805      	subs	r0, #5
 800082e:	4083      	lsls	r3, r0
 8000830:	4285      	cmp	r5, r0
 8000832:	dd4d      	ble.n	80008d0 <__aeabi_fadd+0x178>
 8000834:	4eb4      	ldr	r6, [pc, #720]	@ (8000b08 <__aeabi_fadd+0x3b0>)
 8000836:	1a2d      	subs	r5, r5, r0
 8000838:	401e      	ands	r6, r3
 800083a:	075a      	lsls	r2, r3, #29
 800083c:	d068      	beq.n	8000910 <__aeabi_fadd+0x1b8>
 800083e:	220f      	movs	r2, #15
 8000840:	4013      	ands	r3, r2
 8000842:	2b04      	cmp	r3, #4
 8000844:	d064      	beq.n	8000910 <__aeabi_fadd+0x1b8>
 8000846:	3604      	adds	r6, #4
 8000848:	0173      	lsls	r3, r6, #5
 800084a:	d561      	bpl.n	8000910 <__aeabi_fadd+0x1b8>
 800084c:	1c68      	adds	r0, r5, #1
 800084e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000850:	d154      	bne.n	80008fc <__aeabi_fadd+0x1a4>
 8000852:	20ff      	movs	r0, #255	@ 0xff
 8000854:	2200      	movs	r2, #0
 8000856:	05c0      	lsls	r0, r0, #23
 8000858:	4310      	orrs	r0, r2
 800085a:	07e4      	lsls	r4, r4, #31
 800085c:	4320      	orrs	r0, r4
 800085e:	bcc0      	pop	{r6, r7}
 8000860:	46b9      	mov	r9, r7
 8000862:	46b0      	mov	r8, r6
 8000864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000866:	22fe      	movs	r2, #254	@ 0xfe
 8000868:	4690      	mov	r8, r2
 800086a:	1c68      	adds	r0, r5, #1
 800086c:	0002      	movs	r2, r0
 800086e:	4640      	mov	r0, r8
 8000870:	4210      	tst	r0, r2
 8000872:	d16b      	bne.n	800094c <__aeabi_fadd+0x1f4>
 8000874:	2d00      	cmp	r5, #0
 8000876:	d000      	beq.n	800087a <__aeabi_fadd+0x122>
 8000878:	e0dd      	b.n	8000a36 <__aeabi_fadd+0x2de>
 800087a:	2e00      	cmp	r6, #0
 800087c:	d100      	bne.n	8000880 <__aeabi_fadd+0x128>
 800087e:	e102      	b.n	8000a86 <__aeabi_fadd+0x32e>
 8000880:	2900      	cmp	r1, #0
 8000882:	d0b3      	beq.n	80007ec <__aeabi_fadd+0x94>
 8000884:	2280      	movs	r2, #128	@ 0x80
 8000886:	1a77      	subs	r7, r6, r1
 8000888:	04d2      	lsls	r2, r2, #19
 800088a:	4217      	tst	r7, r2
 800088c:	d100      	bne.n	8000890 <__aeabi_fadd+0x138>
 800088e:	e136      	b.n	8000afe <__aeabi_fadd+0x3a6>
 8000890:	464c      	mov	r4, r9
 8000892:	1b8e      	subs	r6, r1, r6
 8000894:	d061      	beq.n	800095a <__aeabi_fadd+0x202>
 8000896:	2001      	movs	r0, #1
 8000898:	4216      	tst	r6, r2
 800089a:	d130      	bne.n	80008fe <__aeabi_fadd+0x1a6>
 800089c:	2300      	movs	r3, #0
 800089e:	08f7      	lsrs	r7, r6, #3
 80008a0:	e7a4      	b.n	80007ec <__aeabi_fadd+0x94>
 80008a2:	2900      	cmp	r1, #0
 80008a4:	d09e      	beq.n	80007e4 <__aeabi_fadd+0x8c>
 80008a6:	1e5a      	subs	r2, r3, #1
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d100      	bne.n	80008ae <__aeabi_fadd+0x156>
 80008ac:	e0ca      	b.n	8000a44 <__aeabi_fadd+0x2ec>
 80008ae:	2bff      	cmp	r3, #255	@ 0xff
 80008b0:	d042      	beq.n	8000938 <__aeabi_fadd+0x1e0>
 80008b2:	0013      	movs	r3, r2
 80008b4:	e791      	b.n	80007da <__aeabi_fadd+0x82>
 80008b6:	1a71      	subs	r1, r6, r1
 80008b8:	014b      	lsls	r3, r1, #5
 80008ba:	d400      	bmi.n	80008be <__aeabi_fadd+0x166>
 80008bc:	e0d1      	b.n	8000a62 <__aeabi_fadd+0x30a>
 80008be:	018f      	lsls	r7, r1, #6
 80008c0:	09bf      	lsrs	r7, r7, #6
 80008c2:	0038      	movs	r0, r7
 80008c4:	f002 fac2 	bl	8002e4c <__clzsi2>
 80008c8:	003b      	movs	r3, r7
 80008ca:	3805      	subs	r0, #5
 80008cc:	4083      	lsls	r3, r0
 80008ce:	2501      	movs	r5, #1
 80008d0:	2220      	movs	r2, #32
 80008d2:	1b40      	subs	r0, r0, r5
 80008d4:	3001      	adds	r0, #1
 80008d6:	1a12      	subs	r2, r2, r0
 80008d8:	001e      	movs	r6, r3
 80008da:	4093      	lsls	r3, r2
 80008dc:	40c6      	lsrs	r6, r0
 80008de:	1e5a      	subs	r2, r3, #1
 80008e0:	4193      	sbcs	r3, r2
 80008e2:	431e      	orrs	r6, r3
 80008e4:	d039      	beq.n	800095a <__aeabi_fadd+0x202>
 80008e6:	0773      	lsls	r3, r6, #29
 80008e8:	d100      	bne.n	80008ec <__aeabi_fadd+0x194>
 80008ea:	e11b      	b.n	8000b24 <__aeabi_fadd+0x3cc>
 80008ec:	230f      	movs	r3, #15
 80008ee:	2500      	movs	r5, #0
 80008f0:	4033      	ands	r3, r6
 80008f2:	2b04      	cmp	r3, #4
 80008f4:	d1a7      	bne.n	8000846 <__aeabi_fadd+0xee>
 80008f6:	2001      	movs	r0, #1
 80008f8:	0172      	lsls	r2, r6, #5
 80008fa:	d57c      	bpl.n	80009f6 <__aeabi_fadd+0x29e>
 80008fc:	b2c0      	uxtb	r0, r0
 80008fe:	01b2      	lsls	r2, r6, #6
 8000900:	0a52      	lsrs	r2, r2, #9
 8000902:	e7a8      	b.n	8000856 <__aeabi_fadd+0xfe>
 8000904:	0773      	lsls	r3, r6, #29
 8000906:	d003      	beq.n	8000910 <__aeabi_fadd+0x1b8>
 8000908:	230f      	movs	r3, #15
 800090a:	4033      	ands	r3, r6
 800090c:	2b04      	cmp	r3, #4
 800090e:	d19a      	bne.n	8000846 <__aeabi_fadd+0xee>
 8000910:	002b      	movs	r3, r5
 8000912:	e767      	b.n	80007e4 <__aeabi_fadd+0x8c>
 8000914:	2b00      	cmp	r3, #0
 8000916:	d023      	beq.n	8000960 <__aeabi_fadd+0x208>
 8000918:	1b53      	subs	r3, r2, r5
 800091a:	2d00      	cmp	r5, #0
 800091c:	d17b      	bne.n	8000a16 <__aeabi_fadd+0x2be>
 800091e:	2e00      	cmp	r6, #0
 8000920:	d100      	bne.n	8000924 <__aeabi_fadd+0x1cc>
 8000922:	e086      	b.n	8000a32 <__aeabi_fadd+0x2da>
 8000924:	1e5d      	subs	r5, r3, #1
 8000926:	2b01      	cmp	r3, #1
 8000928:	d100      	bne.n	800092c <__aeabi_fadd+0x1d4>
 800092a:	e08b      	b.n	8000a44 <__aeabi_fadd+0x2ec>
 800092c:	2bff      	cmp	r3, #255	@ 0xff
 800092e:	d002      	beq.n	8000936 <__aeabi_fadd+0x1de>
 8000930:	002b      	movs	r3, r5
 8000932:	e075      	b.n	8000a20 <__aeabi_fadd+0x2c8>
 8000934:	464c      	mov	r4, r9
 8000936:	4667      	mov	r7, ip
 8000938:	2f00      	cmp	r7, #0
 800093a:	d100      	bne.n	800093e <__aeabi_fadd+0x1e6>
 800093c:	e789      	b.n	8000852 <__aeabi_fadd+0xfa>
 800093e:	2280      	movs	r2, #128	@ 0x80
 8000940:	03d2      	lsls	r2, r2, #15
 8000942:	433a      	orrs	r2, r7
 8000944:	0252      	lsls	r2, r2, #9
 8000946:	20ff      	movs	r0, #255	@ 0xff
 8000948:	0a52      	lsrs	r2, r2, #9
 800094a:	e784      	b.n	8000856 <__aeabi_fadd+0xfe>
 800094c:	1a77      	subs	r7, r6, r1
 800094e:	017b      	lsls	r3, r7, #5
 8000950:	d46b      	bmi.n	8000a2a <__aeabi_fadd+0x2d2>
 8000952:	2f00      	cmp	r7, #0
 8000954:	d000      	beq.n	8000958 <__aeabi_fadd+0x200>
 8000956:	e765      	b.n	8000824 <__aeabi_fadd+0xcc>
 8000958:	2400      	movs	r4, #0
 800095a:	2000      	movs	r0, #0
 800095c:	2200      	movs	r2, #0
 800095e:	e77a      	b.n	8000856 <__aeabi_fadd+0xfe>
 8000960:	22fe      	movs	r2, #254	@ 0xfe
 8000962:	1c6b      	adds	r3, r5, #1
 8000964:	421a      	tst	r2, r3
 8000966:	d149      	bne.n	80009fc <__aeabi_fadd+0x2a4>
 8000968:	2d00      	cmp	r5, #0
 800096a:	d000      	beq.n	800096e <__aeabi_fadd+0x216>
 800096c:	e09f      	b.n	8000aae <__aeabi_fadd+0x356>
 800096e:	2e00      	cmp	r6, #0
 8000970:	d100      	bne.n	8000974 <__aeabi_fadd+0x21c>
 8000972:	e0ba      	b.n	8000aea <__aeabi_fadd+0x392>
 8000974:	2900      	cmp	r1, #0
 8000976:	d100      	bne.n	800097a <__aeabi_fadd+0x222>
 8000978:	e0cf      	b.n	8000b1a <__aeabi_fadd+0x3c2>
 800097a:	1872      	adds	r2, r6, r1
 800097c:	0153      	lsls	r3, r2, #5
 800097e:	d400      	bmi.n	8000982 <__aeabi_fadd+0x22a>
 8000980:	e0cd      	b.n	8000b1e <__aeabi_fadd+0x3c6>
 8000982:	0192      	lsls	r2, r2, #6
 8000984:	2001      	movs	r0, #1
 8000986:	0a52      	lsrs	r2, r2, #9
 8000988:	e765      	b.n	8000856 <__aeabi_fadd+0xfe>
 800098a:	2aff      	cmp	r2, #255	@ 0xff
 800098c:	d0d2      	beq.n	8000934 <__aeabi_fadd+0x1dc>
 800098e:	2080      	movs	r0, #128	@ 0x80
 8000990:	04c0      	lsls	r0, r0, #19
 8000992:	4306      	orrs	r6, r0
 8000994:	2001      	movs	r0, #1
 8000996:	2b1b      	cmp	r3, #27
 8000998:	dc08      	bgt.n	80009ac <__aeabi_fadd+0x254>
 800099a:	0030      	movs	r0, r6
 800099c:	2420      	movs	r4, #32
 800099e:	40d8      	lsrs	r0, r3
 80009a0:	1ae3      	subs	r3, r4, r3
 80009a2:	409e      	lsls	r6, r3
 80009a4:	0033      	movs	r3, r6
 80009a6:	1e5c      	subs	r4, r3, #1
 80009a8:	41a3      	sbcs	r3, r4
 80009aa:	4318      	orrs	r0, r3
 80009ac:	464c      	mov	r4, r9
 80009ae:	0015      	movs	r5, r2
 80009b0:	1a0e      	subs	r6, r1, r0
 80009b2:	e732      	b.n	800081a <__aeabi_fadd+0xc2>
 80009b4:	0008      	movs	r0, r1
 80009b6:	2220      	movs	r2, #32
 80009b8:	40d8      	lsrs	r0, r3
 80009ba:	1ad3      	subs	r3, r2, r3
 80009bc:	4099      	lsls	r1, r3
 80009be:	000b      	movs	r3, r1
 80009c0:	1e5a      	subs	r2, r3, #1
 80009c2:	4193      	sbcs	r3, r2
 80009c4:	4303      	orrs	r3, r0
 80009c6:	18f6      	adds	r6, r6, r3
 80009c8:	0173      	lsls	r3, r6, #5
 80009ca:	d59b      	bpl.n	8000904 <__aeabi_fadd+0x1ac>
 80009cc:	3501      	adds	r5, #1
 80009ce:	2dff      	cmp	r5, #255	@ 0xff
 80009d0:	d100      	bne.n	80009d4 <__aeabi_fadd+0x27c>
 80009d2:	e73e      	b.n	8000852 <__aeabi_fadd+0xfa>
 80009d4:	2301      	movs	r3, #1
 80009d6:	494d      	ldr	r1, [pc, #308]	@ (8000b0c <__aeabi_fadd+0x3b4>)
 80009d8:	0872      	lsrs	r2, r6, #1
 80009da:	4033      	ands	r3, r6
 80009dc:	400a      	ands	r2, r1
 80009de:	431a      	orrs	r2, r3
 80009e0:	0016      	movs	r6, r2
 80009e2:	0753      	lsls	r3, r2, #29
 80009e4:	d004      	beq.n	80009f0 <__aeabi_fadd+0x298>
 80009e6:	230f      	movs	r3, #15
 80009e8:	4013      	ands	r3, r2
 80009ea:	2b04      	cmp	r3, #4
 80009ec:	d000      	beq.n	80009f0 <__aeabi_fadd+0x298>
 80009ee:	e72a      	b.n	8000846 <__aeabi_fadd+0xee>
 80009f0:	0173      	lsls	r3, r6, #5
 80009f2:	d500      	bpl.n	80009f6 <__aeabi_fadd+0x29e>
 80009f4:	e72a      	b.n	800084c <__aeabi_fadd+0xf4>
 80009f6:	002b      	movs	r3, r5
 80009f8:	08f7      	lsrs	r7, r6, #3
 80009fa:	e6f7      	b.n	80007ec <__aeabi_fadd+0x94>
 80009fc:	2bff      	cmp	r3, #255	@ 0xff
 80009fe:	d100      	bne.n	8000a02 <__aeabi_fadd+0x2aa>
 8000a00:	e727      	b.n	8000852 <__aeabi_fadd+0xfa>
 8000a02:	1871      	adds	r1, r6, r1
 8000a04:	0849      	lsrs	r1, r1, #1
 8000a06:	074a      	lsls	r2, r1, #29
 8000a08:	d02f      	beq.n	8000a6a <__aeabi_fadd+0x312>
 8000a0a:	220f      	movs	r2, #15
 8000a0c:	400a      	ands	r2, r1
 8000a0e:	2a04      	cmp	r2, #4
 8000a10:	d02b      	beq.n	8000a6a <__aeabi_fadd+0x312>
 8000a12:	1d0e      	adds	r6, r1, #4
 8000a14:	e6e6      	b.n	80007e4 <__aeabi_fadd+0x8c>
 8000a16:	2aff      	cmp	r2, #255	@ 0xff
 8000a18:	d08d      	beq.n	8000936 <__aeabi_fadd+0x1de>
 8000a1a:	2080      	movs	r0, #128	@ 0x80
 8000a1c:	04c0      	lsls	r0, r0, #19
 8000a1e:	4306      	orrs	r6, r0
 8000a20:	2b1b      	cmp	r3, #27
 8000a22:	dd24      	ble.n	8000a6e <__aeabi_fadd+0x316>
 8000a24:	0013      	movs	r3, r2
 8000a26:	1d4e      	adds	r6, r1, #5
 8000a28:	e6dc      	b.n	80007e4 <__aeabi_fadd+0x8c>
 8000a2a:	464c      	mov	r4, r9
 8000a2c:	1b8f      	subs	r7, r1, r6
 8000a2e:	e6f9      	b.n	8000824 <__aeabi_fadd+0xcc>
 8000a30:	464c      	mov	r4, r9
 8000a32:	000e      	movs	r6, r1
 8000a34:	e6d6      	b.n	80007e4 <__aeabi_fadd+0x8c>
 8000a36:	2e00      	cmp	r6, #0
 8000a38:	d149      	bne.n	8000ace <__aeabi_fadd+0x376>
 8000a3a:	2900      	cmp	r1, #0
 8000a3c:	d068      	beq.n	8000b10 <__aeabi_fadd+0x3b8>
 8000a3e:	4667      	mov	r7, ip
 8000a40:	464c      	mov	r4, r9
 8000a42:	e77c      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000a44:	1870      	adds	r0, r6, r1
 8000a46:	0143      	lsls	r3, r0, #5
 8000a48:	d574      	bpl.n	8000b34 <__aeabi_fadd+0x3dc>
 8000a4a:	4930      	ldr	r1, [pc, #192]	@ (8000b0c <__aeabi_fadd+0x3b4>)
 8000a4c:	0840      	lsrs	r0, r0, #1
 8000a4e:	4001      	ands	r1, r0
 8000a50:	0743      	lsls	r3, r0, #29
 8000a52:	d009      	beq.n	8000a68 <__aeabi_fadd+0x310>
 8000a54:	230f      	movs	r3, #15
 8000a56:	4003      	ands	r3, r0
 8000a58:	2b04      	cmp	r3, #4
 8000a5a:	d005      	beq.n	8000a68 <__aeabi_fadd+0x310>
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	1d0e      	adds	r6, r1, #4
 8000a60:	e6c0      	b.n	80007e4 <__aeabi_fadd+0x8c>
 8000a62:	2301      	movs	r3, #1
 8000a64:	08cf      	lsrs	r7, r1, #3
 8000a66:	e6c1      	b.n	80007ec <__aeabi_fadd+0x94>
 8000a68:	2302      	movs	r3, #2
 8000a6a:	08cf      	lsrs	r7, r1, #3
 8000a6c:	e6be      	b.n	80007ec <__aeabi_fadd+0x94>
 8000a6e:	2520      	movs	r5, #32
 8000a70:	0030      	movs	r0, r6
 8000a72:	40d8      	lsrs	r0, r3
 8000a74:	1aeb      	subs	r3, r5, r3
 8000a76:	409e      	lsls	r6, r3
 8000a78:	0033      	movs	r3, r6
 8000a7a:	1e5d      	subs	r5, r3, #1
 8000a7c:	41ab      	sbcs	r3, r5
 8000a7e:	4303      	orrs	r3, r0
 8000a80:	0015      	movs	r5, r2
 8000a82:	185e      	adds	r6, r3, r1
 8000a84:	e7a0      	b.n	80009c8 <__aeabi_fadd+0x270>
 8000a86:	2900      	cmp	r1, #0
 8000a88:	d100      	bne.n	8000a8c <__aeabi_fadd+0x334>
 8000a8a:	e765      	b.n	8000958 <__aeabi_fadd+0x200>
 8000a8c:	464c      	mov	r4, r9
 8000a8e:	4667      	mov	r7, ip
 8000a90:	e6ac      	b.n	80007ec <__aeabi_fadd+0x94>
 8000a92:	1b8f      	subs	r7, r1, r6
 8000a94:	017b      	lsls	r3, r7, #5
 8000a96:	d52e      	bpl.n	8000af6 <__aeabi_fadd+0x39e>
 8000a98:	01bf      	lsls	r7, r7, #6
 8000a9a:	09bf      	lsrs	r7, r7, #6
 8000a9c:	0038      	movs	r0, r7
 8000a9e:	f002 f9d5 	bl	8002e4c <__clzsi2>
 8000aa2:	003b      	movs	r3, r7
 8000aa4:	3805      	subs	r0, #5
 8000aa6:	4083      	lsls	r3, r0
 8000aa8:	464c      	mov	r4, r9
 8000aaa:	3501      	adds	r5, #1
 8000aac:	e710      	b.n	80008d0 <__aeabi_fadd+0x178>
 8000aae:	2e00      	cmp	r6, #0
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_fadd+0x35c>
 8000ab2:	e740      	b.n	8000936 <__aeabi_fadd+0x1de>
 8000ab4:	2900      	cmp	r1, #0
 8000ab6:	d100      	bne.n	8000aba <__aeabi_fadd+0x362>
 8000ab8:	e741      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000aba:	2380      	movs	r3, #128	@ 0x80
 8000abc:	03db      	lsls	r3, r3, #15
 8000abe:	429f      	cmp	r7, r3
 8000ac0:	d200      	bcs.n	8000ac4 <__aeabi_fadd+0x36c>
 8000ac2:	e73c      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000ac4:	459c      	cmp	ip, r3
 8000ac6:	d300      	bcc.n	8000aca <__aeabi_fadd+0x372>
 8000ac8:	e739      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000aca:	4667      	mov	r7, ip
 8000acc:	e737      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000ace:	2900      	cmp	r1, #0
 8000ad0:	d100      	bne.n	8000ad4 <__aeabi_fadd+0x37c>
 8000ad2:	e734      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000ad4:	2380      	movs	r3, #128	@ 0x80
 8000ad6:	03db      	lsls	r3, r3, #15
 8000ad8:	429f      	cmp	r7, r3
 8000ada:	d200      	bcs.n	8000ade <__aeabi_fadd+0x386>
 8000adc:	e72f      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000ade:	459c      	cmp	ip, r3
 8000ae0:	d300      	bcc.n	8000ae4 <__aeabi_fadd+0x38c>
 8000ae2:	e72c      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000ae4:	464c      	mov	r4, r9
 8000ae6:	4667      	mov	r7, ip
 8000ae8:	e729      	b.n	800093e <__aeabi_fadd+0x1e6>
 8000aea:	2900      	cmp	r1, #0
 8000aec:	d100      	bne.n	8000af0 <__aeabi_fadd+0x398>
 8000aee:	e734      	b.n	800095a <__aeabi_fadd+0x202>
 8000af0:	2300      	movs	r3, #0
 8000af2:	08cf      	lsrs	r7, r1, #3
 8000af4:	e67a      	b.n	80007ec <__aeabi_fadd+0x94>
 8000af6:	464c      	mov	r4, r9
 8000af8:	2301      	movs	r3, #1
 8000afa:	08ff      	lsrs	r7, r7, #3
 8000afc:	e676      	b.n	80007ec <__aeabi_fadd+0x94>
 8000afe:	2f00      	cmp	r7, #0
 8000b00:	d100      	bne.n	8000b04 <__aeabi_fadd+0x3ac>
 8000b02:	e729      	b.n	8000958 <__aeabi_fadd+0x200>
 8000b04:	08ff      	lsrs	r7, r7, #3
 8000b06:	e671      	b.n	80007ec <__aeabi_fadd+0x94>
 8000b08:	fbffffff 	.word	0xfbffffff
 8000b0c:	7dffffff 	.word	0x7dffffff
 8000b10:	2280      	movs	r2, #128	@ 0x80
 8000b12:	2400      	movs	r4, #0
 8000b14:	20ff      	movs	r0, #255	@ 0xff
 8000b16:	03d2      	lsls	r2, r2, #15
 8000b18:	e69d      	b.n	8000856 <__aeabi_fadd+0xfe>
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	e666      	b.n	80007ec <__aeabi_fadd+0x94>
 8000b1e:	2300      	movs	r3, #0
 8000b20:	08d7      	lsrs	r7, r2, #3
 8000b22:	e663      	b.n	80007ec <__aeabi_fadd+0x94>
 8000b24:	2001      	movs	r0, #1
 8000b26:	0172      	lsls	r2, r6, #5
 8000b28:	d500      	bpl.n	8000b2c <__aeabi_fadd+0x3d4>
 8000b2a:	e6e7      	b.n	80008fc <__aeabi_fadd+0x1a4>
 8000b2c:	0031      	movs	r1, r6
 8000b2e:	2300      	movs	r3, #0
 8000b30:	08cf      	lsrs	r7, r1, #3
 8000b32:	e65b      	b.n	80007ec <__aeabi_fadd+0x94>
 8000b34:	2301      	movs	r3, #1
 8000b36:	08c7      	lsrs	r7, r0, #3
 8000b38:	e658      	b.n	80007ec <__aeabi_fadd+0x94>
 8000b3a:	46c0      	nop			@ (mov r8, r8)

08000b3c <__aeabi_fdiv>:
 8000b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b3e:	4646      	mov	r6, r8
 8000b40:	464f      	mov	r7, r9
 8000b42:	46d6      	mov	lr, sl
 8000b44:	0245      	lsls	r5, r0, #9
 8000b46:	b5c0      	push	{r6, r7, lr}
 8000b48:	0fc3      	lsrs	r3, r0, #31
 8000b4a:	0047      	lsls	r7, r0, #1
 8000b4c:	4698      	mov	r8, r3
 8000b4e:	1c0e      	adds	r6, r1, #0
 8000b50:	0a6d      	lsrs	r5, r5, #9
 8000b52:	0e3f      	lsrs	r7, r7, #24
 8000b54:	d05b      	beq.n	8000c0e <__aeabi_fdiv+0xd2>
 8000b56:	2fff      	cmp	r7, #255	@ 0xff
 8000b58:	d021      	beq.n	8000b9e <__aeabi_fdiv+0x62>
 8000b5a:	2380      	movs	r3, #128	@ 0x80
 8000b5c:	00ed      	lsls	r5, r5, #3
 8000b5e:	04db      	lsls	r3, r3, #19
 8000b60:	431d      	orrs	r5, r3
 8000b62:	2300      	movs	r3, #0
 8000b64:	4699      	mov	r9, r3
 8000b66:	469a      	mov	sl, r3
 8000b68:	3f7f      	subs	r7, #127	@ 0x7f
 8000b6a:	0274      	lsls	r4, r6, #9
 8000b6c:	0073      	lsls	r3, r6, #1
 8000b6e:	0a64      	lsrs	r4, r4, #9
 8000b70:	0e1b      	lsrs	r3, r3, #24
 8000b72:	0ff6      	lsrs	r6, r6, #31
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d020      	beq.n	8000bba <__aeabi_fdiv+0x7e>
 8000b78:	2bff      	cmp	r3, #255	@ 0xff
 8000b7a:	d043      	beq.n	8000c04 <__aeabi_fdiv+0xc8>
 8000b7c:	2280      	movs	r2, #128	@ 0x80
 8000b7e:	2000      	movs	r0, #0
 8000b80:	00e4      	lsls	r4, r4, #3
 8000b82:	04d2      	lsls	r2, r2, #19
 8000b84:	4314      	orrs	r4, r2
 8000b86:	3b7f      	subs	r3, #127	@ 0x7f
 8000b88:	4642      	mov	r2, r8
 8000b8a:	1aff      	subs	r7, r7, r3
 8000b8c:	464b      	mov	r3, r9
 8000b8e:	4072      	eors	r2, r6
 8000b90:	2b0f      	cmp	r3, #15
 8000b92:	d900      	bls.n	8000b96 <__aeabi_fdiv+0x5a>
 8000b94:	e09d      	b.n	8000cd2 <__aeabi_fdiv+0x196>
 8000b96:	4971      	ldr	r1, [pc, #452]	@ (8000d5c <__aeabi_fdiv+0x220>)
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	58cb      	ldr	r3, [r1, r3]
 8000b9c:	469f      	mov	pc, r3
 8000b9e:	2d00      	cmp	r5, #0
 8000ba0:	d15a      	bne.n	8000c58 <__aeabi_fdiv+0x11c>
 8000ba2:	2308      	movs	r3, #8
 8000ba4:	4699      	mov	r9, r3
 8000ba6:	3b06      	subs	r3, #6
 8000ba8:	0274      	lsls	r4, r6, #9
 8000baa:	469a      	mov	sl, r3
 8000bac:	0073      	lsls	r3, r6, #1
 8000bae:	27ff      	movs	r7, #255	@ 0xff
 8000bb0:	0a64      	lsrs	r4, r4, #9
 8000bb2:	0e1b      	lsrs	r3, r3, #24
 8000bb4:	0ff6      	lsrs	r6, r6, #31
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d1de      	bne.n	8000b78 <__aeabi_fdiv+0x3c>
 8000bba:	2c00      	cmp	r4, #0
 8000bbc:	d13b      	bne.n	8000c36 <__aeabi_fdiv+0xfa>
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	4642      	mov	r2, r8
 8000bc2:	4649      	mov	r1, r9
 8000bc4:	4072      	eors	r2, r6
 8000bc6:	4319      	orrs	r1, r3
 8000bc8:	290e      	cmp	r1, #14
 8000bca:	d818      	bhi.n	8000bfe <__aeabi_fdiv+0xc2>
 8000bcc:	4864      	ldr	r0, [pc, #400]	@ (8000d60 <__aeabi_fdiv+0x224>)
 8000bce:	0089      	lsls	r1, r1, #2
 8000bd0:	5841      	ldr	r1, [r0, r1]
 8000bd2:	468f      	mov	pc, r1
 8000bd4:	4653      	mov	r3, sl
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d100      	bne.n	8000bdc <__aeabi_fdiv+0xa0>
 8000bda:	e0b8      	b.n	8000d4e <__aeabi_fdiv+0x212>
 8000bdc:	2b03      	cmp	r3, #3
 8000bde:	d06e      	beq.n	8000cbe <__aeabi_fdiv+0x182>
 8000be0:	4642      	mov	r2, r8
 8000be2:	002c      	movs	r4, r5
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d140      	bne.n	8000c6a <__aeabi_fdiv+0x12e>
 8000be8:	2000      	movs	r0, #0
 8000bea:	2400      	movs	r4, #0
 8000bec:	05c0      	lsls	r0, r0, #23
 8000bee:	4320      	orrs	r0, r4
 8000bf0:	07d2      	lsls	r2, r2, #31
 8000bf2:	4310      	orrs	r0, r2
 8000bf4:	bce0      	pop	{r5, r6, r7}
 8000bf6:	46ba      	mov	sl, r7
 8000bf8:	46b1      	mov	r9, r6
 8000bfa:	46a8      	mov	r8, r5
 8000bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bfe:	20ff      	movs	r0, #255	@ 0xff
 8000c00:	2400      	movs	r4, #0
 8000c02:	e7f3      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000c04:	2c00      	cmp	r4, #0
 8000c06:	d120      	bne.n	8000c4a <__aeabi_fdiv+0x10e>
 8000c08:	2302      	movs	r3, #2
 8000c0a:	3fff      	subs	r7, #255	@ 0xff
 8000c0c:	e7d8      	b.n	8000bc0 <__aeabi_fdiv+0x84>
 8000c0e:	2d00      	cmp	r5, #0
 8000c10:	d105      	bne.n	8000c1e <__aeabi_fdiv+0xe2>
 8000c12:	2304      	movs	r3, #4
 8000c14:	4699      	mov	r9, r3
 8000c16:	3b03      	subs	r3, #3
 8000c18:	2700      	movs	r7, #0
 8000c1a:	469a      	mov	sl, r3
 8000c1c:	e7a5      	b.n	8000b6a <__aeabi_fdiv+0x2e>
 8000c1e:	0028      	movs	r0, r5
 8000c20:	f002 f914 	bl	8002e4c <__clzsi2>
 8000c24:	2776      	movs	r7, #118	@ 0x76
 8000c26:	1f43      	subs	r3, r0, #5
 8000c28:	409d      	lsls	r5, r3
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	427f      	negs	r7, r7
 8000c2e:	4699      	mov	r9, r3
 8000c30:	469a      	mov	sl, r3
 8000c32:	1a3f      	subs	r7, r7, r0
 8000c34:	e799      	b.n	8000b6a <__aeabi_fdiv+0x2e>
 8000c36:	0020      	movs	r0, r4
 8000c38:	f002 f908 	bl	8002e4c <__clzsi2>
 8000c3c:	1f43      	subs	r3, r0, #5
 8000c3e:	409c      	lsls	r4, r3
 8000c40:	2376      	movs	r3, #118	@ 0x76
 8000c42:	425b      	negs	r3, r3
 8000c44:	1a1b      	subs	r3, r3, r0
 8000c46:	2000      	movs	r0, #0
 8000c48:	e79e      	b.n	8000b88 <__aeabi_fdiv+0x4c>
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	464a      	mov	r2, r9
 8000c4e:	431a      	orrs	r2, r3
 8000c50:	4691      	mov	r9, r2
 8000c52:	2003      	movs	r0, #3
 8000c54:	33fc      	adds	r3, #252	@ 0xfc
 8000c56:	e797      	b.n	8000b88 <__aeabi_fdiv+0x4c>
 8000c58:	230c      	movs	r3, #12
 8000c5a:	4699      	mov	r9, r3
 8000c5c:	3b09      	subs	r3, #9
 8000c5e:	27ff      	movs	r7, #255	@ 0xff
 8000c60:	469a      	mov	sl, r3
 8000c62:	e782      	b.n	8000b6a <__aeabi_fdiv+0x2e>
 8000c64:	2803      	cmp	r0, #3
 8000c66:	d02c      	beq.n	8000cc2 <__aeabi_fdiv+0x186>
 8000c68:	0032      	movs	r2, r6
 8000c6a:	0038      	movs	r0, r7
 8000c6c:	307f      	adds	r0, #127	@ 0x7f
 8000c6e:	2800      	cmp	r0, #0
 8000c70:	dd47      	ble.n	8000d02 <__aeabi_fdiv+0x1c6>
 8000c72:	0763      	lsls	r3, r4, #29
 8000c74:	d004      	beq.n	8000c80 <__aeabi_fdiv+0x144>
 8000c76:	230f      	movs	r3, #15
 8000c78:	4023      	ands	r3, r4
 8000c7a:	2b04      	cmp	r3, #4
 8000c7c:	d000      	beq.n	8000c80 <__aeabi_fdiv+0x144>
 8000c7e:	3404      	adds	r4, #4
 8000c80:	0123      	lsls	r3, r4, #4
 8000c82:	d503      	bpl.n	8000c8c <__aeabi_fdiv+0x150>
 8000c84:	0038      	movs	r0, r7
 8000c86:	4b37      	ldr	r3, [pc, #220]	@ (8000d64 <__aeabi_fdiv+0x228>)
 8000c88:	3080      	adds	r0, #128	@ 0x80
 8000c8a:	401c      	ands	r4, r3
 8000c8c:	28fe      	cmp	r0, #254	@ 0xfe
 8000c8e:	dcb6      	bgt.n	8000bfe <__aeabi_fdiv+0xc2>
 8000c90:	01a4      	lsls	r4, r4, #6
 8000c92:	0a64      	lsrs	r4, r4, #9
 8000c94:	b2c0      	uxtb	r0, r0
 8000c96:	e7a9      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000c98:	2480      	movs	r4, #128	@ 0x80
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	20ff      	movs	r0, #255	@ 0xff
 8000c9e:	03e4      	lsls	r4, r4, #15
 8000ca0:	e7a4      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000ca2:	2380      	movs	r3, #128	@ 0x80
 8000ca4:	03db      	lsls	r3, r3, #15
 8000ca6:	421d      	tst	r5, r3
 8000ca8:	d001      	beq.n	8000cae <__aeabi_fdiv+0x172>
 8000caa:	421c      	tst	r4, r3
 8000cac:	d00b      	beq.n	8000cc6 <__aeabi_fdiv+0x18a>
 8000cae:	2480      	movs	r4, #128	@ 0x80
 8000cb0:	03e4      	lsls	r4, r4, #15
 8000cb2:	432c      	orrs	r4, r5
 8000cb4:	0264      	lsls	r4, r4, #9
 8000cb6:	4642      	mov	r2, r8
 8000cb8:	20ff      	movs	r0, #255	@ 0xff
 8000cba:	0a64      	lsrs	r4, r4, #9
 8000cbc:	e796      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000cbe:	4646      	mov	r6, r8
 8000cc0:	002c      	movs	r4, r5
 8000cc2:	2380      	movs	r3, #128	@ 0x80
 8000cc4:	03db      	lsls	r3, r3, #15
 8000cc6:	431c      	orrs	r4, r3
 8000cc8:	0264      	lsls	r4, r4, #9
 8000cca:	0032      	movs	r2, r6
 8000ccc:	20ff      	movs	r0, #255	@ 0xff
 8000cce:	0a64      	lsrs	r4, r4, #9
 8000cd0:	e78c      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000cd2:	016d      	lsls	r5, r5, #5
 8000cd4:	0160      	lsls	r0, r4, #5
 8000cd6:	4285      	cmp	r5, r0
 8000cd8:	d22d      	bcs.n	8000d36 <__aeabi_fdiv+0x1fa>
 8000cda:	231b      	movs	r3, #27
 8000cdc:	2400      	movs	r4, #0
 8000cde:	3f01      	subs	r7, #1
 8000ce0:	2601      	movs	r6, #1
 8000ce2:	0029      	movs	r1, r5
 8000ce4:	0064      	lsls	r4, r4, #1
 8000ce6:	006d      	lsls	r5, r5, #1
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	db01      	blt.n	8000cf0 <__aeabi_fdiv+0x1b4>
 8000cec:	4285      	cmp	r5, r0
 8000cee:	d301      	bcc.n	8000cf4 <__aeabi_fdiv+0x1b8>
 8000cf0:	1a2d      	subs	r5, r5, r0
 8000cf2:	4334      	orrs	r4, r6
 8000cf4:	3b01      	subs	r3, #1
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d1f3      	bne.n	8000ce2 <__aeabi_fdiv+0x1a6>
 8000cfa:	1e6b      	subs	r3, r5, #1
 8000cfc:	419d      	sbcs	r5, r3
 8000cfe:	432c      	orrs	r4, r5
 8000d00:	e7b3      	b.n	8000c6a <__aeabi_fdiv+0x12e>
 8000d02:	2301      	movs	r3, #1
 8000d04:	1a1b      	subs	r3, r3, r0
 8000d06:	2b1b      	cmp	r3, #27
 8000d08:	dd00      	ble.n	8000d0c <__aeabi_fdiv+0x1d0>
 8000d0a:	e76d      	b.n	8000be8 <__aeabi_fdiv+0xac>
 8000d0c:	0021      	movs	r1, r4
 8000d0e:	379e      	adds	r7, #158	@ 0x9e
 8000d10:	40d9      	lsrs	r1, r3
 8000d12:	40bc      	lsls	r4, r7
 8000d14:	000b      	movs	r3, r1
 8000d16:	1e61      	subs	r1, r4, #1
 8000d18:	418c      	sbcs	r4, r1
 8000d1a:	4323      	orrs	r3, r4
 8000d1c:	0759      	lsls	r1, r3, #29
 8000d1e:	d004      	beq.n	8000d2a <__aeabi_fdiv+0x1ee>
 8000d20:	210f      	movs	r1, #15
 8000d22:	4019      	ands	r1, r3
 8000d24:	2904      	cmp	r1, #4
 8000d26:	d000      	beq.n	8000d2a <__aeabi_fdiv+0x1ee>
 8000d28:	3304      	adds	r3, #4
 8000d2a:	0159      	lsls	r1, r3, #5
 8000d2c:	d413      	bmi.n	8000d56 <__aeabi_fdiv+0x21a>
 8000d2e:	019b      	lsls	r3, r3, #6
 8000d30:	2000      	movs	r0, #0
 8000d32:	0a5c      	lsrs	r4, r3, #9
 8000d34:	e75a      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000d36:	231a      	movs	r3, #26
 8000d38:	2401      	movs	r4, #1
 8000d3a:	1a2d      	subs	r5, r5, r0
 8000d3c:	e7d0      	b.n	8000ce0 <__aeabi_fdiv+0x1a4>
 8000d3e:	1e98      	subs	r0, r3, #2
 8000d40:	4243      	negs	r3, r0
 8000d42:	4158      	adcs	r0, r3
 8000d44:	4240      	negs	r0, r0
 8000d46:	0032      	movs	r2, r6
 8000d48:	2400      	movs	r4, #0
 8000d4a:	b2c0      	uxtb	r0, r0
 8000d4c:	e74e      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000d4e:	4642      	mov	r2, r8
 8000d50:	20ff      	movs	r0, #255	@ 0xff
 8000d52:	2400      	movs	r4, #0
 8000d54:	e74a      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000d56:	2001      	movs	r0, #1
 8000d58:	2400      	movs	r4, #0
 8000d5a:	e747      	b.n	8000bec <__aeabi_fdiv+0xb0>
 8000d5c:	0800bf3c 	.word	0x0800bf3c
 8000d60:	0800bf7c 	.word	0x0800bf7c
 8000d64:	f7ffffff 	.word	0xf7ffffff

08000d68 <__aeabi_i2f>:
 8000d68:	b570      	push	{r4, r5, r6, lr}
 8000d6a:	2800      	cmp	r0, #0
 8000d6c:	d012      	beq.n	8000d94 <__aeabi_i2f+0x2c>
 8000d6e:	17c3      	asrs	r3, r0, #31
 8000d70:	18c5      	adds	r5, r0, r3
 8000d72:	405d      	eors	r5, r3
 8000d74:	0fc4      	lsrs	r4, r0, #31
 8000d76:	0028      	movs	r0, r5
 8000d78:	f002 f868 	bl	8002e4c <__clzsi2>
 8000d7c:	239e      	movs	r3, #158	@ 0x9e
 8000d7e:	1a1b      	subs	r3, r3, r0
 8000d80:	2b96      	cmp	r3, #150	@ 0x96
 8000d82:	dc0f      	bgt.n	8000da4 <__aeabi_i2f+0x3c>
 8000d84:	2808      	cmp	r0, #8
 8000d86:	d038      	beq.n	8000dfa <__aeabi_i2f+0x92>
 8000d88:	3808      	subs	r0, #8
 8000d8a:	4085      	lsls	r5, r0
 8000d8c:	026d      	lsls	r5, r5, #9
 8000d8e:	0a6d      	lsrs	r5, r5, #9
 8000d90:	b2d8      	uxtb	r0, r3
 8000d92:	e002      	b.n	8000d9a <__aeabi_i2f+0x32>
 8000d94:	2400      	movs	r4, #0
 8000d96:	2000      	movs	r0, #0
 8000d98:	2500      	movs	r5, #0
 8000d9a:	05c0      	lsls	r0, r0, #23
 8000d9c:	4328      	orrs	r0, r5
 8000d9e:	07e4      	lsls	r4, r4, #31
 8000da0:	4320      	orrs	r0, r4
 8000da2:	bd70      	pop	{r4, r5, r6, pc}
 8000da4:	2b99      	cmp	r3, #153	@ 0x99
 8000da6:	dc14      	bgt.n	8000dd2 <__aeabi_i2f+0x6a>
 8000da8:	1f42      	subs	r2, r0, #5
 8000daa:	4095      	lsls	r5, r2
 8000dac:	002a      	movs	r2, r5
 8000dae:	4915      	ldr	r1, [pc, #84]	@ (8000e04 <__aeabi_i2f+0x9c>)
 8000db0:	4011      	ands	r1, r2
 8000db2:	0755      	lsls	r5, r2, #29
 8000db4:	d01c      	beq.n	8000df0 <__aeabi_i2f+0x88>
 8000db6:	250f      	movs	r5, #15
 8000db8:	402a      	ands	r2, r5
 8000dba:	2a04      	cmp	r2, #4
 8000dbc:	d018      	beq.n	8000df0 <__aeabi_i2f+0x88>
 8000dbe:	3104      	adds	r1, #4
 8000dc0:	08ca      	lsrs	r2, r1, #3
 8000dc2:	0149      	lsls	r1, r1, #5
 8000dc4:	d515      	bpl.n	8000df2 <__aeabi_i2f+0x8a>
 8000dc6:	239f      	movs	r3, #159	@ 0x9f
 8000dc8:	0252      	lsls	r2, r2, #9
 8000dca:	1a18      	subs	r0, r3, r0
 8000dcc:	0a55      	lsrs	r5, r2, #9
 8000dce:	b2c0      	uxtb	r0, r0
 8000dd0:	e7e3      	b.n	8000d9a <__aeabi_i2f+0x32>
 8000dd2:	2205      	movs	r2, #5
 8000dd4:	0029      	movs	r1, r5
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	40d1      	lsrs	r1, r2
 8000dda:	0002      	movs	r2, r0
 8000ddc:	321b      	adds	r2, #27
 8000dde:	4095      	lsls	r5, r2
 8000de0:	002a      	movs	r2, r5
 8000de2:	1e55      	subs	r5, r2, #1
 8000de4:	41aa      	sbcs	r2, r5
 8000de6:	430a      	orrs	r2, r1
 8000de8:	4906      	ldr	r1, [pc, #24]	@ (8000e04 <__aeabi_i2f+0x9c>)
 8000dea:	4011      	ands	r1, r2
 8000dec:	0755      	lsls	r5, r2, #29
 8000dee:	d1e2      	bne.n	8000db6 <__aeabi_i2f+0x4e>
 8000df0:	08ca      	lsrs	r2, r1, #3
 8000df2:	0252      	lsls	r2, r2, #9
 8000df4:	0a55      	lsrs	r5, r2, #9
 8000df6:	b2d8      	uxtb	r0, r3
 8000df8:	e7cf      	b.n	8000d9a <__aeabi_i2f+0x32>
 8000dfa:	026d      	lsls	r5, r5, #9
 8000dfc:	0a6d      	lsrs	r5, r5, #9
 8000dfe:	308e      	adds	r0, #142	@ 0x8e
 8000e00:	e7cb      	b.n	8000d9a <__aeabi_i2f+0x32>
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	fbffffff 	.word	0xfbffffff

08000e08 <__aeabi_dadd>:
 8000e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0a:	464f      	mov	r7, r9
 8000e0c:	4646      	mov	r6, r8
 8000e0e:	46d6      	mov	lr, sl
 8000e10:	b5c0      	push	{r6, r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	9000      	str	r0, [sp, #0]
 8000e16:	9101      	str	r1, [sp, #4]
 8000e18:	030e      	lsls	r6, r1, #12
 8000e1a:	004c      	lsls	r4, r1, #1
 8000e1c:	0fcd      	lsrs	r5, r1, #31
 8000e1e:	0a71      	lsrs	r1, r6, #9
 8000e20:	9e00      	ldr	r6, [sp, #0]
 8000e22:	005f      	lsls	r7, r3, #1
 8000e24:	0f76      	lsrs	r6, r6, #29
 8000e26:	430e      	orrs	r6, r1
 8000e28:	9900      	ldr	r1, [sp, #0]
 8000e2a:	9200      	str	r2, [sp, #0]
 8000e2c:	9301      	str	r3, [sp, #4]
 8000e2e:	00c9      	lsls	r1, r1, #3
 8000e30:	4689      	mov	r9, r1
 8000e32:	0319      	lsls	r1, r3, #12
 8000e34:	0d7b      	lsrs	r3, r7, #21
 8000e36:	4698      	mov	r8, r3
 8000e38:	9b01      	ldr	r3, [sp, #4]
 8000e3a:	0a49      	lsrs	r1, r1, #9
 8000e3c:	0fdb      	lsrs	r3, r3, #31
 8000e3e:	469c      	mov	ip, r3
 8000e40:	9b00      	ldr	r3, [sp, #0]
 8000e42:	9a00      	ldr	r2, [sp, #0]
 8000e44:	0f5b      	lsrs	r3, r3, #29
 8000e46:	430b      	orrs	r3, r1
 8000e48:	4641      	mov	r1, r8
 8000e4a:	0d64      	lsrs	r4, r4, #21
 8000e4c:	00d2      	lsls	r2, r2, #3
 8000e4e:	1a61      	subs	r1, r4, r1
 8000e50:	4565      	cmp	r5, ip
 8000e52:	d100      	bne.n	8000e56 <__aeabi_dadd+0x4e>
 8000e54:	e0a6      	b.n	8000fa4 <__aeabi_dadd+0x19c>
 8000e56:	2900      	cmp	r1, #0
 8000e58:	dd72      	ble.n	8000f40 <__aeabi_dadd+0x138>
 8000e5a:	4647      	mov	r7, r8
 8000e5c:	2f00      	cmp	r7, #0
 8000e5e:	d100      	bne.n	8000e62 <__aeabi_dadd+0x5a>
 8000e60:	e0dd      	b.n	800101e <__aeabi_dadd+0x216>
 8000e62:	4fcc      	ldr	r7, [pc, #816]	@ (8001194 <__aeabi_dadd+0x38c>)
 8000e64:	42bc      	cmp	r4, r7
 8000e66:	d100      	bne.n	8000e6a <__aeabi_dadd+0x62>
 8000e68:	e19a      	b.n	80011a0 <__aeabi_dadd+0x398>
 8000e6a:	2701      	movs	r7, #1
 8000e6c:	2938      	cmp	r1, #56	@ 0x38
 8000e6e:	dc17      	bgt.n	8000ea0 <__aeabi_dadd+0x98>
 8000e70:	2780      	movs	r7, #128	@ 0x80
 8000e72:	043f      	lsls	r7, r7, #16
 8000e74:	433b      	orrs	r3, r7
 8000e76:	291f      	cmp	r1, #31
 8000e78:	dd00      	ble.n	8000e7c <__aeabi_dadd+0x74>
 8000e7a:	e1dd      	b.n	8001238 <__aeabi_dadd+0x430>
 8000e7c:	2720      	movs	r7, #32
 8000e7e:	1a78      	subs	r0, r7, r1
 8000e80:	001f      	movs	r7, r3
 8000e82:	4087      	lsls	r7, r0
 8000e84:	46ba      	mov	sl, r7
 8000e86:	0017      	movs	r7, r2
 8000e88:	40cf      	lsrs	r7, r1
 8000e8a:	4684      	mov	ip, r0
 8000e8c:	0038      	movs	r0, r7
 8000e8e:	4657      	mov	r7, sl
 8000e90:	4307      	orrs	r7, r0
 8000e92:	4660      	mov	r0, ip
 8000e94:	4082      	lsls	r2, r0
 8000e96:	40cb      	lsrs	r3, r1
 8000e98:	1e50      	subs	r0, r2, #1
 8000e9a:	4182      	sbcs	r2, r0
 8000e9c:	1af6      	subs	r6, r6, r3
 8000e9e:	4317      	orrs	r7, r2
 8000ea0:	464b      	mov	r3, r9
 8000ea2:	1bdf      	subs	r7, r3, r7
 8000ea4:	45b9      	cmp	r9, r7
 8000ea6:	4180      	sbcs	r0, r0
 8000ea8:	4240      	negs	r0, r0
 8000eaa:	1a36      	subs	r6, r6, r0
 8000eac:	0233      	lsls	r3, r6, #8
 8000eae:	d400      	bmi.n	8000eb2 <__aeabi_dadd+0xaa>
 8000eb0:	e0ff      	b.n	80010b2 <__aeabi_dadd+0x2aa>
 8000eb2:	0276      	lsls	r6, r6, #9
 8000eb4:	0a76      	lsrs	r6, r6, #9
 8000eb6:	2e00      	cmp	r6, #0
 8000eb8:	d100      	bne.n	8000ebc <__aeabi_dadd+0xb4>
 8000eba:	e13c      	b.n	8001136 <__aeabi_dadd+0x32e>
 8000ebc:	0030      	movs	r0, r6
 8000ebe:	f001 ffc5 	bl	8002e4c <__clzsi2>
 8000ec2:	0003      	movs	r3, r0
 8000ec4:	3b08      	subs	r3, #8
 8000ec6:	2120      	movs	r1, #32
 8000ec8:	0038      	movs	r0, r7
 8000eca:	1aca      	subs	r2, r1, r3
 8000ecc:	40d0      	lsrs	r0, r2
 8000ece:	409e      	lsls	r6, r3
 8000ed0:	0002      	movs	r2, r0
 8000ed2:	409f      	lsls	r7, r3
 8000ed4:	4332      	orrs	r2, r6
 8000ed6:	429c      	cmp	r4, r3
 8000ed8:	dd00      	ble.n	8000edc <__aeabi_dadd+0xd4>
 8000eda:	e1a6      	b.n	800122a <__aeabi_dadd+0x422>
 8000edc:	1b18      	subs	r0, r3, r4
 8000ede:	3001      	adds	r0, #1
 8000ee0:	1a09      	subs	r1, r1, r0
 8000ee2:	003e      	movs	r6, r7
 8000ee4:	408f      	lsls	r7, r1
 8000ee6:	40c6      	lsrs	r6, r0
 8000ee8:	1e7b      	subs	r3, r7, #1
 8000eea:	419f      	sbcs	r7, r3
 8000eec:	0013      	movs	r3, r2
 8000eee:	408b      	lsls	r3, r1
 8000ef0:	4337      	orrs	r7, r6
 8000ef2:	431f      	orrs	r7, r3
 8000ef4:	40c2      	lsrs	r2, r0
 8000ef6:	003b      	movs	r3, r7
 8000ef8:	0016      	movs	r6, r2
 8000efa:	2400      	movs	r4, #0
 8000efc:	4313      	orrs	r3, r2
 8000efe:	d100      	bne.n	8000f02 <__aeabi_dadd+0xfa>
 8000f00:	e1df      	b.n	80012c2 <__aeabi_dadd+0x4ba>
 8000f02:	077b      	lsls	r3, r7, #29
 8000f04:	d100      	bne.n	8000f08 <__aeabi_dadd+0x100>
 8000f06:	e332      	b.n	800156e <__aeabi_dadd+0x766>
 8000f08:	230f      	movs	r3, #15
 8000f0a:	003a      	movs	r2, r7
 8000f0c:	403b      	ands	r3, r7
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	d004      	beq.n	8000f1c <__aeabi_dadd+0x114>
 8000f12:	1d3a      	adds	r2, r7, #4
 8000f14:	42ba      	cmp	r2, r7
 8000f16:	41bf      	sbcs	r7, r7
 8000f18:	427f      	negs	r7, r7
 8000f1a:	19f6      	adds	r6, r6, r7
 8000f1c:	0233      	lsls	r3, r6, #8
 8000f1e:	d400      	bmi.n	8000f22 <__aeabi_dadd+0x11a>
 8000f20:	e323      	b.n	800156a <__aeabi_dadd+0x762>
 8000f22:	4b9c      	ldr	r3, [pc, #624]	@ (8001194 <__aeabi_dadd+0x38c>)
 8000f24:	3401      	adds	r4, #1
 8000f26:	429c      	cmp	r4, r3
 8000f28:	d100      	bne.n	8000f2c <__aeabi_dadd+0x124>
 8000f2a:	e0b4      	b.n	8001096 <__aeabi_dadd+0x28e>
 8000f2c:	4b9a      	ldr	r3, [pc, #616]	@ (8001198 <__aeabi_dadd+0x390>)
 8000f2e:	0564      	lsls	r4, r4, #21
 8000f30:	401e      	ands	r6, r3
 8000f32:	0d64      	lsrs	r4, r4, #21
 8000f34:	0777      	lsls	r7, r6, #29
 8000f36:	08d2      	lsrs	r2, r2, #3
 8000f38:	0276      	lsls	r6, r6, #9
 8000f3a:	4317      	orrs	r7, r2
 8000f3c:	0b36      	lsrs	r6, r6, #12
 8000f3e:	e0ac      	b.n	800109a <__aeabi_dadd+0x292>
 8000f40:	2900      	cmp	r1, #0
 8000f42:	d100      	bne.n	8000f46 <__aeabi_dadd+0x13e>
 8000f44:	e07e      	b.n	8001044 <__aeabi_dadd+0x23c>
 8000f46:	4641      	mov	r1, r8
 8000f48:	1b09      	subs	r1, r1, r4
 8000f4a:	2c00      	cmp	r4, #0
 8000f4c:	d000      	beq.n	8000f50 <__aeabi_dadd+0x148>
 8000f4e:	e160      	b.n	8001212 <__aeabi_dadd+0x40a>
 8000f50:	0034      	movs	r4, r6
 8000f52:	4648      	mov	r0, r9
 8000f54:	4304      	orrs	r4, r0
 8000f56:	d100      	bne.n	8000f5a <__aeabi_dadd+0x152>
 8000f58:	e1c9      	b.n	80012ee <__aeabi_dadd+0x4e6>
 8000f5a:	1e4c      	subs	r4, r1, #1
 8000f5c:	2901      	cmp	r1, #1
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_dadd+0x15a>
 8000f60:	e22e      	b.n	80013c0 <__aeabi_dadd+0x5b8>
 8000f62:	4d8c      	ldr	r5, [pc, #560]	@ (8001194 <__aeabi_dadd+0x38c>)
 8000f64:	42a9      	cmp	r1, r5
 8000f66:	d100      	bne.n	8000f6a <__aeabi_dadd+0x162>
 8000f68:	e224      	b.n	80013b4 <__aeabi_dadd+0x5ac>
 8000f6a:	2701      	movs	r7, #1
 8000f6c:	2c38      	cmp	r4, #56	@ 0x38
 8000f6e:	dc11      	bgt.n	8000f94 <__aeabi_dadd+0x18c>
 8000f70:	0021      	movs	r1, r4
 8000f72:	291f      	cmp	r1, #31
 8000f74:	dd00      	ble.n	8000f78 <__aeabi_dadd+0x170>
 8000f76:	e20b      	b.n	8001390 <__aeabi_dadd+0x588>
 8000f78:	2420      	movs	r4, #32
 8000f7a:	0037      	movs	r7, r6
 8000f7c:	4648      	mov	r0, r9
 8000f7e:	1a64      	subs	r4, r4, r1
 8000f80:	40a7      	lsls	r7, r4
 8000f82:	40c8      	lsrs	r0, r1
 8000f84:	4307      	orrs	r7, r0
 8000f86:	4648      	mov	r0, r9
 8000f88:	40a0      	lsls	r0, r4
 8000f8a:	40ce      	lsrs	r6, r1
 8000f8c:	1e44      	subs	r4, r0, #1
 8000f8e:	41a0      	sbcs	r0, r4
 8000f90:	1b9b      	subs	r3, r3, r6
 8000f92:	4307      	orrs	r7, r0
 8000f94:	1bd7      	subs	r7, r2, r7
 8000f96:	42ba      	cmp	r2, r7
 8000f98:	4192      	sbcs	r2, r2
 8000f9a:	4252      	negs	r2, r2
 8000f9c:	4665      	mov	r5, ip
 8000f9e:	4644      	mov	r4, r8
 8000fa0:	1a9e      	subs	r6, r3, r2
 8000fa2:	e783      	b.n	8000eac <__aeabi_dadd+0xa4>
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	dc00      	bgt.n	8000faa <__aeabi_dadd+0x1a2>
 8000fa8:	e09c      	b.n	80010e4 <__aeabi_dadd+0x2dc>
 8000faa:	4647      	mov	r7, r8
 8000fac:	2f00      	cmp	r7, #0
 8000fae:	d167      	bne.n	8001080 <__aeabi_dadd+0x278>
 8000fb0:	001f      	movs	r7, r3
 8000fb2:	4317      	orrs	r7, r2
 8000fb4:	d100      	bne.n	8000fb8 <__aeabi_dadd+0x1b0>
 8000fb6:	e0e4      	b.n	8001182 <__aeabi_dadd+0x37a>
 8000fb8:	1e48      	subs	r0, r1, #1
 8000fba:	2901      	cmp	r1, #1
 8000fbc:	d100      	bne.n	8000fc0 <__aeabi_dadd+0x1b8>
 8000fbe:	e19b      	b.n	80012f8 <__aeabi_dadd+0x4f0>
 8000fc0:	4f74      	ldr	r7, [pc, #464]	@ (8001194 <__aeabi_dadd+0x38c>)
 8000fc2:	42b9      	cmp	r1, r7
 8000fc4:	d100      	bne.n	8000fc8 <__aeabi_dadd+0x1c0>
 8000fc6:	e0eb      	b.n	80011a0 <__aeabi_dadd+0x398>
 8000fc8:	2701      	movs	r7, #1
 8000fca:	0001      	movs	r1, r0
 8000fcc:	2838      	cmp	r0, #56	@ 0x38
 8000fce:	dc11      	bgt.n	8000ff4 <__aeabi_dadd+0x1ec>
 8000fd0:	291f      	cmp	r1, #31
 8000fd2:	dd00      	ble.n	8000fd6 <__aeabi_dadd+0x1ce>
 8000fd4:	e1c7      	b.n	8001366 <__aeabi_dadd+0x55e>
 8000fd6:	2720      	movs	r7, #32
 8000fd8:	1a78      	subs	r0, r7, r1
 8000fda:	001f      	movs	r7, r3
 8000fdc:	4684      	mov	ip, r0
 8000fde:	4087      	lsls	r7, r0
 8000fe0:	0010      	movs	r0, r2
 8000fe2:	40c8      	lsrs	r0, r1
 8000fe4:	4307      	orrs	r7, r0
 8000fe6:	4660      	mov	r0, ip
 8000fe8:	4082      	lsls	r2, r0
 8000fea:	40cb      	lsrs	r3, r1
 8000fec:	1e50      	subs	r0, r2, #1
 8000fee:	4182      	sbcs	r2, r0
 8000ff0:	18f6      	adds	r6, r6, r3
 8000ff2:	4317      	orrs	r7, r2
 8000ff4:	444f      	add	r7, r9
 8000ff6:	454f      	cmp	r7, r9
 8000ff8:	4180      	sbcs	r0, r0
 8000ffa:	4240      	negs	r0, r0
 8000ffc:	1836      	adds	r6, r6, r0
 8000ffe:	0233      	lsls	r3, r6, #8
 8001000:	d557      	bpl.n	80010b2 <__aeabi_dadd+0x2aa>
 8001002:	4b64      	ldr	r3, [pc, #400]	@ (8001194 <__aeabi_dadd+0x38c>)
 8001004:	3401      	adds	r4, #1
 8001006:	429c      	cmp	r4, r3
 8001008:	d045      	beq.n	8001096 <__aeabi_dadd+0x28e>
 800100a:	2101      	movs	r1, #1
 800100c:	4b62      	ldr	r3, [pc, #392]	@ (8001198 <__aeabi_dadd+0x390>)
 800100e:	087a      	lsrs	r2, r7, #1
 8001010:	401e      	ands	r6, r3
 8001012:	4039      	ands	r1, r7
 8001014:	430a      	orrs	r2, r1
 8001016:	07f7      	lsls	r7, r6, #31
 8001018:	4317      	orrs	r7, r2
 800101a:	0876      	lsrs	r6, r6, #1
 800101c:	e771      	b.n	8000f02 <__aeabi_dadd+0xfa>
 800101e:	001f      	movs	r7, r3
 8001020:	4317      	orrs	r7, r2
 8001022:	d100      	bne.n	8001026 <__aeabi_dadd+0x21e>
 8001024:	e0ad      	b.n	8001182 <__aeabi_dadd+0x37a>
 8001026:	1e4f      	subs	r7, r1, #1
 8001028:	46bc      	mov	ip, r7
 800102a:	2901      	cmp	r1, #1
 800102c:	d100      	bne.n	8001030 <__aeabi_dadd+0x228>
 800102e:	e182      	b.n	8001336 <__aeabi_dadd+0x52e>
 8001030:	4f58      	ldr	r7, [pc, #352]	@ (8001194 <__aeabi_dadd+0x38c>)
 8001032:	42b9      	cmp	r1, r7
 8001034:	d100      	bne.n	8001038 <__aeabi_dadd+0x230>
 8001036:	e190      	b.n	800135a <__aeabi_dadd+0x552>
 8001038:	4661      	mov	r1, ip
 800103a:	2701      	movs	r7, #1
 800103c:	2938      	cmp	r1, #56	@ 0x38
 800103e:	dd00      	ble.n	8001042 <__aeabi_dadd+0x23a>
 8001040:	e72e      	b.n	8000ea0 <__aeabi_dadd+0x98>
 8001042:	e718      	b.n	8000e76 <__aeabi_dadd+0x6e>
 8001044:	4f55      	ldr	r7, [pc, #340]	@ (800119c <__aeabi_dadd+0x394>)
 8001046:	1c61      	adds	r1, r4, #1
 8001048:	4239      	tst	r1, r7
 800104a:	d000      	beq.n	800104e <__aeabi_dadd+0x246>
 800104c:	e0d0      	b.n	80011f0 <__aeabi_dadd+0x3e8>
 800104e:	0031      	movs	r1, r6
 8001050:	4648      	mov	r0, r9
 8001052:	001f      	movs	r7, r3
 8001054:	4301      	orrs	r1, r0
 8001056:	4317      	orrs	r7, r2
 8001058:	2c00      	cmp	r4, #0
 800105a:	d000      	beq.n	800105e <__aeabi_dadd+0x256>
 800105c:	e13d      	b.n	80012da <__aeabi_dadd+0x4d2>
 800105e:	2900      	cmp	r1, #0
 8001060:	d100      	bne.n	8001064 <__aeabi_dadd+0x25c>
 8001062:	e1bc      	b.n	80013de <__aeabi_dadd+0x5d6>
 8001064:	2f00      	cmp	r7, #0
 8001066:	d000      	beq.n	800106a <__aeabi_dadd+0x262>
 8001068:	e1bf      	b.n	80013ea <__aeabi_dadd+0x5e2>
 800106a:	464b      	mov	r3, r9
 800106c:	2100      	movs	r1, #0
 800106e:	08d8      	lsrs	r0, r3, #3
 8001070:	0777      	lsls	r7, r6, #29
 8001072:	4307      	orrs	r7, r0
 8001074:	08f0      	lsrs	r0, r6, #3
 8001076:	0306      	lsls	r6, r0, #12
 8001078:	054c      	lsls	r4, r1, #21
 800107a:	0b36      	lsrs	r6, r6, #12
 800107c:	0d64      	lsrs	r4, r4, #21
 800107e:	e00c      	b.n	800109a <__aeabi_dadd+0x292>
 8001080:	4f44      	ldr	r7, [pc, #272]	@ (8001194 <__aeabi_dadd+0x38c>)
 8001082:	42bc      	cmp	r4, r7
 8001084:	d100      	bne.n	8001088 <__aeabi_dadd+0x280>
 8001086:	e08b      	b.n	80011a0 <__aeabi_dadd+0x398>
 8001088:	2701      	movs	r7, #1
 800108a:	2938      	cmp	r1, #56	@ 0x38
 800108c:	dcb2      	bgt.n	8000ff4 <__aeabi_dadd+0x1ec>
 800108e:	2780      	movs	r7, #128	@ 0x80
 8001090:	043f      	lsls	r7, r7, #16
 8001092:	433b      	orrs	r3, r7
 8001094:	e79c      	b.n	8000fd0 <__aeabi_dadd+0x1c8>
 8001096:	2600      	movs	r6, #0
 8001098:	2700      	movs	r7, #0
 800109a:	0524      	lsls	r4, r4, #20
 800109c:	4334      	orrs	r4, r6
 800109e:	07ed      	lsls	r5, r5, #31
 80010a0:	432c      	orrs	r4, r5
 80010a2:	0038      	movs	r0, r7
 80010a4:	0021      	movs	r1, r4
 80010a6:	b002      	add	sp, #8
 80010a8:	bce0      	pop	{r5, r6, r7}
 80010aa:	46ba      	mov	sl, r7
 80010ac:	46b1      	mov	r9, r6
 80010ae:	46a8      	mov	r8, r5
 80010b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010b2:	077b      	lsls	r3, r7, #29
 80010b4:	d004      	beq.n	80010c0 <__aeabi_dadd+0x2b8>
 80010b6:	230f      	movs	r3, #15
 80010b8:	403b      	ands	r3, r7
 80010ba:	2b04      	cmp	r3, #4
 80010bc:	d000      	beq.n	80010c0 <__aeabi_dadd+0x2b8>
 80010be:	e728      	b.n	8000f12 <__aeabi_dadd+0x10a>
 80010c0:	08f8      	lsrs	r0, r7, #3
 80010c2:	4b34      	ldr	r3, [pc, #208]	@ (8001194 <__aeabi_dadd+0x38c>)
 80010c4:	0777      	lsls	r7, r6, #29
 80010c6:	4307      	orrs	r7, r0
 80010c8:	08f0      	lsrs	r0, r6, #3
 80010ca:	429c      	cmp	r4, r3
 80010cc:	d000      	beq.n	80010d0 <__aeabi_dadd+0x2c8>
 80010ce:	e24a      	b.n	8001566 <__aeabi_dadd+0x75e>
 80010d0:	003b      	movs	r3, r7
 80010d2:	4303      	orrs	r3, r0
 80010d4:	d059      	beq.n	800118a <__aeabi_dadd+0x382>
 80010d6:	2680      	movs	r6, #128	@ 0x80
 80010d8:	0336      	lsls	r6, r6, #12
 80010da:	4306      	orrs	r6, r0
 80010dc:	0336      	lsls	r6, r6, #12
 80010de:	4c2d      	ldr	r4, [pc, #180]	@ (8001194 <__aeabi_dadd+0x38c>)
 80010e0:	0b36      	lsrs	r6, r6, #12
 80010e2:	e7da      	b.n	800109a <__aeabi_dadd+0x292>
 80010e4:	2900      	cmp	r1, #0
 80010e6:	d061      	beq.n	80011ac <__aeabi_dadd+0x3a4>
 80010e8:	4641      	mov	r1, r8
 80010ea:	1b09      	subs	r1, r1, r4
 80010ec:	2c00      	cmp	r4, #0
 80010ee:	d100      	bne.n	80010f2 <__aeabi_dadd+0x2ea>
 80010f0:	e0b9      	b.n	8001266 <__aeabi_dadd+0x45e>
 80010f2:	4c28      	ldr	r4, [pc, #160]	@ (8001194 <__aeabi_dadd+0x38c>)
 80010f4:	45a0      	cmp	r8, r4
 80010f6:	d100      	bne.n	80010fa <__aeabi_dadd+0x2f2>
 80010f8:	e1a5      	b.n	8001446 <__aeabi_dadd+0x63e>
 80010fa:	2701      	movs	r7, #1
 80010fc:	2938      	cmp	r1, #56	@ 0x38
 80010fe:	dc13      	bgt.n	8001128 <__aeabi_dadd+0x320>
 8001100:	2480      	movs	r4, #128	@ 0x80
 8001102:	0424      	lsls	r4, r4, #16
 8001104:	4326      	orrs	r6, r4
 8001106:	291f      	cmp	r1, #31
 8001108:	dd00      	ble.n	800110c <__aeabi_dadd+0x304>
 800110a:	e1c8      	b.n	800149e <__aeabi_dadd+0x696>
 800110c:	2420      	movs	r4, #32
 800110e:	0037      	movs	r7, r6
 8001110:	4648      	mov	r0, r9
 8001112:	1a64      	subs	r4, r4, r1
 8001114:	40a7      	lsls	r7, r4
 8001116:	40c8      	lsrs	r0, r1
 8001118:	4307      	orrs	r7, r0
 800111a:	4648      	mov	r0, r9
 800111c:	40a0      	lsls	r0, r4
 800111e:	40ce      	lsrs	r6, r1
 8001120:	1e44      	subs	r4, r0, #1
 8001122:	41a0      	sbcs	r0, r4
 8001124:	199b      	adds	r3, r3, r6
 8001126:	4307      	orrs	r7, r0
 8001128:	18bf      	adds	r7, r7, r2
 800112a:	4297      	cmp	r7, r2
 800112c:	4192      	sbcs	r2, r2
 800112e:	4252      	negs	r2, r2
 8001130:	4644      	mov	r4, r8
 8001132:	18d6      	adds	r6, r2, r3
 8001134:	e763      	b.n	8000ffe <__aeabi_dadd+0x1f6>
 8001136:	0038      	movs	r0, r7
 8001138:	f001 fe88 	bl	8002e4c <__clzsi2>
 800113c:	0003      	movs	r3, r0
 800113e:	3318      	adds	r3, #24
 8001140:	2b1f      	cmp	r3, #31
 8001142:	dc00      	bgt.n	8001146 <__aeabi_dadd+0x33e>
 8001144:	e6bf      	b.n	8000ec6 <__aeabi_dadd+0xbe>
 8001146:	003a      	movs	r2, r7
 8001148:	3808      	subs	r0, #8
 800114a:	4082      	lsls	r2, r0
 800114c:	429c      	cmp	r4, r3
 800114e:	dd00      	ble.n	8001152 <__aeabi_dadd+0x34a>
 8001150:	e083      	b.n	800125a <__aeabi_dadd+0x452>
 8001152:	1b1b      	subs	r3, r3, r4
 8001154:	1c58      	adds	r0, r3, #1
 8001156:	281f      	cmp	r0, #31
 8001158:	dc00      	bgt.n	800115c <__aeabi_dadd+0x354>
 800115a:	e1b4      	b.n	80014c6 <__aeabi_dadd+0x6be>
 800115c:	0017      	movs	r7, r2
 800115e:	3b1f      	subs	r3, #31
 8001160:	40df      	lsrs	r7, r3
 8001162:	2820      	cmp	r0, #32
 8001164:	d005      	beq.n	8001172 <__aeabi_dadd+0x36a>
 8001166:	2340      	movs	r3, #64	@ 0x40
 8001168:	1a1b      	subs	r3, r3, r0
 800116a:	409a      	lsls	r2, r3
 800116c:	1e53      	subs	r3, r2, #1
 800116e:	419a      	sbcs	r2, r3
 8001170:	4317      	orrs	r7, r2
 8001172:	2400      	movs	r4, #0
 8001174:	2f00      	cmp	r7, #0
 8001176:	d00a      	beq.n	800118e <__aeabi_dadd+0x386>
 8001178:	077b      	lsls	r3, r7, #29
 800117a:	d000      	beq.n	800117e <__aeabi_dadd+0x376>
 800117c:	e6c4      	b.n	8000f08 <__aeabi_dadd+0x100>
 800117e:	0026      	movs	r6, r4
 8001180:	e79e      	b.n	80010c0 <__aeabi_dadd+0x2b8>
 8001182:	464b      	mov	r3, r9
 8001184:	000c      	movs	r4, r1
 8001186:	08d8      	lsrs	r0, r3, #3
 8001188:	e79b      	b.n	80010c2 <__aeabi_dadd+0x2ba>
 800118a:	2700      	movs	r7, #0
 800118c:	4c01      	ldr	r4, [pc, #4]	@ (8001194 <__aeabi_dadd+0x38c>)
 800118e:	2600      	movs	r6, #0
 8001190:	e783      	b.n	800109a <__aeabi_dadd+0x292>
 8001192:	46c0      	nop			@ (mov r8, r8)
 8001194:	000007ff 	.word	0x000007ff
 8001198:	ff7fffff 	.word	0xff7fffff
 800119c:	000007fe 	.word	0x000007fe
 80011a0:	464b      	mov	r3, r9
 80011a2:	0777      	lsls	r7, r6, #29
 80011a4:	08d8      	lsrs	r0, r3, #3
 80011a6:	4307      	orrs	r7, r0
 80011a8:	08f0      	lsrs	r0, r6, #3
 80011aa:	e791      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 80011ac:	4fcd      	ldr	r7, [pc, #820]	@ (80014e4 <__aeabi_dadd+0x6dc>)
 80011ae:	1c61      	adds	r1, r4, #1
 80011b0:	4239      	tst	r1, r7
 80011b2:	d16b      	bne.n	800128c <__aeabi_dadd+0x484>
 80011b4:	0031      	movs	r1, r6
 80011b6:	4648      	mov	r0, r9
 80011b8:	4301      	orrs	r1, r0
 80011ba:	2c00      	cmp	r4, #0
 80011bc:	d000      	beq.n	80011c0 <__aeabi_dadd+0x3b8>
 80011be:	e14b      	b.n	8001458 <__aeabi_dadd+0x650>
 80011c0:	001f      	movs	r7, r3
 80011c2:	4317      	orrs	r7, r2
 80011c4:	2900      	cmp	r1, #0
 80011c6:	d100      	bne.n	80011ca <__aeabi_dadd+0x3c2>
 80011c8:	e181      	b.n	80014ce <__aeabi_dadd+0x6c6>
 80011ca:	2f00      	cmp	r7, #0
 80011cc:	d100      	bne.n	80011d0 <__aeabi_dadd+0x3c8>
 80011ce:	e74c      	b.n	800106a <__aeabi_dadd+0x262>
 80011d0:	444a      	add	r2, r9
 80011d2:	454a      	cmp	r2, r9
 80011d4:	4180      	sbcs	r0, r0
 80011d6:	18f6      	adds	r6, r6, r3
 80011d8:	4240      	negs	r0, r0
 80011da:	1836      	adds	r6, r6, r0
 80011dc:	0233      	lsls	r3, r6, #8
 80011de:	d500      	bpl.n	80011e2 <__aeabi_dadd+0x3da>
 80011e0:	e1b0      	b.n	8001544 <__aeabi_dadd+0x73c>
 80011e2:	0017      	movs	r7, r2
 80011e4:	4691      	mov	r9, r2
 80011e6:	4337      	orrs	r7, r6
 80011e8:	d000      	beq.n	80011ec <__aeabi_dadd+0x3e4>
 80011ea:	e73e      	b.n	800106a <__aeabi_dadd+0x262>
 80011ec:	2600      	movs	r6, #0
 80011ee:	e754      	b.n	800109a <__aeabi_dadd+0x292>
 80011f0:	4649      	mov	r1, r9
 80011f2:	1a89      	subs	r1, r1, r2
 80011f4:	4688      	mov	r8, r1
 80011f6:	45c1      	cmp	r9, r8
 80011f8:	41bf      	sbcs	r7, r7
 80011fa:	1af1      	subs	r1, r6, r3
 80011fc:	427f      	negs	r7, r7
 80011fe:	1bc9      	subs	r1, r1, r7
 8001200:	020f      	lsls	r7, r1, #8
 8001202:	d461      	bmi.n	80012c8 <__aeabi_dadd+0x4c0>
 8001204:	4647      	mov	r7, r8
 8001206:	430f      	orrs	r7, r1
 8001208:	d100      	bne.n	800120c <__aeabi_dadd+0x404>
 800120a:	e0bd      	b.n	8001388 <__aeabi_dadd+0x580>
 800120c:	000e      	movs	r6, r1
 800120e:	4647      	mov	r7, r8
 8001210:	e651      	b.n	8000eb6 <__aeabi_dadd+0xae>
 8001212:	4cb5      	ldr	r4, [pc, #724]	@ (80014e8 <__aeabi_dadd+0x6e0>)
 8001214:	45a0      	cmp	r8, r4
 8001216:	d100      	bne.n	800121a <__aeabi_dadd+0x412>
 8001218:	e100      	b.n	800141c <__aeabi_dadd+0x614>
 800121a:	2701      	movs	r7, #1
 800121c:	2938      	cmp	r1, #56	@ 0x38
 800121e:	dd00      	ble.n	8001222 <__aeabi_dadd+0x41a>
 8001220:	e6b8      	b.n	8000f94 <__aeabi_dadd+0x18c>
 8001222:	2480      	movs	r4, #128	@ 0x80
 8001224:	0424      	lsls	r4, r4, #16
 8001226:	4326      	orrs	r6, r4
 8001228:	e6a3      	b.n	8000f72 <__aeabi_dadd+0x16a>
 800122a:	4eb0      	ldr	r6, [pc, #704]	@ (80014ec <__aeabi_dadd+0x6e4>)
 800122c:	1ae4      	subs	r4, r4, r3
 800122e:	4016      	ands	r6, r2
 8001230:	077b      	lsls	r3, r7, #29
 8001232:	d000      	beq.n	8001236 <__aeabi_dadd+0x42e>
 8001234:	e73f      	b.n	80010b6 <__aeabi_dadd+0x2ae>
 8001236:	e743      	b.n	80010c0 <__aeabi_dadd+0x2b8>
 8001238:	000f      	movs	r7, r1
 800123a:	0018      	movs	r0, r3
 800123c:	3f20      	subs	r7, #32
 800123e:	40f8      	lsrs	r0, r7
 8001240:	4684      	mov	ip, r0
 8001242:	2920      	cmp	r1, #32
 8001244:	d003      	beq.n	800124e <__aeabi_dadd+0x446>
 8001246:	2740      	movs	r7, #64	@ 0x40
 8001248:	1a79      	subs	r1, r7, r1
 800124a:	408b      	lsls	r3, r1
 800124c:	431a      	orrs	r2, r3
 800124e:	1e53      	subs	r3, r2, #1
 8001250:	419a      	sbcs	r2, r3
 8001252:	4663      	mov	r3, ip
 8001254:	0017      	movs	r7, r2
 8001256:	431f      	orrs	r7, r3
 8001258:	e622      	b.n	8000ea0 <__aeabi_dadd+0x98>
 800125a:	48a4      	ldr	r0, [pc, #656]	@ (80014ec <__aeabi_dadd+0x6e4>)
 800125c:	1ae1      	subs	r1, r4, r3
 800125e:	4010      	ands	r0, r2
 8001260:	0747      	lsls	r7, r0, #29
 8001262:	08c0      	lsrs	r0, r0, #3
 8001264:	e707      	b.n	8001076 <__aeabi_dadd+0x26e>
 8001266:	0034      	movs	r4, r6
 8001268:	4648      	mov	r0, r9
 800126a:	4304      	orrs	r4, r0
 800126c:	d100      	bne.n	8001270 <__aeabi_dadd+0x468>
 800126e:	e0fa      	b.n	8001466 <__aeabi_dadd+0x65e>
 8001270:	1e4c      	subs	r4, r1, #1
 8001272:	2901      	cmp	r1, #1
 8001274:	d100      	bne.n	8001278 <__aeabi_dadd+0x470>
 8001276:	e0d7      	b.n	8001428 <__aeabi_dadd+0x620>
 8001278:	4f9b      	ldr	r7, [pc, #620]	@ (80014e8 <__aeabi_dadd+0x6e0>)
 800127a:	42b9      	cmp	r1, r7
 800127c:	d100      	bne.n	8001280 <__aeabi_dadd+0x478>
 800127e:	e0e2      	b.n	8001446 <__aeabi_dadd+0x63e>
 8001280:	2701      	movs	r7, #1
 8001282:	2c38      	cmp	r4, #56	@ 0x38
 8001284:	dd00      	ble.n	8001288 <__aeabi_dadd+0x480>
 8001286:	e74f      	b.n	8001128 <__aeabi_dadd+0x320>
 8001288:	0021      	movs	r1, r4
 800128a:	e73c      	b.n	8001106 <__aeabi_dadd+0x2fe>
 800128c:	4c96      	ldr	r4, [pc, #600]	@ (80014e8 <__aeabi_dadd+0x6e0>)
 800128e:	42a1      	cmp	r1, r4
 8001290:	d100      	bne.n	8001294 <__aeabi_dadd+0x48c>
 8001292:	e0dd      	b.n	8001450 <__aeabi_dadd+0x648>
 8001294:	444a      	add	r2, r9
 8001296:	454a      	cmp	r2, r9
 8001298:	4180      	sbcs	r0, r0
 800129a:	18f3      	adds	r3, r6, r3
 800129c:	4240      	negs	r0, r0
 800129e:	1818      	adds	r0, r3, r0
 80012a0:	07c7      	lsls	r7, r0, #31
 80012a2:	0852      	lsrs	r2, r2, #1
 80012a4:	4317      	orrs	r7, r2
 80012a6:	0846      	lsrs	r6, r0, #1
 80012a8:	0752      	lsls	r2, r2, #29
 80012aa:	d005      	beq.n	80012b8 <__aeabi_dadd+0x4b0>
 80012ac:	220f      	movs	r2, #15
 80012ae:	000c      	movs	r4, r1
 80012b0:	403a      	ands	r2, r7
 80012b2:	2a04      	cmp	r2, #4
 80012b4:	d000      	beq.n	80012b8 <__aeabi_dadd+0x4b0>
 80012b6:	e62c      	b.n	8000f12 <__aeabi_dadd+0x10a>
 80012b8:	0776      	lsls	r6, r6, #29
 80012ba:	08ff      	lsrs	r7, r7, #3
 80012bc:	4337      	orrs	r7, r6
 80012be:	0900      	lsrs	r0, r0, #4
 80012c0:	e6d9      	b.n	8001076 <__aeabi_dadd+0x26e>
 80012c2:	2700      	movs	r7, #0
 80012c4:	2600      	movs	r6, #0
 80012c6:	e6e8      	b.n	800109a <__aeabi_dadd+0x292>
 80012c8:	4649      	mov	r1, r9
 80012ca:	1a57      	subs	r7, r2, r1
 80012cc:	42ba      	cmp	r2, r7
 80012ce:	4192      	sbcs	r2, r2
 80012d0:	1b9e      	subs	r6, r3, r6
 80012d2:	4252      	negs	r2, r2
 80012d4:	4665      	mov	r5, ip
 80012d6:	1ab6      	subs	r6, r6, r2
 80012d8:	e5ed      	b.n	8000eb6 <__aeabi_dadd+0xae>
 80012da:	2900      	cmp	r1, #0
 80012dc:	d000      	beq.n	80012e0 <__aeabi_dadd+0x4d8>
 80012de:	e0c6      	b.n	800146e <__aeabi_dadd+0x666>
 80012e0:	2f00      	cmp	r7, #0
 80012e2:	d167      	bne.n	80013b4 <__aeabi_dadd+0x5ac>
 80012e4:	2680      	movs	r6, #128	@ 0x80
 80012e6:	2500      	movs	r5, #0
 80012e8:	4c7f      	ldr	r4, [pc, #508]	@ (80014e8 <__aeabi_dadd+0x6e0>)
 80012ea:	0336      	lsls	r6, r6, #12
 80012ec:	e6d5      	b.n	800109a <__aeabi_dadd+0x292>
 80012ee:	4665      	mov	r5, ip
 80012f0:	000c      	movs	r4, r1
 80012f2:	001e      	movs	r6, r3
 80012f4:	08d0      	lsrs	r0, r2, #3
 80012f6:	e6e4      	b.n	80010c2 <__aeabi_dadd+0x2ba>
 80012f8:	444a      	add	r2, r9
 80012fa:	454a      	cmp	r2, r9
 80012fc:	4180      	sbcs	r0, r0
 80012fe:	18f3      	adds	r3, r6, r3
 8001300:	4240      	negs	r0, r0
 8001302:	1818      	adds	r0, r3, r0
 8001304:	0011      	movs	r1, r2
 8001306:	0203      	lsls	r3, r0, #8
 8001308:	d400      	bmi.n	800130c <__aeabi_dadd+0x504>
 800130a:	e096      	b.n	800143a <__aeabi_dadd+0x632>
 800130c:	4b77      	ldr	r3, [pc, #476]	@ (80014ec <__aeabi_dadd+0x6e4>)
 800130e:	0849      	lsrs	r1, r1, #1
 8001310:	4018      	ands	r0, r3
 8001312:	07c3      	lsls	r3, r0, #31
 8001314:	430b      	orrs	r3, r1
 8001316:	0844      	lsrs	r4, r0, #1
 8001318:	0749      	lsls	r1, r1, #29
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x516>
 800131c:	e129      	b.n	8001572 <__aeabi_dadd+0x76a>
 800131e:	220f      	movs	r2, #15
 8001320:	401a      	ands	r2, r3
 8001322:	2a04      	cmp	r2, #4
 8001324:	d100      	bne.n	8001328 <__aeabi_dadd+0x520>
 8001326:	e0ea      	b.n	80014fe <__aeabi_dadd+0x6f6>
 8001328:	1d1f      	adds	r7, r3, #4
 800132a:	429f      	cmp	r7, r3
 800132c:	41b6      	sbcs	r6, r6
 800132e:	4276      	negs	r6, r6
 8001330:	1936      	adds	r6, r6, r4
 8001332:	2402      	movs	r4, #2
 8001334:	e6c4      	b.n	80010c0 <__aeabi_dadd+0x2b8>
 8001336:	4649      	mov	r1, r9
 8001338:	1a8f      	subs	r7, r1, r2
 800133a:	45b9      	cmp	r9, r7
 800133c:	4180      	sbcs	r0, r0
 800133e:	1af6      	subs	r6, r6, r3
 8001340:	4240      	negs	r0, r0
 8001342:	1a36      	subs	r6, r6, r0
 8001344:	0233      	lsls	r3, r6, #8
 8001346:	d406      	bmi.n	8001356 <__aeabi_dadd+0x54e>
 8001348:	0773      	lsls	r3, r6, #29
 800134a:	08ff      	lsrs	r7, r7, #3
 800134c:	2101      	movs	r1, #1
 800134e:	431f      	orrs	r7, r3
 8001350:	08f0      	lsrs	r0, r6, #3
 8001352:	e690      	b.n	8001076 <__aeabi_dadd+0x26e>
 8001354:	4665      	mov	r5, ip
 8001356:	2401      	movs	r4, #1
 8001358:	e5ab      	b.n	8000eb2 <__aeabi_dadd+0xaa>
 800135a:	464b      	mov	r3, r9
 800135c:	0777      	lsls	r7, r6, #29
 800135e:	08d8      	lsrs	r0, r3, #3
 8001360:	4307      	orrs	r7, r0
 8001362:	08f0      	lsrs	r0, r6, #3
 8001364:	e6b4      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 8001366:	000f      	movs	r7, r1
 8001368:	0018      	movs	r0, r3
 800136a:	3f20      	subs	r7, #32
 800136c:	40f8      	lsrs	r0, r7
 800136e:	4684      	mov	ip, r0
 8001370:	2920      	cmp	r1, #32
 8001372:	d003      	beq.n	800137c <__aeabi_dadd+0x574>
 8001374:	2740      	movs	r7, #64	@ 0x40
 8001376:	1a79      	subs	r1, r7, r1
 8001378:	408b      	lsls	r3, r1
 800137a:	431a      	orrs	r2, r3
 800137c:	1e53      	subs	r3, r2, #1
 800137e:	419a      	sbcs	r2, r3
 8001380:	4663      	mov	r3, ip
 8001382:	0017      	movs	r7, r2
 8001384:	431f      	orrs	r7, r3
 8001386:	e635      	b.n	8000ff4 <__aeabi_dadd+0x1ec>
 8001388:	2500      	movs	r5, #0
 800138a:	2400      	movs	r4, #0
 800138c:	2600      	movs	r6, #0
 800138e:	e684      	b.n	800109a <__aeabi_dadd+0x292>
 8001390:	000c      	movs	r4, r1
 8001392:	0035      	movs	r5, r6
 8001394:	3c20      	subs	r4, #32
 8001396:	40e5      	lsrs	r5, r4
 8001398:	2920      	cmp	r1, #32
 800139a:	d005      	beq.n	80013a8 <__aeabi_dadd+0x5a0>
 800139c:	2440      	movs	r4, #64	@ 0x40
 800139e:	1a61      	subs	r1, r4, r1
 80013a0:	408e      	lsls	r6, r1
 80013a2:	4649      	mov	r1, r9
 80013a4:	4331      	orrs	r1, r6
 80013a6:	4689      	mov	r9, r1
 80013a8:	4648      	mov	r0, r9
 80013aa:	1e41      	subs	r1, r0, #1
 80013ac:	4188      	sbcs	r0, r1
 80013ae:	0007      	movs	r7, r0
 80013b0:	432f      	orrs	r7, r5
 80013b2:	e5ef      	b.n	8000f94 <__aeabi_dadd+0x18c>
 80013b4:	08d2      	lsrs	r2, r2, #3
 80013b6:	075f      	lsls	r7, r3, #29
 80013b8:	4665      	mov	r5, ip
 80013ba:	4317      	orrs	r7, r2
 80013bc:	08d8      	lsrs	r0, r3, #3
 80013be:	e687      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 80013c0:	1a17      	subs	r7, r2, r0
 80013c2:	42ba      	cmp	r2, r7
 80013c4:	4192      	sbcs	r2, r2
 80013c6:	1b9e      	subs	r6, r3, r6
 80013c8:	4252      	negs	r2, r2
 80013ca:	1ab6      	subs	r6, r6, r2
 80013cc:	0233      	lsls	r3, r6, #8
 80013ce:	d4c1      	bmi.n	8001354 <__aeabi_dadd+0x54c>
 80013d0:	0773      	lsls	r3, r6, #29
 80013d2:	08ff      	lsrs	r7, r7, #3
 80013d4:	4665      	mov	r5, ip
 80013d6:	2101      	movs	r1, #1
 80013d8:	431f      	orrs	r7, r3
 80013da:	08f0      	lsrs	r0, r6, #3
 80013dc:	e64b      	b.n	8001076 <__aeabi_dadd+0x26e>
 80013de:	2f00      	cmp	r7, #0
 80013e0:	d07b      	beq.n	80014da <__aeabi_dadd+0x6d2>
 80013e2:	4665      	mov	r5, ip
 80013e4:	001e      	movs	r6, r3
 80013e6:	4691      	mov	r9, r2
 80013e8:	e63f      	b.n	800106a <__aeabi_dadd+0x262>
 80013ea:	1a81      	subs	r1, r0, r2
 80013ec:	4688      	mov	r8, r1
 80013ee:	45c1      	cmp	r9, r8
 80013f0:	41a4      	sbcs	r4, r4
 80013f2:	1af1      	subs	r1, r6, r3
 80013f4:	4264      	negs	r4, r4
 80013f6:	1b09      	subs	r1, r1, r4
 80013f8:	2480      	movs	r4, #128	@ 0x80
 80013fa:	0424      	lsls	r4, r4, #16
 80013fc:	4221      	tst	r1, r4
 80013fe:	d077      	beq.n	80014f0 <__aeabi_dadd+0x6e8>
 8001400:	1a10      	subs	r0, r2, r0
 8001402:	4282      	cmp	r2, r0
 8001404:	4192      	sbcs	r2, r2
 8001406:	0007      	movs	r7, r0
 8001408:	1b9e      	subs	r6, r3, r6
 800140a:	4252      	negs	r2, r2
 800140c:	1ab6      	subs	r6, r6, r2
 800140e:	4337      	orrs	r7, r6
 8001410:	d000      	beq.n	8001414 <__aeabi_dadd+0x60c>
 8001412:	e0a0      	b.n	8001556 <__aeabi_dadd+0x74e>
 8001414:	4665      	mov	r5, ip
 8001416:	2400      	movs	r4, #0
 8001418:	2600      	movs	r6, #0
 800141a:	e63e      	b.n	800109a <__aeabi_dadd+0x292>
 800141c:	075f      	lsls	r7, r3, #29
 800141e:	08d2      	lsrs	r2, r2, #3
 8001420:	4665      	mov	r5, ip
 8001422:	4317      	orrs	r7, r2
 8001424:	08d8      	lsrs	r0, r3, #3
 8001426:	e653      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 8001428:	1881      	adds	r1, r0, r2
 800142a:	4291      	cmp	r1, r2
 800142c:	4192      	sbcs	r2, r2
 800142e:	18f0      	adds	r0, r6, r3
 8001430:	4252      	negs	r2, r2
 8001432:	1880      	adds	r0, r0, r2
 8001434:	0203      	lsls	r3, r0, #8
 8001436:	d500      	bpl.n	800143a <__aeabi_dadd+0x632>
 8001438:	e768      	b.n	800130c <__aeabi_dadd+0x504>
 800143a:	0747      	lsls	r7, r0, #29
 800143c:	08c9      	lsrs	r1, r1, #3
 800143e:	430f      	orrs	r7, r1
 8001440:	08c0      	lsrs	r0, r0, #3
 8001442:	2101      	movs	r1, #1
 8001444:	e617      	b.n	8001076 <__aeabi_dadd+0x26e>
 8001446:	08d2      	lsrs	r2, r2, #3
 8001448:	075f      	lsls	r7, r3, #29
 800144a:	4317      	orrs	r7, r2
 800144c:	08d8      	lsrs	r0, r3, #3
 800144e:	e63f      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 8001450:	000c      	movs	r4, r1
 8001452:	2600      	movs	r6, #0
 8001454:	2700      	movs	r7, #0
 8001456:	e620      	b.n	800109a <__aeabi_dadd+0x292>
 8001458:	2900      	cmp	r1, #0
 800145a:	d156      	bne.n	800150a <__aeabi_dadd+0x702>
 800145c:	075f      	lsls	r7, r3, #29
 800145e:	08d2      	lsrs	r2, r2, #3
 8001460:	4317      	orrs	r7, r2
 8001462:	08d8      	lsrs	r0, r3, #3
 8001464:	e634      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 8001466:	000c      	movs	r4, r1
 8001468:	001e      	movs	r6, r3
 800146a:	08d0      	lsrs	r0, r2, #3
 800146c:	e629      	b.n	80010c2 <__aeabi_dadd+0x2ba>
 800146e:	08c1      	lsrs	r1, r0, #3
 8001470:	0770      	lsls	r0, r6, #29
 8001472:	4301      	orrs	r1, r0
 8001474:	08f0      	lsrs	r0, r6, #3
 8001476:	2f00      	cmp	r7, #0
 8001478:	d062      	beq.n	8001540 <__aeabi_dadd+0x738>
 800147a:	2480      	movs	r4, #128	@ 0x80
 800147c:	0324      	lsls	r4, r4, #12
 800147e:	4220      	tst	r0, r4
 8001480:	d007      	beq.n	8001492 <__aeabi_dadd+0x68a>
 8001482:	08de      	lsrs	r6, r3, #3
 8001484:	4226      	tst	r6, r4
 8001486:	d104      	bne.n	8001492 <__aeabi_dadd+0x68a>
 8001488:	4665      	mov	r5, ip
 800148a:	0030      	movs	r0, r6
 800148c:	08d1      	lsrs	r1, r2, #3
 800148e:	075b      	lsls	r3, r3, #29
 8001490:	4319      	orrs	r1, r3
 8001492:	0f4f      	lsrs	r7, r1, #29
 8001494:	00c9      	lsls	r1, r1, #3
 8001496:	08c9      	lsrs	r1, r1, #3
 8001498:	077f      	lsls	r7, r7, #29
 800149a:	430f      	orrs	r7, r1
 800149c:	e618      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 800149e:	000c      	movs	r4, r1
 80014a0:	0030      	movs	r0, r6
 80014a2:	3c20      	subs	r4, #32
 80014a4:	40e0      	lsrs	r0, r4
 80014a6:	4684      	mov	ip, r0
 80014a8:	2920      	cmp	r1, #32
 80014aa:	d005      	beq.n	80014b8 <__aeabi_dadd+0x6b0>
 80014ac:	2440      	movs	r4, #64	@ 0x40
 80014ae:	1a61      	subs	r1, r4, r1
 80014b0:	408e      	lsls	r6, r1
 80014b2:	4649      	mov	r1, r9
 80014b4:	4331      	orrs	r1, r6
 80014b6:	4689      	mov	r9, r1
 80014b8:	4648      	mov	r0, r9
 80014ba:	1e41      	subs	r1, r0, #1
 80014bc:	4188      	sbcs	r0, r1
 80014be:	4661      	mov	r1, ip
 80014c0:	0007      	movs	r7, r0
 80014c2:	430f      	orrs	r7, r1
 80014c4:	e630      	b.n	8001128 <__aeabi_dadd+0x320>
 80014c6:	2120      	movs	r1, #32
 80014c8:	2700      	movs	r7, #0
 80014ca:	1a09      	subs	r1, r1, r0
 80014cc:	e50e      	b.n	8000eec <__aeabi_dadd+0xe4>
 80014ce:	001e      	movs	r6, r3
 80014d0:	2f00      	cmp	r7, #0
 80014d2:	d000      	beq.n	80014d6 <__aeabi_dadd+0x6ce>
 80014d4:	e522      	b.n	8000f1c <__aeabi_dadd+0x114>
 80014d6:	2400      	movs	r4, #0
 80014d8:	e758      	b.n	800138c <__aeabi_dadd+0x584>
 80014da:	2500      	movs	r5, #0
 80014dc:	2400      	movs	r4, #0
 80014de:	2600      	movs	r6, #0
 80014e0:	e5db      	b.n	800109a <__aeabi_dadd+0x292>
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	000007fe 	.word	0x000007fe
 80014e8:	000007ff 	.word	0x000007ff
 80014ec:	ff7fffff 	.word	0xff7fffff
 80014f0:	4647      	mov	r7, r8
 80014f2:	430f      	orrs	r7, r1
 80014f4:	d100      	bne.n	80014f8 <__aeabi_dadd+0x6f0>
 80014f6:	e747      	b.n	8001388 <__aeabi_dadd+0x580>
 80014f8:	000e      	movs	r6, r1
 80014fa:	46c1      	mov	r9, r8
 80014fc:	e5b5      	b.n	800106a <__aeabi_dadd+0x262>
 80014fe:	08df      	lsrs	r7, r3, #3
 8001500:	0764      	lsls	r4, r4, #29
 8001502:	2102      	movs	r1, #2
 8001504:	4327      	orrs	r7, r4
 8001506:	0900      	lsrs	r0, r0, #4
 8001508:	e5b5      	b.n	8001076 <__aeabi_dadd+0x26e>
 800150a:	0019      	movs	r1, r3
 800150c:	08c0      	lsrs	r0, r0, #3
 800150e:	0777      	lsls	r7, r6, #29
 8001510:	4307      	orrs	r7, r0
 8001512:	4311      	orrs	r1, r2
 8001514:	08f0      	lsrs	r0, r6, #3
 8001516:	2900      	cmp	r1, #0
 8001518:	d100      	bne.n	800151c <__aeabi_dadd+0x714>
 800151a:	e5d9      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 800151c:	2180      	movs	r1, #128	@ 0x80
 800151e:	0309      	lsls	r1, r1, #12
 8001520:	4208      	tst	r0, r1
 8001522:	d007      	beq.n	8001534 <__aeabi_dadd+0x72c>
 8001524:	08dc      	lsrs	r4, r3, #3
 8001526:	420c      	tst	r4, r1
 8001528:	d104      	bne.n	8001534 <__aeabi_dadd+0x72c>
 800152a:	08d2      	lsrs	r2, r2, #3
 800152c:	075b      	lsls	r3, r3, #29
 800152e:	431a      	orrs	r2, r3
 8001530:	0017      	movs	r7, r2
 8001532:	0020      	movs	r0, r4
 8001534:	0f7b      	lsrs	r3, r7, #29
 8001536:	00ff      	lsls	r7, r7, #3
 8001538:	08ff      	lsrs	r7, r7, #3
 800153a:	075b      	lsls	r3, r3, #29
 800153c:	431f      	orrs	r7, r3
 800153e:	e5c7      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 8001540:	000f      	movs	r7, r1
 8001542:	e5c5      	b.n	80010d0 <__aeabi_dadd+0x2c8>
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <__aeabi_dadd+0x788>)
 8001546:	08d2      	lsrs	r2, r2, #3
 8001548:	4033      	ands	r3, r6
 800154a:	075f      	lsls	r7, r3, #29
 800154c:	025b      	lsls	r3, r3, #9
 800154e:	2401      	movs	r4, #1
 8001550:	4317      	orrs	r7, r2
 8001552:	0b1e      	lsrs	r6, r3, #12
 8001554:	e5a1      	b.n	800109a <__aeabi_dadd+0x292>
 8001556:	4226      	tst	r6, r4
 8001558:	d012      	beq.n	8001580 <__aeabi_dadd+0x778>
 800155a:	4b0d      	ldr	r3, [pc, #52]	@ (8001590 <__aeabi_dadd+0x788>)
 800155c:	4665      	mov	r5, ip
 800155e:	0002      	movs	r2, r0
 8001560:	2401      	movs	r4, #1
 8001562:	401e      	ands	r6, r3
 8001564:	e4e6      	b.n	8000f34 <__aeabi_dadd+0x12c>
 8001566:	0021      	movs	r1, r4
 8001568:	e585      	b.n	8001076 <__aeabi_dadd+0x26e>
 800156a:	0017      	movs	r7, r2
 800156c:	e5a8      	b.n	80010c0 <__aeabi_dadd+0x2b8>
 800156e:	003a      	movs	r2, r7
 8001570:	e4d4      	b.n	8000f1c <__aeabi_dadd+0x114>
 8001572:	08db      	lsrs	r3, r3, #3
 8001574:	0764      	lsls	r4, r4, #29
 8001576:	431c      	orrs	r4, r3
 8001578:	0027      	movs	r7, r4
 800157a:	2102      	movs	r1, #2
 800157c:	0900      	lsrs	r0, r0, #4
 800157e:	e57a      	b.n	8001076 <__aeabi_dadd+0x26e>
 8001580:	08c0      	lsrs	r0, r0, #3
 8001582:	0777      	lsls	r7, r6, #29
 8001584:	4307      	orrs	r7, r0
 8001586:	4665      	mov	r5, ip
 8001588:	2100      	movs	r1, #0
 800158a:	08f0      	lsrs	r0, r6, #3
 800158c:	e573      	b.n	8001076 <__aeabi_dadd+0x26e>
 800158e:	46c0      	nop			@ (mov r8, r8)
 8001590:	ff7fffff 	.word	0xff7fffff

08001594 <__aeabi_ddiv>:
 8001594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001596:	46de      	mov	lr, fp
 8001598:	4645      	mov	r5, r8
 800159a:	4657      	mov	r7, sl
 800159c:	464e      	mov	r6, r9
 800159e:	b5e0      	push	{r5, r6, r7, lr}
 80015a0:	b087      	sub	sp, #28
 80015a2:	9200      	str	r2, [sp, #0]
 80015a4:	9301      	str	r3, [sp, #4]
 80015a6:	030b      	lsls	r3, r1, #12
 80015a8:	0b1b      	lsrs	r3, r3, #12
 80015aa:	469b      	mov	fp, r3
 80015ac:	0fca      	lsrs	r2, r1, #31
 80015ae:	004b      	lsls	r3, r1, #1
 80015b0:	0004      	movs	r4, r0
 80015b2:	4680      	mov	r8, r0
 80015b4:	0d5b      	lsrs	r3, r3, #21
 80015b6:	9202      	str	r2, [sp, #8]
 80015b8:	d100      	bne.n	80015bc <__aeabi_ddiv+0x28>
 80015ba:	e098      	b.n	80016ee <__aeabi_ddiv+0x15a>
 80015bc:	4a7c      	ldr	r2, [pc, #496]	@ (80017b0 <__aeabi_ddiv+0x21c>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d037      	beq.n	8001632 <__aeabi_ddiv+0x9e>
 80015c2:	4659      	mov	r1, fp
 80015c4:	0f42      	lsrs	r2, r0, #29
 80015c6:	00c9      	lsls	r1, r1, #3
 80015c8:	430a      	orrs	r2, r1
 80015ca:	2180      	movs	r1, #128	@ 0x80
 80015cc:	0409      	lsls	r1, r1, #16
 80015ce:	4311      	orrs	r1, r2
 80015d0:	00c2      	lsls	r2, r0, #3
 80015d2:	4690      	mov	r8, r2
 80015d4:	4a77      	ldr	r2, [pc, #476]	@ (80017b4 <__aeabi_ddiv+0x220>)
 80015d6:	4689      	mov	r9, r1
 80015d8:	4692      	mov	sl, r2
 80015da:	449a      	add	sl, r3
 80015dc:	2300      	movs	r3, #0
 80015de:	2400      	movs	r4, #0
 80015e0:	9303      	str	r3, [sp, #12]
 80015e2:	9e00      	ldr	r6, [sp, #0]
 80015e4:	9f01      	ldr	r7, [sp, #4]
 80015e6:	033b      	lsls	r3, r7, #12
 80015e8:	0b1b      	lsrs	r3, r3, #12
 80015ea:	469b      	mov	fp, r3
 80015ec:	007b      	lsls	r3, r7, #1
 80015ee:	0030      	movs	r0, r6
 80015f0:	0d5b      	lsrs	r3, r3, #21
 80015f2:	0ffd      	lsrs	r5, r7, #31
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d059      	beq.n	80016ac <__aeabi_ddiv+0x118>
 80015f8:	4a6d      	ldr	r2, [pc, #436]	@ (80017b0 <__aeabi_ddiv+0x21c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d048      	beq.n	8001690 <__aeabi_ddiv+0xfc>
 80015fe:	4659      	mov	r1, fp
 8001600:	0f72      	lsrs	r2, r6, #29
 8001602:	00c9      	lsls	r1, r1, #3
 8001604:	430a      	orrs	r2, r1
 8001606:	2180      	movs	r1, #128	@ 0x80
 8001608:	0409      	lsls	r1, r1, #16
 800160a:	4311      	orrs	r1, r2
 800160c:	468b      	mov	fp, r1
 800160e:	4969      	ldr	r1, [pc, #420]	@ (80017b4 <__aeabi_ddiv+0x220>)
 8001610:	00f2      	lsls	r2, r6, #3
 8001612:	468c      	mov	ip, r1
 8001614:	4651      	mov	r1, sl
 8001616:	4463      	add	r3, ip
 8001618:	1acb      	subs	r3, r1, r3
 800161a:	469a      	mov	sl, r3
 800161c:	2100      	movs	r1, #0
 800161e:	9e02      	ldr	r6, [sp, #8]
 8001620:	406e      	eors	r6, r5
 8001622:	b2f6      	uxtb	r6, r6
 8001624:	2c0f      	cmp	r4, #15
 8001626:	d900      	bls.n	800162a <__aeabi_ddiv+0x96>
 8001628:	e0ce      	b.n	80017c8 <__aeabi_ddiv+0x234>
 800162a:	4b63      	ldr	r3, [pc, #396]	@ (80017b8 <__aeabi_ddiv+0x224>)
 800162c:	00a4      	lsls	r4, r4, #2
 800162e:	591b      	ldr	r3, [r3, r4]
 8001630:	469f      	mov	pc, r3
 8001632:	465a      	mov	r2, fp
 8001634:	4302      	orrs	r2, r0
 8001636:	4691      	mov	r9, r2
 8001638:	d000      	beq.n	800163c <__aeabi_ddiv+0xa8>
 800163a:	e090      	b.n	800175e <__aeabi_ddiv+0x1ca>
 800163c:	469a      	mov	sl, r3
 800163e:	2302      	movs	r3, #2
 8001640:	4690      	mov	r8, r2
 8001642:	2408      	movs	r4, #8
 8001644:	9303      	str	r3, [sp, #12]
 8001646:	e7cc      	b.n	80015e2 <__aeabi_ddiv+0x4e>
 8001648:	46cb      	mov	fp, r9
 800164a:	4642      	mov	r2, r8
 800164c:	9d02      	ldr	r5, [sp, #8]
 800164e:	9903      	ldr	r1, [sp, #12]
 8001650:	2902      	cmp	r1, #2
 8001652:	d100      	bne.n	8001656 <__aeabi_ddiv+0xc2>
 8001654:	e1de      	b.n	8001a14 <__aeabi_ddiv+0x480>
 8001656:	2903      	cmp	r1, #3
 8001658:	d100      	bne.n	800165c <__aeabi_ddiv+0xc8>
 800165a:	e08d      	b.n	8001778 <__aeabi_ddiv+0x1e4>
 800165c:	2901      	cmp	r1, #1
 800165e:	d000      	beq.n	8001662 <__aeabi_ddiv+0xce>
 8001660:	e179      	b.n	8001956 <__aeabi_ddiv+0x3c2>
 8001662:	002e      	movs	r6, r5
 8001664:	2200      	movs	r2, #0
 8001666:	2300      	movs	r3, #0
 8001668:	2400      	movs	r4, #0
 800166a:	4690      	mov	r8, r2
 800166c:	051b      	lsls	r3, r3, #20
 800166e:	4323      	orrs	r3, r4
 8001670:	07f6      	lsls	r6, r6, #31
 8001672:	4333      	orrs	r3, r6
 8001674:	4640      	mov	r0, r8
 8001676:	0019      	movs	r1, r3
 8001678:	b007      	add	sp, #28
 800167a:	bcf0      	pop	{r4, r5, r6, r7}
 800167c:	46bb      	mov	fp, r7
 800167e:	46b2      	mov	sl, r6
 8001680:	46a9      	mov	r9, r5
 8001682:	46a0      	mov	r8, r4
 8001684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001686:	2200      	movs	r2, #0
 8001688:	2400      	movs	r4, #0
 800168a:	4690      	mov	r8, r2
 800168c:	4b48      	ldr	r3, [pc, #288]	@ (80017b0 <__aeabi_ddiv+0x21c>)
 800168e:	e7ed      	b.n	800166c <__aeabi_ddiv+0xd8>
 8001690:	465a      	mov	r2, fp
 8001692:	9b00      	ldr	r3, [sp, #0]
 8001694:	431a      	orrs	r2, r3
 8001696:	4b49      	ldr	r3, [pc, #292]	@ (80017bc <__aeabi_ddiv+0x228>)
 8001698:	469c      	mov	ip, r3
 800169a:	44e2      	add	sl, ip
 800169c:	2a00      	cmp	r2, #0
 800169e:	d159      	bne.n	8001754 <__aeabi_ddiv+0x1c0>
 80016a0:	2302      	movs	r3, #2
 80016a2:	431c      	orrs	r4, r3
 80016a4:	2300      	movs	r3, #0
 80016a6:	2102      	movs	r1, #2
 80016a8:	469b      	mov	fp, r3
 80016aa:	e7b8      	b.n	800161e <__aeabi_ddiv+0x8a>
 80016ac:	465a      	mov	r2, fp
 80016ae:	9b00      	ldr	r3, [sp, #0]
 80016b0:	431a      	orrs	r2, r3
 80016b2:	d049      	beq.n	8001748 <__aeabi_ddiv+0x1b4>
 80016b4:	465b      	mov	r3, fp
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d100      	bne.n	80016bc <__aeabi_ddiv+0x128>
 80016ba:	e19c      	b.n	80019f6 <__aeabi_ddiv+0x462>
 80016bc:	4658      	mov	r0, fp
 80016be:	f001 fbc5 	bl	8002e4c <__clzsi2>
 80016c2:	0002      	movs	r2, r0
 80016c4:	0003      	movs	r3, r0
 80016c6:	3a0b      	subs	r2, #11
 80016c8:	271d      	movs	r7, #29
 80016ca:	9e00      	ldr	r6, [sp, #0]
 80016cc:	1aba      	subs	r2, r7, r2
 80016ce:	0019      	movs	r1, r3
 80016d0:	4658      	mov	r0, fp
 80016d2:	40d6      	lsrs	r6, r2
 80016d4:	3908      	subs	r1, #8
 80016d6:	4088      	lsls	r0, r1
 80016d8:	0032      	movs	r2, r6
 80016da:	4302      	orrs	r2, r0
 80016dc:	4693      	mov	fp, r2
 80016de:	9a00      	ldr	r2, [sp, #0]
 80016e0:	408a      	lsls	r2, r1
 80016e2:	4937      	ldr	r1, [pc, #220]	@ (80017c0 <__aeabi_ddiv+0x22c>)
 80016e4:	4453      	add	r3, sl
 80016e6:	468a      	mov	sl, r1
 80016e8:	2100      	movs	r1, #0
 80016ea:	449a      	add	sl, r3
 80016ec:	e797      	b.n	800161e <__aeabi_ddiv+0x8a>
 80016ee:	465b      	mov	r3, fp
 80016f0:	4303      	orrs	r3, r0
 80016f2:	4699      	mov	r9, r3
 80016f4:	d021      	beq.n	800173a <__aeabi_ddiv+0x1a6>
 80016f6:	465b      	mov	r3, fp
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d100      	bne.n	80016fe <__aeabi_ddiv+0x16a>
 80016fc:	e169      	b.n	80019d2 <__aeabi_ddiv+0x43e>
 80016fe:	4658      	mov	r0, fp
 8001700:	f001 fba4 	bl	8002e4c <__clzsi2>
 8001704:	230b      	movs	r3, #11
 8001706:	425b      	negs	r3, r3
 8001708:	469c      	mov	ip, r3
 800170a:	0002      	movs	r2, r0
 800170c:	4484      	add	ip, r0
 800170e:	4666      	mov	r6, ip
 8001710:	231d      	movs	r3, #29
 8001712:	1b9b      	subs	r3, r3, r6
 8001714:	0026      	movs	r6, r4
 8001716:	0011      	movs	r1, r2
 8001718:	4658      	mov	r0, fp
 800171a:	40de      	lsrs	r6, r3
 800171c:	3908      	subs	r1, #8
 800171e:	4088      	lsls	r0, r1
 8001720:	0033      	movs	r3, r6
 8001722:	4303      	orrs	r3, r0
 8001724:	4699      	mov	r9, r3
 8001726:	0023      	movs	r3, r4
 8001728:	408b      	lsls	r3, r1
 800172a:	4698      	mov	r8, r3
 800172c:	4b25      	ldr	r3, [pc, #148]	@ (80017c4 <__aeabi_ddiv+0x230>)
 800172e:	2400      	movs	r4, #0
 8001730:	1a9b      	subs	r3, r3, r2
 8001732:	469a      	mov	sl, r3
 8001734:	2300      	movs	r3, #0
 8001736:	9303      	str	r3, [sp, #12]
 8001738:	e753      	b.n	80015e2 <__aeabi_ddiv+0x4e>
 800173a:	2300      	movs	r3, #0
 800173c:	4698      	mov	r8, r3
 800173e:	469a      	mov	sl, r3
 8001740:	3301      	adds	r3, #1
 8001742:	2404      	movs	r4, #4
 8001744:	9303      	str	r3, [sp, #12]
 8001746:	e74c      	b.n	80015e2 <__aeabi_ddiv+0x4e>
 8001748:	2301      	movs	r3, #1
 800174a:	431c      	orrs	r4, r3
 800174c:	2300      	movs	r3, #0
 800174e:	2101      	movs	r1, #1
 8001750:	469b      	mov	fp, r3
 8001752:	e764      	b.n	800161e <__aeabi_ddiv+0x8a>
 8001754:	2303      	movs	r3, #3
 8001756:	0032      	movs	r2, r6
 8001758:	2103      	movs	r1, #3
 800175a:	431c      	orrs	r4, r3
 800175c:	e75f      	b.n	800161e <__aeabi_ddiv+0x8a>
 800175e:	469a      	mov	sl, r3
 8001760:	2303      	movs	r3, #3
 8001762:	46d9      	mov	r9, fp
 8001764:	240c      	movs	r4, #12
 8001766:	9303      	str	r3, [sp, #12]
 8001768:	e73b      	b.n	80015e2 <__aeabi_ddiv+0x4e>
 800176a:	2300      	movs	r3, #0
 800176c:	2480      	movs	r4, #128	@ 0x80
 800176e:	4698      	mov	r8, r3
 8001770:	2600      	movs	r6, #0
 8001772:	4b0f      	ldr	r3, [pc, #60]	@ (80017b0 <__aeabi_ddiv+0x21c>)
 8001774:	0324      	lsls	r4, r4, #12
 8001776:	e779      	b.n	800166c <__aeabi_ddiv+0xd8>
 8001778:	2480      	movs	r4, #128	@ 0x80
 800177a:	465b      	mov	r3, fp
 800177c:	0324      	lsls	r4, r4, #12
 800177e:	431c      	orrs	r4, r3
 8001780:	0324      	lsls	r4, r4, #12
 8001782:	002e      	movs	r6, r5
 8001784:	4690      	mov	r8, r2
 8001786:	4b0a      	ldr	r3, [pc, #40]	@ (80017b0 <__aeabi_ddiv+0x21c>)
 8001788:	0b24      	lsrs	r4, r4, #12
 800178a:	e76f      	b.n	800166c <__aeabi_ddiv+0xd8>
 800178c:	2480      	movs	r4, #128	@ 0x80
 800178e:	464b      	mov	r3, r9
 8001790:	0324      	lsls	r4, r4, #12
 8001792:	4223      	tst	r3, r4
 8001794:	d002      	beq.n	800179c <__aeabi_ddiv+0x208>
 8001796:	465b      	mov	r3, fp
 8001798:	4223      	tst	r3, r4
 800179a:	d0f0      	beq.n	800177e <__aeabi_ddiv+0x1ea>
 800179c:	2480      	movs	r4, #128	@ 0x80
 800179e:	464b      	mov	r3, r9
 80017a0:	0324      	lsls	r4, r4, #12
 80017a2:	431c      	orrs	r4, r3
 80017a4:	0324      	lsls	r4, r4, #12
 80017a6:	9e02      	ldr	r6, [sp, #8]
 80017a8:	4b01      	ldr	r3, [pc, #4]	@ (80017b0 <__aeabi_ddiv+0x21c>)
 80017aa:	0b24      	lsrs	r4, r4, #12
 80017ac:	e75e      	b.n	800166c <__aeabi_ddiv+0xd8>
 80017ae:	46c0      	nop			@ (mov r8, r8)
 80017b0:	000007ff 	.word	0x000007ff
 80017b4:	fffffc01 	.word	0xfffffc01
 80017b8:	0800bfb8 	.word	0x0800bfb8
 80017bc:	fffff801 	.word	0xfffff801
 80017c0:	000003f3 	.word	0x000003f3
 80017c4:	fffffc0d 	.word	0xfffffc0d
 80017c8:	45cb      	cmp	fp, r9
 80017ca:	d200      	bcs.n	80017ce <__aeabi_ddiv+0x23a>
 80017cc:	e0f8      	b.n	80019c0 <__aeabi_ddiv+0x42c>
 80017ce:	d100      	bne.n	80017d2 <__aeabi_ddiv+0x23e>
 80017d0:	e0f3      	b.n	80019ba <__aeabi_ddiv+0x426>
 80017d2:	2301      	movs	r3, #1
 80017d4:	425b      	negs	r3, r3
 80017d6:	469c      	mov	ip, r3
 80017d8:	4644      	mov	r4, r8
 80017da:	4648      	mov	r0, r9
 80017dc:	2500      	movs	r5, #0
 80017de:	44e2      	add	sl, ip
 80017e0:	465b      	mov	r3, fp
 80017e2:	0e17      	lsrs	r7, r2, #24
 80017e4:	021b      	lsls	r3, r3, #8
 80017e6:	431f      	orrs	r7, r3
 80017e8:	0c19      	lsrs	r1, r3, #16
 80017ea:	043b      	lsls	r3, r7, #16
 80017ec:	0212      	lsls	r2, r2, #8
 80017ee:	9700      	str	r7, [sp, #0]
 80017f0:	0c1f      	lsrs	r7, r3, #16
 80017f2:	4691      	mov	r9, r2
 80017f4:	9102      	str	r1, [sp, #8]
 80017f6:	9703      	str	r7, [sp, #12]
 80017f8:	f7fe fd26 	bl	8000248 <__aeabi_uidivmod>
 80017fc:	0002      	movs	r2, r0
 80017fe:	437a      	muls	r2, r7
 8001800:	040b      	lsls	r3, r1, #16
 8001802:	0c21      	lsrs	r1, r4, #16
 8001804:	4680      	mov	r8, r0
 8001806:	4319      	orrs	r1, r3
 8001808:	428a      	cmp	r2, r1
 800180a:	d909      	bls.n	8001820 <__aeabi_ddiv+0x28c>
 800180c:	9f00      	ldr	r7, [sp, #0]
 800180e:	2301      	movs	r3, #1
 8001810:	46bc      	mov	ip, r7
 8001812:	425b      	negs	r3, r3
 8001814:	4461      	add	r1, ip
 8001816:	469c      	mov	ip, r3
 8001818:	44e0      	add	r8, ip
 800181a:	428f      	cmp	r7, r1
 800181c:	d800      	bhi.n	8001820 <__aeabi_ddiv+0x28c>
 800181e:	e15c      	b.n	8001ada <__aeabi_ddiv+0x546>
 8001820:	1a88      	subs	r0, r1, r2
 8001822:	9902      	ldr	r1, [sp, #8]
 8001824:	f7fe fd10 	bl	8000248 <__aeabi_uidivmod>
 8001828:	9a03      	ldr	r2, [sp, #12]
 800182a:	0424      	lsls	r4, r4, #16
 800182c:	4342      	muls	r2, r0
 800182e:	0409      	lsls	r1, r1, #16
 8001830:	0c24      	lsrs	r4, r4, #16
 8001832:	0003      	movs	r3, r0
 8001834:	430c      	orrs	r4, r1
 8001836:	42a2      	cmp	r2, r4
 8001838:	d906      	bls.n	8001848 <__aeabi_ddiv+0x2b4>
 800183a:	9900      	ldr	r1, [sp, #0]
 800183c:	3b01      	subs	r3, #1
 800183e:	468c      	mov	ip, r1
 8001840:	4464      	add	r4, ip
 8001842:	42a1      	cmp	r1, r4
 8001844:	d800      	bhi.n	8001848 <__aeabi_ddiv+0x2b4>
 8001846:	e142      	b.n	8001ace <__aeabi_ddiv+0x53a>
 8001848:	1aa0      	subs	r0, r4, r2
 800184a:	4642      	mov	r2, r8
 800184c:	0412      	lsls	r2, r2, #16
 800184e:	431a      	orrs	r2, r3
 8001850:	4693      	mov	fp, r2
 8001852:	464b      	mov	r3, r9
 8001854:	4659      	mov	r1, fp
 8001856:	0c1b      	lsrs	r3, r3, #16
 8001858:	001f      	movs	r7, r3
 800185a:	9304      	str	r3, [sp, #16]
 800185c:	040b      	lsls	r3, r1, #16
 800185e:	4649      	mov	r1, r9
 8001860:	0409      	lsls	r1, r1, #16
 8001862:	0c09      	lsrs	r1, r1, #16
 8001864:	000c      	movs	r4, r1
 8001866:	0c1b      	lsrs	r3, r3, #16
 8001868:	435c      	muls	r4, r3
 800186a:	0c12      	lsrs	r2, r2, #16
 800186c:	437b      	muls	r3, r7
 800186e:	4688      	mov	r8, r1
 8001870:	4351      	muls	r1, r2
 8001872:	437a      	muls	r2, r7
 8001874:	0c27      	lsrs	r7, r4, #16
 8001876:	46bc      	mov	ip, r7
 8001878:	185b      	adds	r3, r3, r1
 800187a:	4463      	add	r3, ip
 800187c:	4299      	cmp	r1, r3
 800187e:	d903      	bls.n	8001888 <__aeabi_ddiv+0x2f4>
 8001880:	2180      	movs	r1, #128	@ 0x80
 8001882:	0249      	lsls	r1, r1, #9
 8001884:	468c      	mov	ip, r1
 8001886:	4462      	add	r2, ip
 8001888:	0c19      	lsrs	r1, r3, #16
 800188a:	0424      	lsls	r4, r4, #16
 800188c:	041b      	lsls	r3, r3, #16
 800188e:	0c24      	lsrs	r4, r4, #16
 8001890:	188a      	adds	r2, r1, r2
 8001892:	191c      	adds	r4, r3, r4
 8001894:	4290      	cmp	r0, r2
 8001896:	d302      	bcc.n	800189e <__aeabi_ddiv+0x30a>
 8001898:	d116      	bne.n	80018c8 <__aeabi_ddiv+0x334>
 800189a:	42a5      	cmp	r5, r4
 800189c:	d214      	bcs.n	80018c8 <__aeabi_ddiv+0x334>
 800189e:	465b      	mov	r3, fp
 80018a0:	9f00      	ldr	r7, [sp, #0]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	444d      	add	r5, r9
 80018a6:	9305      	str	r3, [sp, #20]
 80018a8:	454d      	cmp	r5, r9
 80018aa:	419b      	sbcs	r3, r3
 80018ac:	46bc      	mov	ip, r7
 80018ae:	425b      	negs	r3, r3
 80018b0:	4463      	add	r3, ip
 80018b2:	18c0      	adds	r0, r0, r3
 80018b4:	4287      	cmp	r7, r0
 80018b6:	d300      	bcc.n	80018ba <__aeabi_ddiv+0x326>
 80018b8:	e102      	b.n	8001ac0 <__aeabi_ddiv+0x52c>
 80018ba:	4282      	cmp	r2, r0
 80018bc:	d900      	bls.n	80018c0 <__aeabi_ddiv+0x32c>
 80018be:	e129      	b.n	8001b14 <__aeabi_ddiv+0x580>
 80018c0:	d100      	bne.n	80018c4 <__aeabi_ddiv+0x330>
 80018c2:	e124      	b.n	8001b0e <__aeabi_ddiv+0x57a>
 80018c4:	9b05      	ldr	r3, [sp, #20]
 80018c6:	469b      	mov	fp, r3
 80018c8:	1b2c      	subs	r4, r5, r4
 80018ca:	42a5      	cmp	r5, r4
 80018cc:	41ad      	sbcs	r5, r5
 80018ce:	9b00      	ldr	r3, [sp, #0]
 80018d0:	1a80      	subs	r0, r0, r2
 80018d2:	426d      	negs	r5, r5
 80018d4:	1b40      	subs	r0, r0, r5
 80018d6:	4283      	cmp	r3, r0
 80018d8:	d100      	bne.n	80018dc <__aeabi_ddiv+0x348>
 80018da:	e10f      	b.n	8001afc <__aeabi_ddiv+0x568>
 80018dc:	9902      	ldr	r1, [sp, #8]
 80018de:	f7fe fcb3 	bl	8000248 <__aeabi_uidivmod>
 80018e2:	9a03      	ldr	r2, [sp, #12]
 80018e4:	040b      	lsls	r3, r1, #16
 80018e6:	4342      	muls	r2, r0
 80018e8:	0c21      	lsrs	r1, r4, #16
 80018ea:	0005      	movs	r5, r0
 80018ec:	4319      	orrs	r1, r3
 80018ee:	428a      	cmp	r2, r1
 80018f0:	d900      	bls.n	80018f4 <__aeabi_ddiv+0x360>
 80018f2:	e0cb      	b.n	8001a8c <__aeabi_ddiv+0x4f8>
 80018f4:	1a88      	subs	r0, r1, r2
 80018f6:	9902      	ldr	r1, [sp, #8]
 80018f8:	f7fe fca6 	bl	8000248 <__aeabi_uidivmod>
 80018fc:	9a03      	ldr	r2, [sp, #12]
 80018fe:	0424      	lsls	r4, r4, #16
 8001900:	4342      	muls	r2, r0
 8001902:	0409      	lsls	r1, r1, #16
 8001904:	0c24      	lsrs	r4, r4, #16
 8001906:	0003      	movs	r3, r0
 8001908:	430c      	orrs	r4, r1
 800190a:	42a2      	cmp	r2, r4
 800190c:	d900      	bls.n	8001910 <__aeabi_ddiv+0x37c>
 800190e:	e0ca      	b.n	8001aa6 <__aeabi_ddiv+0x512>
 8001910:	4641      	mov	r1, r8
 8001912:	1aa4      	subs	r4, r4, r2
 8001914:	042a      	lsls	r2, r5, #16
 8001916:	431a      	orrs	r2, r3
 8001918:	9f04      	ldr	r7, [sp, #16]
 800191a:	0413      	lsls	r3, r2, #16
 800191c:	0c1b      	lsrs	r3, r3, #16
 800191e:	4359      	muls	r1, r3
 8001920:	4640      	mov	r0, r8
 8001922:	437b      	muls	r3, r7
 8001924:	469c      	mov	ip, r3
 8001926:	0c15      	lsrs	r5, r2, #16
 8001928:	4368      	muls	r0, r5
 800192a:	0c0b      	lsrs	r3, r1, #16
 800192c:	4484      	add	ip, r0
 800192e:	4463      	add	r3, ip
 8001930:	437d      	muls	r5, r7
 8001932:	4298      	cmp	r0, r3
 8001934:	d903      	bls.n	800193e <__aeabi_ddiv+0x3aa>
 8001936:	2080      	movs	r0, #128	@ 0x80
 8001938:	0240      	lsls	r0, r0, #9
 800193a:	4684      	mov	ip, r0
 800193c:	4465      	add	r5, ip
 800193e:	0c18      	lsrs	r0, r3, #16
 8001940:	0409      	lsls	r1, r1, #16
 8001942:	041b      	lsls	r3, r3, #16
 8001944:	0c09      	lsrs	r1, r1, #16
 8001946:	1940      	adds	r0, r0, r5
 8001948:	185b      	adds	r3, r3, r1
 800194a:	4284      	cmp	r4, r0
 800194c:	d327      	bcc.n	800199e <__aeabi_ddiv+0x40a>
 800194e:	d023      	beq.n	8001998 <__aeabi_ddiv+0x404>
 8001950:	2301      	movs	r3, #1
 8001952:	0035      	movs	r5, r6
 8001954:	431a      	orrs	r2, r3
 8001956:	4b94      	ldr	r3, [pc, #592]	@ (8001ba8 <__aeabi_ddiv+0x614>)
 8001958:	4453      	add	r3, sl
 800195a:	2b00      	cmp	r3, #0
 800195c:	dd60      	ble.n	8001a20 <__aeabi_ddiv+0x48c>
 800195e:	0751      	lsls	r1, r2, #29
 8001960:	d000      	beq.n	8001964 <__aeabi_ddiv+0x3d0>
 8001962:	e086      	b.n	8001a72 <__aeabi_ddiv+0x4de>
 8001964:	002e      	movs	r6, r5
 8001966:	08d1      	lsrs	r1, r2, #3
 8001968:	465a      	mov	r2, fp
 800196a:	01d2      	lsls	r2, r2, #7
 800196c:	d506      	bpl.n	800197c <__aeabi_ddiv+0x3e8>
 800196e:	465a      	mov	r2, fp
 8001970:	4b8e      	ldr	r3, [pc, #568]	@ (8001bac <__aeabi_ddiv+0x618>)
 8001972:	401a      	ands	r2, r3
 8001974:	2380      	movs	r3, #128	@ 0x80
 8001976:	4693      	mov	fp, r2
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	4453      	add	r3, sl
 800197c:	4a8c      	ldr	r2, [pc, #560]	@ (8001bb0 <__aeabi_ddiv+0x61c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	dd00      	ble.n	8001984 <__aeabi_ddiv+0x3f0>
 8001982:	e680      	b.n	8001686 <__aeabi_ddiv+0xf2>
 8001984:	465a      	mov	r2, fp
 8001986:	0752      	lsls	r2, r2, #29
 8001988:	430a      	orrs	r2, r1
 800198a:	4690      	mov	r8, r2
 800198c:	465a      	mov	r2, fp
 800198e:	055b      	lsls	r3, r3, #21
 8001990:	0254      	lsls	r4, r2, #9
 8001992:	0b24      	lsrs	r4, r4, #12
 8001994:	0d5b      	lsrs	r3, r3, #21
 8001996:	e669      	b.n	800166c <__aeabi_ddiv+0xd8>
 8001998:	0035      	movs	r5, r6
 800199a:	2b00      	cmp	r3, #0
 800199c:	d0db      	beq.n	8001956 <__aeabi_ddiv+0x3c2>
 800199e:	9d00      	ldr	r5, [sp, #0]
 80019a0:	1e51      	subs	r1, r2, #1
 80019a2:	46ac      	mov	ip, r5
 80019a4:	4464      	add	r4, ip
 80019a6:	42ac      	cmp	r4, r5
 80019a8:	d200      	bcs.n	80019ac <__aeabi_ddiv+0x418>
 80019aa:	e09e      	b.n	8001aea <__aeabi_ddiv+0x556>
 80019ac:	4284      	cmp	r4, r0
 80019ae:	d200      	bcs.n	80019b2 <__aeabi_ddiv+0x41e>
 80019b0:	e0e1      	b.n	8001b76 <__aeabi_ddiv+0x5e2>
 80019b2:	d100      	bne.n	80019b6 <__aeabi_ddiv+0x422>
 80019b4:	e0ee      	b.n	8001b94 <__aeabi_ddiv+0x600>
 80019b6:	000a      	movs	r2, r1
 80019b8:	e7ca      	b.n	8001950 <__aeabi_ddiv+0x3bc>
 80019ba:	4542      	cmp	r2, r8
 80019bc:	d900      	bls.n	80019c0 <__aeabi_ddiv+0x42c>
 80019be:	e708      	b.n	80017d2 <__aeabi_ddiv+0x23e>
 80019c0:	464b      	mov	r3, r9
 80019c2:	07dc      	lsls	r4, r3, #31
 80019c4:	0858      	lsrs	r0, r3, #1
 80019c6:	4643      	mov	r3, r8
 80019c8:	085b      	lsrs	r3, r3, #1
 80019ca:	431c      	orrs	r4, r3
 80019cc:	4643      	mov	r3, r8
 80019ce:	07dd      	lsls	r5, r3, #31
 80019d0:	e706      	b.n	80017e0 <__aeabi_ddiv+0x24c>
 80019d2:	f001 fa3b 	bl	8002e4c <__clzsi2>
 80019d6:	2315      	movs	r3, #21
 80019d8:	469c      	mov	ip, r3
 80019da:	4484      	add	ip, r0
 80019dc:	0002      	movs	r2, r0
 80019de:	4663      	mov	r3, ip
 80019e0:	3220      	adds	r2, #32
 80019e2:	2b1c      	cmp	r3, #28
 80019e4:	dc00      	bgt.n	80019e8 <__aeabi_ddiv+0x454>
 80019e6:	e692      	b.n	800170e <__aeabi_ddiv+0x17a>
 80019e8:	0023      	movs	r3, r4
 80019ea:	3808      	subs	r0, #8
 80019ec:	4083      	lsls	r3, r0
 80019ee:	4699      	mov	r9, r3
 80019f0:	2300      	movs	r3, #0
 80019f2:	4698      	mov	r8, r3
 80019f4:	e69a      	b.n	800172c <__aeabi_ddiv+0x198>
 80019f6:	f001 fa29 	bl	8002e4c <__clzsi2>
 80019fa:	0002      	movs	r2, r0
 80019fc:	0003      	movs	r3, r0
 80019fe:	3215      	adds	r2, #21
 8001a00:	3320      	adds	r3, #32
 8001a02:	2a1c      	cmp	r2, #28
 8001a04:	dc00      	bgt.n	8001a08 <__aeabi_ddiv+0x474>
 8001a06:	e65f      	b.n	80016c8 <__aeabi_ddiv+0x134>
 8001a08:	9900      	ldr	r1, [sp, #0]
 8001a0a:	3808      	subs	r0, #8
 8001a0c:	4081      	lsls	r1, r0
 8001a0e:	2200      	movs	r2, #0
 8001a10:	468b      	mov	fp, r1
 8001a12:	e666      	b.n	80016e2 <__aeabi_ddiv+0x14e>
 8001a14:	2200      	movs	r2, #0
 8001a16:	002e      	movs	r6, r5
 8001a18:	2400      	movs	r4, #0
 8001a1a:	4690      	mov	r8, r2
 8001a1c:	4b65      	ldr	r3, [pc, #404]	@ (8001bb4 <__aeabi_ddiv+0x620>)
 8001a1e:	e625      	b.n	800166c <__aeabi_ddiv+0xd8>
 8001a20:	002e      	movs	r6, r5
 8001a22:	2101      	movs	r1, #1
 8001a24:	1ac9      	subs	r1, r1, r3
 8001a26:	2938      	cmp	r1, #56	@ 0x38
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_ddiv+0x498>
 8001a2a:	e61b      	b.n	8001664 <__aeabi_ddiv+0xd0>
 8001a2c:	291f      	cmp	r1, #31
 8001a2e:	dc7e      	bgt.n	8001b2e <__aeabi_ddiv+0x59a>
 8001a30:	4861      	ldr	r0, [pc, #388]	@ (8001bb8 <__aeabi_ddiv+0x624>)
 8001a32:	0014      	movs	r4, r2
 8001a34:	4450      	add	r0, sl
 8001a36:	465b      	mov	r3, fp
 8001a38:	4082      	lsls	r2, r0
 8001a3a:	4083      	lsls	r3, r0
 8001a3c:	40cc      	lsrs	r4, r1
 8001a3e:	1e50      	subs	r0, r2, #1
 8001a40:	4182      	sbcs	r2, r0
 8001a42:	4323      	orrs	r3, r4
 8001a44:	431a      	orrs	r2, r3
 8001a46:	465b      	mov	r3, fp
 8001a48:	40cb      	lsrs	r3, r1
 8001a4a:	0751      	lsls	r1, r2, #29
 8001a4c:	d009      	beq.n	8001a62 <__aeabi_ddiv+0x4ce>
 8001a4e:	210f      	movs	r1, #15
 8001a50:	4011      	ands	r1, r2
 8001a52:	2904      	cmp	r1, #4
 8001a54:	d005      	beq.n	8001a62 <__aeabi_ddiv+0x4ce>
 8001a56:	1d11      	adds	r1, r2, #4
 8001a58:	4291      	cmp	r1, r2
 8001a5a:	4192      	sbcs	r2, r2
 8001a5c:	4252      	negs	r2, r2
 8001a5e:	189b      	adds	r3, r3, r2
 8001a60:	000a      	movs	r2, r1
 8001a62:	0219      	lsls	r1, r3, #8
 8001a64:	d400      	bmi.n	8001a68 <__aeabi_ddiv+0x4d4>
 8001a66:	e09b      	b.n	8001ba0 <__aeabi_ddiv+0x60c>
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	2400      	movs	r4, #0
 8001a6e:	4690      	mov	r8, r2
 8001a70:	e5fc      	b.n	800166c <__aeabi_ddiv+0xd8>
 8001a72:	210f      	movs	r1, #15
 8001a74:	4011      	ands	r1, r2
 8001a76:	2904      	cmp	r1, #4
 8001a78:	d100      	bne.n	8001a7c <__aeabi_ddiv+0x4e8>
 8001a7a:	e773      	b.n	8001964 <__aeabi_ddiv+0x3d0>
 8001a7c:	1d11      	adds	r1, r2, #4
 8001a7e:	4291      	cmp	r1, r2
 8001a80:	4192      	sbcs	r2, r2
 8001a82:	4252      	negs	r2, r2
 8001a84:	002e      	movs	r6, r5
 8001a86:	08c9      	lsrs	r1, r1, #3
 8001a88:	4493      	add	fp, r2
 8001a8a:	e76d      	b.n	8001968 <__aeabi_ddiv+0x3d4>
 8001a8c:	9b00      	ldr	r3, [sp, #0]
 8001a8e:	3d01      	subs	r5, #1
 8001a90:	469c      	mov	ip, r3
 8001a92:	4461      	add	r1, ip
 8001a94:	428b      	cmp	r3, r1
 8001a96:	d900      	bls.n	8001a9a <__aeabi_ddiv+0x506>
 8001a98:	e72c      	b.n	80018f4 <__aeabi_ddiv+0x360>
 8001a9a:	428a      	cmp	r2, r1
 8001a9c:	d800      	bhi.n	8001aa0 <__aeabi_ddiv+0x50c>
 8001a9e:	e729      	b.n	80018f4 <__aeabi_ddiv+0x360>
 8001aa0:	1e85      	subs	r5, r0, #2
 8001aa2:	4461      	add	r1, ip
 8001aa4:	e726      	b.n	80018f4 <__aeabi_ddiv+0x360>
 8001aa6:	9900      	ldr	r1, [sp, #0]
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	468c      	mov	ip, r1
 8001aac:	4464      	add	r4, ip
 8001aae:	42a1      	cmp	r1, r4
 8001ab0:	d900      	bls.n	8001ab4 <__aeabi_ddiv+0x520>
 8001ab2:	e72d      	b.n	8001910 <__aeabi_ddiv+0x37c>
 8001ab4:	42a2      	cmp	r2, r4
 8001ab6:	d800      	bhi.n	8001aba <__aeabi_ddiv+0x526>
 8001ab8:	e72a      	b.n	8001910 <__aeabi_ddiv+0x37c>
 8001aba:	1e83      	subs	r3, r0, #2
 8001abc:	4464      	add	r4, ip
 8001abe:	e727      	b.n	8001910 <__aeabi_ddiv+0x37c>
 8001ac0:	4287      	cmp	r7, r0
 8001ac2:	d000      	beq.n	8001ac6 <__aeabi_ddiv+0x532>
 8001ac4:	e6fe      	b.n	80018c4 <__aeabi_ddiv+0x330>
 8001ac6:	45a9      	cmp	r9, r5
 8001ac8:	d900      	bls.n	8001acc <__aeabi_ddiv+0x538>
 8001aca:	e6fb      	b.n	80018c4 <__aeabi_ddiv+0x330>
 8001acc:	e6f5      	b.n	80018ba <__aeabi_ddiv+0x326>
 8001ace:	42a2      	cmp	r2, r4
 8001ad0:	d800      	bhi.n	8001ad4 <__aeabi_ddiv+0x540>
 8001ad2:	e6b9      	b.n	8001848 <__aeabi_ddiv+0x2b4>
 8001ad4:	1e83      	subs	r3, r0, #2
 8001ad6:	4464      	add	r4, ip
 8001ad8:	e6b6      	b.n	8001848 <__aeabi_ddiv+0x2b4>
 8001ada:	428a      	cmp	r2, r1
 8001adc:	d800      	bhi.n	8001ae0 <__aeabi_ddiv+0x54c>
 8001ade:	e69f      	b.n	8001820 <__aeabi_ddiv+0x28c>
 8001ae0:	46bc      	mov	ip, r7
 8001ae2:	1e83      	subs	r3, r0, #2
 8001ae4:	4698      	mov	r8, r3
 8001ae6:	4461      	add	r1, ip
 8001ae8:	e69a      	b.n	8001820 <__aeabi_ddiv+0x28c>
 8001aea:	000a      	movs	r2, r1
 8001aec:	4284      	cmp	r4, r0
 8001aee:	d000      	beq.n	8001af2 <__aeabi_ddiv+0x55e>
 8001af0:	e72e      	b.n	8001950 <__aeabi_ddiv+0x3bc>
 8001af2:	454b      	cmp	r3, r9
 8001af4:	d000      	beq.n	8001af8 <__aeabi_ddiv+0x564>
 8001af6:	e72b      	b.n	8001950 <__aeabi_ddiv+0x3bc>
 8001af8:	0035      	movs	r5, r6
 8001afa:	e72c      	b.n	8001956 <__aeabi_ddiv+0x3c2>
 8001afc:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba8 <__aeabi_ddiv+0x614>)
 8001afe:	4a2f      	ldr	r2, [pc, #188]	@ (8001bbc <__aeabi_ddiv+0x628>)
 8001b00:	4453      	add	r3, sl
 8001b02:	4592      	cmp	sl, r2
 8001b04:	db43      	blt.n	8001b8e <__aeabi_ddiv+0x5fa>
 8001b06:	2201      	movs	r2, #1
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4493      	add	fp, r2
 8001b0c:	e72c      	b.n	8001968 <__aeabi_ddiv+0x3d4>
 8001b0e:	42ac      	cmp	r4, r5
 8001b10:	d800      	bhi.n	8001b14 <__aeabi_ddiv+0x580>
 8001b12:	e6d7      	b.n	80018c4 <__aeabi_ddiv+0x330>
 8001b14:	2302      	movs	r3, #2
 8001b16:	425b      	negs	r3, r3
 8001b18:	469c      	mov	ip, r3
 8001b1a:	9900      	ldr	r1, [sp, #0]
 8001b1c:	444d      	add	r5, r9
 8001b1e:	454d      	cmp	r5, r9
 8001b20:	419b      	sbcs	r3, r3
 8001b22:	44e3      	add	fp, ip
 8001b24:	468c      	mov	ip, r1
 8001b26:	425b      	negs	r3, r3
 8001b28:	4463      	add	r3, ip
 8001b2a:	18c0      	adds	r0, r0, r3
 8001b2c:	e6cc      	b.n	80018c8 <__aeabi_ddiv+0x334>
 8001b2e:	201f      	movs	r0, #31
 8001b30:	4240      	negs	r0, r0
 8001b32:	1ac3      	subs	r3, r0, r3
 8001b34:	4658      	mov	r0, fp
 8001b36:	40d8      	lsrs	r0, r3
 8001b38:	2920      	cmp	r1, #32
 8001b3a:	d004      	beq.n	8001b46 <__aeabi_ddiv+0x5b2>
 8001b3c:	4659      	mov	r1, fp
 8001b3e:	4b20      	ldr	r3, [pc, #128]	@ (8001bc0 <__aeabi_ddiv+0x62c>)
 8001b40:	4453      	add	r3, sl
 8001b42:	4099      	lsls	r1, r3
 8001b44:	430a      	orrs	r2, r1
 8001b46:	1e53      	subs	r3, r2, #1
 8001b48:	419a      	sbcs	r2, r3
 8001b4a:	2307      	movs	r3, #7
 8001b4c:	0019      	movs	r1, r3
 8001b4e:	4302      	orrs	r2, r0
 8001b50:	2400      	movs	r4, #0
 8001b52:	4011      	ands	r1, r2
 8001b54:	4213      	tst	r3, r2
 8001b56:	d009      	beq.n	8001b6c <__aeabi_ddiv+0x5d8>
 8001b58:	3308      	adds	r3, #8
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b04      	cmp	r3, #4
 8001b5e:	d01d      	beq.n	8001b9c <__aeabi_ddiv+0x608>
 8001b60:	1d13      	adds	r3, r2, #4
 8001b62:	4293      	cmp	r3, r2
 8001b64:	4189      	sbcs	r1, r1
 8001b66:	001a      	movs	r2, r3
 8001b68:	4249      	negs	r1, r1
 8001b6a:	0749      	lsls	r1, r1, #29
 8001b6c:	08d2      	lsrs	r2, r2, #3
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	4690      	mov	r8, r2
 8001b72:	2300      	movs	r3, #0
 8001b74:	e57a      	b.n	800166c <__aeabi_ddiv+0xd8>
 8001b76:	4649      	mov	r1, r9
 8001b78:	9f00      	ldr	r7, [sp, #0]
 8001b7a:	004d      	lsls	r5, r1, #1
 8001b7c:	454d      	cmp	r5, r9
 8001b7e:	4189      	sbcs	r1, r1
 8001b80:	46bc      	mov	ip, r7
 8001b82:	4249      	negs	r1, r1
 8001b84:	4461      	add	r1, ip
 8001b86:	46a9      	mov	r9, r5
 8001b88:	3a02      	subs	r2, #2
 8001b8a:	1864      	adds	r4, r4, r1
 8001b8c:	e7ae      	b.n	8001aec <__aeabi_ddiv+0x558>
 8001b8e:	2201      	movs	r2, #1
 8001b90:	4252      	negs	r2, r2
 8001b92:	e746      	b.n	8001a22 <__aeabi_ddiv+0x48e>
 8001b94:	4599      	cmp	r9, r3
 8001b96:	d3ee      	bcc.n	8001b76 <__aeabi_ddiv+0x5e2>
 8001b98:	000a      	movs	r2, r1
 8001b9a:	e7aa      	b.n	8001af2 <__aeabi_ddiv+0x55e>
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	e7e5      	b.n	8001b6c <__aeabi_ddiv+0x5d8>
 8001ba0:	0759      	lsls	r1, r3, #29
 8001ba2:	025b      	lsls	r3, r3, #9
 8001ba4:	0b1c      	lsrs	r4, r3, #12
 8001ba6:	e7e1      	b.n	8001b6c <__aeabi_ddiv+0x5d8>
 8001ba8:	000003ff 	.word	0x000003ff
 8001bac:	feffffff 	.word	0xfeffffff
 8001bb0:	000007fe 	.word	0x000007fe
 8001bb4:	000007ff 	.word	0x000007ff
 8001bb8:	0000041e 	.word	0x0000041e
 8001bbc:	fffffc02 	.word	0xfffffc02
 8001bc0:	0000043e 	.word	0x0000043e

08001bc4 <__eqdf2>:
 8001bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bc6:	4657      	mov	r7, sl
 8001bc8:	46de      	mov	lr, fp
 8001bca:	464e      	mov	r6, r9
 8001bcc:	4645      	mov	r5, r8
 8001bce:	b5e0      	push	{r5, r6, r7, lr}
 8001bd0:	000d      	movs	r5, r1
 8001bd2:	0004      	movs	r4, r0
 8001bd4:	0fe8      	lsrs	r0, r5, #31
 8001bd6:	4683      	mov	fp, r0
 8001bd8:	0309      	lsls	r1, r1, #12
 8001bda:	0fd8      	lsrs	r0, r3, #31
 8001bdc:	0b09      	lsrs	r1, r1, #12
 8001bde:	4682      	mov	sl, r0
 8001be0:	4819      	ldr	r0, [pc, #100]	@ (8001c48 <__eqdf2+0x84>)
 8001be2:	468c      	mov	ip, r1
 8001be4:	031f      	lsls	r7, r3, #12
 8001be6:	0069      	lsls	r1, r5, #1
 8001be8:	005e      	lsls	r6, r3, #1
 8001bea:	0d49      	lsrs	r1, r1, #21
 8001bec:	0b3f      	lsrs	r7, r7, #12
 8001bee:	0d76      	lsrs	r6, r6, #21
 8001bf0:	4281      	cmp	r1, r0
 8001bf2:	d018      	beq.n	8001c26 <__eqdf2+0x62>
 8001bf4:	4286      	cmp	r6, r0
 8001bf6:	d00f      	beq.n	8001c18 <__eqdf2+0x54>
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	42b1      	cmp	r1, r6
 8001bfc:	d10d      	bne.n	8001c1a <__eqdf2+0x56>
 8001bfe:	45bc      	cmp	ip, r7
 8001c00:	d10b      	bne.n	8001c1a <__eqdf2+0x56>
 8001c02:	4294      	cmp	r4, r2
 8001c04:	d109      	bne.n	8001c1a <__eqdf2+0x56>
 8001c06:	45d3      	cmp	fp, sl
 8001c08:	d01c      	beq.n	8001c44 <__eqdf2+0x80>
 8001c0a:	2900      	cmp	r1, #0
 8001c0c:	d105      	bne.n	8001c1a <__eqdf2+0x56>
 8001c0e:	4660      	mov	r0, ip
 8001c10:	4320      	orrs	r0, r4
 8001c12:	1e43      	subs	r3, r0, #1
 8001c14:	4198      	sbcs	r0, r3
 8001c16:	e000      	b.n	8001c1a <__eqdf2+0x56>
 8001c18:	2001      	movs	r0, #1
 8001c1a:	bcf0      	pop	{r4, r5, r6, r7}
 8001c1c:	46bb      	mov	fp, r7
 8001c1e:	46b2      	mov	sl, r6
 8001c20:	46a9      	mov	r9, r5
 8001c22:	46a0      	mov	r8, r4
 8001c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c26:	2001      	movs	r0, #1
 8001c28:	428e      	cmp	r6, r1
 8001c2a:	d1f6      	bne.n	8001c1a <__eqdf2+0x56>
 8001c2c:	4661      	mov	r1, ip
 8001c2e:	4339      	orrs	r1, r7
 8001c30:	000f      	movs	r7, r1
 8001c32:	4317      	orrs	r7, r2
 8001c34:	4327      	orrs	r7, r4
 8001c36:	d1f0      	bne.n	8001c1a <__eqdf2+0x56>
 8001c38:	465b      	mov	r3, fp
 8001c3a:	4652      	mov	r2, sl
 8001c3c:	1a98      	subs	r0, r3, r2
 8001c3e:	1e43      	subs	r3, r0, #1
 8001c40:	4198      	sbcs	r0, r3
 8001c42:	e7ea      	b.n	8001c1a <__eqdf2+0x56>
 8001c44:	2000      	movs	r0, #0
 8001c46:	e7e8      	b.n	8001c1a <__eqdf2+0x56>
 8001c48:	000007ff 	.word	0x000007ff

08001c4c <__gedf2>:
 8001c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c4e:	4657      	mov	r7, sl
 8001c50:	464e      	mov	r6, r9
 8001c52:	4645      	mov	r5, r8
 8001c54:	46de      	mov	lr, fp
 8001c56:	b5e0      	push	{r5, r6, r7, lr}
 8001c58:	000d      	movs	r5, r1
 8001c5a:	030e      	lsls	r6, r1, #12
 8001c5c:	0049      	lsls	r1, r1, #1
 8001c5e:	0d49      	lsrs	r1, r1, #21
 8001c60:	468a      	mov	sl, r1
 8001c62:	0fdf      	lsrs	r7, r3, #31
 8001c64:	0fe9      	lsrs	r1, r5, #31
 8001c66:	46bc      	mov	ip, r7
 8001c68:	b083      	sub	sp, #12
 8001c6a:	4f2f      	ldr	r7, [pc, #188]	@ (8001d28 <__gedf2+0xdc>)
 8001c6c:	0004      	movs	r4, r0
 8001c6e:	4680      	mov	r8, r0
 8001c70:	9101      	str	r1, [sp, #4]
 8001c72:	0058      	lsls	r0, r3, #1
 8001c74:	0319      	lsls	r1, r3, #12
 8001c76:	4691      	mov	r9, r2
 8001c78:	0b36      	lsrs	r6, r6, #12
 8001c7a:	0b09      	lsrs	r1, r1, #12
 8001c7c:	0d40      	lsrs	r0, r0, #21
 8001c7e:	45ba      	cmp	sl, r7
 8001c80:	d01d      	beq.n	8001cbe <__gedf2+0x72>
 8001c82:	42b8      	cmp	r0, r7
 8001c84:	d00d      	beq.n	8001ca2 <__gedf2+0x56>
 8001c86:	4657      	mov	r7, sl
 8001c88:	2f00      	cmp	r7, #0
 8001c8a:	d12a      	bne.n	8001ce2 <__gedf2+0x96>
 8001c8c:	4334      	orrs	r4, r6
 8001c8e:	2800      	cmp	r0, #0
 8001c90:	d124      	bne.n	8001cdc <__gedf2+0x90>
 8001c92:	430a      	orrs	r2, r1
 8001c94:	d036      	beq.n	8001d04 <__gedf2+0xb8>
 8001c96:	2c00      	cmp	r4, #0
 8001c98:	d141      	bne.n	8001d1e <__gedf2+0xd2>
 8001c9a:	4663      	mov	r3, ip
 8001c9c:	0058      	lsls	r0, r3, #1
 8001c9e:	3801      	subs	r0, #1
 8001ca0:	e015      	b.n	8001cce <__gedf2+0x82>
 8001ca2:	4311      	orrs	r1, r2
 8001ca4:	d138      	bne.n	8001d18 <__gedf2+0xcc>
 8001ca6:	4653      	mov	r3, sl
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d101      	bne.n	8001cb0 <__gedf2+0x64>
 8001cac:	4326      	orrs	r6, r4
 8001cae:	d0f4      	beq.n	8001c9a <__gedf2+0x4e>
 8001cb0:	9b01      	ldr	r3, [sp, #4]
 8001cb2:	4563      	cmp	r3, ip
 8001cb4:	d107      	bne.n	8001cc6 <__gedf2+0x7a>
 8001cb6:	9b01      	ldr	r3, [sp, #4]
 8001cb8:	0058      	lsls	r0, r3, #1
 8001cba:	3801      	subs	r0, #1
 8001cbc:	e007      	b.n	8001cce <__gedf2+0x82>
 8001cbe:	4326      	orrs	r6, r4
 8001cc0:	d12a      	bne.n	8001d18 <__gedf2+0xcc>
 8001cc2:	4550      	cmp	r0, sl
 8001cc4:	d021      	beq.n	8001d0a <__gedf2+0xbe>
 8001cc6:	2001      	movs	r0, #1
 8001cc8:	9b01      	ldr	r3, [sp, #4]
 8001cca:	425f      	negs	r7, r3
 8001ccc:	4338      	orrs	r0, r7
 8001cce:	b003      	add	sp, #12
 8001cd0:	bcf0      	pop	{r4, r5, r6, r7}
 8001cd2:	46bb      	mov	fp, r7
 8001cd4:	46b2      	mov	sl, r6
 8001cd6:	46a9      	mov	r9, r5
 8001cd8:	46a0      	mov	r8, r4
 8001cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cdc:	2c00      	cmp	r4, #0
 8001cde:	d0dc      	beq.n	8001c9a <__gedf2+0x4e>
 8001ce0:	e7e6      	b.n	8001cb0 <__gedf2+0x64>
 8001ce2:	2800      	cmp	r0, #0
 8001ce4:	d0ef      	beq.n	8001cc6 <__gedf2+0x7a>
 8001ce6:	9b01      	ldr	r3, [sp, #4]
 8001ce8:	4563      	cmp	r3, ip
 8001cea:	d1ec      	bne.n	8001cc6 <__gedf2+0x7a>
 8001cec:	4582      	cmp	sl, r0
 8001cee:	dcea      	bgt.n	8001cc6 <__gedf2+0x7a>
 8001cf0:	dbe1      	blt.n	8001cb6 <__gedf2+0x6a>
 8001cf2:	428e      	cmp	r6, r1
 8001cf4:	d8e7      	bhi.n	8001cc6 <__gedf2+0x7a>
 8001cf6:	d1de      	bne.n	8001cb6 <__gedf2+0x6a>
 8001cf8:	45c8      	cmp	r8, r9
 8001cfa:	d8e4      	bhi.n	8001cc6 <__gedf2+0x7a>
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	45c8      	cmp	r8, r9
 8001d00:	d2e5      	bcs.n	8001cce <__gedf2+0x82>
 8001d02:	e7d8      	b.n	8001cb6 <__gedf2+0x6a>
 8001d04:	2c00      	cmp	r4, #0
 8001d06:	d0e2      	beq.n	8001cce <__gedf2+0x82>
 8001d08:	e7dd      	b.n	8001cc6 <__gedf2+0x7a>
 8001d0a:	4311      	orrs	r1, r2
 8001d0c:	d104      	bne.n	8001d18 <__gedf2+0xcc>
 8001d0e:	9b01      	ldr	r3, [sp, #4]
 8001d10:	4563      	cmp	r3, ip
 8001d12:	d1d8      	bne.n	8001cc6 <__gedf2+0x7a>
 8001d14:	2000      	movs	r0, #0
 8001d16:	e7da      	b.n	8001cce <__gedf2+0x82>
 8001d18:	2002      	movs	r0, #2
 8001d1a:	4240      	negs	r0, r0
 8001d1c:	e7d7      	b.n	8001cce <__gedf2+0x82>
 8001d1e:	9b01      	ldr	r3, [sp, #4]
 8001d20:	4563      	cmp	r3, ip
 8001d22:	d0e6      	beq.n	8001cf2 <__gedf2+0xa6>
 8001d24:	e7cf      	b.n	8001cc6 <__gedf2+0x7a>
 8001d26:	46c0      	nop			@ (mov r8, r8)
 8001d28:	000007ff 	.word	0x000007ff

08001d2c <__ledf2>:
 8001d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d2e:	4657      	mov	r7, sl
 8001d30:	464e      	mov	r6, r9
 8001d32:	4645      	mov	r5, r8
 8001d34:	46de      	mov	lr, fp
 8001d36:	b5e0      	push	{r5, r6, r7, lr}
 8001d38:	000d      	movs	r5, r1
 8001d3a:	030e      	lsls	r6, r1, #12
 8001d3c:	0049      	lsls	r1, r1, #1
 8001d3e:	0d49      	lsrs	r1, r1, #21
 8001d40:	468a      	mov	sl, r1
 8001d42:	0fdf      	lsrs	r7, r3, #31
 8001d44:	0fe9      	lsrs	r1, r5, #31
 8001d46:	46bc      	mov	ip, r7
 8001d48:	b083      	sub	sp, #12
 8001d4a:	4f2e      	ldr	r7, [pc, #184]	@ (8001e04 <__ledf2+0xd8>)
 8001d4c:	0004      	movs	r4, r0
 8001d4e:	4680      	mov	r8, r0
 8001d50:	9101      	str	r1, [sp, #4]
 8001d52:	0058      	lsls	r0, r3, #1
 8001d54:	0319      	lsls	r1, r3, #12
 8001d56:	4691      	mov	r9, r2
 8001d58:	0b36      	lsrs	r6, r6, #12
 8001d5a:	0b09      	lsrs	r1, r1, #12
 8001d5c:	0d40      	lsrs	r0, r0, #21
 8001d5e:	45ba      	cmp	sl, r7
 8001d60:	d01e      	beq.n	8001da0 <__ledf2+0x74>
 8001d62:	42b8      	cmp	r0, r7
 8001d64:	d00d      	beq.n	8001d82 <__ledf2+0x56>
 8001d66:	4657      	mov	r7, sl
 8001d68:	2f00      	cmp	r7, #0
 8001d6a:	d127      	bne.n	8001dbc <__ledf2+0x90>
 8001d6c:	4334      	orrs	r4, r6
 8001d6e:	2800      	cmp	r0, #0
 8001d70:	d133      	bne.n	8001dda <__ledf2+0xae>
 8001d72:	430a      	orrs	r2, r1
 8001d74:	d034      	beq.n	8001de0 <__ledf2+0xb4>
 8001d76:	2c00      	cmp	r4, #0
 8001d78:	d140      	bne.n	8001dfc <__ledf2+0xd0>
 8001d7a:	4663      	mov	r3, ip
 8001d7c:	0058      	lsls	r0, r3, #1
 8001d7e:	3801      	subs	r0, #1
 8001d80:	e015      	b.n	8001dae <__ledf2+0x82>
 8001d82:	4311      	orrs	r1, r2
 8001d84:	d112      	bne.n	8001dac <__ledf2+0x80>
 8001d86:	4653      	mov	r3, sl
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <__ledf2+0x64>
 8001d8c:	4326      	orrs	r6, r4
 8001d8e:	d0f4      	beq.n	8001d7a <__ledf2+0x4e>
 8001d90:	9b01      	ldr	r3, [sp, #4]
 8001d92:	4563      	cmp	r3, ip
 8001d94:	d01d      	beq.n	8001dd2 <__ledf2+0xa6>
 8001d96:	2001      	movs	r0, #1
 8001d98:	9b01      	ldr	r3, [sp, #4]
 8001d9a:	425f      	negs	r7, r3
 8001d9c:	4338      	orrs	r0, r7
 8001d9e:	e006      	b.n	8001dae <__ledf2+0x82>
 8001da0:	4326      	orrs	r6, r4
 8001da2:	d103      	bne.n	8001dac <__ledf2+0x80>
 8001da4:	4550      	cmp	r0, sl
 8001da6:	d1f6      	bne.n	8001d96 <__ledf2+0x6a>
 8001da8:	4311      	orrs	r1, r2
 8001daa:	d01c      	beq.n	8001de6 <__ledf2+0xba>
 8001dac:	2002      	movs	r0, #2
 8001dae:	b003      	add	sp, #12
 8001db0:	bcf0      	pop	{r4, r5, r6, r7}
 8001db2:	46bb      	mov	fp, r7
 8001db4:	46b2      	mov	sl, r6
 8001db6:	46a9      	mov	r9, r5
 8001db8:	46a0      	mov	r8, r4
 8001dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	d0ea      	beq.n	8001d96 <__ledf2+0x6a>
 8001dc0:	9b01      	ldr	r3, [sp, #4]
 8001dc2:	4563      	cmp	r3, ip
 8001dc4:	d1e7      	bne.n	8001d96 <__ledf2+0x6a>
 8001dc6:	4582      	cmp	sl, r0
 8001dc8:	dce5      	bgt.n	8001d96 <__ledf2+0x6a>
 8001dca:	db02      	blt.n	8001dd2 <__ledf2+0xa6>
 8001dcc:	428e      	cmp	r6, r1
 8001dce:	d8e2      	bhi.n	8001d96 <__ledf2+0x6a>
 8001dd0:	d00e      	beq.n	8001df0 <__ledf2+0xc4>
 8001dd2:	9b01      	ldr	r3, [sp, #4]
 8001dd4:	0058      	lsls	r0, r3, #1
 8001dd6:	3801      	subs	r0, #1
 8001dd8:	e7e9      	b.n	8001dae <__ledf2+0x82>
 8001dda:	2c00      	cmp	r4, #0
 8001ddc:	d0cd      	beq.n	8001d7a <__ledf2+0x4e>
 8001dde:	e7d7      	b.n	8001d90 <__ledf2+0x64>
 8001de0:	2c00      	cmp	r4, #0
 8001de2:	d0e4      	beq.n	8001dae <__ledf2+0x82>
 8001de4:	e7d7      	b.n	8001d96 <__ledf2+0x6a>
 8001de6:	9b01      	ldr	r3, [sp, #4]
 8001de8:	2000      	movs	r0, #0
 8001dea:	4563      	cmp	r3, ip
 8001dec:	d0df      	beq.n	8001dae <__ledf2+0x82>
 8001dee:	e7d2      	b.n	8001d96 <__ledf2+0x6a>
 8001df0:	45c8      	cmp	r8, r9
 8001df2:	d8d0      	bhi.n	8001d96 <__ledf2+0x6a>
 8001df4:	2000      	movs	r0, #0
 8001df6:	45c8      	cmp	r8, r9
 8001df8:	d2d9      	bcs.n	8001dae <__ledf2+0x82>
 8001dfa:	e7ea      	b.n	8001dd2 <__ledf2+0xa6>
 8001dfc:	9b01      	ldr	r3, [sp, #4]
 8001dfe:	4563      	cmp	r3, ip
 8001e00:	d0e4      	beq.n	8001dcc <__ledf2+0xa0>
 8001e02:	e7c8      	b.n	8001d96 <__ledf2+0x6a>
 8001e04:	000007ff 	.word	0x000007ff

08001e08 <__aeabi_dmul>:
 8001e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e0a:	4657      	mov	r7, sl
 8001e0c:	464e      	mov	r6, r9
 8001e0e:	46de      	mov	lr, fp
 8001e10:	4645      	mov	r5, r8
 8001e12:	b5e0      	push	{r5, r6, r7, lr}
 8001e14:	001f      	movs	r7, r3
 8001e16:	030b      	lsls	r3, r1, #12
 8001e18:	0b1b      	lsrs	r3, r3, #12
 8001e1a:	0016      	movs	r6, r2
 8001e1c:	469a      	mov	sl, r3
 8001e1e:	0fca      	lsrs	r2, r1, #31
 8001e20:	004b      	lsls	r3, r1, #1
 8001e22:	0004      	movs	r4, r0
 8001e24:	4691      	mov	r9, r2
 8001e26:	b085      	sub	sp, #20
 8001e28:	0d5b      	lsrs	r3, r3, #21
 8001e2a:	d100      	bne.n	8001e2e <__aeabi_dmul+0x26>
 8001e2c:	e1cf      	b.n	80021ce <__aeabi_dmul+0x3c6>
 8001e2e:	4acd      	ldr	r2, [pc, #820]	@ (8002164 <__aeabi_dmul+0x35c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d055      	beq.n	8001ee0 <__aeabi_dmul+0xd8>
 8001e34:	4651      	mov	r1, sl
 8001e36:	0f42      	lsrs	r2, r0, #29
 8001e38:	00c9      	lsls	r1, r1, #3
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	2180      	movs	r1, #128	@ 0x80
 8001e3e:	0409      	lsls	r1, r1, #16
 8001e40:	4311      	orrs	r1, r2
 8001e42:	00c2      	lsls	r2, r0, #3
 8001e44:	4690      	mov	r8, r2
 8001e46:	4ac8      	ldr	r2, [pc, #800]	@ (8002168 <__aeabi_dmul+0x360>)
 8001e48:	468a      	mov	sl, r1
 8001e4a:	4693      	mov	fp, r2
 8001e4c:	449b      	add	fp, r3
 8001e4e:	2300      	movs	r3, #0
 8001e50:	2500      	movs	r5, #0
 8001e52:	9302      	str	r3, [sp, #8]
 8001e54:	033c      	lsls	r4, r7, #12
 8001e56:	007b      	lsls	r3, r7, #1
 8001e58:	0ffa      	lsrs	r2, r7, #31
 8001e5a:	9601      	str	r6, [sp, #4]
 8001e5c:	0b24      	lsrs	r4, r4, #12
 8001e5e:	0d5b      	lsrs	r3, r3, #21
 8001e60:	9200      	str	r2, [sp, #0]
 8001e62:	d100      	bne.n	8001e66 <__aeabi_dmul+0x5e>
 8001e64:	e188      	b.n	8002178 <__aeabi_dmul+0x370>
 8001e66:	4abf      	ldr	r2, [pc, #764]	@ (8002164 <__aeabi_dmul+0x35c>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d100      	bne.n	8001e6e <__aeabi_dmul+0x66>
 8001e6c:	e092      	b.n	8001f94 <__aeabi_dmul+0x18c>
 8001e6e:	4abe      	ldr	r2, [pc, #760]	@ (8002168 <__aeabi_dmul+0x360>)
 8001e70:	4694      	mov	ip, r2
 8001e72:	4463      	add	r3, ip
 8001e74:	449b      	add	fp, r3
 8001e76:	2d0a      	cmp	r5, #10
 8001e78:	dc42      	bgt.n	8001f00 <__aeabi_dmul+0xf8>
 8001e7a:	00e4      	lsls	r4, r4, #3
 8001e7c:	0f73      	lsrs	r3, r6, #29
 8001e7e:	4323      	orrs	r3, r4
 8001e80:	2480      	movs	r4, #128	@ 0x80
 8001e82:	4649      	mov	r1, r9
 8001e84:	0424      	lsls	r4, r4, #16
 8001e86:	431c      	orrs	r4, r3
 8001e88:	00f3      	lsls	r3, r6, #3
 8001e8a:	9301      	str	r3, [sp, #4]
 8001e8c:	9b00      	ldr	r3, [sp, #0]
 8001e8e:	2000      	movs	r0, #0
 8001e90:	4059      	eors	r1, r3
 8001e92:	b2cb      	uxtb	r3, r1
 8001e94:	9303      	str	r3, [sp, #12]
 8001e96:	2d02      	cmp	r5, #2
 8001e98:	dc00      	bgt.n	8001e9c <__aeabi_dmul+0x94>
 8001e9a:	e094      	b.n	8001fc6 <__aeabi_dmul+0x1be>
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	40ab      	lsls	r3, r5
 8001ea0:	001d      	movs	r5, r3
 8001ea2:	23a6      	movs	r3, #166	@ 0xa6
 8001ea4:	002a      	movs	r2, r5
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	401a      	ands	r2, r3
 8001eaa:	421d      	tst	r5, r3
 8001eac:	d000      	beq.n	8001eb0 <__aeabi_dmul+0xa8>
 8001eae:	e229      	b.n	8002304 <__aeabi_dmul+0x4fc>
 8001eb0:	2390      	movs	r3, #144	@ 0x90
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	421d      	tst	r5, r3
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dmul+0xb2>
 8001eb8:	e24d      	b.n	8002356 <__aeabi_dmul+0x54e>
 8001eba:	2300      	movs	r3, #0
 8001ebc:	2480      	movs	r4, #128	@ 0x80
 8001ebe:	4699      	mov	r9, r3
 8001ec0:	0324      	lsls	r4, r4, #12
 8001ec2:	4ba8      	ldr	r3, [pc, #672]	@ (8002164 <__aeabi_dmul+0x35c>)
 8001ec4:	0010      	movs	r0, r2
 8001ec6:	464a      	mov	r2, r9
 8001ec8:	051b      	lsls	r3, r3, #20
 8001eca:	4323      	orrs	r3, r4
 8001ecc:	07d2      	lsls	r2, r2, #31
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	b005      	add	sp, #20
 8001ed4:	bcf0      	pop	{r4, r5, r6, r7}
 8001ed6:	46bb      	mov	fp, r7
 8001ed8:	46b2      	mov	sl, r6
 8001eda:	46a9      	mov	r9, r5
 8001edc:	46a0      	mov	r8, r4
 8001ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ee0:	4652      	mov	r2, sl
 8001ee2:	4302      	orrs	r2, r0
 8001ee4:	4690      	mov	r8, r2
 8001ee6:	d000      	beq.n	8001eea <__aeabi_dmul+0xe2>
 8001ee8:	e1ac      	b.n	8002244 <__aeabi_dmul+0x43c>
 8001eea:	469b      	mov	fp, r3
 8001eec:	2302      	movs	r3, #2
 8001eee:	4692      	mov	sl, r2
 8001ef0:	2508      	movs	r5, #8
 8001ef2:	9302      	str	r3, [sp, #8]
 8001ef4:	e7ae      	b.n	8001e54 <__aeabi_dmul+0x4c>
 8001ef6:	9b00      	ldr	r3, [sp, #0]
 8001ef8:	46a2      	mov	sl, r4
 8001efa:	4699      	mov	r9, r3
 8001efc:	9b01      	ldr	r3, [sp, #4]
 8001efe:	4698      	mov	r8, r3
 8001f00:	9b02      	ldr	r3, [sp, #8]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d100      	bne.n	8001f08 <__aeabi_dmul+0x100>
 8001f06:	e1ca      	b.n	800229e <__aeabi_dmul+0x496>
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d100      	bne.n	8001f0e <__aeabi_dmul+0x106>
 8001f0c:	e192      	b.n	8002234 <__aeabi_dmul+0x42c>
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d110      	bne.n	8001f34 <__aeabi_dmul+0x12c>
 8001f12:	2300      	movs	r3, #0
 8001f14:	2400      	movs	r4, #0
 8001f16:	2200      	movs	r2, #0
 8001f18:	e7d4      	b.n	8001ec4 <__aeabi_dmul+0xbc>
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	087b      	lsrs	r3, r7, #1
 8001f1e:	403a      	ands	r2, r7
 8001f20:	4313      	orrs	r3, r2
 8001f22:	4652      	mov	r2, sl
 8001f24:	07d2      	lsls	r2, r2, #31
 8001f26:	4313      	orrs	r3, r2
 8001f28:	4698      	mov	r8, r3
 8001f2a:	4653      	mov	r3, sl
 8001f2c:	085b      	lsrs	r3, r3, #1
 8001f2e:	469a      	mov	sl, r3
 8001f30:	9b03      	ldr	r3, [sp, #12]
 8001f32:	4699      	mov	r9, r3
 8001f34:	465b      	mov	r3, fp
 8001f36:	1c58      	adds	r0, r3, #1
 8001f38:	2380      	movs	r3, #128	@ 0x80
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	445b      	add	r3, fp
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	dc00      	bgt.n	8001f44 <__aeabi_dmul+0x13c>
 8001f42:	e1b1      	b.n	80022a8 <__aeabi_dmul+0x4a0>
 8001f44:	4642      	mov	r2, r8
 8001f46:	0752      	lsls	r2, r2, #29
 8001f48:	d00b      	beq.n	8001f62 <__aeabi_dmul+0x15a>
 8001f4a:	220f      	movs	r2, #15
 8001f4c:	4641      	mov	r1, r8
 8001f4e:	400a      	ands	r2, r1
 8001f50:	2a04      	cmp	r2, #4
 8001f52:	d006      	beq.n	8001f62 <__aeabi_dmul+0x15a>
 8001f54:	4642      	mov	r2, r8
 8001f56:	1d11      	adds	r1, r2, #4
 8001f58:	4541      	cmp	r1, r8
 8001f5a:	4192      	sbcs	r2, r2
 8001f5c:	4688      	mov	r8, r1
 8001f5e:	4252      	negs	r2, r2
 8001f60:	4492      	add	sl, r2
 8001f62:	4652      	mov	r2, sl
 8001f64:	01d2      	lsls	r2, r2, #7
 8001f66:	d506      	bpl.n	8001f76 <__aeabi_dmul+0x16e>
 8001f68:	4652      	mov	r2, sl
 8001f6a:	4b80      	ldr	r3, [pc, #512]	@ (800216c <__aeabi_dmul+0x364>)
 8001f6c:	401a      	ands	r2, r3
 8001f6e:	2380      	movs	r3, #128	@ 0x80
 8001f70:	4692      	mov	sl, r2
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	18c3      	adds	r3, r0, r3
 8001f76:	4a7e      	ldr	r2, [pc, #504]	@ (8002170 <__aeabi_dmul+0x368>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	dd00      	ble.n	8001f7e <__aeabi_dmul+0x176>
 8001f7c:	e18f      	b.n	800229e <__aeabi_dmul+0x496>
 8001f7e:	4642      	mov	r2, r8
 8001f80:	08d1      	lsrs	r1, r2, #3
 8001f82:	4652      	mov	r2, sl
 8001f84:	0752      	lsls	r2, r2, #29
 8001f86:	430a      	orrs	r2, r1
 8001f88:	4651      	mov	r1, sl
 8001f8a:	055b      	lsls	r3, r3, #21
 8001f8c:	024c      	lsls	r4, r1, #9
 8001f8e:	0b24      	lsrs	r4, r4, #12
 8001f90:	0d5b      	lsrs	r3, r3, #21
 8001f92:	e797      	b.n	8001ec4 <__aeabi_dmul+0xbc>
 8001f94:	4b73      	ldr	r3, [pc, #460]	@ (8002164 <__aeabi_dmul+0x35c>)
 8001f96:	4326      	orrs	r6, r4
 8001f98:	469c      	mov	ip, r3
 8001f9a:	44e3      	add	fp, ip
 8001f9c:	2e00      	cmp	r6, #0
 8001f9e:	d100      	bne.n	8001fa2 <__aeabi_dmul+0x19a>
 8001fa0:	e16f      	b.n	8002282 <__aeabi_dmul+0x47a>
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	4649      	mov	r1, r9
 8001fa6:	431d      	orrs	r5, r3
 8001fa8:	9b00      	ldr	r3, [sp, #0]
 8001faa:	4059      	eors	r1, r3
 8001fac:	b2cb      	uxtb	r3, r1
 8001fae:	9303      	str	r3, [sp, #12]
 8001fb0:	2d0a      	cmp	r5, #10
 8001fb2:	dd00      	ble.n	8001fb6 <__aeabi_dmul+0x1ae>
 8001fb4:	e133      	b.n	800221e <__aeabi_dmul+0x416>
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	40ab      	lsls	r3, r5
 8001fba:	001d      	movs	r5, r3
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	9302      	str	r3, [sp, #8]
 8001fc0:	2288      	movs	r2, #136	@ 0x88
 8001fc2:	422a      	tst	r2, r5
 8001fc4:	d197      	bne.n	8001ef6 <__aeabi_dmul+0xee>
 8001fc6:	4642      	mov	r2, r8
 8001fc8:	4643      	mov	r3, r8
 8001fca:	0412      	lsls	r2, r2, #16
 8001fcc:	0c12      	lsrs	r2, r2, #16
 8001fce:	0016      	movs	r6, r2
 8001fd0:	9801      	ldr	r0, [sp, #4]
 8001fd2:	0c1d      	lsrs	r5, r3, #16
 8001fd4:	0c03      	lsrs	r3, r0, #16
 8001fd6:	0400      	lsls	r0, r0, #16
 8001fd8:	0c00      	lsrs	r0, r0, #16
 8001fda:	4346      	muls	r6, r0
 8001fdc:	46b4      	mov	ip, r6
 8001fde:	001e      	movs	r6, r3
 8001fe0:	436e      	muls	r6, r5
 8001fe2:	9600      	str	r6, [sp, #0]
 8001fe4:	0016      	movs	r6, r2
 8001fe6:	0007      	movs	r7, r0
 8001fe8:	435e      	muls	r6, r3
 8001fea:	4661      	mov	r1, ip
 8001fec:	46b0      	mov	r8, r6
 8001fee:	436f      	muls	r7, r5
 8001ff0:	0c0e      	lsrs	r6, r1, #16
 8001ff2:	44b8      	add	r8, r7
 8001ff4:	4446      	add	r6, r8
 8001ff6:	42b7      	cmp	r7, r6
 8001ff8:	d905      	bls.n	8002006 <__aeabi_dmul+0x1fe>
 8001ffa:	2180      	movs	r1, #128	@ 0x80
 8001ffc:	0249      	lsls	r1, r1, #9
 8001ffe:	4688      	mov	r8, r1
 8002000:	9f00      	ldr	r7, [sp, #0]
 8002002:	4447      	add	r7, r8
 8002004:	9700      	str	r7, [sp, #0]
 8002006:	4661      	mov	r1, ip
 8002008:	0409      	lsls	r1, r1, #16
 800200a:	0c09      	lsrs	r1, r1, #16
 800200c:	0c37      	lsrs	r7, r6, #16
 800200e:	0436      	lsls	r6, r6, #16
 8002010:	468c      	mov	ip, r1
 8002012:	0031      	movs	r1, r6
 8002014:	4461      	add	r1, ip
 8002016:	9101      	str	r1, [sp, #4]
 8002018:	0011      	movs	r1, r2
 800201a:	0c26      	lsrs	r6, r4, #16
 800201c:	0424      	lsls	r4, r4, #16
 800201e:	0c24      	lsrs	r4, r4, #16
 8002020:	4361      	muls	r1, r4
 8002022:	468c      	mov	ip, r1
 8002024:	0021      	movs	r1, r4
 8002026:	4369      	muls	r1, r5
 8002028:	4689      	mov	r9, r1
 800202a:	4661      	mov	r1, ip
 800202c:	0c09      	lsrs	r1, r1, #16
 800202e:	4688      	mov	r8, r1
 8002030:	4372      	muls	r2, r6
 8002032:	444a      	add	r2, r9
 8002034:	4442      	add	r2, r8
 8002036:	4375      	muls	r5, r6
 8002038:	4591      	cmp	r9, r2
 800203a:	d903      	bls.n	8002044 <__aeabi_dmul+0x23c>
 800203c:	2180      	movs	r1, #128	@ 0x80
 800203e:	0249      	lsls	r1, r1, #9
 8002040:	4688      	mov	r8, r1
 8002042:	4445      	add	r5, r8
 8002044:	0c11      	lsrs	r1, r2, #16
 8002046:	4688      	mov	r8, r1
 8002048:	4661      	mov	r1, ip
 800204a:	0409      	lsls	r1, r1, #16
 800204c:	0c09      	lsrs	r1, r1, #16
 800204e:	468c      	mov	ip, r1
 8002050:	0412      	lsls	r2, r2, #16
 8002052:	4462      	add	r2, ip
 8002054:	18b9      	adds	r1, r7, r2
 8002056:	9102      	str	r1, [sp, #8]
 8002058:	4651      	mov	r1, sl
 800205a:	0c09      	lsrs	r1, r1, #16
 800205c:	468c      	mov	ip, r1
 800205e:	4651      	mov	r1, sl
 8002060:	040f      	lsls	r7, r1, #16
 8002062:	0c3f      	lsrs	r7, r7, #16
 8002064:	0039      	movs	r1, r7
 8002066:	4341      	muls	r1, r0
 8002068:	4445      	add	r5, r8
 800206a:	4688      	mov	r8, r1
 800206c:	4661      	mov	r1, ip
 800206e:	4341      	muls	r1, r0
 8002070:	468a      	mov	sl, r1
 8002072:	4641      	mov	r1, r8
 8002074:	4660      	mov	r0, ip
 8002076:	0c09      	lsrs	r1, r1, #16
 8002078:	4689      	mov	r9, r1
 800207a:	4358      	muls	r0, r3
 800207c:	437b      	muls	r3, r7
 800207e:	4453      	add	r3, sl
 8002080:	444b      	add	r3, r9
 8002082:	459a      	cmp	sl, r3
 8002084:	d903      	bls.n	800208e <__aeabi_dmul+0x286>
 8002086:	2180      	movs	r1, #128	@ 0x80
 8002088:	0249      	lsls	r1, r1, #9
 800208a:	4689      	mov	r9, r1
 800208c:	4448      	add	r0, r9
 800208e:	0c19      	lsrs	r1, r3, #16
 8002090:	4689      	mov	r9, r1
 8002092:	4641      	mov	r1, r8
 8002094:	0409      	lsls	r1, r1, #16
 8002096:	0c09      	lsrs	r1, r1, #16
 8002098:	4688      	mov	r8, r1
 800209a:	0039      	movs	r1, r7
 800209c:	4361      	muls	r1, r4
 800209e:	041b      	lsls	r3, r3, #16
 80020a0:	4443      	add	r3, r8
 80020a2:	4688      	mov	r8, r1
 80020a4:	4661      	mov	r1, ip
 80020a6:	434c      	muls	r4, r1
 80020a8:	4371      	muls	r1, r6
 80020aa:	468c      	mov	ip, r1
 80020ac:	4641      	mov	r1, r8
 80020ae:	4377      	muls	r7, r6
 80020b0:	0c0e      	lsrs	r6, r1, #16
 80020b2:	193f      	adds	r7, r7, r4
 80020b4:	19f6      	adds	r6, r6, r7
 80020b6:	4448      	add	r0, r9
 80020b8:	42b4      	cmp	r4, r6
 80020ba:	d903      	bls.n	80020c4 <__aeabi_dmul+0x2bc>
 80020bc:	2180      	movs	r1, #128	@ 0x80
 80020be:	0249      	lsls	r1, r1, #9
 80020c0:	4689      	mov	r9, r1
 80020c2:	44cc      	add	ip, r9
 80020c4:	9902      	ldr	r1, [sp, #8]
 80020c6:	9f00      	ldr	r7, [sp, #0]
 80020c8:	4689      	mov	r9, r1
 80020ca:	0431      	lsls	r1, r6, #16
 80020cc:	444f      	add	r7, r9
 80020ce:	4689      	mov	r9, r1
 80020d0:	4641      	mov	r1, r8
 80020d2:	4297      	cmp	r7, r2
 80020d4:	4192      	sbcs	r2, r2
 80020d6:	040c      	lsls	r4, r1, #16
 80020d8:	0c24      	lsrs	r4, r4, #16
 80020da:	444c      	add	r4, r9
 80020dc:	18ff      	adds	r7, r7, r3
 80020de:	4252      	negs	r2, r2
 80020e0:	1964      	adds	r4, r4, r5
 80020e2:	18a1      	adds	r1, r4, r2
 80020e4:	429f      	cmp	r7, r3
 80020e6:	419b      	sbcs	r3, r3
 80020e8:	4688      	mov	r8, r1
 80020ea:	4682      	mov	sl, r0
 80020ec:	425b      	negs	r3, r3
 80020ee:	4699      	mov	r9, r3
 80020f0:	4590      	cmp	r8, r2
 80020f2:	4192      	sbcs	r2, r2
 80020f4:	42ac      	cmp	r4, r5
 80020f6:	41a4      	sbcs	r4, r4
 80020f8:	44c2      	add	sl, r8
 80020fa:	44d1      	add	r9, sl
 80020fc:	4252      	negs	r2, r2
 80020fe:	4264      	negs	r4, r4
 8002100:	4314      	orrs	r4, r2
 8002102:	4599      	cmp	r9, r3
 8002104:	419b      	sbcs	r3, r3
 8002106:	4582      	cmp	sl, r0
 8002108:	4192      	sbcs	r2, r2
 800210a:	425b      	negs	r3, r3
 800210c:	4252      	negs	r2, r2
 800210e:	4313      	orrs	r3, r2
 8002110:	464a      	mov	r2, r9
 8002112:	0c36      	lsrs	r6, r6, #16
 8002114:	19a4      	adds	r4, r4, r6
 8002116:	18e3      	adds	r3, r4, r3
 8002118:	4463      	add	r3, ip
 800211a:	025b      	lsls	r3, r3, #9
 800211c:	0dd2      	lsrs	r2, r2, #23
 800211e:	431a      	orrs	r2, r3
 8002120:	9901      	ldr	r1, [sp, #4]
 8002122:	4692      	mov	sl, r2
 8002124:	027a      	lsls	r2, r7, #9
 8002126:	430a      	orrs	r2, r1
 8002128:	1e50      	subs	r0, r2, #1
 800212a:	4182      	sbcs	r2, r0
 800212c:	0dff      	lsrs	r7, r7, #23
 800212e:	4317      	orrs	r7, r2
 8002130:	464a      	mov	r2, r9
 8002132:	0252      	lsls	r2, r2, #9
 8002134:	4317      	orrs	r7, r2
 8002136:	46b8      	mov	r8, r7
 8002138:	01db      	lsls	r3, r3, #7
 800213a:	d500      	bpl.n	800213e <__aeabi_dmul+0x336>
 800213c:	e6ed      	b.n	8001f1a <__aeabi_dmul+0x112>
 800213e:	4b0d      	ldr	r3, [pc, #52]	@ (8002174 <__aeabi_dmul+0x36c>)
 8002140:	9a03      	ldr	r2, [sp, #12]
 8002142:	445b      	add	r3, fp
 8002144:	4691      	mov	r9, r2
 8002146:	2b00      	cmp	r3, #0
 8002148:	dc00      	bgt.n	800214c <__aeabi_dmul+0x344>
 800214a:	e0ac      	b.n	80022a6 <__aeabi_dmul+0x49e>
 800214c:	003a      	movs	r2, r7
 800214e:	0752      	lsls	r2, r2, #29
 8002150:	d100      	bne.n	8002154 <__aeabi_dmul+0x34c>
 8002152:	e710      	b.n	8001f76 <__aeabi_dmul+0x16e>
 8002154:	220f      	movs	r2, #15
 8002156:	4658      	mov	r0, fp
 8002158:	403a      	ands	r2, r7
 800215a:	2a04      	cmp	r2, #4
 800215c:	d000      	beq.n	8002160 <__aeabi_dmul+0x358>
 800215e:	e6f9      	b.n	8001f54 <__aeabi_dmul+0x14c>
 8002160:	e709      	b.n	8001f76 <__aeabi_dmul+0x16e>
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	000007ff 	.word	0x000007ff
 8002168:	fffffc01 	.word	0xfffffc01
 800216c:	feffffff 	.word	0xfeffffff
 8002170:	000007fe 	.word	0x000007fe
 8002174:	000003ff 	.word	0x000003ff
 8002178:	0022      	movs	r2, r4
 800217a:	4332      	orrs	r2, r6
 800217c:	d06f      	beq.n	800225e <__aeabi_dmul+0x456>
 800217e:	2c00      	cmp	r4, #0
 8002180:	d100      	bne.n	8002184 <__aeabi_dmul+0x37c>
 8002182:	e0c2      	b.n	800230a <__aeabi_dmul+0x502>
 8002184:	0020      	movs	r0, r4
 8002186:	f000 fe61 	bl	8002e4c <__clzsi2>
 800218a:	0002      	movs	r2, r0
 800218c:	0003      	movs	r3, r0
 800218e:	3a0b      	subs	r2, #11
 8002190:	201d      	movs	r0, #29
 8002192:	1a82      	subs	r2, r0, r2
 8002194:	0030      	movs	r0, r6
 8002196:	0019      	movs	r1, r3
 8002198:	40d0      	lsrs	r0, r2
 800219a:	3908      	subs	r1, #8
 800219c:	408c      	lsls	r4, r1
 800219e:	0002      	movs	r2, r0
 80021a0:	4322      	orrs	r2, r4
 80021a2:	0034      	movs	r4, r6
 80021a4:	408c      	lsls	r4, r1
 80021a6:	4659      	mov	r1, fp
 80021a8:	1acb      	subs	r3, r1, r3
 80021aa:	4986      	ldr	r1, [pc, #536]	@ (80023c4 <__aeabi_dmul+0x5bc>)
 80021ac:	468b      	mov	fp, r1
 80021ae:	449b      	add	fp, r3
 80021b0:	2d0a      	cmp	r5, #10
 80021b2:	dd00      	ble.n	80021b6 <__aeabi_dmul+0x3ae>
 80021b4:	e6a4      	b.n	8001f00 <__aeabi_dmul+0xf8>
 80021b6:	4649      	mov	r1, r9
 80021b8:	9b00      	ldr	r3, [sp, #0]
 80021ba:	9401      	str	r4, [sp, #4]
 80021bc:	4059      	eors	r1, r3
 80021be:	b2cb      	uxtb	r3, r1
 80021c0:	0014      	movs	r4, r2
 80021c2:	2000      	movs	r0, #0
 80021c4:	9303      	str	r3, [sp, #12]
 80021c6:	2d02      	cmp	r5, #2
 80021c8:	dd00      	ble.n	80021cc <__aeabi_dmul+0x3c4>
 80021ca:	e667      	b.n	8001e9c <__aeabi_dmul+0x94>
 80021cc:	e6fb      	b.n	8001fc6 <__aeabi_dmul+0x1be>
 80021ce:	4653      	mov	r3, sl
 80021d0:	4303      	orrs	r3, r0
 80021d2:	4698      	mov	r8, r3
 80021d4:	d03c      	beq.n	8002250 <__aeabi_dmul+0x448>
 80021d6:	4653      	mov	r3, sl
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d100      	bne.n	80021de <__aeabi_dmul+0x3d6>
 80021dc:	e0a3      	b.n	8002326 <__aeabi_dmul+0x51e>
 80021de:	4650      	mov	r0, sl
 80021e0:	f000 fe34 	bl	8002e4c <__clzsi2>
 80021e4:	230b      	movs	r3, #11
 80021e6:	425b      	negs	r3, r3
 80021e8:	469c      	mov	ip, r3
 80021ea:	0002      	movs	r2, r0
 80021ec:	4484      	add	ip, r0
 80021ee:	0011      	movs	r1, r2
 80021f0:	4650      	mov	r0, sl
 80021f2:	3908      	subs	r1, #8
 80021f4:	4088      	lsls	r0, r1
 80021f6:	231d      	movs	r3, #29
 80021f8:	4680      	mov	r8, r0
 80021fa:	4660      	mov	r0, ip
 80021fc:	1a1b      	subs	r3, r3, r0
 80021fe:	0020      	movs	r0, r4
 8002200:	40d8      	lsrs	r0, r3
 8002202:	0003      	movs	r3, r0
 8002204:	4640      	mov	r0, r8
 8002206:	4303      	orrs	r3, r0
 8002208:	469a      	mov	sl, r3
 800220a:	0023      	movs	r3, r4
 800220c:	408b      	lsls	r3, r1
 800220e:	4698      	mov	r8, r3
 8002210:	4b6c      	ldr	r3, [pc, #432]	@ (80023c4 <__aeabi_dmul+0x5bc>)
 8002212:	2500      	movs	r5, #0
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	469b      	mov	fp, r3
 8002218:	2300      	movs	r3, #0
 800221a:	9302      	str	r3, [sp, #8]
 800221c:	e61a      	b.n	8001e54 <__aeabi_dmul+0x4c>
 800221e:	2d0f      	cmp	r5, #15
 8002220:	d000      	beq.n	8002224 <__aeabi_dmul+0x41c>
 8002222:	e0c9      	b.n	80023b8 <__aeabi_dmul+0x5b0>
 8002224:	2380      	movs	r3, #128	@ 0x80
 8002226:	4652      	mov	r2, sl
 8002228:	031b      	lsls	r3, r3, #12
 800222a:	421a      	tst	r2, r3
 800222c:	d002      	beq.n	8002234 <__aeabi_dmul+0x42c>
 800222e:	421c      	tst	r4, r3
 8002230:	d100      	bne.n	8002234 <__aeabi_dmul+0x42c>
 8002232:	e092      	b.n	800235a <__aeabi_dmul+0x552>
 8002234:	2480      	movs	r4, #128	@ 0x80
 8002236:	4653      	mov	r3, sl
 8002238:	0324      	lsls	r4, r4, #12
 800223a:	431c      	orrs	r4, r3
 800223c:	0324      	lsls	r4, r4, #12
 800223e:	4642      	mov	r2, r8
 8002240:	0b24      	lsrs	r4, r4, #12
 8002242:	e63e      	b.n	8001ec2 <__aeabi_dmul+0xba>
 8002244:	469b      	mov	fp, r3
 8002246:	2303      	movs	r3, #3
 8002248:	4680      	mov	r8, r0
 800224a:	250c      	movs	r5, #12
 800224c:	9302      	str	r3, [sp, #8]
 800224e:	e601      	b.n	8001e54 <__aeabi_dmul+0x4c>
 8002250:	2300      	movs	r3, #0
 8002252:	469a      	mov	sl, r3
 8002254:	469b      	mov	fp, r3
 8002256:	3301      	adds	r3, #1
 8002258:	2504      	movs	r5, #4
 800225a:	9302      	str	r3, [sp, #8]
 800225c:	e5fa      	b.n	8001e54 <__aeabi_dmul+0x4c>
 800225e:	2101      	movs	r1, #1
 8002260:	430d      	orrs	r5, r1
 8002262:	2d0a      	cmp	r5, #10
 8002264:	dd00      	ble.n	8002268 <__aeabi_dmul+0x460>
 8002266:	e64b      	b.n	8001f00 <__aeabi_dmul+0xf8>
 8002268:	4649      	mov	r1, r9
 800226a:	9800      	ldr	r0, [sp, #0]
 800226c:	4041      	eors	r1, r0
 800226e:	b2c9      	uxtb	r1, r1
 8002270:	9103      	str	r1, [sp, #12]
 8002272:	2d02      	cmp	r5, #2
 8002274:	dc00      	bgt.n	8002278 <__aeabi_dmul+0x470>
 8002276:	e096      	b.n	80023a6 <__aeabi_dmul+0x59e>
 8002278:	2300      	movs	r3, #0
 800227a:	2400      	movs	r4, #0
 800227c:	2001      	movs	r0, #1
 800227e:	9301      	str	r3, [sp, #4]
 8002280:	e60c      	b.n	8001e9c <__aeabi_dmul+0x94>
 8002282:	4649      	mov	r1, r9
 8002284:	2302      	movs	r3, #2
 8002286:	9a00      	ldr	r2, [sp, #0]
 8002288:	432b      	orrs	r3, r5
 800228a:	4051      	eors	r1, r2
 800228c:	b2ca      	uxtb	r2, r1
 800228e:	9203      	str	r2, [sp, #12]
 8002290:	2b0a      	cmp	r3, #10
 8002292:	dd00      	ble.n	8002296 <__aeabi_dmul+0x48e>
 8002294:	e634      	b.n	8001f00 <__aeabi_dmul+0xf8>
 8002296:	2d00      	cmp	r5, #0
 8002298:	d157      	bne.n	800234a <__aeabi_dmul+0x542>
 800229a:	9b03      	ldr	r3, [sp, #12]
 800229c:	4699      	mov	r9, r3
 800229e:	2400      	movs	r4, #0
 80022a0:	2200      	movs	r2, #0
 80022a2:	4b49      	ldr	r3, [pc, #292]	@ (80023c8 <__aeabi_dmul+0x5c0>)
 80022a4:	e60e      	b.n	8001ec4 <__aeabi_dmul+0xbc>
 80022a6:	4658      	mov	r0, fp
 80022a8:	2101      	movs	r1, #1
 80022aa:	1ac9      	subs	r1, r1, r3
 80022ac:	2938      	cmp	r1, #56	@ 0x38
 80022ae:	dd00      	ble.n	80022b2 <__aeabi_dmul+0x4aa>
 80022b0:	e62f      	b.n	8001f12 <__aeabi_dmul+0x10a>
 80022b2:	291f      	cmp	r1, #31
 80022b4:	dd56      	ble.n	8002364 <__aeabi_dmul+0x55c>
 80022b6:	221f      	movs	r2, #31
 80022b8:	4654      	mov	r4, sl
 80022ba:	4252      	negs	r2, r2
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	40dc      	lsrs	r4, r3
 80022c0:	2920      	cmp	r1, #32
 80022c2:	d007      	beq.n	80022d4 <__aeabi_dmul+0x4cc>
 80022c4:	4b41      	ldr	r3, [pc, #260]	@ (80023cc <__aeabi_dmul+0x5c4>)
 80022c6:	4642      	mov	r2, r8
 80022c8:	469c      	mov	ip, r3
 80022ca:	4653      	mov	r3, sl
 80022cc:	4460      	add	r0, ip
 80022ce:	4083      	lsls	r3, r0
 80022d0:	431a      	orrs	r2, r3
 80022d2:	4690      	mov	r8, r2
 80022d4:	4642      	mov	r2, r8
 80022d6:	2107      	movs	r1, #7
 80022d8:	1e53      	subs	r3, r2, #1
 80022da:	419a      	sbcs	r2, r3
 80022dc:	000b      	movs	r3, r1
 80022de:	4322      	orrs	r2, r4
 80022e0:	4013      	ands	r3, r2
 80022e2:	2400      	movs	r4, #0
 80022e4:	4211      	tst	r1, r2
 80022e6:	d009      	beq.n	80022fc <__aeabi_dmul+0x4f4>
 80022e8:	230f      	movs	r3, #15
 80022ea:	4013      	ands	r3, r2
 80022ec:	2b04      	cmp	r3, #4
 80022ee:	d05d      	beq.n	80023ac <__aeabi_dmul+0x5a4>
 80022f0:	1d11      	adds	r1, r2, #4
 80022f2:	4291      	cmp	r1, r2
 80022f4:	419b      	sbcs	r3, r3
 80022f6:	000a      	movs	r2, r1
 80022f8:	425b      	negs	r3, r3
 80022fa:	075b      	lsls	r3, r3, #29
 80022fc:	08d2      	lsrs	r2, r2, #3
 80022fe:	431a      	orrs	r2, r3
 8002300:	2300      	movs	r3, #0
 8002302:	e5df      	b.n	8001ec4 <__aeabi_dmul+0xbc>
 8002304:	9b03      	ldr	r3, [sp, #12]
 8002306:	4699      	mov	r9, r3
 8002308:	e5fa      	b.n	8001f00 <__aeabi_dmul+0xf8>
 800230a:	9801      	ldr	r0, [sp, #4]
 800230c:	f000 fd9e 	bl	8002e4c <__clzsi2>
 8002310:	0002      	movs	r2, r0
 8002312:	0003      	movs	r3, r0
 8002314:	3215      	adds	r2, #21
 8002316:	3320      	adds	r3, #32
 8002318:	2a1c      	cmp	r2, #28
 800231a:	dc00      	bgt.n	800231e <__aeabi_dmul+0x516>
 800231c:	e738      	b.n	8002190 <__aeabi_dmul+0x388>
 800231e:	9a01      	ldr	r2, [sp, #4]
 8002320:	3808      	subs	r0, #8
 8002322:	4082      	lsls	r2, r0
 8002324:	e73f      	b.n	80021a6 <__aeabi_dmul+0x39e>
 8002326:	f000 fd91 	bl	8002e4c <__clzsi2>
 800232a:	2315      	movs	r3, #21
 800232c:	469c      	mov	ip, r3
 800232e:	4484      	add	ip, r0
 8002330:	0002      	movs	r2, r0
 8002332:	4663      	mov	r3, ip
 8002334:	3220      	adds	r2, #32
 8002336:	2b1c      	cmp	r3, #28
 8002338:	dc00      	bgt.n	800233c <__aeabi_dmul+0x534>
 800233a:	e758      	b.n	80021ee <__aeabi_dmul+0x3e6>
 800233c:	2300      	movs	r3, #0
 800233e:	4698      	mov	r8, r3
 8002340:	0023      	movs	r3, r4
 8002342:	3808      	subs	r0, #8
 8002344:	4083      	lsls	r3, r0
 8002346:	469a      	mov	sl, r3
 8002348:	e762      	b.n	8002210 <__aeabi_dmul+0x408>
 800234a:	001d      	movs	r5, r3
 800234c:	2300      	movs	r3, #0
 800234e:	2400      	movs	r4, #0
 8002350:	2002      	movs	r0, #2
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	e5a2      	b.n	8001e9c <__aeabi_dmul+0x94>
 8002356:	9002      	str	r0, [sp, #8]
 8002358:	e632      	b.n	8001fc0 <__aeabi_dmul+0x1b8>
 800235a:	431c      	orrs	r4, r3
 800235c:	9b00      	ldr	r3, [sp, #0]
 800235e:	9a01      	ldr	r2, [sp, #4]
 8002360:	4699      	mov	r9, r3
 8002362:	e5ae      	b.n	8001ec2 <__aeabi_dmul+0xba>
 8002364:	4b1a      	ldr	r3, [pc, #104]	@ (80023d0 <__aeabi_dmul+0x5c8>)
 8002366:	4652      	mov	r2, sl
 8002368:	18c3      	adds	r3, r0, r3
 800236a:	4640      	mov	r0, r8
 800236c:	409a      	lsls	r2, r3
 800236e:	40c8      	lsrs	r0, r1
 8002370:	4302      	orrs	r2, r0
 8002372:	4640      	mov	r0, r8
 8002374:	4098      	lsls	r0, r3
 8002376:	0003      	movs	r3, r0
 8002378:	1e58      	subs	r0, r3, #1
 800237a:	4183      	sbcs	r3, r0
 800237c:	4654      	mov	r4, sl
 800237e:	431a      	orrs	r2, r3
 8002380:	40cc      	lsrs	r4, r1
 8002382:	0753      	lsls	r3, r2, #29
 8002384:	d009      	beq.n	800239a <__aeabi_dmul+0x592>
 8002386:	230f      	movs	r3, #15
 8002388:	4013      	ands	r3, r2
 800238a:	2b04      	cmp	r3, #4
 800238c:	d005      	beq.n	800239a <__aeabi_dmul+0x592>
 800238e:	1d13      	adds	r3, r2, #4
 8002390:	4293      	cmp	r3, r2
 8002392:	4192      	sbcs	r2, r2
 8002394:	4252      	negs	r2, r2
 8002396:	18a4      	adds	r4, r4, r2
 8002398:	001a      	movs	r2, r3
 800239a:	0223      	lsls	r3, r4, #8
 800239c:	d508      	bpl.n	80023b0 <__aeabi_dmul+0x5a8>
 800239e:	2301      	movs	r3, #1
 80023a0:	2400      	movs	r4, #0
 80023a2:	2200      	movs	r2, #0
 80023a4:	e58e      	b.n	8001ec4 <__aeabi_dmul+0xbc>
 80023a6:	4689      	mov	r9, r1
 80023a8:	2400      	movs	r4, #0
 80023aa:	e58b      	b.n	8001ec4 <__aeabi_dmul+0xbc>
 80023ac:	2300      	movs	r3, #0
 80023ae:	e7a5      	b.n	80022fc <__aeabi_dmul+0x4f4>
 80023b0:	0763      	lsls	r3, r4, #29
 80023b2:	0264      	lsls	r4, r4, #9
 80023b4:	0b24      	lsrs	r4, r4, #12
 80023b6:	e7a1      	b.n	80022fc <__aeabi_dmul+0x4f4>
 80023b8:	9b00      	ldr	r3, [sp, #0]
 80023ba:	46a2      	mov	sl, r4
 80023bc:	4699      	mov	r9, r3
 80023be:	9b01      	ldr	r3, [sp, #4]
 80023c0:	4698      	mov	r8, r3
 80023c2:	e737      	b.n	8002234 <__aeabi_dmul+0x42c>
 80023c4:	fffffc0d 	.word	0xfffffc0d
 80023c8:	000007ff 	.word	0x000007ff
 80023cc:	0000043e 	.word	0x0000043e
 80023d0:	0000041e 	.word	0x0000041e

080023d4 <__aeabi_dsub>:
 80023d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023d6:	4657      	mov	r7, sl
 80023d8:	464e      	mov	r6, r9
 80023da:	4645      	mov	r5, r8
 80023dc:	46de      	mov	lr, fp
 80023de:	b5e0      	push	{r5, r6, r7, lr}
 80023e0:	b083      	sub	sp, #12
 80023e2:	9000      	str	r0, [sp, #0]
 80023e4:	9101      	str	r1, [sp, #4]
 80023e6:	030c      	lsls	r4, r1, #12
 80023e8:	004d      	lsls	r5, r1, #1
 80023ea:	0fce      	lsrs	r6, r1, #31
 80023ec:	0a61      	lsrs	r1, r4, #9
 80023ee:	9c00      	ldr	r4, [sp, #0]
 80023f0:	005f      	lsls	r7, r3, #1
 80023f2:	0f64      	lsrs	r4, r4, #29
 80023f4:	430c      	orrs	r4, r1
 80023f6:	9900      	ldr	r1, [sp, #0]
 80023f8:	9200      	str	r2, [sp, #0]
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	00c8      	lsls	r0, r1, #3
 80023fe:	0319      	lsls	r1, r3, #12
 8002400:	0d7b      	lsrs	r3, r7, #21
 8002402:	4699      	mov	r9, r3
 8002404:	9b01      	ldr	r3, [sp, #4]
 8002406:	4fcc      	ldr	r7, [pc, #816]	@ (8002738 <__aeabi_dsub+0x364>)
 8002408:	0fdb      	lsrs	r3, r3, #31
 800240a:	469c      	mov	ip, r3
 800240c:	0a4b      	lsrs	r3, r1, #9
 800240e:	9900      	ldr	r1, [sp, #0]
 8002410:	4680      	mov	r8, r0
 8002412:	0f49      	lsrs	r1, r1, #29
 8002414:	4319      	orrs	r1, r3
 8002416:	9b00      	ldr	r3, [sp, #0]
 8002418:	468b      	mov	fp, r1
 800241a:	00da      	lsls	r2, r3, #3
 800241c:	4692      	mov	sl, r2
 800241e:	0d6d      	lsrs	r5, r5, #21
 8002420:	45b9      	cmp	r9, r7
 8002422:	d100      	bne.n	8002426 <__aeabi_dsub+0x52>
 8002424:	e0bf      	b.n	80025a6 <__aeabi_dsub+0x1d2>
 8002426:	2301      	movs	r3, #1
 8002428:	4661      	mov	r1, ip
 800242a:	4059      	eors	r1, r3
 800242c:	464b      	mov	r3, r9
 800242e:	468c      	mov	ip, r1
 8002430:	1aeb      	subs	r3, r5, r3
 8002432:	428e      	cmp	r6, r1
 8002434:	d075      	beq.n	8002522 <__aeabi_dsub+0x14e>
 8002436:	2b00      	cmp	r3, #0
 8002438:	dc00      	bgt.n	800243c <__aeabi_dsub+0x68>
 800243a:	e2a3      	b.n	8002984 <__aeabi_dsub+0x5b0>
 800243c:	4649      	mov	r1, r9
 800243e:	2900      	cmp	r1, #0
 8002440:	d100      	bne.n	8002444 <__aeabi_dsub+0x70>
 8002442:	e0ce      	b.n	80025e2 <__aeabi_dsub+0x20e>
 8002444:	42bd      	cmp	r5, r7
 8002446:	d100      	bne.n	800244a <__aeabi_dsub+0x76>
 8002448:	e200      	b.n	800284c <__aeabi_dsub+0x478>
 800244a:	2701      	movs	r7, #1
 800244c:	2b38      	cmp	r3, #56	@ 0x38
 800244e:	dc19      	bgt.n	8002484 <__aeabi_dsub+0xb0>
 8002450:	2780      	movs	r7, #128	@ 0x80
 8002452:	4659      	mov	r1, fp
 8002454:	043f      	lsls	r7, r7, #16
 8002456:	4339      	orrs	r1, r7
 8002458:	468b      	mov	fp, r1
 800245a:	2b1f      	cmp	r3, #31
 800245c:	dd00      	ble.n	8002460 <__aeabi_dsub+0x8c>
 800245e:	e1fa      	b.n	8002856 <__aeabi_dsub+0x482>
 8002460:	2720      	movs	r7, #32
 8002462:	1af9      	subs	r1, r7, r3
 8002464:	468c      	mov	ip, r1
 8002466:	4659      	mov	r1, fp
 8002468:	4667      	mov	r7, ip
 800246a:	40b9      	lsls	r1, r7
 800246c:	000f      	movs	r7, r1
 800246e:	0011      	movs	r1, r2
 8002470:	40d9      	lsrs	r1, r3
 8002472:	430f      	orrs	r7, r1
 8002474:	4661      	mov	r1, ip
 8002476:	408a      	lsls	r2, r1
 8002478:	1e51      	subs	r1, r2, #1
 800247a:	418a      	sbcs	r2, r1
 800247c:	4659      	mov	r1, fp
 800247e:	40d9      	lsrs	r1, r3
 8002480:	4317      	orrs	r7, r2
 8002482:	1a64      	subs	r4, r4, r1
 8002484:	1bc7      	subs	r7, r0, r7
 8002486:	42b8      	cmp	r0, r7
 8002488:	4180      	sbcs	r0, r0
 800248a:	4240      	negs	r0, r0
 800248c:	1a24      	subs	r4, r4, r0
 800248e:	0223      	lsls	r3, r4, #8
 8002490:	d400      	bmi.n	8002494 <__aeabi_dsub+0xc0>
 8002492:	e140      	b.n	8002716 <__aeabi_dsub+0x342>
 8002494:	0264      	lsls	r4, r4, #9
 8002496:	0a64      	lsrs	r4, r4, #9
 8002498:	2c00      	cmp	r4, #0
 800249a:	d100      	bne.n	800249e <__aeabi_dsub+0xca>
 800249c:	e154      	b.n	8002748 <__aeabi_dsub+0x374>
 800249e:	0020      	movs	r0, r4
 80024a0:	f000 fcd4 	bl	8002e4c <__clzsi2>
 80024a4:	0003      	movs	r3, r0
 80024a6:	3b08      	subs	r3, #8
 80024a8:	2120      	movs	r1, #32
 80024aa:	0038      	movs	r0, r7
 80024ac:	1aca      	subs	r2, r1, r3
 80024ae:	40d0      	lsrs	r0, r2
 80024b0:	409c      	lsls	r4, r3
 80024b2:	0002      	movs	r2, r0
 80024b4:	409f      	lsls	r7, r3
 80024b6:	4322      	orrs	r2, r4
 80024b8:	429d      	cmp	r5, r3
 80024ba:	dd00      	ble.n	80024be <__aeabi_dsub+0xea>
 80024bc:	e1a6      	b.n	800280c <__aeabi_dsub+0x438>
 80024be:	1b58      	subs	r0, r3, r5
 80024c0:	3001      	adds	r0, #1
 80024c2:	1a09      	subs	r1, r1, r0
 80024c4:	003c      	movs	r4, r7
 80024c6:	408f      	lsls	r7, r1
 80024c8:	40c4      	lsrs	r4, r0
 80024ca:	1e7b      	subs	r3, r7, #1
 80024cc:	419f      	sbcs	r7, r3
 80024ce:	0013      	movs	r3, r2
 80024d0:	408b      	lsls	r3, r1
 80024d2:	4327      	orrs	r7, r4
 80024d4:	431f      	orrs	r7, r3
 80024d6:	40c2      	lsrs	r2, r0
 80024d8:	003b      	movs	r3, r7
 80024da:	0014      	movs	r4, r2
 80024dc:	2500      	movs	r5, #0
 80024de:	4313      	orrs	r3, r2
 80024e0:	d100      	bne.n	80024e4 <__aeabi_dsub+0x110>
 80024e2:	e1f7      	b.n	80028d4 <__aeabi_dsub+0x500>
 80024e4:	077b      	lsls	r3, r7, #29
 80024e6:	d100      	bne.n	80024ea <__aeabi_dsub+0x116>
 80024e8:	e377      	b.n	8002bda <__aeabi_dsub+0x806>
 80024ea:	230f      	movs	r3, #15
 80024ec:	0038      	movs	r0, r7
 80024ee:	403b      	ands	r3, r7
 80024f0:	2b04      	cmp	r3, #4
 80024f2:	d004      	beq.n	80024fe <__aeabi_dsub+0x12a>
 80024f4:	1d38      	adds	r0, r7, #4
 80024f6:	42b8      	cmp	r0, r7
 80024f8:	41bf      	sbcs	r7, r7
 80024fa:	427f      	negs	r7, r7
 80024fc:	19e4      	adds	r4, r4, r7
 80024fe:	0223      	lsls	r3, r4, #8
 8002500:	d400      	bmi.n	8002504 <__aeabi_dsub+0x130>
 8002502:	e368      	b.n	8002bd6 <__aeabi_dsub+0x802>
 8002504:	4b8c      	ldr	r3, [pc, #560]	@ (8002738 <__aeabi_dsub+0x364>)
 8002506:	3501      	adds	r5, #1
 8002508:	429d      	cmp	r5, r3
 800250a:	d100      	bne.n	800250e <__aeabi_dsub+0x13a>
 800250c:	e0f4      	b.n	80026f8 <__aeabi_dsub+0x324>
 800250e:	4b8b      	ldr	r3, [pc, #556]	@ (800273c <__aeabi_dsub+0x368>)
 8002510:	056d      	lsls	r5, r5, #21
 8002512:	401c      	ands	r4, r3
 8002514:	0d6d      	lsrs	r5, r5, #21
 8002516:	0767      	lsls	r7, r4, #29
 8002518:	08c0      	lsrs	r0, r0, #3
 800251a:	0264      	lsls	r4, r4, #9
 800251c:	4307      	orrs	r7, r0
 800251e:	0b24      	lsrs	r4, r4, #12
 8002520:	e0ec      	b.n	80026fc <__aeabi_dsub+0x328>
 8002522:	2b00      	cmp	r3, #0
 8002524:	dc00      	bgt.n	8002528 <__aeabi_dsub+0x154>
 8002526:	e329      	b.n	8002b7c <__aeabi_dsub+0x7a8>
 8002528:	4649      	mov	r1, r9
 800252a:	2900      	cmp	r1, #0
 800252c:	d000      	beq.n	8002530 <__aeabi_dsub+0x15c>
 800252e:	e0d6      	b.n	80026de <__aeabi_dsub+0x30a>
 8002530:	4659      	mov	r1, fp
 8002532:	4311      	orrs	r1, r2
 8002534:	d100      	bne.n	8002538 <__aeabi_dsub+0x164>
 8002536:	e12e      	b.n	8002796 <__aeabi_dsub+0x3c2>
 8002538:	1e59      	subs	r1, r3, #1
 800253a:	2b01      	cmp	r3, #1
 800253c:	d100      	bne.n	8002540 <__aeabi_dsub+0x16c>
 800253e:	e1e6      	b.n	800290e <__aeabi_dsub+0x53a>
 8002540:	42bb      	cmp	r3, r7
 8002542:	d100      	bne.n	8002546 <__aeabi_dsub+0x172>
 8002544:	e182      	b.n	800284c <__aeabi_dsub+0x478>
 8002546:	2701      	movs	r7, #1
 8002548:	000b      	movs	r3, r1
 800254a:	2938      	cmp	r1, #56	@ 0x38
 800254c:	dc14      	bgt.n	8002578 <__aeabi_dsub+0x1a4>
 800254e:	2b1f      	cmp	r3, #31
 8002550:	dd00      	ble.n	8002554 <__aeabi_dsub+0x180>
 8002552:	e23c      	b.n	80029ce <__aeabi_dsub+0x5fa>
 8002554:	2720      	movs	r7, #32
 8002556:	1af9      	subs	r1, r7, r3
 8002558:	468c      	mov	ip, r1
 800255a:	4659      	mov	r1, fp
 800255c:	4667      	mov	r7, ip
 800255e:	40b9      	lsls	r1, r7
 8002560:	000f      	movs	r7, r1
 8002562:	0011      	movs	r1, r2
 8002564:	40d9      	lsrs	r1, r3
 8002566:	430f      	orrs	r7, r1
 8002568:	4661      	mov	r1, ip
 800256a:	408a      	lsls	r2, r1
 800256c:	1e51      	subs	r1, r2, #1
 800256e:	418a      	sbcs	r2, r1
 8002570:	4659      	mov	r1, fp
 8002572:	40d9      	lsrs	r1, r3
 8002574:	4317      	orrs	r7, r2
 8002576:	1864      	adds	r4, r4, r1
 8002578:	183f      	adds	r7, r7, r0
 800257a:	4287      	cmp	r7, r0
 800257c:	4180      	sbcs	r0, r0
 800257e:	4240      	negs	r0, r0
 8002580:	1824      	adds	r4, r4, r0
 8002582:	0223      	lsls	r3, r4, #8
 8002584:	d400      	bmi.n	8002588 <__aeabi_dsub+0x1b4>
 8002586:	e0c6      	b.n	8002716 <__aeabi_dsub+0x342>
 8002588:	4b6b      	ldr	r3, [pc, #428]	@ (8002738 <__aeabi_dsub+0x364>)
 800258a:	3501      	adds	r5, #1
 800258c:	429d      	cmp	r5, r3
 800258e:	d100      	bne.n	8002592 <__aeabi_dsub+0x1be>
 8002590:	e0b2      	b.n	80026f8 <__aeabi_dsub+0x324>
 8002592:	2101      	movs	r1, #1
 8002594:	4b69      	ldr	r3, [pc, #420]	@ (800273c <__aeabi_dsub+0x368>)
 8002596:	087a      	lsrs	r2, r7, #1
 8002598:	401c      	ands	r4, r3
 800259a:	4039      	ands	r1, r7
 800259c:	430a      	orrs	r2, r1
 800259e:	07e7      	lsls	r7, r4, #31
 80025a0:	4317      	orrs	r7, r2
 80025a2:	0864      	lsrs	r4, r4, #1
 80025a4:	e79e      	b.n	80024e4 <__aeabi_dsub+0x110>
 80025a6:	4b66      	ldr	r3, [pc, #408]	@ (8002740 <__aeabi_dsub+0x36c>)
 80025a8:	4311      	orrs	r1, r2
 80025aa:	468a      	mov	sl, r1
 80025ac:	18eb      	adds	r3, r5, r3
 80025ae:	2900      	cmp	r1, #0
 80025b0:	d028      	beq.n	8002604 <__aeabi_dsub+0x230>
 80025b2:	4566      	cmp	r6, ip
 80025b4:	d02c      	beq.n	8002610 <__aeabi_dsub+0x23c>
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d05b      	beq.n	8002672 <__aeabi_dsub+0x29e>
 80025ba:	2d00      	cmp	r5, #0
 80025bc:	d100      	bne.n	80025c0 <__aeabi_dsub+0x1ec>
 80025be:	e12c      	b.n	800281a <__aeabi_dsub+0x446>
 80025c0:	465b      	mov	r3, fp
 80025c2:	4666      	mov	r6, ip
 80025c4:	075f      	lsls	r7, r3, #29
 80025c6:	08d2      	lsrs	r2, r2, #3
 80025c8:	4317      	orrs	r7, r2
 80025ca:	08dd      	lsrs	r5, r3, #3
 80025cc:	003b      	movs	r3, r7
 80025ce:	432b      	orrs	r3, r5
 80025d0:	d100      	bne.n	80025d4 <__aeabi_dsub+0x200>
 80025d2:	e0e2      	b.n	800279a <__aeabi_dsub+0x3c6>
 80025d4:	2480      	movs	r4, #128	@ 0x80
 80025d6:	0324      	lsls	r4, r4, #12
 80025d8:	432c      	orrs	r4, r5
 80025da:	0324      	lsls	r4, r4, #12
 80025dc:	4d56      	ldr	r5, [pc, #344]	@ (8002738 <__aeabi_dsub+0x364>)
 80025de:	0b24      	lsrs	r4, r4, #12
 80025e0:	e08c      	b.n	80026fc <__aeabi_dsub+0x328>
 80025e2:	4659      	mov	r1, fp
 80025e4:	4311      	orrs	r1, r2
 80025e6:	d100      	bne.n	80025ea <__aeabi_dsub+0x216>
 80025e8:	e0d5      	b.n	8002796 <__aeabi_dsub+0x3c2>
 80025ea:	1e59      	subs	r1, r3, #1
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d100      	bne.n	80025f2 <__aeabi_dsub+0x21e>
 80025f0:	e1b9      	b.n	8002966 <__aeabi_dsub+0x592>
 80025f2:	42bb      	cmp	r3, r7
 80025f4:	d100      	bne.n	80025f8 <__aeabi_dsub+0x224>
 80025f6:	e1b1      	b.n	800295c <__aeabi_dsub+0x588>
 80025f8:	2701      	movs	r7, #1
 80025fa:	000b      	movs	r3, r1
 80025fc:	2938      	cmp	r1, #56	@ 0x38
 80025fe:	dd00      	ble.n	8002602 <__aeabi_dsub+0x22e>
 8002600:	e740      	b.n	8002484 <__aeabi_dsub+0xb0>
 8002602:	e72a      	b.n	800245a <__aeabi_dsub+0x86>
 8002604:	4661      	mov	r1, ip
 8002606:	2701      	movs	r7, #1
 8002608:	4079      	eors	r1, r7
 800260a:	468c      	mov	ip, r1
 800260c:	4566      	cmp	r6, ip
 800260e:	d1d2      	bne.n	80025b6 <__aeabi_dsub+0x1e2>
 8002610:	2b00      	cmp	r3, #0
 8002612:	d100      	bne.n	8002616 <__aeabi_dsub+0x242>
 8002614:	e0c5      	b.n	80027a2 <__aeabi_dsub+0x3ce>
 8002616:	2d00      	cmp	r5, #0
 8002618:	d000      	beq.n	800261c <__aeabi_dsub+0x248>
 800261a:	e155      	b.n	80028c8 <__aeabi_dsub+0x4f4>
 800261c:	464b      	mov	r3, r9
 800261e:	0025      	movs	r5, r4
 8002620:	4305      	orrs	r5, r0
 8002622:	d100      	bne.n	8002626 <__aeabi_dsub+0x252>
 8002624:	e212      	b.n	8002a4c <__aeabi_dsub+0x678>
 8002626:	1e59      	subs	r1, r3, #1
 8002628:	468c      	mov	ip, r1
 800262a:	2b01      	cmp	r3, #1
 800262c:	d100      	bne.n	8002630 <__aeabi_dsub+0x25c>
 800262e:	e249      	b.n	8002ac4 <__aeabi_dsub+0x6f0>
 8002630:	4d41      	ldr	r5, [pc, #260]	@ (8002738 <__aeabi_dsub+0x364>)
 8002632:	42ab      	cmp	r3, r5
 8002634:	d100      	bne.n	8002638 <__aeabi_dsub+0x264>
 8002636:	e28f      	b.n	8002b58 <__aeabi_dsub+0x784>
 8002638:	2701      	movs	r7, #1
 800263a:	2938      	cmp	r1, #56	@ 0x38
 800263c:	dc11      	bgt.n	8002662 <__aeabi_dsub+0x28e>
 800263e:	4663      	mov	r3, ip
 8002640:	2b1f      	cmp	r3, #31
 8002642:	dd00      	ble.n	8002646 <__aeabi_dsub+0x272>
 8002644:	e25b      	b.n	8002afe <__aeabi_dsub+0x72a>
 8002646:	4661      	mov	r1, ip
 8002648:	2320      	movs	r3, #32
 800264a:	0027      	movs	r7, r4
 800264c:	1a5b      	subs	r3, r3, r1
 800264e:	0005      	movs	r5, r0
 8002650:	4098      	lsls	r0, r3
 8002652:	409f      	lsls	r7, r3
 8002654:	40cd      	lsrs	r5, r1
 8002656:	1e43      	subs	r3, r0, #1
 8002658:	4198      	sbcs	r0, r3
 800265a:	40cc      	lsrs	r4, r1
 800265c:	432f      	orrs	r7, r5
 800265e:	4307      	orrs	r7, r0
 8002660:	44a3      	add	fp, r4
 8002662:	18bf      	adds	r7, r7, r2
 8002664:	4297      	cmp	r7, r2
 8002666:	4192      	sbcs	r2, r2
 8002668:	4252      	negs	r2, r2
 800266a:	445a      	add	r2, fp
 800266c:	0014      	movs	r4, r2
 800266e:	464d      	mov	r5, r9
 8002670:	e787      	b.n	8002582 <__aeabi_dsub+0x1ae>
 8002672:	4f34      	ldr	r7, [pc, #208]	@ (8002744 <__aeabi_dsub+0x370>)
 8002674:	1c6b      	adds	r3, r5, #1
 8002676:	423b      	tst	r3, r7
 8002678:	d000      	beq.n	800267c <__aeabi_dsub+0x2a8>
 800267a:	e0b6      	b.n	80027ea <__aeabi_dsub+0x416>
 800267c:	4659      	mov	r1, fp
 800267e:	0023      	movs	r3, r4
 8002680:	4311      	orrs	r1, r2
 8002682:	000f      	movs	r7, r1
 8002684:	4303      	orrs	r3, r0
 8002686:	2d00      	cmp	r5, #0
 8002688:	d000      	beq.n	800268c <__aeabi_dsub+0x2b8>
 800268a:	e126      	b.n	80028da <__aeabi_dsub+0x506>
 800268c:	2b00      	cmp	r3, #0
 800268e:	d100      	bne.n	8002692 <__aeabi_dsub+0x2be>
 8002690:	e1c0      	b.n	8002a14 <__aeabi_dsub+0x640>
 8002692:	2900      	cmp	r1, #0
 8002694:	d100      	bne.n	8002698 <__aeabi_dsub+0x2c4>
 8002696:	e0a1      	b.n	80027dc <__aeabi_dsub+0x408>
 8002698:	1a83      	subs	r3, r0, r2
 800269a:	4698      	mov	r8, r3
 800269c:	465b      	mov	r3, fp
 800269e:	4540      	cmp	r0, r8
 80026a0:	41ad      	sbcs	r5, r5
 80026a2:	1ae3      	subs	r3, r4, r3
 80026a4:	426d      	negs	r5, r5
 80026a6:	1b5b      	subs	r3, r3, r5
 80026a8:	2580      	movs	r5, #128	@ 0x80
 80026aa:	042d      	lsls	r5, r5, #16
 80026ac:	422b      	tst	r3, r5
 80026ae:	d100      	bne.n	80026b2 <__aeabi_dsub+0x2de>
 80026b0:	e14b      	b.n	800294a <__aeabi_dsub+0x576>
 80026b2:	465b      	mov	r3, fp
 80026b4:	1a10      	subs	r0, r2, r0
 80026b6:	4282      	cmp	r2, r0
 80026b8:	4192      	sbcs	r2, r2
 80026ba:	1b1c      	subs	r4, r3, r4
 80026bc:	0007      	movs	r7, r0
 80026be:	2601      	movs	r6, #1
 80026c0:	4663      	mov	r3, ip
 80026c2:	4252      	negs	r2, r2
 80026c4:	1aa4      	subs	r4, r4, r2
 80026c6:	4327      	orrs	r7, r4
 80026c8:	401e      	ands	r6, r3
 80026ca:	2f00      	cmp	r7, #0
 80026cc:	d100      	bne.n	80026d0 <__aeabi_dsub+0x2fc>
 80026ce:	e142      	b.n	8002956 <__aeabi_dsub+0x582>
 80026d0:	422c      	tst	r4, r5
 80026d2:	d100      	bne.n	80026d6 <__aeabi_dsub+0x302>
 80026d4:	e26d      	b.n	8002bb2 <__aeabi_dsub+0x7de>
 80026d6:	4b19      	ldr	r3, [pc, #100]	@ (800273c <__aeabi_dsub+0x368>)
 80026d8:	2501      	movs	r5, #1
 80026da:	401c      	ands	r4, r3
 80026dc:	e71b      	b.n	8002516 <__aeabi_dsub+0x142>
 80026de:	42bd      	cmp	r5, r7
 80026e0:	d100      	bne.n	80026e4 <__aeabi_dsub+0x310>
 80026e2:	e13b      	b.n	800295c <__aeabi_dsub+0x588>
 80026e4:	2701      	movs	r7, #1
 80026e6:	2b38      	cmp	r3, #56	@ 0x38
 80026e8:	dd00      	ble.n	80026ec <__aeabi_dsub+0x318>
 80026ea:	e745      	b.n	8002578 <__aeabi_dsub+0x1a4>
 80026ec:	2780      	movs	r7, #128	@ 0x80
 80026ee:	4659      	mov	r1, fp
 80026f0:	043f      	lsls	r7, r7, #16
 80026f2:	4339      	orrs	r1, r7
 80026f4:	468b      	mov	fp, r1
 80026f6:	e72a      	b.n	800254e <__aeabi_dsub+0x17a>
 80026f8:	2400      	movs	r4, #0
 80026fa:	2700      	movs	r7, #0
 80026fc:	052d      	lsls	r5, r5, #20
 80026fe:	4325      	orrs	r5, r4
 8002700:	07f6      	lsls	r6, r6, #31
 8002702:	4335      	orrs	r5, r6
 8002704:	0038      	movs	r0, r7
 8002706:	0029      	movs	r1, r5
 8002708:	b003      	add	sp, #12
 800270a:	bcf0      	pop	{r4, r5, r6, r7}
 800270c:	46bb      	mov	fp, r7
 800270e:	46b2      	mov	sl, r6
 8002710:	46a9      	mov	r9, r5
 8002712:	46a0      	mov	r8, r4
 8002714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002716:	077b      	lsls	r3, r7, #29
 8002718:	d004      	beq.n	8002724 <__aeabi_dsub+0x350>
 800271a:	230f      	movs	r3, #15
 800271c:	403b      	ands	r3, r7
 800271e:	2b04      	cmp	r3, #4
 8002720:	d000      	beq.n	8002724 <__aeabi_dsub+0x350>
 8002722:	e6e7      	b.n	80024f4 <__aeabi_dsub+0x120>
 8002724:	002b      	movs	r3, r5
 8002726:	08f8      	lsrs	r0, r7, #3
 8002728:	4a03      	ldr	r2, [pc, #12]	@ (8002738 <__aeabi_dsub+0x364>)
 800272a:	0767      	lsls	r7, r4, #29
 800272c:	4307      	orrs	r7, r0
 800272e:	08e5      	lsrs	r5, r4, #3
 8002730:	4293      	cmp	r3, r2
 8002732:	d100      	bne.n	8002736 <__aeabi_dsub+0x362>
 8002734:	e74a      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002736:	e0a5      	b.n	8002884 <__aeabi_dsub+0x4b0>
 8002738:	000007ff 	.word	0x000007ff
 800273c:	ff7fffff 	.word	0xff7fffff
 8002740:	fffff801 	.word	0xfffff801
 8002744:	000007fe 	.word	0x000007fe
 8002748:	0038      	movs	r0, r7
 800274a:	f000 fb7f 	bl	8002e4c <__clzsi2>
 800274e:	0003      	movs	r3, r0
 8002750:	3318      	adds	r3, #24
 8002752:	2b1f      	cmp	r3, #31
 8002754:	dc00      	bgt.n	8002758 <__aeabi_dsub+0x384>
 8002756:	e6a7      	b.n	80024a8 <__aeabi_dsub+0xd4>
 8002758:	003a      	movs	r2, r7
 800275a:	3808      	subs	r0, #8
 800275c:	4082      	lsls	r2, r0
 800275e:	429d      	cmp	r5, r3
 8002760:	dd00      	ble.n	8002764 <__aeabi_dsub+0x390>
 8002762:	e08a      	b.n	800287a <__aeabi_dsub+0x4a6>
 8002764:	1b5b      	subs	r3, r3, r5
 8002766:	1c58      	adds	r0, r3, #1
 8002768:	281f      	cmp	r0, #31
 800276a:	dc00      	bgt.n	800276e <__aeabi_dsub+0x39a>
 800276c:	e1d8      	b.n	8002b20 <__aeabi_dsub+0x74c>
 800276e:	0017      	movs	r7, r2
 8002770:	3b1f      	subs	r3, #31
 8002772:	40df      	lsrs	r7, r3
 8002774:	2820      	cmp	r0, #32
 8002776:	d005      	beq.n	8002784 <__aeabi_dsub+0x3b0>
 8002778:	2340      	movs	r3, #64	@ 0x40
 800277a:	1a1b      	subs	r3, r3, r0
 800277c:	409a      	lsls	r2, r3
 800277e:	1e53      	subs	r3, r2, #1
 8002780:	419a      	sbcs	r2, r3
 8002782:	4317      	orrs	r7, r2
 8002784:	2500      	movs	r5, #0
 8002786:	2f00      	cmp	r7, #0
 8002788:	d100      	bne.n	800278c <__aeabi_dsub+0x3b8>
 800278a:	e0e5      	b.n	8002958 <__aeabi_dsub+0x584>
 800278c:	077b      	lsls	r3, r7, #29
 800278e:	d000      	beq.n	8002792 <__aeabi_dsub+0x3be>
 8002790:	e6ab      	b.n	80024ea <__aeabi_dsub+0x116>
 8002792:	002c      	movs	r4, r5
 8002794:	e7c6      	b.n	8002724 <__aeabi_dsub+0x350>
 8002796:	08c0      	lsrs	r0, r0, #3
 8002798:	e7c6      	b.n	8002728 <__aeabi_dsub+0x354>
 800279a:	2700      	movs	r7, #0
 800279c:	2400      	movs	r4, #0
 800279e:	4dd1      	ldr	r5, [pc, #836]	@ (8002ae4 <__aeabi_dsub+0x710>)
 80027a0:	e7ac      	b.n	80026fc <__aeabi_dsub+0x328>
 80027a2:	4fd1      	ldr	r7, [pc, #836]	@ (8002ae8 <__aeabi_dsub+0x714>)
 80027a4:	1c6b      	adds	r3, r5, #1
 80027a6:	423b      	tst	r3, r7
 80027a8:	d171      	bne.n	800288e <__aeabi_dsub+0x4ba>
 80027aa:	0023      	movs	r3, r4
 80027ac:	4303      	orrs	r3, r0
 80027ae:	2d00      	cmp	r5, #0
 80027b0:	d000      	beq.n	80027b4 <__aeabi_dsub+0x3e0>
 80027b2:	e14e      	b.n	8002a52 <__aeabi_dsub+0x67e>
 80027b4:	4657      	mov	r7, sl
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d100      	bne.n	80027bc <__aeabi_dsub+0x3e8>
 80027ba:	e1b5      	b.n	8002b28 <__aeabi_dsub+0x754>
 80027bc:	2f00      	cmp	r7, #0
 80027be:	d00d      	beq.n	80027dc <__aeabi_dsub+0x408>
 80027c0:	1883      	adds	r3, r0, r2
 80027c2:	4283      	cmp	r3, r0
 80027c4:	4180      	sbcs	r0, r0
 80027c6:	445c      	add	r4, fp
 80027c8:	4240      	negs	r0, r0
 80027ca:	1824      	adds	r4, r4, r0
 80027cc:	0222      	lsls	r2, r4, #8
 80027ce:	d500      	bpl.n	80027d2 <__aeabi_dsub+0x3fe>
 80027d0:	e1c8      	b.n	8002b64 <__aeabi_dsub+0x790>
 80027d2:	001f      	movs	r7, r3
 80027d4:	4698      	mov	r8, r3
 80027d6:	4327      	orrs	r7, r4
 80027d8:	d100      	bne.n	80027dc <__aeabi_dsub+0x408>
 80027da:	e0bc      	b.n	8002956 <__aeabi_dsub+0x582>
 80027dc:	4643      	mov	r3, r8
 80027de:	0767      	lsls	r7, r4, #29
 80027e0:	08db      	lsrs	r3, r3, #3
 80027e2:	431f      	orrs	r7, r3
 80027e4:	08e5      	lsrs	r5, r4, #3
 80027e6:	2300      	movs	r3, #0
 80027e8:	e04c      	b.n	8002884 <__aeabi_dsub+0x4b0>
 80027ea:	1a83      	subs	r3, r0, r2
 80027ec:	4698      	mov	r8, r3
 80027ee:	465b      	mov	r3, fp
 80027f0:	4540      	cmp	r0, r8
 80027f2:	41bf      	sbcs	r7, r7
 80027f4:	1ae3      	subs	r3, r4, r3
 80027f6:	427f      	negs	r7, r7
 80027f8:	1bdb      	subs	r3, r3, r7
 80027fa:	021f      	lsls	r7, r3, #8
 80027fc:	d47c      	bmi.n	80028f8 <__aeabi_dsub+0x524>
 80027fe:	4647      	mov	r7, r8
 8002800:	431f      	orrs	r7, r3
 8002802:	d100      	bne.n	8002806 <__aeabi_dsub+0x432>
 8002804:	e0a6      	b.n	8002954 <__aeabi_dsub+0x580>
 8002806:	001c      	movs	r4, r3
 8002808:	4647      	mov	r7, r8
 800280a:	e645      	b.n	8002498 <__aeabi_dsub+0xc4>
 800280c:	4cb7      	ldr	r4, [pc, #732]	@ (8002aec <__aeabi_dsub+0x718>)
 800280e:	1aed      	subs	r5, r5, r3
 8002810:	4014      	ands	r4, r2
 8002812:	077b      	lsls	r3, r7, #29
 8002814:	d000      	beq.n	8002818 <__aeabi_dsub+0x444>
 8002816:	e780      	b.n	800271a <__aeabi_dsub+0x346>
 8002818:	e784      	b.n	8002724 <__aeabi_dsub+0x350>
 800281a:	464b      	mov	r3, r9
 800281c:	0025      	movs	r5, r4
 800281e:	4305      	orrs	r5, r0
 8002820:	d066      	beq.n	80028f0 <__aeabi_dsub+0x51c>
 8002822:	1e5f      	subs	r7, r3, #1
 8002824:	2b01      	cmp	r3, #1
 8002826:	d100      	bne.n	800282a <__aeabi_dsub+0x456>
 8002828:	e0fc      	b.n	8002a24 <__aeabi_dsub+0x650>
 800282a:	4dae      	ldr	r5, [pc, #696]	@ (8002ae4 <__aeabi_dsub+0x710>)
 800282c:	42ab      	cmp	r3, r5
 800282e:	d100      	bne.n	8002832 <__aeabi_dsub+0x45e>
 8002830:	e15e      	b.n	8002af0 <__aeabi_dsub+0x71c>
 8002832:	4666      	mov	r6, ip
 8002834:	2f38      	cmp	r7, #56	@ 0x38
 8002836:	dc00      	bgt.n	800283a <__aeabi_dsub+0x466>
 8002838:	e0b4      	b.n	80029a4 <__aeabi_dsub+0x5d0>
 800283a:	2001      	movs	r0, #1
 800283c:	1a17      	subs	r7, r2, r0
 800283e:	42ba      	cmp	r2, r7
 8002840:	4192      	sbcs	r2, r2
 8002842:	465b      	mov	r3, fp
 8002844:	4252      	negs	r2, r2
 8002846:	464d      	mov	r5, r9
 8002848:	1a9c      	subs	r4, r3, r2
 800284a:	e620      	b.n	800248e <__aeabi_dsub+0xba>
 800284c:	0767      	lsls	r7, r4, #29
 800284e:	08c0      	lsrs	r0, r0, #3
 8002850:	4307      	orrs	r7, r0
 8002852:	08e5      	lsrs	r5, r4, #3
 8002854:	e6ba      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002856:	001f      	movs	r7, r3
 8002858:	4659      	mov	r1, fp
 800285a:	3f20      	subs	r7, #32
 800285c:	40f9      	lsrs	r1, r7
 800285e:	000f      	movs	r7, r1
 8002860:	2b20      	cmp	r3, #32
 8002862:	d005      	beq.n	8002870 <__aeabi_dsub+0x49c>
 8002864:	2140      	movs	r1, #64	@ 0x40
 8002866:	1acb      	subs	r3, r1, r3
 8002868:	4659      	mov	r1, fp
 800286a:	4099      	lsls	r1, r3
 800286c:	430a      	orrs	r2, r1
 800286e:	4692      	mov	sl, r2
 8002870:	4653      	mov	r3, sl
 8002872:	1e5a      	subs	r2, r3, #1
 8002874:	4193      	sbcs	r3, r2
 8002876:	431f      	orrs	r7, r3
 8002878:	e604      	b.n	8002484 <__aeabi_dsub+0xb0>
 800287a:	1aeb      	subs	r3, r5, r3
 800287c:	4d9b      	ldr	r5, [pc, #620]	@ (8002aec <__aeabi_dsub+0x718>)
 800287e:	4015      	ands	r5, r2
 8002880:	076f      	lsls	r7, r5, #29
 8002882:	08ed      	lsrs	r5, r5, #3
 8002884:	032c      	lsls	r4, r5, #12
 8002886:	055d      	lsls	r5, r3, #21
 8002888:	0b24      	lsrs	r4, r4, #12
 800288a:	0d6d      	lsrs	r5, r5, #21
 800288c:	e736      	b.n	80026fc <__aeabi_dsub+0x328>
 800288e:	4d95      	ldr	r5, [pc, #596]	@ (8002ae4 <__aeabi_dsub+0x710>)
 8002890:	42ab      	cmp	r3, r5
 8002892:	d100      	bne.n	8002896 <__aeabi_dsub+0x4c2>
 8002894:	e0d6      	b.n	8002a44 <__aeabi_dsub+0x670>
 8002896:	1882      	adds	r2, r0, r2
 8002898:	0021      	movs	r1, r4
 800289a:	4282      	cmp	r2, r0
 800289c:	4180      	sbcs	r0, r0
 800289e:	4459      	add	r1, fp
 80028a0:	4240      	negs	r0, r0
 80028a2:	1808      	adds	r0, r1, r0
 80028a4:	07c7      	lsls	r7, r0, #31
 80028a6:	0852      	lsrs	r2, r2, #1
 80028a8:	4317      	orrs	r7, r2
 80028aa:	0844      	lsrs	r4, r0, #1
 80028ac:	0752      	lsls	r2, r2, #29
 80028ae:	d400      	bmi.n	80028b2 <__aeabi_dsub+0x4de>
 80028b0:	e185      	b.n	8002bbe <__aeabi_dsub+0x7ea>
 80028b2:	220f      	movs	r2, #15
 80028b4:	001d      	movs	r5, r3
 80028b6:	403a      	ands	r2, r7
 80028b8:	2a04      	cmp	r2, #4
 80028ba:	d000      	beq.n	80028be <__aeabi_dsub+0x4ea>
 80028bc:	e61a      	b.n	80024f4 <__aeabi_dsub+0x120>
 80028be:	08ff      	lsrs	r7, r7, #3
 80028c0:	0764      	lsls	r4, r4, #29
 80028c2:	4327      	orrs	r7, r4
 80028c4:	0905      	lsrs	r5, r0, #4
 80028c6:	e7dd      	b.n	8002884 <__aeabi_dsub+0x4b0>
 80028c8:	465b      	mov	r3, fp
 80028ca:	08d2      	lsrs	r2, r2, #3
 80028cc:	075f      	lsls	r7, r3, #29
 80028ce:	4317      	orrs	r7, r2
 80028d0:	08dd      	lsrs	r5, r3, #3
 80028d2:	e67b      	b.n	80025cc <__aeabi_dsub+0x1f8>
 80028d4:	2700      	movs	r7, #0
 80028d6:	2400      	movs	r4, #0
 80028d8:	e710      	b.n	80026fc <__aeabi_dsub+0x328>
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d000      	beq.n	80028e0 <__aeabi_dsub+0x50c>
 80028de:	e0d6      	b.n	8002a8e <__aeabi_dsub+0x6ba>
 80028e0:	2900      	cmp	r1, #0
 80028e2:	d000      	beq.n	80028e6 <__aeabi_dsub+0x512>
 80028e4:	e12f      	b.n	8002b46 <__aeabi_dsub+0x772>
 80028e6:	2480      	movs	r4, #128	@ 0x80
 80028e8:	2600      	movs	r6, #0
 80028ea:	4d7e      	ldr	r5, [pc, #504]	@ (8002ae4 <__aeabi_dsub+0x710>)
 80028ec:	0324      	lsls	r4, r4, #12
 80028ee:	e705      	b.n	80026fc <__aeabi_dsub+0x328>
 80028f0:	4666      	mov	r6, ip
 80028f2:	465c      	mov	r4, fp
 80028f4:	08d0      	lsrs	r0, r2, #3
 80028f6:	e717      	b.n	8002728 <__aeabi_dsub+0x354>
 80028f8:	465b      	mov	r3, fp
 80028fa:	1a17      	subs	r7, r2, r0
 80028fc:	42ba      	cmp	r2, r7
 80028fe:	4192      	sbcs	r2, r2
 8002900:	1b1c      	subs	r4, r3, r4
 8002902:	2601      	movs	r6, #1
 8002904:	4663      	mov	r3, ip
 8002906:	4252      	negs	r2, r2
 8002908:	1aa4      	subs	r4, r4, r2
 800290a:	401e      	ands	r6, r3
 800290c:	e5c4      	b.n	8002498 <__aeabi_dsub+0xc4>
 800290e:	1883      	adds	r3, r0, r2
 8002910:	4283      	cmp	r3, r0
 8002912:	4180      	sbcs	r0, r0
 8002914:	445c      	add	r4, fp
 8002916:	4240      	negs	r0, r0
 8002918:	1825      	adds	r5, r4, r0
 800291a:	022a      	lsls	r2, r5, #8
 800291c:	d400      	bmi.n	8002920 <__aeabi_dsub+0x54c>
 800291e:	e0da      	b.n	8002ad6 <__aeabi_dsub+0x702>
 8002920:	4a72      	ldr	r2, [pc, #456]	@ (8002aec <__aeabi_dsub+0x718>)
 8002922:	085b      	lsrs	r3, r3, #1
 8002924:	4015      	ands	r5, r2
 8002926:	07ea      	lsls	r2, r5, #31
 8002928:	431a      	orrs	r2, r3
 800292a:	0869      	lsrs	r1, r5, #1
 800292c:	075b      	lsls	r3, r3, #29
 800292e:	d400      	bmi.n	8002932 <__aeabi_dsub+0x55e>
 8002930:	e14a      	b.n	8002bc8 <__aeabi_dsub+0x7f4>
 8002932:	230f      	movs	r3, #15
 8002934:	4013      	ands	r3, r2
 8002936:	2b04      	cmp	r3, #4
 8002938:	d100      	bne.n	800293c <__aeabi_dsub+0x568>
 800293a:	e0fc      	b.n	8002b36 <__aeabi_dsub+0x762>
 800293c:	1d17      	adds	r7, r2, #4
 800293e:	4297      	cmp	r7, r2
 8002940:	41a4      	sbcs	r4, r4
 8002942:	4264      	negs	r4, r4
 8002944:	2502      	movs	r5, #2
 8002946:	1864      	adds	r4, r4, r1
 8002948:	e6ec      	b.n	8002724 <__aeabi_dsub+0x350>
 800294a:	4647      	mov	r7, r8
 800294c:	001c      	movs	r4, r3
 800294e:	431f      	orrs	r7, r3
 8002950:	d000      	beq.n	8002954 <__aeabi_dsub+0x580>
 8002952:	e743      	b.n	80027dc <__aeabi_dsub+0x408>
 8002954:	2600      	movs	r6, #0
 8002956:	2500      	movs	r5, #0
 8002958:	2400      	movs	r4, #0
 800295a:	e6cf      	b.n	80026fc <__aeabi_dsub+0x328>
 800295c:	08c0      	lsrs	r0, r0, #3
 800295e:	0767      	lsls	r7, r4, #29
 8002960:	4307      	orrs	r7, r0
 8002962:	08e5      	lsrs	r5, r4, #3
 8002964:	e632      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002966:	1a87      	subs	r7, r0, r2
 8002968:	465b      	mov	r3, fp
 800296a:	42b8      	cmp	r0, r7
 800296c:	4180      	sbcs	r0, r0
 800296e:	1ae4      	subs	r4, r4, r3
 8002970:	4240      	negs	r0, r0
 8002972:	1a24      	subs	r4, r4, r0
 8002974:	0223      	lsls	r3, r4, #8
 8002976:	d428      	bmi.n	80029ca <__aeabi_dsub+0x5f6>
 8002978:	0763      	lsls	r3, r4, #29
 800297a:	08ff      	lsrs	r7, r7, #3
 800297c:	431f      	orrs	r7, r3
 800297e:	08e5      	lsrs	r5, r4, #3
 8002980:	2301      	movs	r3, #1
 8002982:	e77f      	b.n	8002884 <__aeabi_dsub+0x4b0>
 8002984:	2b00      	cmp	r3, #0
 8002986:	d100      	bne.n	800298a <__aeabi_dsub+0x5b6>
 8002988:	e673      	b.n	8002672 <__aeabi_dsub+0x29e>
 800298a:	464b      	mov	r3, r9
 800298c:	1b5f      	subs	r7, r3, r5
 800298e:	003b      	movs	r3, r7
 8002990:	2d00      	cmp	r5, #0
 8002992:	d100      	bne.n	8002996 <__aeabi_dsub+0x5c2>
 8002994:	e742      	b.n	800281c <__aeabi_dsub+0x448>
 8002996:	2f38      	cmp	r7, #56	@ 0x38
 8002998:	dd00      	ble.n	800299c <__aeabi_dsub+0x5c8>
 800299a:	e0ec      	b.n	8002b76 <__aeabi_dsub+0x7a2>
 800299c:	2380      	movs	r3, #128	@ 0x80
 800299e:	000e      	movs	r6, r1
 80029a0:	041b      	lsls	r3, r3, #16
 80029a2:	431c      	orrs	r4, r3
 80029a4:	2f1f      	cmp	r7, #31
 80029a6:	dc25      	bgt.n	80029f4 <__aeabi_dsub+0x620>
 80029a8:	2520      	movs	r5, #32
 80029aa:	0023      	movs	r3, r4
 80029ac:	1bed      	subs	r5, r5, r7
 80029ae:	0001      	movs	r1, r0
 80029b0:	40a8      	lsls	r0, r5
 80029b2:	40ab      	lsls	r3, r5
 80029b4:	40f9      	lsrs	r1, r7
 80029b6:	1e45      	subs	r5, r0, #1
 80029b8:	41a8      	sbcs	r0, r5
 80029ba:	430b      	orrs	r3, r1
 80029bc:	40fc      	lsrs	r4, r7
 80029be:	4318      	orrs	r0, r3
 80029c0:	465b      	mov	r3, fp
 80029c2:	1b1b      	subs	r3, r3, r4
 80029c4:	469b      	mov	fp, r3
 80029c6:	e739      	b.n	800283c <__aeabi_dsub+0x468>
 80029c8:	4666      	mov	r6, ip
 80029ca:	2501      	movs	r5, #1
 80029cc:	e562      	b.n	8002494 <__aeabi_dsub+0xc0>
 80029ce:	001f      	movs	r7, r3
 80029d0:	4659      	mov	r1, fp
 80029d2:	3f20      	subs	r7, #32
 80029d4:	40f9      	lsrs	r1, r7
 80029d6:	468c      	mov	ip, r1
 80029d8:	2b20      	cmp	r3, #32
 80029da:	d005      	beq.n	80029e8 <__aeabi_dsub+0x614>
 80029dc:	2740      	movs	r7, #64	@ 0x40
 80029de:	4659      	mov	r1, fp
 80029e0:	1afb      	subs	r3, r7, r3
 80029e2:	4099      	lsls	r1, r3
 80029e4:	430a      	orrs	r2, r1
 80029e6:	4692      	mov	sl, r2
 80029e8:	4657      	mov	r7, sl
 80029ea:	1e7b      	subs	r3, r7, #1
 80029ec:	419f      	sbcs	r7, r3
 80029ee:	4663      	mov	r3, ip
 80029f0:	431f      	orrs	r7, r3
 80029f2:	e5c1      	b.n	8002578 <__aeabi_dsub+0x1a4>
 80029f4:	003b      	movs	r3, r7
 80029f6:	0025      	movs	r5, r4
 80029f8:	3b20      	subs	r3, #32
 80029fa:	40dd      	lsrs	r5, r3
 80029fc:	2f20      	cmp	r7, #32
 80029fe:	d004      	beq.n	8002a0a <__aeabi_dsub+0x636>
 8002a00:	2340      	movs	r3, #64	@ 0x40
 8002a02:	1bdb      	subs	r3, r3, r7
 8002a04:	409c      	lsls	r4, r3
 8002a06:	4320      	orrs	r0, r4
 8002a08:	4680      	mov	r8, r0
 8002a0a:	4640      	mov	r0, r8
 8002a0c:	1e43      	subs	r3, r0, #1
 8002a0e:	4198      	sbcs	r0, r3
 8002a10:	4328      	orrs	r0, r5
 8002a12:	e713      	b.n	800283c <__aeabi_dsub+0x468>
 8002a14:	2900      	cmp	r1, #0
 8002a16:	d09d      	beq.n	8002954 <__aeabi_dsub+0x580>
 8002a18:	2601      	movs	r6, #1
 8002a1a:	4663      	mov	r3, ip
 8002a1c:	465c      	mov	r4, fp
 8002a1e:	4690      	mov	r8, r2
 8002a20:	401e      	ands	r6, r3
 8002a22:	e6db      	b.n	80027dc <__aeabi_dsub+0x408>
 8002a24:	1a17      	subs	r7, r2, r0
 8002a26:	465b      	mov	r3, fp
 8002a28:	42ba      	cmp	r2, r7
 8002a2a:	4192      	sbcs	r2, r2
 8002a2c:	1b1c      	subs	r4, r3, r4
 8002a2e:	4252      	negs	r2, r2
 8002a30:	1aa4      	subs	r4, r4, r2
 8002a32:	0223      	lsls	r3, r4, #8
 8002a34:	d4c8      	bmi.n	80029c8 <__aeabi_dsub+0x5f4>
 8002a36:	0763      	lsls	r3, r4, #29
 8002a38:	08ff      	lsrs	r7, r7, #3
 8002a3a:	431f      	orrs	r7, r3
 8002a3c:	4666      	mov	r6, ip
 8002a3e:	2301      	movs	r3, #1
 8002a40:	08e5      	lsrs	r5, r4, #3
 8002a42:	e71f      	b.n	8002884 <__aeabi_dsub+0x4b0>
 8002a44:	001d      	movs	r5, r3
 8002a46:	2400      	movs	r4, #0
 8002a48:	2700      	movs	r7, #0
 8002a4a:	e657      	b.n	80026fc <__aeabi_dsub+0x328>
 8002a4c:	465c      	mov	r4, fp
 8002a4e:	08d0      	lsrs	r0, r2, #3
 8002a50:	e66a      	b.n	8002728 <__aeabi_dsub+0x354>
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d100      	bne.n	8002a58 <__aeabi_dsub+0x684>
 8002a56:	e737      	b.n	80028c8 <__aeabi_dsub+0x4f4>
 8002a58:	4653      	mov	r3, sl
 8002a5a:	08c0      	lsrs	r0, r0, #3
 8002a5c:	0767      	lsls	r7, r4, #29
 8002a5e:	4307      	orrs	r7, r0
 8002a60:	08e5      	lsrs	r5, r4, #3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d100      	bne.n	8002a68 <__aeabi_dsub+0x694>
 8002a66:	e5b1      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002a68:	2380      	movs	r3, #128	@ 0x80
 8002a6a:	031b      	lsls	r3, r3, #12
 8002a6c:	421d      	tst	r5, r3
 8002a6e:	d008      	beq.n	8002a82 <__aeabi_dsub+0x6ae>
 8002a70:	4659      	mov	r1, fp
 8002a72:	08c8      	lsrs	r0, r1, #3
 8002a74:	4218      	tst	r0, r3
 8002a76:	d104      	bne.n	8002a82 <__aeabi_dsub+0x6ae>
 8002a78:	08d2      	lsrs	r2, r2, #3
 8002a7a:	0749      	lsls	r1, r1, #29
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	0017      	movs	r7, r2
 8002a80:	0005      	movs	r5, r0
 8002a82:	0f7b      	lsrs	r3, r7, #29
 8002a84:	00ff      	lsls	r7, r7, #3
 8002a86:	08ff      	lsrs	r7, r7, #3
 8002a88:	075b      	lsls	r3, r3, #29
 8002a8a:	431f      	orrs	r7, r3
 8002a8c:	e59e      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002a8e:	08c0      	lsrs	r0, r0, #3
 8002a90:	0763      	lsls	r3, r4, #29
 8002a92:	4318      	orrs	r0, r3
 8002a94:	08e5      	lsrs	r5, r4, #3
 8002a96:	2900      	cmp	r1, #0
 8002a98:	d053      	beq.n	8002b42 <__aeabi_dsub+0x76e>
 8002a9a:	2380      	movs	r3, #128	@ 0x80
 8002a9c:	031b      	lsls	r3, r3, #12
 8002a9e:	421d      	tst	r5, r3
 8002aa0:	d00a      	beq.n	8002ab8 <__aeabi_dsub+0x6e4>
 8002aa2:	4659      	mov	r1, fp
 8002aa4:	08cc      	lsrs	r4, r1, #3
 8002aa6:	421c      	tst	r4, r3
 8002aa8:	d106      	bne.n	8002ab8 <__aeabi_dsub+0x6e4>
 8002aaa:	2601      	movs	r6, #1
 8002aac:	4663      	mov	r3, ip
 8002aae:	0025      	movs	r5, r4
 8002ab0:	08d0      	lsrs	r0, r2, #3
 8002ab2:	0749      	lsls	r1, r1, #29
 8002ab4:	4308      	orrs	r0, r1
 8002ab6:	401e      	ands	r6, r3
 8002ab8:	0f47      	lsrs	r7, r0, #29
 8002aba:	00c0      	lsls	r0, r0, #3
 8002abc:	08c0      	lsrs	r0, r0, #3
 8002abe:	077f      	lsls	r7, r7, #29
 8002ac0:	4307      	orrs	r7, r0
 8002ac2:	e583      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002ac4:	1883      	adds	r3, r0, r2
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	4192      	sbcs	r2, r2
 8002aca:	445c      	add	r4, fp
 8002acc:	4252      	negs	r2, r2
 8002ace:	18a5      	adds	r5, r4, r2
 8002ad0:	022a      	lsls	r2, r5, #8
 8002ad2:	d500      	bpl.n	8002ad6 <__aeabi_dsub+0x702>
 8002ad4:	e724      	b.n	8002920 <__aeabi_dsub+0x54c>
 8002ad6:	076f      	lsls	r7, r5, #29
 8002ad8:	08db      	lsrs	r3, r3, #3
 8002ada:	431f      	orrs	r7, r3
 8002adc:	08ed      	lsrs	r5, r5, #3
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e6d0      	b.n	8002884 <__aeabi_dsub+0x4b0>
 8002ae2:	46c0      	nop			@ (mov r8, r8)
 8002ae4:	000007ff 	.word	0x000007ff
 8002ae8:	000007fe 	.word	0x000007fe
 8002aec:	ff7fffff 	.word	0xff7fffff
 8002af0:	465b      	mov	r3, fp
 8002af2:	08d2      	lsrs	r2, r2, #3
 8002af4:	075f      	lsls	r7, r3, #29
 8002af6:	4666      	mov	r6, ip
 8002af8:	4317      	orrs	r7, r2
 8002afa:	08dd      	lsrs	r5, r3, #3
 8002afc:	e566      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002afe:	0025      	movs	r5, r4
 8002b00:	3b20      	subs	r3, #32
 8002b02:	40dd      	lsrs	r5, r3
 8002b04:	4663      	mov	r3, ip
 8002b06:	2b20      	cmp	r3, #32
 8002b08:	d005      	beq.n	8002b16 <__aeabi_dsub+0x742>
 8002b0a:	2340      	movs	r3, #64	@ 0x40
 8002b0c:	4661      	mov	r1, ip
 8002b0e:	1a5b      	subs	r3, r3, r1
 8002b10:	409c      	lsls	r4, r3
 8002b12:	4320      	orrs	r0, r4
 8002b14:	4680      	mov	r8, r0
 8002b16:	4647      	mov	r7, r8
 8002b18:	1e7b      	subs	r3, r7, #1
 8002b1a:	419f      	sbcs	r7, r3
 8002b1c:	432f      	orrs	r7, r5
 8002b1e:	e5a0      	b.n	8002662 <__aeabi_dsub+0x28e>
 8002b20:	2120      	movs	r1, #32
 8002b22:	2700      	movs	r7, #0
 8002b24:	1a09      	subs	r1, r1, r0
 8002b26:	e4d2      	b.n	80024ce <__aeabi_dsub+0xfa>
 8002b28:	2f00      	cmp	r7, #0
 8002b2a:	d100      	bne.n	8002b2e <__aeabi_dsub+0x75a>
 8002b2c:	e713      	b.n	8002956 <__aeabi_dsub+0x582>
 8002b2e:	465c      	mov	r4, fp
 8002b30:	0017      	movs	r7, r2
 8002b32:	2500      	movs	r5, #0
 8002b34:	e5f6      	b.n	8002724 <__aeabi_dsub+0x350>
 8002b36:	08d7      	lsrs	r7, r2, #3
 8002b38:	0749      	lsls	r1, r1, #29
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	430f      	orrs	r7, r1
 8002b3e:	092d      	lsrs	r5, r5, #4
 8002b40:	e6a0      	b.n	8002884 <__aeabi_dsub+0x4b0>
 8002b42:	0007      	movs	r7, r0
 8002b44:	e542      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002b46:	465b      	mov	r3, fp
 8002b48:	2601      	movs	r6, #1
 8002b4a:	075f      	lsls	r7, r3, #29
 8002b4c:	08dd      	lsrs	r5, r3, #3
 8002b4e:	4663      	mov	r3, ip
 8002b50:	08d2      	lsrs	r2, r2, #3
 8002b52:	4317      	orrs	r7, r2
 8002b54:	401e      	ands	r6, r3
 8002b56:	e539      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002b58:	465b      	mov	r3, fp
 8002b5a:	08d2      	lsrs	r2, r2, #3
 8002b5c:	075f      	lsls	r7, r3, #29
 8002b5e:	4317      	orrs	r7, r2
 8002b60:	08dd      	lsrs	r5, r3, #3
 8002b62:	e533      	b.n	80025cc <__aeabi_dsub+0x1f8>
 8002b64:	4a1e      	ldr	r2, [pc, #120]	@ (8002be0 <__aeabi_dsub+0x80c>)
 8002b66:	08db      	lsrs	r3, r3, #3
 8002b68:	4022      	ands	r2, r4
 8002b6a:	0757      	lsls	r7, r2, #29
 8002b6c:	0252      	lsls	r2, r2, #9
 8002b6e:	2501      	movs	r5, #1
 8002b70:	431f      	orrs	r7, r3
 8002b72:	0b14      	lsrs	r4, r2, #12
 8002b74:	e5c2      	b.n	80026fc <__aeabi_dsub+0x328>
 8002b76:	000e      	movs	r6, r1
 8002b78:	2001      	movs	r0, #1
 8002b7a:	e65f      	b.n	800283c <__aeabi_dsub+0x468>
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00d      	beq.n	8002b9c <__aeabi_dsub+0x7c8>
 8002b80:	464b      	mov	r3, r9
 8002b82:	1b5b      	subs	r3, r3, r5
 8002b84:	469c      	mov	ip, r3
 8002b86:	2d00      	cmp	r5, #0
 8002b88:	d100      	bne.n	8002b8c <__aeabi_dsub+0x7b8>
 8002b8a:	e548      	b.n	800261e <__aeabi_dsub+0x24a>
 8002b8c:	2701      	movs	r7, #1
 8002b8e:	2b38      	cmp	r3, #56	@ 0x38
 8002b90:	dd00      	ble.n	8002b94 <__aeabi_dsub+0x7c0>
 8002b92:	e566      	b.n	8002662 <__aeabi_dsub+0x28e>
 8002b94:	2380      	movs	r3, #128	@ 0x80
 8002b96:	041b      	lsls	r3, r3, #16
 8002b98:	431c      	orrs	r4, r3
 8002b9a:	e550      	b.n	800263e <__aeabi_dsub+0x26a>
 8002b9c:	1c6b      	adds	r3, r5, #1
 8002b9e:	4d11      	ldr	r5, [pc, #68]	@ (8002be4 <__aeabi_dsub+0x810>)
 8002ba0:	422b      	tst	r3, r5
 8002ba2:	d000      	beq.n	8002ba6 <__aeabi_dsub+0x7d2>
 8002ba4:	e673      	b.n	800288e <__aeabi_dsub+0x4ba>
 8002ba6:	4659      	mov	r1, fp
 8002ba8:	0023      	movs	r3, r4
 8002baa:	4311      	orrs	r1, r2
 8002bac:	468a      	mov	sl, r1
 8002bae:	4303      	orrs	r3, r0
 8002bb0:	e600      	b.n	80027b4 <__aeabi_dsub+0x3e0>
 8002bb2:	0767      	lsls	r7, r4, #29
 8002bb4:	08c0      	lsrs	r0, r0, #3
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	4307      	orrs	r7, r0
 8002bba:	08e5      	lsrs	r5, r4, #3
 8002bbc:	e662      	b.n	8002884 <__aeabi_dsub+0x4b0>
 8002bbe:	0764      	lsls	r4, r4, #29
 8002bc0:	08ff      	lsrs	r7, r7, #3
 8002bc2:	4327      	orrs	r7, r4
 8002bc4:	0905      	lsrs	r5, r0, #4
 8002bc6:	e65d      	b.n	8002884 <__aeabi_dsub+0x4b0>
 8002bc8:	08d2      	lsrs	r2, r2, #3
 8002bca:	0749      	lsls	r1, r1, #29
 8002bcc:	4311      	orrs	r1, r2
 8002bce:	000f      	movs	r7, r1
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	092d      	lsrs	r5, r5, #4
 8002bd4:	e656      	b.n	8002884 <__aeabi_dsub+0x4b0>
 8002bd6:	0007      	movs	r7, r0
 8002bd8:	e5a4      	b.n	8002724 <__aeabi_dsub+0x350>
 8002bda:	0038      	movs	r0, r7
 8002bdc:	e48f      	b.n	80024fe <__aeabi_dsub+0x12a>
 8002bde:	46c0      	nop			@ (mov r8, r8)
 8002be0:	ff7fffff 	.word	0xff7fffff
 8002be4:	000007fe 	.word	0x000007fe

08002be8 <__aeabi_dcmpun>:
 8002be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bea:	46c6      	mov	lr, r8
 8002bec:	031e      	lsls	r6, r3, #12
 8002bee:	0b36      	lsrs	r6, r6, #12
 8002bf0:	46b0      	mov	r8, r6
 8002bf2:	4e0d      	ldr	r6, [pc, #52]	@ (8002c28 <__aeabi_dcmpun+0x40>)
 8002bf4:	030c      	lsls	r4, r1, #12
 8002bf6:	004d      	lsls	r5, r1, #1
 8002bf8:	005f      	lsls	r7, r3, #1
 8002bfa:	b500      	push	{lr}
 8002bfc:	0b24      	lsrs	r4, r4, #12
 8002bfe:	0d6d      	lsrs	r5, r5, #21
 8002c00:	0d7f      	lsrs	r7, r7, #21
 8002c02:	42b5      	cmp	r5, r6
 8002c04:	d00b      	beq.n	8002c1e <__aeabi_dcmpun+0x36>
 8002c06:	4908      	ldr	r1, [pc, #32]	@ (8002c28 <__aeabi_dcmpun+0x40>)
 8002c08:	2000      	movs	r0, #0
 8002c0a:	428f      	cmp	r7, r1
 8002c0c:	d104      	bne.n	8002c18 <__aeabi_dcmpun+0x30>
 8002c0e:	4646      	mov	r6, r8
 8002c10:	4316      	orrs	r6, r2
 8002c12:	0030      	movs	r0, r6
 8002c14:	1e43      	subs	r3, r0, #1
 8002c16:	4198      	sbcs	r0, r3
 8002c18:	bc80      	pop	{r7}
 8002c1a:	46b8      	mov	r8, r7
 8002c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c1e:	4304      	orrs	r4, r0
 8002c20:	2001      	movs	r0, #1
 8002c22:	2c00      	cmp	r4, #0
 8002c24:	d1f8      	bne.n	8002c18 <__aeabi_dcmpun+0x30>
 8002c26:	e7ee      	b.n	8002c06 <__aeabi_dcmpun+0x1e>
 8002c28:	000007ff 	.word	0x000007ff

08002c2c <__aeabi_d2iz>:
 8002c2c:	000b      	movs	r3, r1
 8002c2e:	0002      	movs	r2, r0
 8002c30:	b570      	push	{r4, r5, r6, lr}
 8002c32:	4d16      	ldr	r5, [pc, #88]	@ (8002c8c <__aeabi_d2iz+0x60>)
 8002c34:	030c      	lsls	r4, r1, #12
 8002c36:	b082      	sub	sp, #8
 8002c38:	0049      	lsls	r1, r1, #1
 8002c3a:	2000      	movs	r0, #0
 8002c3c:	9200      	str	r2, [sp, #0]
 8002c3e:	9301      	str	r3, [sp, #4]
 8002c40:	0b24      	lsrs	r4, r4, #12
 8002c42:	0d49      	lsrs	r1, r1, #21
 8002c44:	0fde      	lsrs	r6, r3, #31
 8002c46:	42a9      	cmp	r1, r5
 8002c48:	dd04      	ble.n	8002c54 <__aeabi_d2iz+0x28>
 8002c4a:	4811      	ldr	r0, [pc, #68]	@ (8002c90 <__aeabi_d2iz+0x64>)
 8002c4c:	4281      	cmp	r1, r0
 8002c4e:	dd03      	ble.n	8002c58 <__aeabi_d2iz+0x2c>
 8002c50:	4b10      	ldr	r3, [pc, #64]	@ (8002c94 <__aeabi_d2iz+0x68>)
 8002c52:	18f0      	adds	r0, r6, r3
 8002c54:	b002      	add	sp, #8
 8002c56:	bd70      	pop	{r4, r5, r6, pc}
 8002c58:	2080      	movs	r0, #128	@ 0x80
 8002c5a:	0340      	lsls	r0, r0, #13
 8002c5c:	4320      	orrs	r0, r4
 8002c5e:	4c0e      	ldr	r4, [pc, #56]	@ (8002c98 <__aeabi_d2iz+0x6c>)
 8002c60:	1a64      	subs	r4, r4, r1
 8002c62:	2c1f      	cmp	r4, #31
 8002c64:	dd08      	ble.n	8002c78 <__aeabi_d2iz+0x4c>
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <__aeabi_d2iz+0x70>)
 8002c68:	1a5b      	subs	r3, r3, r1
 8002c6a:	40d8      	lsrs	r0, r3
 8002c6c:	0003      	movs	r3, r0
 8002c6e:	4258      	negs	r0, r3
 8002c70:	2e00      	cmp	r6, #0
 8002c72:	d1ef      	bne.n	8002c54 <__aeabi_d2iz+0x28>
 8002c74:	0018      	movs	r0, r3
 8002c76:	e7ed      	b.n	8002c54 <__aeabi_d2iz+0x28>
 8002c78:	4b09      	ldr	r3, [pc, #36]	@ (8002ca0 <__aeabi_d2iz+0x74>)
 8002c7a:	9a00      	ldr	r2, [sp, #0]
 8002c7c:	469c      	mov	ip, r3
 8002c7e:	0003      	movs	r3, r0
 8002c80:	4461      	add	r1, ip
 8002c82:	408b      	lsls	r3, r1
 8002c84:	40e2      	lsrs	r2, r4
 8002c86:	4313      	orrs	r3, r2
 8002c88:	e7f1      	b.n	8002c6e <__aeabi_d2iz+0x42>
 8002c8a:	46c0      	nop			@ (mov r8, r8)
 8002c8c:	000003fe 	.word	0x000003fe
 8002c90:	0000041d 	.word	0x0000041d
 8002c94:	7fffffff 	.word	0x7fffffff
 8002c98:	00000433 	.word	0x00000433
 8002c9c:	00000413 	.word	0x00000413
 8002ca0:	fffffbed 	.word	0xfffffbed

08002ca4 <__aeabi_i2d>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	2800      	cmp	r0, #0
 8002ca8:	d016      	beq.n	8002cd8 <__aeabi_i2d+0x34>
 8002caa:	17c3      	asrs	r3, r0, #31
 8002cac:	18c5      	adds	r5, r0, r3
 8002cae:	405d      	eors	r5, r3
 8002cb0:	0fc4      	lsrs	r4, r0, #31
 8002cb2:	0028      	movs	r0, r5
 8002cb4:	f000 f8ca 	bl	8002e4c <__clzsi2>
 8002cb8:	4b10      	ldr	r3, [pc, #64]	@ (8002cfc <__aeabi_i2d+0x58>)
 8002cba:	1a1b      	subs	r3, r3, r0
 8002cbc:	055b      	lsls	r3, r3, #21
 8002cbe:	0d5b      	lsrs	r3, r3, #21
 8002cc0:	280a      	cmp	r0, #10
 8002cc2:	dc14      	bgt.n	8002cee <__aeabi_i2d+0x4a>
 8002cc4:	0002      	movs	r2, r0
 8002cc6:	002e      	movs	r6, r5
 8002cc8:	3215      	adds	r2, #21
 8002cca:	4096      	lsls	r6, r2
 8002ccc:	220b      	movs	r2, #11
 8002cce:	1a12      	subs	r2, r2, r0
 8002cd0:	40d5      	lsrs	r5, r2
 8002cd2:	032d      	lsls	r5, r5, #12
 8002cd4:	0b2d      	lsrs	r5, r5, #12
 8002cd6:	e003      	b.n	8002ce0 <__aeabi_i2d+0x3c>
 8002cd8:	2400      	movs	r4, #0
 8002cda:	2300      	movs	r3, #0
 8002cdc:	2500      	movs	r5, #0
 8002cde:	2600      	movs	r6, #0
 8002ce0:	051b      	lsls	r3, r3, #20
 8002ce2:	432b      	orrs	r3, r5
 8002ce4:	07e4      	lsls	r4, r4, #31
 8002ce6:	4323      	orrs	r3, r4
 8002ce8:	0030      	movs	r0, r6
 8002cea:	0019      	movs	r1, r3
 8002cec:	bd70      	pop	{r4, r5, r6, pc}
 8002cee:	380b      	subs	r0, #11
 8002cf0:	4085      	lsls	r5, r0
 8002cf2:	032d      	lsls	r5, r5, #12
 8002cf4:	2600      	movs	r6, #0
 8002cf6:	0b2d      	lsrs	r5, r5, #12
 8002cf8:	e7f2      	b.n	8002ce0 <__aeabi_i2d+0x3c>
 8002cfa:	46c0      	nop			@ (mov r8, r8)
 8002cfc:	0000041e 	.word	0x0000041e

08002d00 <__aeabi_ui2d>:
 8002d00:	b510      	push	{r4, lr}
 8002d02:	1e04      	subs	r4, r0, #0
 8002d04:	d010      	beq.n	8002d28 <__aeabi_ui2d+0x28>
 8002d06:	f000 f8a1 	bl	8002e4c <__clzsi2>
 8002d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d44 <__aeabi_ui2d+0x44>)
 8002d0c:	1a1b      	subs	r3, r3, r0
 8002d0e:	055b      	lsls	r3, r3, #21
 8002d10:	0d5b      	lsrs	r3, r3, #21
 8002d12:	280a      	cmp	r0, #10
 8002d14:	dc0f      	bgt.n	8002d36 <__aeabi_ui2d+0x36>
 8002d16:	220b      	movs	r2, #11
 8002d18:	0021      	movs	r1, r4
 8002d1a:	1a12      	subs	r2, r2, r0
 8002d1c:	40d1      	lsrs	r1, r2
 8002d1e:	3015      	adds	r0, #21
 8002d20:	030a      	lsls	r2, r1, #12
 8002d22:	4084      	lsls	r4, r0
 8002d24:	0b12      	lsrs	r2, r2, #12
 8002d26:	e001      	b.n	8002d2c <__aeabi_ui2d+0x2c>
 8002d28:	2300      	movs	r3, #0
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	051b      	lsls	r3, r3, #20
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	0020      	movs	r0, r4
 8002d32:	0019      	movs	r1, r3
 8002d34:	bd10      	pop	{r4, pc}
 8002d36:	0022      	movs	r2, r4
 8002d38:	380b      	subs	r0, #11
 8002d3a:	4082      	lsls	r2, r0
 8002d3c:	0312      	lsls	r2, r2, #12
 8002d3e:	2400      	movs	r4, #0
 8002d40:	0b12      	lsrs	r2, r2, #12
 8002d42:	e7f3      	b.n	8002d2c <__aeabi_ui2d+0x2c>
 8002d44:	0000041e 	.word	0x0000041e

08002d48 <__aeabi_d2f>:
 8002d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d4a:	004b      	lsls	r3, r1, #1
 8002d4c:	030f      	lsls	r7, r1, #12
 8002d4e:	0d5b      	lsrs	r3, r3, #21
 8002d50:	4c3a      	ldr	r4, [pc, #232]	@ (8002e3c <__aeabi_d2f+0xf4>)
 8002d52:	0f45      	lsrs	r5, r0, #29
 8002d54:	b083      	sub	sp, #12
 8002d56:	0a7f      	lsrs	r7, r7, #9
 8002d58:	1c5e      	adds	r6, r3, #1
 8002d5a:	432f      	orrs	r7, r5
 8002d5c:	9000      	str	r0, [sp, #0]
 8002d5e:	9101      	str	r1, [sp, #4]
 8002d60:	0fca      	lsrs	r2, r1, #31
 8002d62:	00c5      	lsls	r5, r0, #3
 8002d64:	4226      	tst	r6, r4
 8002d66:	d00b      	beq.n	8002d80 <__aeabi_d2f+0x38>
 8002d68:	4935      	ldr	r1, [pc, #212]	@ (8002e40 <__aeabi_d2f+0xf8>)
 8002d6a:	185c      	adds	r4, r3, r1
 8002d6c:	2cfe      	cmp	r4, #254	@ 0xfe
 8002d6e:	dd13      	ble.n	8002d98 <__aeabi_d2f+0x50>
 8002d70:	20ff      	movs	r0, #255	@ 0xff
 8002d72:	2300      	movs	r3, #0
 8002d74:	05c0      	lsls	r0, r0, #23
 8002d76:	4318      	orrs	r0, r3
 8002d78:	07d2      	lsls	r2, r2, #31
 8002d7a:	4310      	orrs	r0, r2
 8002d7c:	b003      	add	sp, #12
 8002d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d80:	433d      	orrs	r5, r7
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <__aeabi_d2f+0x42>
 8002d86:	2000      	movs	r0, #0
 8002d88:	e7f4      	b.n	8002d74 <__aeabi_d2f+0x2c>
 8002d8a:	2d00      	cmp	r5, #0
 8002d8c:	d0f0      	beq.n	8002d70 <__aeabi_d2f+0x28>
 8002d8e:	2380      	movs	r3, #128	@ 0x80
 8002d90:	03db      	lsls	r3, r3, #15
 8002d92:	20ff      	movs	r0, #255	@ 0xff
 8002d94:	433b      	orrs	r3, r7
 8002d96:	e7ed      	b.n	8002d74 <__aeabi_d2f+0x2c>
 8002d98:	2c00      	cmp	r4, #0
 8002d9a:	dd0c      	ble.n	8002db6 <__aeabi_d2f+0x6e>
 8002d9c:	9b00      	ldr	r3, [sp, #0]
 8002d9e:	00ff      	lsls	r7, r7, #3
 8002da0:	019b      	lsls	r3, r3, #6
 8002da2:	1e58      	subs	r0, r3, #1
 8002da4:	4183      	sbcs	r3, r0
 8002da6:	0f69      	lsrs	r1, r5, #29
 8002da8:	433b      	orrs	r3, r7
 8002daa:	430b      	orrs	r3, r1
 8002dac:	0759      	lsls	r1, r3, #29
 8002dae:	d127      	bne.n	8002e00 <__aeabi_d2f+0xb8>
 8002db0:	08db      	lsrs	r3, r3, #3
 8002db2:	b2e0      	uxtb	r0, r4
 8002db4:	e7de      	b.n	8002d74 <__aeabi_d2f+0x2c>
 8002db6:	0021      	movs	r1, r4
 8002db8:	3117      	adds	r1, #23
 8002dba:	db31      	blt.n	8002e20 <__aeabi_d2f+0xd8>
 8002dbc:	2180      	movs	r1, #128	@ 0x80
 8002dbe:	201e      	movs	r0, #30
 8002dc0:	0409      	lsls	r1, r1, #16
 8002dc2:	4339      	orrs	r1, r7
 8002dc4:	1b00      	subs	r0, r0, r4
 8002dc6:	281f      	cmp	r0, #31
 8002dc8:	dd2d      	ble.n	8002e26 <__aeabi_d2f+0xde>
 8002dca:	2602      	movs	r6, #2
 8002dcc:	4276      	negs	r6, r6
 8002dce:	1b34      	subs	r4, r6, r4
 8002dd0:	000e      	movs	r6, r1
 8002dd2:	40e6      	lsrs	r6, r4
 8002dd4:	0034      	movs	r4, r6
 8002dd6:	2820      	cmp	r0, #32
 8002dd8:	d004      	beq.n	8002de4 <__aeabi_d2f+0x9c>
 8002dda:	481a      	ldr	r0, [pc, #104]	@ (8002e44 <__aeabi_d2f+0xfc>)
 8002ddc:	4684      	mov	ip, r0
 8002dde:	4463      	add	r3, ip
 8002de0:	4099      	lsls	r1, r3
 8002de2:	430d      	orrs	r5, r1
 8002de4:	002b      	movs	r3, r5
 8002de6:	1e59      	subs	r1, r3, #1
 8002de8:	418b      	sbcs	r3, r1
 8002dea:	4323      	orrs	r3, r4
 8002dec:	0759      	lsls	r1, r3, #29
 8002dee:	d003      	beq.n	8002df8 <__aeabi_d2f+0xb0>
 8002df0:	210f      	movs	r1, #15
 8002df2:	4019      	ands	r1, r3
 8002df4:	2904      	cmp	r1, #4
 8002df6:	d10b      	bne.n	8002e10 <__aeabi_d2f+0xc8>
 8002df8:	019b      	lsls	r3, r3, #6
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	0a5b      	lsrs	r3, r3, #9
 8002dfe:	e7b9      	b.n	8002d74 <__aeabi_d2f+0x2c>
 8002e00:	210f      	movs	r1, #15
 8002e02:	4019      	ands	r1, r3
 8002e04:	2904      	cmp	r1, #4
 8002e06:	d104      	bne.n	8002e12 <__aeabi_d2f+0xca>
 8002e08:	019b      	lsls	r3, r3, #6
 8002e0a:	0a5b      	lsrs	r3, r3, #9
 8002e0c:	b2e0      	uxtb	r0, r4
 8002e0e:	e7b1      	b.n	8002d74 <__aeabi_d2f+0x2c>
 8002e10:	2400      	movs	r4, #0
 8002e12:	3304      	adds	r3, #4
 8002e14:	0159      	lsls	r1, r3, #5
 8002e16:	d5f7      	bpl.n	8002e08 <__aeabi_d2f+0xc0>
 8002e18:	3401      	adds	r4, #1
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	b2e0      	uxtb	r0, r4
 8002e1e:	e7a9      	b.n	8002d74 <__aeabi_d2f+0x2c>
 8002e20:	2000      	movs	r0, #0
 8002e22:	2300      	movs	r3, #0
 8002e24:	e7a6      	b.n	8002d74 <__aeabi_d2f+0x2c>
 8002e26:	4c08      	ldr	r4, [pc, #32]	@ (8002e48 <__aeabi_d2f+0x100>)
 8002e28:	191c      	adds	r4, r3, r4
 8002e2a:	002b      	movs	r3, r5
 8002e2c:	40a5      	lsls	r5, r4
 8002e2e:	40c3      	lsrs	r3, r0
 8002e30:	40a1      	lsls	r1, r4
 8002e32:	1e68      	subs	r0, r5, #1
 8002e34:	4185      	sbcs	r5, r0
 8002e36:	4329      	orrs	r1, r5
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	e7d7      	b.n	8002dec <__aeabi_d2f+0xa4>
 8002e3c:	000007fe 	.word	0x000007fe
 8002e40:	fffffc80 	.word	0xfffffc80
 8002e44:	fffffca2 	.word	0xfffffca2
 8002e48:	fffffc82 	.word	0xfffffc82

08002e4c <__clzsi2>:
 8002e4c:	211c      	movs	r1, #28
 8002e4e:	2301      	movs	r3, #1
 8002e50:	041b      	lsls	r3, r3, #16
 8002e52:	4298      	cmp	r0, r3
 8002e54:	d301      	bcc.n	8002e5a <__clzsi2+0xe>
 8002e56:	0c00      	lsrs	r0, r0, #16
 8002e58:	3910      	subs	r1, #16
 8002e5a:	0a1b      	lsrs	r3, r3, #8
 8002e5c:	4298      	cmp	r0, r3
 8002e5e:	d301      	bcc.n	8002e64 <__clzsi2+0x18>
 8002e60:	0a00      	lsrs	r0, r0, #8
 8002e62:	3908      	subs	r1, #8
 8002e64:	091b      	lsrs	r3, r3, #4
 8002e66:	4298      	cmp	r0, r3
 8002e68:	d301      	bcc.n	8002e6e <__clzsi2+0x22>
 8002e6a:	0900      	lsrs	r0, r0, #4
 8002e6c:	3904      	subs	r1, #4
 8002e6e:	a202      	add	r2, pc, #8	@ (adr r2, 8002e78 <__clzsi2+0x2c>)
 8002e70:	5c10      	ldrb	r0, [r2, r0]
 8002e72:	1840      	adds	r0, r0, r1
 8002e74:	4770      	bx	lr
 8002e76:	46c0      	nop			@ (mov r8, r8)
 8002e78:	02020304 	.word	0x02020304
 8002e7c:	01010101 	.word	0x01010101
	...

08002e88 <__clzdi2>:
 8002e88:	b510      	push	{r4, lr}
 8002e8a:	2900      	cmp	r1, #0
 8002e8c:	d103      	bne.n	8002e96 <__clzdi2+0xe>
 8002e8e:	f7ff ffdd 	bl	8002e4c <__clzsi2>
 8002e92:	3020      	adds	r0, #32
 8002e94:	e002      	b.n	8002e9c <__clzdi2+0x14>
 8002e96:	0008      	movs	r0, r1
 8002e98:	f7ff ffd8 	bl	8002e4c <__clzsi2>
 8002e9c:	bd10      	pop	{r4, pc}
 8002e9e:	46c0      	nop			@ (mov r8, r8)

08002ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ea6:	f000 fcf1 	bl	800388c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002eaa:	f000 f83d 	bl	8002f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002eae:	f000 f9d3 	bl	8003258 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002eb2:	f000 f897 	bl	8002fe4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002eb6:	f000 f917 	bl	80030e8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002eba:	f000 f97f 	bl	80031bc <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t count;
  while (1)
  {
    if (message_received) {
 8002ebe:	4b14      	ldr	r3, [pc, #80]	@ (8002f10 <main+0x70>)
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d0fa      	beq.n	8002ebe <main+0x1e>
      get_temp(&itemp);
 8002ec8:	4b12      	ldr	r3, [pc, #72]	@ (8002f14 <main+0x74>)
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f000 fa28 	bl	8003320 <get_temp>
      count = sscanf((char*)rx_buf, "%f\t%f", &aht_temp, &aht_hum);
 8002ed0:	4b11      	ldr	r3, [pc, #68]	@ (8002f18 <main+0x78>)
 8002ed2:	4a12      	ldr	r2, [pc, #72]	@ (8002f1c <main+0x7c>)
 8002ed4:	4912      	ldr	r1, [pc, #72]	@ (8002f20 <main+0x80>)
 8002ed6:	4813      	ldr	r0, [pc, #76]	@ (8002f24 <main+0x84>)
 8002ed8:	f004 fedc 	bl	8007c94 <siscanf>
 8002edc:	0002      	movs	r2, r0
 8002ede:	1dfb      	adds	r3, r7, #7
 8002ee0:	701a      	strb	r2, [r3, #0]

      if (count == 2) {
 8002ee2:	1dfb      	adds	r3, r7, #7
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d10e      	bne.n	8002f08 <main+0x68>
        HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8002eea:	23a0      	movs	r3, #160	@ 0xa0
 8002eec:	05db      	lsls	r3, r3, #23
 8002eee:	2120      	movs	r1, #32
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	f001 fd38 	bl	8004966 <HAL_GPIO_TogglePin>
        HAL_Delay(50);
 8002ef6:	2032      	movs	r0, #50	@ 0x32
 8002ef8:	f000 fd4e 	bl	8003998 <HAL_Delay>
        HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8002efc:	23a0      	movs	r3, #160	@ 0xa0
 8002efe:	05db      	lsls	r3, r3, #23
 8002f00:	2120      	movs	r1, #32
 8002f02:	0018      	movs	r0, r3
 8002f04:	f001 fd2f 	bl	8004966 <HAL_GPIO_TogglePin>
      } else {
      }
      message_received = false;
 8002f08:	4b01      	ldr	r3, [pc, #4]	@ (8002f10 <main+0x70>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	701a      	strb	r2, [r3, #0]
    if (message_received) {
 8002f0e:	e7d6      	b.n	8002ebe <main+0x1e>
 8002f10:	200003c8 	.word	0x200003c8
 8002f14:	200003cc 	.word	0x200003cc
 8002f18:	200003c4 	.word	0x200003c4
 8002f1c:	200003c0 	.word	0x200003c0
 8002f20:	0800bf28 	.word	0x0800bf28
 8002f24:	2000037c 	.word	0x2000037c

08002f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f28:	b590      	push	{r4, r7, lr}
 8002f2a:	b095      	sub	sp, #84	@ 0x54
 8002f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f2e:	2414      	movs	r4, #20
 8002f30:	193b      	adds	r3, r7, r4
 8002f32:	0018      	movs	r0, r3
 8002f34:	233c      	movs	r3, #60	@ 0x3c
 8002f36:	001a      	movs	r2, r3
 8002f38:	2100      	movs	r1, #0
 8002f3a:	f004 ff23 	bl	8007d84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f3e:	1d3b      	adds	r3, r7, #4
 8002f40:	0018      	movs	r0, r3
 8002f42:	2310      	movs	r3, #16
 8002f44:	001a      	movs	r2, r3
 8002f46:	2100      	movs	r1, #0
 8002f48:	f004 ff1c 	bl	8007d84 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f4c:	2380      	movs	r3, #128	@ 0x80
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	0018      	movs	r0, r3
 8002f52:	f001 fd23 	bl	800499c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f56:	193b      	adds	r3, r7, r4
 8002f58:	2202      	movs	r2, #2
 8002f5a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f5c:	193b      	adds	r3, r7, r4
 8002f5e:	2280      	movs	r2, #128	@ 0x80
 8002f60:	0052      	lsls	r2, r2, #1
 8002f62:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002f64:	0021      	movs	r1, r4
 8002f66:	187b      	adds	r3, r7, r1
 8002f68:	2200      	movs	r2, #0
 8002f6a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f6c:	187b      	adds	r3, r7, r1
 8002f6e:	2240      	movs	r2, #64	@ 0x40
 8002f70:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f72:	187b      	adds	r3, r7, r1
 8002f74:	2202      	movs	r2, #2
 8002f76:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f78:	187b      	adds	r3, r7, r1
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002f7e:	187b      	adds	r3, r7, r1
 8002f80:	2200      	movs	r2, #0
 8002f82:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002f84:	187b      	adds	r3, r7, r1
 8002f86:	220c      	movs	r2, #12
 8002f88:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f8a:	187b      	adds	r3, r7, r1
 8002f8c:	2280      	movs	r2, #128	@ 0x80
 8002f8e:	0292      	lsls	r2, r2, #10
 8002f90:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f92:	187b      	adds	r3, r7, r1
 8002f94:	2280      	movs	r2, #128	@ 0x80
 8002f96:	0492      	lsls	r2, r2, #18
 8002f98:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8002f9a:	187b      	adds	r3, r7, r1
 8002f9c:	22e0      	movs	r2, #224	@ 0xe0
 8002f9e:	0612      	lsls	r2, r2, #24
 8002fa0:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fa2:	187b      	adds	r3, r7, r1
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f001 fd45 	bl	8004a34 <HAL_RCC_OscConfig>
 8002faa:	1e03      	subs	r3, r0, #0
 8002fac:	d001      	beq.n	8002fb2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002fae:	f000 fa15 	bl	80033dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fb2:	1d3b      	adds	r3, r7, #4
 8002fb4:	2207      	movs	r2, #7
 8002fb6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fb8:	1d3b      	adds	r3, r7, #4
 8002fba:	2202      	movs	r2, #2
 8002fbc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fbe:	1d3b      	adds	r3, r7, #4
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fc4:	1d3b      	adds	r3, r7, #4
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002fca:	1d3b      	adds	r3, r7, #4
 8002fcc:	2100      	movs	r1, #0
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f002 f890 	bl	80050f4 <HAL_RCC_ClockConfig>
 8002fd4:	1e03      	subs	r3, r0, #0
 8002fd6:	d001      	beq.n	8002fdc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002fd8:	f000 fa00 	bl	80033dc <Error_Handler>
  }
}
 8002fdc:	46c0      	nop			@ (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b015      	add	sp, #84	@ 0x54
 8002fe2:	bd90      	pop	{r4, r7, pc}

08002fe4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002fea:	1d3b      	adds	r3, r7, #4
 8002fec:	0018      	movs	r0, r3
 8002fee:	230c      	movs	r3, #12
 8002ff0:	001a      	movs	r2, r3
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	f004 fec6 	bl	8007d84 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002ff8:	4b37      	ldr	r3, [pc, #220]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8002ffa:	4a38      	ldr	r2, [pc, #224]	@ (80030dc <MX_ADC1_Init+0xf8>)
 8002ffc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002ffe:	4b36      	ldr	r3, [pc, #216]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003000:	2280      	movs	r2, #128	@ 0x80
 8003002:	0612      	lsls	r2, r2, #24
 8003004:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003006:	4b34      	ldr	r3, [pc, #208]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003008:	2200      	movs	r2, #0
 800300a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800300c:	4b32      	ldr	r3, [pc, #200]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 800300e:	2200      	movs	r2, #0
 8003010:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003012:	4b31      	ldr	r3, [pc, #196]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003014:	2200      	movs	r2, #0
 8003016:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003018:	4b2f      	ldr	r3, [pc, #188]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 800301a:	2204      	movs	r2, #4
 800301c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800301e:	4b2e      	ldr	r3, [pc, #184]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003020:	2200      	movs	r2, #0
 8003022:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003024:	4b2c      	ldr	r3, [pc, #176]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003026:	2200      	movs	r2, #0
 8003028:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800302a:	4b2b      	ldr	r3, [pc, #172]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 800302c:	2200      	movs	r2, #0
 800302e:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003030:	4b29      	ldr	r3, [pc, #164]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003032:	2201      	movs	r2, #1
 8003034:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003036:	4b28      	ldr	r3, [pc, #160]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003038:	2220      	movs	r2, #32
 800303a:	2100      	movs	r1, #0
 800303c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800303e:	4b26      	ldr	r3, [pc, #152]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003040:	2200      	movs	r2, #0
 8003042:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003044:	4b24      	ldr	r3, [pc, #144]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003046:	2200      	movs	r2, #0
 8003048:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800304a:	4b23      	ldr	r3, [pc, #140]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 800304c:	222c      	movs	r2, #44	@ 0x2c
 800304e:	2100      	movs	r1, #0
 8003050:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003052:	4b21      	ldr	r3, [pc, #132]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003054:	2200      	movs	r2, #0
 8003056:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003058:	4b1f      	ldr	r3, [pc, #124]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 800305a:	2200      	movs	r2, #0
 800305c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800305e:	4b1e      	ldr	r3, [pc, #120]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003060:	2200      	movs	r2, #0
 8003062:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8003064:	4b1c      	ldr	r3, [pc, #112]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003066:	223c      	movs	r2, #60	@ 0x3c
 8003068:	2100      	movs	r1, #0
 800306a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800306c:	4b1a      	ldr	r3, [pc, #104]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 800306e:	2200      	movs	r2, #0
 8003070:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003072:	4b19      	ldr	r3, [pc, #100]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003074:	0018      	movs	r0, r3
 8003076:	f000 fdc7 	bl	8003c08 <HAL_ADC_Init>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800307e:	f000 f9ad 	bl	80033dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8003082:	1d3b      	adds	r3, r7, #4
 8003084:	4a16      	ldr	r2, [pc, #88]	@ (80030e0 <MX_ADC1_Init+0xfc>)
 8003086:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003088:	1d3b      	adds	r3, r7, #4
 800308a:	2200      	movs	r2, #0
 800308c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800308e:	1d3b      	adds	r3, r7, #4
 8003090:	2200      	movs	r2, #0
 8003092:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003094:	1d3a      	adds	r2, r7, #4
 8003096:	4b10      	ldr	r3, [pc, #64]	@ (80030d8 <MX_ADC1_Init+0xf4>)
 8003098:	0011      	movs	r1, r2
 800309a:	0018      	movs	r0, r3
 800309c:	f000 ff5c 	bl	8003f58 <HAL_ADC_ConfigChannel>
 80030a0:	1e03      	subs	r3, r0, #0
 80030a2:	d001      	beq.n	80030a8 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80030a4:	f000 f99a 	bl	80033dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  ADC1->CR |= ADC_CR_ADEN;
 80030a8:	4b0c      	ldr	r3, [pc, #48]	@ (80030dc <MX_ADC1_Init+0xf8>)
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	4b0b      	ldr	r3, [pc, #44]	@ (80030dc <MX_ADC1_Init+0xf8>)
 80030ae:	2101      	movs	r1, #1
 80030b0:	430a      	orrs	r2, r1
 80030b2:	609a      	str	r2, [r3, #8]
  ADC->CCR |= ADC_CCR_TSEN;
 80030b4:	4b0b      	ldr	r3, [pc, #44]	@ (80030e4 <MX_ADC1_Init+0x100>)
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	4b0a      	ldr	r3, [pc, #40]	@ (80030e4 <MX_ADC1_Init+0x100>)
 80030ba:	2180      	movs	r1, #128	@ 0x80
 80030bc:	0409      	lsls	r1, r1, #16
 80030be:	430a      	orrs	r2, r1
 80030c0:	601a      	str	r2, [r3, #0]
  ADC1->SMPR |=  ADC_SMPR_SMP2;
 80030c2:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <MX_ADC1_Init+0xf8>)
 80030c4:	695a      	ldr	r2, [r3, #20]
 80030c6:	4b05      	ldr	r3, [pc, #20]	@ (80030dc <MX_ADC1_Init+0xf8>)
 80030c8:	2170      	movs	r1, #112	@ 0x70
 80030ca:	430a      	orrs	r2, r1
 80030cc:	615a      	str	r2, [r3, #20]
  /* USER CODE END ADC1_Init 2 */

}
 80030ce:	46c0      	nop			@ (mov r8, r8)
 80030d0:	46bd      	mov	sp, r7
 80030d2:	b004      	add	sp, #16
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	46c0      	nop			@ (mov r8, r8)
 80030d8:	200001f0 	.word	0x200001f0
 80030dc:	40012400 	.word	0x40012400
 80030e0:	b0001000 	.word	0xb0001000
 80030e4:	40012708 	.word	0x40012708

080030e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80030ec:	4b30      	ldr	r3, [pc, #192]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 80030ee:	4a31      	ldr	r2, [pc, #196]	@ (80031b4 <MX_USART1_UART_Init+0xcc>)
 80030f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 80030f2:	4b2f      	ldr	r3, [pc, #188]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 80030f4:	4a30      	ldr	r2, [pc, #192]	@ (80031b8 <MX_USART1_UART_Init+0xd0>)
 80030f6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 80030f8:	4b2d      	ldr	r3, [pc, #180]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 80030fa:	2280      	movs	r2, #128	@ 0x80
 80030fc:	0152      	lsls	r2, r2, #5
 80030fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003100:	4b2b      	ldr	r3, [pc, #172]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003102:	2200      	movs	r2, #0
 8003104:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8003106:	4b2a      	ldr	r3, [pc, #168]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003108:	2280      	movs	r2, #128	@ 0x80
 800310a:	00d2      	lsls	r2, r2, #3
 800310c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800310e:	4b28      	ldr	r3, [pc, #160]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003110:	220c      	movs	r2, #12
 8003112:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003114:	4b26      	ldr	r3, [pc, #152]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003116:	2200      	movs	r2, #0
 8003118:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800311a:	4b25      	ldr	r3, [pc, #148]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 800311c:	2200      	movs	r2, #0
 800311e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003120:	4b23      	ldr	r3, [pc, #140]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003122:	2200      	movs	r2, #0
 8003124:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003126:	4b22      	ldr	r3, [pc, #136]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003128:	2200      	movs	r2, #0
 800312a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800312c:	4b20      	ldr	r3, [pc, #128]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 800312e:	2200      	movs	r2, #0
 8003130:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003132:	4b1f      	ldr	r3, [pc, #124]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003134:	0018      	movs	r0, r3
 8003136:	f002 fbc3 	bl	80058c0 <HAL_UART_Init>
 800313a:	1e03      	subs	r3, r0, #0
 800313c:	d001      	beq.n	8003142 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800313e:	f000 f94d 	bl	80033dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003142:	4b1b      	ldr	r3, [pc, #108]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003144:	2100      	movs	r1, #0
 8003146:	0018      	movs	r0, r3
 8003148:	f003 fd72 	bl	8006c30 <HAL_UARTEx_SetTxFifoThreshold>
 800314c:	1e03      	subs	r3, r0, #0
 800314e:	d001      	beq.n	8003154 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8003150:	f000 f944 	bl	80033dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003154:	4b16      	ldr	r3, [pc, #88]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003156:	2100      	movs	r1, #0
 8003158:	0018      	movs	r0, r3
 800315a:	f003 fda9 	bl	8006cb0 <HAL_UARTEx_SetRxFifoThreshold>
 800315e:	1e03      	subs	r3, r0, #0
 8003160:	d001      	beq.n	8003166 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8003162:	f000 f93b 	bl	80033dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003166:	4b12      	ldr	r3, [pc, #72]	@ (80031b0 <MX_USART1_UART_Init+0xc8>)
 8003168:	0018      	movs	r0, r3
 800316a:	f003 fd27 	bl	8006bbc <HAL_UARTEx_DisableFifoMode>
 800316e:	1e03      	subs	r3, r0, #0
 8003170:	d001      	beq.n	8003176 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8003172:	f000 f933 	bl	80033dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  USART1->CR1 |= USART_CR1_RE;
 8003176:	4b0f      	ldr	r3, [pc, #60]	@ (80031b4 <MX_USART1_UART_Init+0xcc>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	4b0e      	ldr	r3, [pc, #56]	@ (80031b4 <MX_USART1_UART_Init+0xcc>)
 800317c:	2104      	movs	r1, #4
 800317e:	430a      	orrs	r2, r1
 8003180:	601a      	str	r2, [r3, #0]
  USART1->CR1 |= USART_CR1_RXNEIE_RXFNEIE;
 8003182:	4b0c      	ldr	r3, [pc, #48]	@ (80031b4 <MX_USART1_UART_Init+0xcc>)
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	4b0b      	ldr	r3, [pc, #44]	@ (80031b4 <MX_USART1_UART_Init+0xcc>)
 8003188:	2120      	movs	r1, #32
 800318a:	430a      	orrs	r2, r1
 800318c:	601a      	str	r2, [r3, #0]
  USART1->CR1 |= USART_CR1_UE;
 800318e:	4b09      	ldr	r3, [pc, #36]	@ (80031b4 <MX_USART1_UART_Init+0xcc>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4b08      	ldr	r3, [pc, #32]	@ (80031b4 <MX_USART1_UART_Init+0xcc>)
 8003194:	2101      	movs	r1, #1
 8003196:	430a      	orrs	r2, r1
 8003198:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800319a:	2200      	movs	r2, #0
 800319c:	2100      	movs	r1, #0
 800319e:	201b      	movs	r0, #27
 80031a0:	f001 f95e 	bl	8004460 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031a4:	201b      	movs	r0, #27
 80031a6:	f001 f970 	bl	800448a <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART1_Init 2 */

}
 80031aa:	46c0      	nop			@ (mov r8, r8)
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	20000254 	.word	0x20000254
 80031b4:	40013800 	.word	0x40013800
 80031b8:	0003d090 	.word	0x0003d090

080031bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031c0:	4b22      	ldr	r3, [pc, #136]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031c2:	4a23      	ldr	r2, [pc, #140]	@ (8003250 <MX_USART2_UART_Init+0x94>)
 80031c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 80031c6:	4b21      	ldr	r3, [pc, #132]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031c8:	4a22      	ldr	r2, [pc, #136]	@ (8003254 <MX_USART2_UART_Init+0x98>)
 80031ca:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031cc:	4b1f      	ldr	r3, [pc, #124]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031d2:	4b1e      	ldr	r3, [pc, #120]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031d8:	4b1c      	ldr	r3, [pc, #112]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031da:	2200      	movs	r2, #0
 80031dc:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031de:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031e0:	220c      	movs	r2, #12
 80031e2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031e4:	4b19      	ldr	r3, [pc, #100]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031ea:	4b18      	ldr	r3, [pc, #96]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031f0:	4b16      	ldr	r3, [pc, #88]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80031f6:	4b15      	ldr	r3, [pc, #84]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031fc:	4b13      	ldr	r3, [pc, #76]	@ (800324c <MX_USART2_UART_Init+0x90>)
 80031fe:	2200      	movs	r2, #0
 8003200:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003202:	4b12      	ldr	r3, [pc, #72]	@ (800324c <MX_USART2_UART_Init+0x90>)
 8003204:	0018      	movs	r0, r3
 8003206:	f002 fb5b 	bl	80058c0 <HAL_UART_Init>
 800320a:	1e03      	subs	r3, r0, #0
 800320c:	d001      	beq.n	8003212 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 800320e:	f000 f8e5 	bl	80033dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003212:	4b0e      	ldr	r3, [pc, #56]	@ (800324c <MX_USART2_UART_Init+0x90>)
 8003214:	2100      	movs	r1, #0
 8003216:	0018      	movs	r0, r3
 8003218:	f003 fd0a 	bl	8006c30 <HAL_UARTEx_SetTxFifoThreshold>
 800321c:	1e03      	subs	r3, r0, #0
 800321e:	d001      	beq.n	8003224 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8003220:	f000 f8dc 	bl	80033dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003224:	4b09      	ldr	r3, [pc, #36]	@ (800324c <MX_USART2_UART_Init+0x90>)
 8003226:	2100      	movs	r1, #0
 8003228:	0018      	movs	r0, r3
 800322a:	f003 fd41 	bl	8006cb0 <HAL_UARTEx_SetRxFifoThreshold>
 800322e:	1e03      	subs	r3, r0, #0
 8003230:	d001      	beq.n	8003236 <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8003232:	f000 f8d3 	bl	80033dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003236:	4b05      	ldr	r3, [pc, #20]	@ (800324c <MX_USART2_UART_Init+0x90>)
 8003238:	0018      	movs	r0, r3
 800323a:	f003 fcbf 	bl	8006bbc <HAL_UARTEx_DisableFifoMode>
 800323e:	1e03      	subs	r3, r0, #0
 8003240:	d001      	beq.n	8003246 <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8003242:	f000 f8cb 	bl	80033dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003246:	46c0      	nop			@ (mov r8, r8)
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	200002e8 	.word	0x200002e8
 8003250:	40004400 	.word	0x40004400
 8003254:	0003d090 	.word	0x0003d090

08003258 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003258:	b590      	push	{r4, r7, lr}
 800325a:	b089      	sub	sp, #36	@ 0x24
 800325c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800325e:	240c      	movs	r4, #12
 8003260:	193b      	adds	r3, r7, r4
 8003262:	0018      	movs	r0, r3
 8003264:	2314      	movs	r3, #20
 8003266:	001a      	movs	r2, r3
 8003268:	2100      	movs	r1, #0
 800326a:	f004 fd8b 	bl	8007d84 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800326e:	4b2a      	ldr	r3, [pc, #168]	@ (8003318 <MX_GPIO_Init+0xc0>)
 8003270:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003272:	4b29      	ldr	r3, [pc, #164]	@ (8003318 <MX_GPIO_Init+0xc0>)
 8003274:	2104      	movs	r1, #4
 8003276:	430a      	orrs	r2, r1
 8003278:	635a      	str	r2, [r3, #52]	@ 0x34
 800327a:	4b27      	ldr	r3, [pc, #156]	@ (8003318 <MX_GPIO_Init+0xc0>)
 800327c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800327e:	2204      	movs	r2, #4
 8003280:	4013      	ands	r3, r2
 8003282:	60bb      	str	r3, [r7, #8]
 8003284:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003286:	4b24      	ldr	r3, [pc, #144]	@ (8003318 <MX_GPIO_Init+0xc0>)
 8003288:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800328a:	4b23      	ldr	r3, [pc, #140]	@ (8003318 <MX_GPIO_Init+0xc0>)
 800328c:	2120      	movs	r1, #32
 800328e:	430a      	orrs	r2, r1
 8003290:	635a      	str	r2, [r3, #52]	@ 0x34
 8003292:	4b21      	ldr	r3, [pc, #132]	@ (8003318 <MX_GPIO_Init+0xc0>)
 8003294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003296:	2220      	movs	r2, #32
 8003298:	4013      	ands	r3, r2
 800329a:	607b      	str	r3, [r7, #4]
 800329c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800329e:	4b1e      	ldr	r3, [pc, #120]	@ (8003318 <MX_GPIO_Init+0xc0>)
 80032a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003318 <MX_GPIO_Init+0xc0>)
 80032a4:	2101      	movs	r1, #1
 80032a6:	430a      	orrs	r2, r1
 80032a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80032aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003318 <MX_GPIO_Init+0xc0>)
 80032ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ae:	2201      	movs	r2, #1
 80032b0:	4013      	ands	r3, r2
 80032b2:	603b      	str	r3, [r7, #0]
 80032b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80032b6:	23a0      	movs	r3, #160	@ 0xa0
 80032b8:	05db      	lsls	r3, r3, #23
 80032ba:	2200      	movs	r2, #0
 80032bc:	2120      	movs	r1, #32
 80032be:	0018      	movs	r0, r3
 80032c0:	f001 fb34 	bl	800492c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80032c4:	193b      	adds	r3, r7, r4
 80032c6:	2280      	movs	r2, #128	@ 0x80
 80032c8:	0192      	lsls	r2, r2, #6
 80032ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80032cc:	193b      	adds	r3, r7, r4
 80032ce:	2288      	movs	r2, #136	@ 0x88
 80032d0:	0352      	lsls	r2, r2, #13
 80032d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d4:	193b      	adds	r3, r7, r4
 80032d6:	2200      	movs	r2, #0
 80032d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80032da:	193b      	adds	r3, r7, r4
 80032dc:	4a0f      	ldr	r2, [pc, #60]	@ (800331c <MX_GPIO_Init+0xc4>)
 80032de:	0019      	movs	r1, r3
 80032e0:	0010      	movs	r0, r2
 80032e2:	f001 f9b7 	bl	8004654 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80032e6:	0021      	movs	r1, r4
 80032e8:	187b      	adds	r3, r7, r1
 80032ea:	2220      	movs	r2, #32
 80032ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032ee:	187b      	adds	r3, r7, r1
 80032f0:	2201      	movs	r2, #1
 80032f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f4:	187b      	adds	r3, r7, r1
 80032f6:	2200      	movs	r2, #0
 80032f8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032fa:	187b      	adds	r3, r7, r1
 80032fc:	2202      	movs	r2, #2
 80032fe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003300:	187a      	adds	r2, r7, r1
 8003302:	23a0      	movs	r3, #160	@ 0xa0
 8003304:	05db      	lsls	r3, r3, #23
 8003306:	0011      	movs	r1, r2
 8003308:	0018      	movs	r0, r3
 800330a:	f001 f9a3 	bl	8004654 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800330e:	46c0      	nop			@ (mov r8, r8)
 8003310:	46bd      	mov	sp, r7
 8003312:	b009      	add	sp, #36	@ 0x24
 8003314:	bd90      	pop	{r4, r7, pc}
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	40021000 	.word	0x40021000
 800331c:	50000800 	.word	0x50000800

08003320 <get_temp>:
    uart_transmit(*c);
    c++;
  }
}

void get_temp(float *temp) {
 8003320:	b5b0      	push	{r4, r5, r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  ADC1->CR |= ADC_CR_ADSTART;
 8003328:	4b26      	ldr	r3, [pc, #152]	@ (80033c4 <get_temp+0xa4>)
 800332a:	689a      	ldr	r2, [r3, #8]
 800332c:	4b25      	ldr	r3, [pc, #148]	@ (80033c4 <get_temp+0xa4>)
 800332e:	2104      	movs	r1, #4
 8003330:	430a      	orrs	r2, r1
 8003332:	609a      	str	r2, [r3, #8]
  while (!(ADC1->ISR & ADC_ISR_EOC));
 8003334:	46c0      	nop			@ (mov r8, r8)
 8003336:	4b23      	ldr	r3, [pc, #140]	@ (80033c4 <get_temp+0xa4>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2204      	movs	r2, #4
 800333c:	4013      	ands	r3, r2
 800333e:	d0fa      	beq.n	8003336 <get_temp+0x16>
    ;
  uint16_t raw = ADC1->DR;
 8003340:	4b20      	ldr	r3, [pc, #128]	@ (80033c4 <get_temp+0xa4>)
 8003342:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003344:	250e      	movs	r5, #14
 8003346:	197b      	adds	r3, r7, r5
 8003348:	801a      	strh	r2, [r3, #0]
  raw = (uint16_t)(raw * (VDD_APP / VDD_CAL));
 800334a:	197b      	adds	r3, r7, r5
 800334c:	881b      	ldrh	r3, [r3, #0]
 800334e:	0018      	movs	r0, r3
 8003350:	f7ff fca8 	bl	8002ca4 <__aeabi_i2d>
 8003354:	4a1c      	ldr	r2, [pc, #112]	@ (80033c8 <get_temp+0xa8>)
 8003356:	4b1d      	ldr	r3, [pc, #116]	@ (80033cc <get_temp+0xac>)
 8003358:	f7fe fd56 	bl	8001e08 <__aeabi_dmul>
 800335c:	0002      	movs	r2, r0
 800335e:	000b      	movs	r3, r1
 8003360:	197c      	adds	r4, r7, r5
 8003362:	0010      	movs	r0, r2
 8003364:	0019      	movs	r1, r3
 8003366:	f7fd f8bd 	bl	80004e4 <__aeabi_d2uiz>
 800336a:	0003      	movs	r3, r0
 800336c:	8023      	strh	r3, [r4, #0]

  float cal_diff = TS_CAL2 - TS_CAL1;
 800336e:	4b18      	ldr	r3, [pc, #96]	@ (80033d0 <get_temp+0xb0>)
 8003370:	881b      	ldrh	r3, [r3, #0]
 8003372:	b29b      	uxth	r3, r3
 8003374:	001a      	movs	r2, r3
 8003376:	4b17      	ldr	r3, [pc, #92]	@ (80033d4 <get_temp+0xb4>)
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	b29b      	uxth	r3, r3
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	0018      	movs	r0, r3
 8003380:	f7fd fcf2 	bl	8000d68 <__aeabi_i2f>
 8003384:	1c03      	adds	r3, r0, #0
 8003386:	60bb      	str	r3, [r7, #8]
  *temp = ((100 * (raw - TS_CAL1)) / cal_diff) + 30;
 8003388:	197b      	adds	r3, r7, r5
 800338a:	881b      	ldrh	r3, [r3, #0]
 800338c:	4a11      	ldr	r2, [pc, #68]	@ (80033d4 <get_temp+0xb4>)
 800338e:	8812      	ldrh	r2, [r2, #0]
 8003390:	b292      	uxth	r2, r2
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	2264      	movs	r2, #100	@ 0x64
 8003396:	4353      	muls	r3, r2
 8003398:	0018      	movs	r0, r3
 800339a:	f7fd fce5 	bl	8000d68 <__aeabi_i2f>
 800339e:	1c03      	adds	r3, r0, #0
 80033a0:	68b9      	ldr	r1, [r7, #8]
 80033a2:	1c18      	adds	r0, r3, #0
 80033a4:	f7fd fbca 	bl	8000b3c <__aeabi_fdiv>
 80033a8:	1c03      	adds	r3, r0, #0
 80033aa:	490b      	ldr	r1, [pc, #44]	@ (80033d8 <get_temp+0xb8>)
 80033ac:	1c18      	adds	r0, r3, #0
 80033ae:	f7fd f9d3 	bl	8000758 <__aeabi_fadd>
 80033b2:	1c03      	adds	r3, r0, #0
 80033b4:	1c1a      	adds	r2, r3, #0
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	601a      	str	r2, [r3, #0]
}
 80033ba:	46c0      	nop			@ (mov r8, r8)
 80033bc:	46bd      	mov	sp, r7
 80033be:	b004      	add	sp, #16
 80033c0:	bdb0      	pop	{r4, r5, r7, pc}
 80033c2:	46c0      	nop			@ (mov r8, r8)
 80033c4:	40012400 	.word	0x40012400
 80033c8:	d1745d17 	.word	0xd1745d17
 80033cc:	3fed1745 	.word	0x3fed1745
 80033d0:	1fff75ca 	.word	0x1fff75ca
 80033d4:	1fff75a8 	.word	0x1fff75a8
 80033d8:	41f00000 	.word	0x41f00000

080033dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033e0:	b672      	cpsid	i
}
 80033e2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033e4:	46c0      	nop			@ (mov r8, r8)
 80033e6:	e7fd      	b.n	80033e4 <Error_Handler+0x8>

080033e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ee:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <HAL_MspInit+0x4c>)
 80033f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033f2:	4b10      	ldr	r3, [pc, #64]	@ (8003434 <HAL_MspInit+0x4c>)
 80033f4:	2101      	movs	r1, #1
 80033f6:	430a      	orrs	r2, r1
 80033f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80033fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003434 <HAL_MspInit+0x4c>)
 80033fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fe:	2201      	movs	r2, #1
 8003400:	4013      	ands	r3, r2
 8003402:	607b      	str	r3, [r7, #4]
 8003404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003406:	4b0b      	ldr	r3, [pc, #44]	@ (8003434 <HAL_MspInit+0x4c>)
 8003408:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800340a:	4b0a      	ldr	r3, [pc, #40]	@ (8003434 <HAL_MspInit+0x4c>)
 800340c:	2180      	movs	r1, #128	@ 0x80
 800340e:	0549      	lsls	r1, r1, #21
 8003410:	430a      	orrs	r2, r1
 8003412:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003414:	4b07      	ldr	r3, [pc, #28]	@ (8003434 <HAL_MspInit+0x4c>)
 8003416:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003418:	2380      	movs	r3, #128	@ 0x80
 800341a:	055b      	lsls	r3, r3, #21
 800341c:	4013      	ands	r3, r2
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8003422:	23c0      	movs	r3, #192	@ 0xc0
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	0018      	movs	r0, r3
 8003428:	f000 fada 	bl	80039e0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800342c:	46c0      	nop			@ (mov r8, r8)
 800342e:	46bd      	mov	sp, r7
 8003430:	b002      	add	sp, #8
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40021000 	.word	0x40021000

08003438 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a0a      	ldr	r2, [pc, #40]	@ (8003470 <HAL_ADC_MspInit+0x38>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d10d      	bne.n	8003466 <HAL_ADC_MspInit+0x2e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800344a:	4b0a      	ldr	r3, [pc, #40]	@ (8003474 <HAL_ADC_MspInit+0x3c>)
 800344c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800344e:	4b09      	ldr	r3, [pc, #36]	@ (8003474 <HAL_ADC_MspInit+0x3c>)
 8003450:	2180      	movs	r1, #128	@ 0x80
 8003452:	0349      	lsls	r1, r1, #13
 8003454:	430a      	orrs	r2, r1
 8003456:	641a      	str	r2, [r3, #64]	@ 0x40
 8003458:	4b06      	ldr	r3, [pc, #24]	@ (8003474 <HAL_ADC_MspInit+0x3c>)
 800345a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800345c:	2380      	movs	r3, #128	@ 0x80
 800345e:	035b      	lsls	r3, r3, #13
 8003460:	4013      	ands	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003466:	46c0      	nop			@ (mov r8, r8)
 8003468:	46bd      	mov	sp, r7
 800346a:	b004      	add	sp, #16
 800346c:	bd80      	pop	{r7, pc}
 800346e:	46c0      	nop			@ (mov r8, r8)
 8003470:	40012400 	.word	0x40012400
 8003474:	40021000 	.word	0x40021000

08003478 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003478:	b590      	push	{r4, r7, lr}
 800347a:	b09f      	sub	sp, #124	@ 0x7c
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003480:	2364      	movs	r3, #100	@ 0x64
 8003482:	18fb      	adds	r3, r7, r3
 8003484:	0018      	movs	r0, r3
 8003486:	2314      	movs	r3, #20
 8003488:	001a      	movs	r2, r3
 800348a:	2100      	movs	r1, #0
 800348c:	f004 fc7a 	bl	8007d84 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003490:	2418      	movs	r4, #24
 8003492:	193b      	adds	r3, r7, r4
 8003494:	0018      	movs	r0, r3
 8003496:	234c      	movs	r3, #76	@ 0x4c
 8003498:	001a      	movs	r2, r3
 800349a:	2100      	movs	r1, #0
 800349c:	f004 fc72 	bl	8007d84 <memset>
  if(huart->Instance==USART1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a49      	ldr	r2, [pc, #292]	@ (80035cc <HAL_UART_MspInit+0x154>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d146      	bne.n	8003538 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80034aa:	193b      	adds	r3, r7, r4
 80034ac:	2201      	movs	r2, #1
 80034ae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80034b0:	193b      	adds	r3, r7, r4
 80034b2:	2200      	movs	r2, #0
 80034b4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034b6:	193b      	adds	r3, r7, r4
 80034b8:	0018      	movs	r0, r3
 80034ba:	f001 ffc5 	bl	8005448 <HAL_RCCEx_PeriphCLKConfig>
 80034be:	1e03      	subs	r3, r0, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80034c2:	f7ff ff8b 	bl	80033dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034c6:	4b42      	ldr	r3, [pc, #264]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 80034c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034ca:	4b41      	ldr	r3, [pc, #260]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 80034cc:	2180      	movs	r1, #128	@ 0x80
 80034ce:	01c9      	lsls	r1, r1, #7
 80034d0:	430a      	orrs	r2, r1
 80034d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80034d4:	4b3e      	ldr	r3, [pc, #248]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 80034d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	01db      	lsls	r3, r3, #7
 80034dc:	4013      	ands	r3, r2
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034e2:	4b3b      	ldr	r3, [pc, #236]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 80034e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034e6:	4b3a      	ldr	r3, [pc, #232]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 80034e8:	2104      	movs	r1, #4
 80034ea:	430a      	orrs	r2, r1
 80034ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80034ee:	4b38      	ldr	r3, [pc, #224]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 80034f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034f2:	2204      	movs	r2, #4
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
 80034f8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80034fa:	2164      	movs	r1, #100	@ 0x64
 80034fc:	187b      	adds	r3, r7, r1
 80034fe:	2230      	movs	r2, #48	@ 0x30
 8003500:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003502:	187b      	adds	r3, r7, r1
 8003504:	2202      	movs	r2, #2
 8003506:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003508:	187b      	adds	r3, r7, r1
 800350a:	2200      	movs	r2, #0
 800350c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350e:	187b      	adds	r3, r7, r1
 8003510:	2200      	movs	r2, #0
 8003512:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003514:	187b      	adds	r3, r7, r1
 8003516:	2201      	movs	r2, #1
 8003518:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800351a:	187b      	adds	r3, r7, r1
 800351c:	4a2d      	ldr	r2, [pc, #180]	@ (80035d4 <HAL_UART_MspInit+0x15c>)
 800351e:	0019      	movs	r1, r3
 8003520:	0010      	movs	r0, r2
 8003522:	f001 f897 	bl	8004654 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003526:	2200      	movs	r2, #0
 8003528:	2100      	movs	r1, #0
 800352a:	201b      	movs	r0, #27
 800352c:	f000 ff98 	bl	8004460 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003530:	201b      	movs	r0, #27
 8003532:	f000 ffaa 	bl	800448a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8003536:	e044      	b.n	80035c2 <HAL_UART_MspInit+0x14a>
  else if(huart->Instance==USART2)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a26      	ldr	r2, [pc, #152]	@ (80035d8 <HAL_UART_MspInit+0x160>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d13f      	bne.n	80035c2 <HAL_UART_MspInit+0x14a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003542:	2118      	movs	r1, #24
 8003544:	187b      	adds	r3, r7, r1
 8003546:	2202      	movs	r2, #2
 8003548:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800354a:	187b      	adds	r3, r7, r1
 800354c:	2200      	movs	r2, #0
 800354e:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003550:	187b      	adds	r3, r7, r1
 8003552:	0018      	movs	r0, r3
 8003554:	f001 ff78 	bl	8005448 <HAL_RCCEx_PeriphCLKConfig>
 8003558:	1e03      	subs	r3, r0, #0
 800355a:	d001      	beq.n	8003560 <HAL_UART_MspInit+0xe8>
      Error_Handler();
 800355c:	f7ff ff3e 	bl	80033dc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003560:	4b1b      	ldr	r3, [pc, #108]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 8003562:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003564:	4b1a      	ldr	r3, [pc, #104]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 8003566:	2180      	movs	r1, #128	@ 0x80
 8003568:	0289      	lsls	r1, r1, #10
 800356a:	430a      	orrs	r2, r1
 800356c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800356e:	4b18      	ldr	r3, [pc, #96]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 8003570:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003572:	2380      	movs	r3, #128	@ 0x80
 8003574:	029b      	lsls	r3, r3, #10
 8003576:	4013      	ands	r3, r2
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800357c:	4b14      	ldr	r3, [pc, #80]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 800357e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003580:	4b13      	ldr	r3, [pc, #76]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 8003582:	2101      	movs	r1, #1
 8003584:	430a      	orrs	r2, r1
 8003586:	635a      	str	r2, [r3, #52]	@ 0x34
 8003588:	4b11      	ldr	r3, [pc, #68]	@ (80035d0 <HAL_UART_MspInit+0x158>)
 800358a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800358c:	2201      	movs	r2, #1
 800358e:	4013      	ands	r3, r2
 8003590:	60bb      	str	r3, [r7, #8]
 8003592:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8003594:	2164      	movs	r1, #100	@ 0x64
 8003596:	187b      	adds	r3, r7, r1
 8003598:	220c      	movs	r2, #12
 800359a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800359c:	187b      	adds	r3, r7, r1
 800359e:	2202      	movs	r2, #2
 80035a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a2:	187b      	adds	r3, r7, r1
 80035a4:	2200      	movs	r2, #0
 80035a6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035a8:	187b      	adds	r3, r7, r1
 80035aa:	2200      	movs	r2, #0
 80035ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80035ae:	187b      	adds	r3, r7, r1
 80035b0:	2201      	movs	r2, #1
 80035b2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035b4:	187a      	adds	r2, r7, r1
 80035b6:	23a0      	movs	r3, #160	@ 0xa0
 80035b8:	05db      	lsls	r3, r3, #23
 80035ba:	0011      	movs	r1, r2
 80035bc:	0018      	movs	r0, r3
 80035be:	f001 f849 	bl	8004654 <HAL_GPIO_Init>
}
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	46bd      	mov	sp, r7
 80035c6:	b01f      	add	sp, #124	@ 0x7c
 80035c8:	bd90      	pop	{r4, r7, pc}
 80035ca:	46c0      	nop			@ (mov r8, r8)
 80035cc:	40013800 	.word	0x40013800
 80035d0:	40021000 	.word	0x40021000
 80035d4:	50000800 	.word	0x50000800
 80035d8:	40004400 	.word	0x40004400

080035dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80035e0:	46c0      	nop			@ (mov r8, r8)
 80035e2:	e7fd      	b.n	80035e0 <NMI_Handler+0x4>

080035e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035e8:	46c0      	nop			@ (mov r8, r8)
 80035ea:	e7fd      	b.n	80035e8 <HardFault_Handler+0x4>

080035ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80035f0:	46c0      	nop			@ (mov r8, r8)
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035fa:	46c0      	nop			@ (mov r8, r8)
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003604:	f000 f9ac 	bl	8003960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003608:	46c0      	nop			@ (mov r8, r8)
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
	...

08003610 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  if (USART1->ISR & USART_ISR_RXNE_RXFNE)
 8003616:	4b20      	ldr	r3, [pc, #128]	@ (8003698 <USART1_IRQHandler+0x88>)
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	2220      	movs	r2, #32
 800361c:	4013      	ands	r3, r2
 800361e:	d031      	beq.n	8003684 <USART1_IRQHandler+0x74>
  {
    char c = USART1->RDR;
 8003620:	4b1d      	ldr	r3, [pc, #116]	@ (8003698 <USART1_IRQHandler+0x88>)
 8003622:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003624:	1dfb      	adds	r3, r7, #7
 8003626:	701a      	strb	r2, [r3, #0]

    while (!(USART2->ISR & USART_ISR_TXE_TXFNF));
 8003628:	46c0      	nop			@ (mov r8, r8)
 800362a:	4b1c      	ldr	r3, [pc, #112]	@ (800369c <USART1_IRQHandler+0x8c>)
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	2280      	movs	r2, #128	@ 0x80
 8003630:	4013      	ands	r3, r2
 8003632:	d0fa      	beq.n	800362a <USART1_IRQHandler+0x1a>
    USART2->TDR = c;
 8003634:	4b19      	ldr	r3, [pc, #100]	@ (800369c <USART1_IRQHandler+0x8c>)
 8003636:	1dfa      	adds	r2, r7, #7
 8003638:	7812      	ldrb	r2, [r2, #0]
 800363a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (c == '\n')
 800363c:	1dfb      	adds	r3, r7, #7
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b0a      	cmp	r3, #10
 8003642:	d10d      	bne.n	8003660 <USART1_IRQHandler+0x50>
    {
      rx_buf[rx_idx] = '\0';
 8003644:	4b16      	ldr	r3, [pc, #88]	@ (80036a0 <USART1_IRQHandler+0x90>)
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	b2db      	uxtb	r3, r3
 800364a:	001a      	movs	r2, r3
 800364c:	4b15      	ldr	r3, [pc, #84]	@ (80036a4 <USART1_IRQHandler+0x94>)
 800364e:	2100      	movs	r1, #0
 8003650:	5499      	strb	r1, [r3, r2]
      rx_idx = 0;
 8003652:	4b13      	ldr	r3, [pc, #76]	@ (80036a0 <USART1_IRQHandler+0x90>)
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]

      message_received = true;
 8003658:	4b13      	ldr	r3, [pc, #76]	@ (80036a8 <USART1_IRQHandler+0x98>)
 800365a:	2201      	movs	r2, #1
 800365c:	701a      	strb	r2, [r3, #0]
    else if (rx_idx < RX_BUF_SIZE - 1)
    {
      rx_buf[rx_idx++] = c;
    }

    return;
 800365e:	e016      	b.n	800368e <USART1_IRQHandler+0x7e>
    else if (rx_idx < RX_BUF_SIZE - 1)
 8003660:	4b0f      	ldr	r3, [pc, #60]	@ (80036a0 <USART1_IRQHandler+0x90>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b3e      	cmp	r3, #62	@ 0x3e
 8003668:	d811      	bhi.n	800368e <USART1_IRQHandler+0x7e>
      rx_buf[rx_idx++] = c;
 800366a:	4b0d      	ldr	r3, [pc, #52]	@ (80036a0 <USART1_IRQHandler+0x90>)
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	b2db      	uxtb	r3, r3
 8003670:	1c5a      	adds	r2, r3, #1
 8003672:	b2d1      	uxtb	r1, r2
 8003674:	4a0a      	ldr	r2, [pc, #40]	@ (80036a0 <USART1_IRQHandler+0x90>)
 8003676:	7011      	strb	r1, [r2, #0]
 8003678:	0019      	movs	r1, r3
 800367a:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <USART1_IRQHandler+0x94>)
 800367c:	1dfa      	adds	r2, r7, #7
 800367e:	7812      	ldrb	r2, [r2, #0]
 8003680:	545a      	strb	r2, [r3, r1]
    return;
 8003682:	e004      	b.n	800368e <USART1_IRQHandler+0x7e>
  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003684:	4b09      	ldr	r3, [pc, #36]	@ (80036ac <USART1_IRQHandler+0x9c>)
 8003686:	0018      	movs	r0, r3
 8003688:	f002 f970 	bl	800596c <HAL_UART_IRQHandler>
 800368c:	e000      	b.n	8003690 <USART1_IRQHandler+0x80>
    return;
 800368e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003690:	46bd      	mov	sp, r7
 8003692:	b002      	add	sp, #8
 8003694:	bd80      	pop	{r7, pc}
 8003696:	46c0      	nop			@ (mov r8, r8)
 8003698:	40013800 	.word	0x40013800
 800369c:	40004400 	.word	0x40004400
 80036a0:	200003bc 	.word	0x200003bc
 80036a4:	2000037c 	.word	0x2000037c
 80036a8:	200003c8 	.word	0x200003c8
 80036ac:	20000254 	.word	0x20000254

080036b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  return 1;
 80036b4:	2301      	movs	r3, #1
}
 80036b6:	0018      	movs	r0, r3
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <_kill>:

int _kill(int pid, int sig)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80036c6:	f004 fbb7 	bl	8007e38 <__errno>
 80036ca:	0003      	movs	r3, r0
 80036cc:	2216      	movs	r2, #22
 80036ce:	601a      	str	r2, [r3, #0]
  return -1;
 80036d0:	2301      	movs	r3, #1
 80036d2:	425b      	negs	r3, r3
}
 80036d4:	0018      	movs	r0, r3
 80036d6:	46bd      	mov	sp, r7
 80036d8:	b002      	add	sp, #8
 80036da:	bd80      	pop	{r7, pc}

080036dc <_exit>:

void _exit (int status)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80036e4:	2301      	movs	r3, #1
 80036e6:	425a      	negs	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	0011      	movs	r1, r2
 80036ec:	0018      	movs	r0, r3
 80036ee:	f7ff ffe5 	bl	80036bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80036f2:	46c0      	nop			@ (mov r8, r8)
 80036f4:	e7fd      	b.n	80036f2 <_exit+0x16>

080036f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b086      	sub	sp, #24
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	60f8      	str	r0, [r7, #12]
 80036fe:	60b9      	str	r1, [r7, #8]
 8003700:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003702:	2300      	movs	r3, #0
 8003704:	617b      	str	r3, [r7, #20]
 8003706:	e00a      	b.n	800371e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003708:	e000      	b.n	800370c <_read+0x16>
 800370a:	bf00      	nop
 800370c:	0001      	movs	r1, r0
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	1c5a      	adds	r2, r3, #1
 8003712:	60ba      	str	r2, [r7, #8]
 8003714:	b2ca      	uxtb	r2, r1
 8003716:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	3301      	adds	r3, #1
 800371c:	617b      	str	r3, [r7, #20]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	429a      	cmp	r2, r3
 8003724:	dbf0      	blt.n	8003708 <_read+0x12>
  }

  return len;
 8003726:	687b      	ldr	r3, [r7, #4]
}
 8003728:	0018      	movs	r0, r3
 800372a:	46bd      	mov	sp, r7
 800372c:	b006      	add	sp, #24
 800372e:	bd80      	pop	{r7, pc}

08003730 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b086      	sub	sp, #24
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]
 8003740:	e009      	b.n	8003756 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	1c5a      	adds	r2, r3, #1
 8003746:	60ba      	str	r2, [r7, #8]
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	0018      	movs	r0, r3
 800374c:	e000      	b.n	8003750 <_write+0x20>
 800374e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	3301      	adds	r3, #1
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	429a      	cmp	r2, r3
 800375c:	dbf1      	blt.n	8003742 <_write+0x12>
  }
  return len;
 800375e:	687b      	ldr	r3, [r7, #4]
}
 8003760:	0018      	movs	r0, r3
 8003762:	46bd      	mov	sp, r7
 8003764:	b006      	add	sp, #24
 8003766:	bd80      	pop	{r7, pc}

08003768 <_close>:

int _close(int file)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003770:	2301      	movs	r3, #1
 8003772:	425b      	negs	r3, r3
}
 8003774:	0018      	movs	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	b002      	add	sp, #8
 800377a:	bd80      	pop	{r7, pc}

0800377c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	2280      	movs	r2, #128	@ 0x80
 800378a:	0192      	lsls	r2, r2, #6
 800378c:	605a      	str	r2, [r3, #4]
  return 0;
 800378e:	2300      	movs	r3, #0
}
 8003790:	0018      	movs	r0, r3
 8003792:	46bd      	mov	sp, r7
 8003794:	b002      	add	sp, #8
 8003796:	bd80      	pop	{r7, pc}

08003798 <_isatty>:

int _isatty(int file)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037a0:	2301      	movs	r3, #1
}
 80037a2:	0018      	movs	r0, r3
 80037a4:	46bd      	mov	sp, r7
 80037a6:	b002      	add	sp, #8
 80037a8:	bd80      	pop	{r7, pc}

080037aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b084      	sub	sp, #16
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	60f8      	str	r0, [r7, #12]
 80037b2:	60b9      	str	r1, [r7, #8]
 80037b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	0018      	movs	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	b004      	add	sp, #16
 80037be:	bd80      	pop	{r7, pc}

080037c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037c8:	4a14      	ldr	r2, [pc, #80]	@ (800381c <_sbrk+0x5c>)
 80037ca:	4b15      	ldr	r3, [pc, #84]	@ (8003820 <_sbrk+0x60>)
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037d4:	4b13      	ldr	r3, [pc, #76]	@ (8003824 <_sbrk+0x64>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d102      	bne.n	80037e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037dc:	4b11      	ldr	r3, [pc, #68]	@ (8003824 <_sbrk+0x64>)
 80037de:	4a12      	ldr	r2, [pc, #72]	@ (8003828 <_sbrk+0x68>)
 80037e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037e2:	4b10      	ldr	r3, [pc, #64]	@ (8003824 <_sbrk+0x64>)
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	18d3      	adds	r3, r2, r3
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d207      	bcs.n	8003800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037f0:	f004 fb22 	bl	8007e38 <__errno>
 80037f4:	0003      	movs	r3, r0
 80037f6:	220c      	movs	r2, #12
 80037f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037fa:	2301      	movs	r3, #1
 80037fc:	425b      	negs	r3, r3
 80037fe:	e009      	b.n	8003814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003800:	4b08      	ldr	r3, [pc, #32]	@ (8003824 <_sbrk+0x64>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003806:	4b07      	ldr	r3, [pc, #28]	@ (8003824 <_sbrk+0x64>)
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	18d2      	adds	r2, r2, r3
 800380e:	4b05      	ldr	r3, [pc, #20]	@ (8003824 <_sbrk+0x64>)
 8003810:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003812:	68fb      	ldr	r3, [r7, #12]
}
 8003814:	0018      	movs	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	b006      	add	sp, #24
 800381a:	bd80      	pop	{r7, pc}
 800381c:	20024000 	.word	0x20024000
 8003820:	00000400 	.word	0x00000400
 8003824:	200003d0 	.word	0x200003d0
 8003828:	20000528 	.word	0x20000528

0800382c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003830:	46c0      	nop			@ (mov r8, r8)
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003838:	480d      	ldr	r0, [pc, #52]	@ (8003870 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800383a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800383c:	f7ff fff6 	bl	800382c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003840:	480c      	ldr	r0, [pc, #48]	@ (8003874 <LoopForever+0x6>)
  ldr r1, =_edata
 8003842:	490d      	ldr	r1, [pc, #52]	@ (8003878 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003844:	4a0d      	ldr	r2, [pc, #52]	@ (800387c <LoopForever+0xe>)
  movs r3, #0
 8003846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003848:	e002      	b.n	8003850 <LoopCopyDataInit>

0800384a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800384a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800384c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800384e:	3304      	adds	r3, #4

08003850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003854:	d3f9      	bcc.n	800384a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003856:	4a0a      	ldr	r2, [pc, #40]	@ (8003880 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003858:	4c0a      	ldr	r4, [pc, #40]	@ (8003884 <LoopForever+0x16>)
  movs r3, #0
 800385a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800385c:	e001      	b.n	8003862 <LoopFillZerobss>

0800385e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800385e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003860:	3204      	adds	r2, #4

08003862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003864:	d3fb      	bcc.n	800385e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003866:	f004 faed 	bl	8007e44 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800386a:	f7ff fb19 	bl	8002ea0 <main>

0800386e <LoopForever>:

LoopForever:
  b LoopForever
 800386e:	e7fe      	b.n	800386e <LoopForever>
  ldr   r0, =_estack
 8003870:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003878:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800387c:	0800c4d4 	.word	0x0800c4d4
  ldr r2, =_sbss
 8003880:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003884:	20000524 	.word	0x20000524

08003888 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003888:	e7fe      	b.n	8003888 <ADC1_COMP_IRQHandler>
	...

0800388c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003892:	1dfb      	adds	r3, r7, #7
 8003894:	2200      	movs	r2, #0
 8003896:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003898:	4b0b      	ldr	r3, [pc, #44]	@ (80038c8 <HAL_Init+0x3c>)
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	4b0a      	ldr	r3, [pc, #40]	@ (80038c8 <HAL_Init+0x3c>)
 800389e:	2180      	movs	r1, #128	@ 0x80
 80038a0:	0049      	lsls	r1, r1, #1
 80038a2:	430a      	orrs	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038a6:	2000      	movs	r0, #0
 80038a8:	f000 f810 	bl	80038cc <HAL_InitTick>
 80038ac:	1e03      	subs	r3, r0, #0
 80038ae:	d003      	beq.n	80038b8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80038b0:	1dfb      	adds	r3, r7, #7
 80038b2:	2201      	movs	r2, #1
 80038b4:	701a      	strb	r2, [r3, #0]
 80038b6:	e001      	b.n	80038bc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80038b8:	f7ff fd96 	bl	80033e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80038bc:	1dfb      	adds	r3, r7, #7
 80038be:	781b      	ldrb	r3, [r3, #0]
}
 80038c0:	0018      	movs	r0, r3
 80038c2:	46bd      	mov	sp, r7
 80038c4:	b002      	add	sp, #8
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40022000 	.word	0x40022000

080038cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038cc:	b590      	push	{r4, r7, lr}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80038d4:	230f      	movs	r3, #15
 80038d6:	18fb      	adds	r3, r7, r3
 80038d8:	2200      	movs	r2, #0
 80038da:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80038dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <HAL_InitTick+0x88>)
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d02b      	beq.n	800393c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80038e4:	4b1c      	ldr	r3, [pc, #112]	@ (8003958 <HAL_InitTick+0x8c>)
 80038e6:	681c      	ldr	r4, [r3, #0]
 80038e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003954 <HAL_InitTick+0x88>)
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	0019      	movs	r1, r3
 80038ee:	23fa      	movs	r3, #250	@ 0xfa
 80038f0:	0098      	lsls	r0, r3, #2
 80038f2:	f7fc fc23 	bl	800013c <__udivsi3>
 80038f6:	0003      	movs	r3, r0
 80038f8:	0019      	movs	r1, r3
 80038fa:	0020      	movs	r0, r4
 80038fc:	f7fc fc1e 	bl	800013c <__udivsi3>
 8003900:	0003      	movs	r3, r0
 8003902:	0018      	movs	r0, r3
 8003904:	f000 fdd1 	bl	80044aa <HAL_SYSTICK_Config>
 8003908:	1e03      	subs	r3, r0, #0
 800390a:	d112      	bne.n	8003932 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b03      	cmp	r3, #3
 8003910:	d80a      	bhi.n	8003928 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003912:	6879      	ldr	r1, [r7, #4]
 8003914:	2301      	movs	r3, #1
 8003916:	425b      	negs	r3, r3
 8003918:	2200      	movs	r2, #0
 800391a:	0018      	movs	r0, r3
 800391c:	f000 fda0 	bl	8004460 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003920:	4b0e      	ldr	r3, [pc, #56]	@ (800395c <HAL_InitTick+0x90>)
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	e00d      	b.n	8003944 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003928:	230f      	movs	r3, #15
 800392a:	18fb      	adds	r3, r7, r3
 800392c:	2201      	movs	r2, #1
 800392e:	701a      	strb	r2, [r3, #0]
 8003930:	e008      	b.n	8003944 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003932:	230f      	movs	r3, #15
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	2201      	movs	r2, #1
 8003938:	701a      	strb	r2, [r3, #0]
 800393a:	e003      	b.n	8003944 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800393c:	230f      	movs	r3, #15
 800393e:	18fb      	adds	r3, r7, r3
 8003940:	2201      	movs	r2, #1
 8003942:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003944:	230f      	movs	r3, #15
 8003946:	18fb      	adds	r3, r7, r3
 8003948:	781b      	ldrb	r3, [r3, #0]
}
 800394a:	0018      	movs	r0, r3
 800394c:	46bd      	mov	sp, r7
 800394e:	b005      	add	sp, #20
 8003950:	bd90      	pop	{r4, r7, pc}
 8003952:	46c0      	nop			@ (mov r8, r8)
 8003954:	20000008 	.word	0x20000008
 8003958:	20000000 	.word	0x20000000
 800395c:	20000004 	.word	0x20000004

08003960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003964:	4b05      	ldr	r3, [pc, #20]	@ (800397c <HAL_IncTick+0x1c>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	001a      	movs	r2, r3
 800396a:	4b05      	ldr	r3, [pc, #20]	@ (8003980 <HAL_IncTick+0x20>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	18d2      	adds	r2, r2, r3
 8003970:	4b03      	ldr	r3, [pc, #12]	@ (8003980 <HAL_IncTick+0x20>)
 8003972:	601a      	str	r2, [r3, #0]
}
 8003974:	46c0      	nop			@ (mov r8, r8)
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			@ (mov r8, r8)
 800397c:	20000008 	.word	0x20000008
 8003980:	200003d4 	.word	0x200003d4

08003984 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
  return uwTick;
 8003988:	4b02      	ldr	r3, [pc, #8]	@ (8003994 <HAL_GetTick+0x10>)
 800398a:	681b      	ldr	r3, [r3, #0]
}
 800398c:	0018      	movs	r0, r3
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	46c0      	nop			@ (mov r8, r8)
 8003994:	200003d4 	.word	0x200003d4

08003998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039a0:	f7ff fff0 	bl	8003984 <HAL_GetTick>
 80039a4:	0003      	movs	r3, r0
 80039a6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	3301      	adds	r3, #1
 80039b0:	d005      	beq.n	80039be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039b2:	4b0a      	ldr	r3, [pc, #40]	@ (80039dc <HAL_Delay+0x44>)
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	001a      	movs	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	189b      	adds	r3, r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039be:	46c0      	nop			@ (mov r8, r8)
 80039c0:	f7ff ffe0 	bl	8003984 <HAL_GetTick>
 80039c4:	0002      	movs	r2, r0
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d8f7      	bhi.n	80039c0 <HAL_Delay+0x28>
  {
  }
}
 80039d0:	46c0      	nop			@ (mov r8, r8)
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	46bd      	mov	sp, r7
 80039d6:	b004      	add	sp, #16
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	46c0      	nop			@ (mov r8, r8)
 80039dc:	20000008 	.word	0x20000008

080039e0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a06      	ldr	r2, [pc, #24]	@ (8003a08 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80039ee:	4013      	ands	r3, r2
 80039f0:	0019      	movs	r1, r3
 80039f2:	4b04      	ldr	r3, [pc, #16]	@ (8003a04 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	601a      	str	r2, [r3, #0]
}
 80039fa:	46c0      	nop			@ (mov r8, r8)
 80039fc:	46bd      	mov	sp, r7
 80039fe:	b002      	add	sp, #8
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	46c0      	nop			@ (mov r8, r8)
 8003a04:	40010000 	.word	0x40010000
 8003a08:	fffff9ff 	.word	0xfffff9ff

08003a0c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a05      	ldr	r2, [pc, #20]	@ (8003a30 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003a1c:	401a      	ands	r2, r3
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	431a      	orrs	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	601a      	str	r2, [r3, #0]
}
 8003a26:	46c0      	nop			@ (mov r8, r8)
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	b002      	add	sp, #8
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	46c0      	nop			@ (mov r8, r8)
 8003a30:	fe3fffff 	.word	0xfe3fffff

08003a34 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	23e0      	movs	r3, #224	@ 0xe0
 8003a42:	045b      	lsls	r3, r3, #17
 8003a44:	4013      	ands	r3, r2
}
 8003a46:	0018      	movs	r0, r3
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	b002      	add	sp, #8
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b084      	sub	sp, #16
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	60f8      	str	r0, [r7, #12]
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	2104      	movs	r1, #4
 8003a62:	400a      	ands	r2, r1
 8003a64:	2107      	movs	r1, #7
 8003a66:	4091      	lsls	r1, r2
 8003a68:	000a      	movs	r2, r1
 8003a6a:	43d2      	mvns	r2, r2
 8003a6c:	401a      	ands	r2, r3
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	2104      	movs	r1, #4
 8003a72:	400b      	ands	r3, r1
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	4099      	lsls	r1, r3
 8003a78:	000b      	movs	r3, r1
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003a80:	46c0      	nop			@ (mov r8, r8)
 8003a82:	46bd      	mov	sp, r7
 8003a84:	b004      	add	sp, #16
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	2104      	movs	r1, #4
 8003a9a:	400a      	ands	r2, r1
 8003a9c:	2107      	movs	r1, #7
 8003a9e:	4091      	lsls	r1, r2
 8003aa0:	000a      	movs	r2, r1
 8003aa2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2104      	movs	r1, #4
 8003aa8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003aaa:	40da      	lsrs	r2, r3
 8003aac:	0013      	movs	r3, r2
}
 8003aae:	0018      	movs	r0, r3
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	b002      	add	sp, #8
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b084      	sub	sp, #16
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	60f8      	str	r0, [r7, #12]
 8003abe:	60b9      	str	r1, [r7, #8]
 8003ac0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	211f      	movs	r1, #31
 8003aca:	400a      	ands	r2, r1
 8003acc:	210f      	movs	r1, #15
 8003ace:	4091      	lsls	r1, r2
 8003ad0:	000a      	movs	r2, r1
 8003ad2:	43d2      	mvns	r2, r2
 8003ad4:	401a      	ands	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	0e9b      	lsrs	r3, r3, #26
 8003ada:	210f      	movs	r1, #15
 8003adc:	4019      	ands	r1, r3
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	201f      	movs	r0, #31
 8003ae2:	4003      	ands	r3, r0
 8003ae4:	4099      	lsls	r1, r3
 8003ae6:	000b      	movs	r3, r1
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003aee:	46c0      	nop			@ (mov r8, r8)
 8003af0:	46bd      	mov	sp, r7
 8003af2:	b004      	add	sp, #16
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b082      	sub	sp, #8
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
 8003afe:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	035b      	lsls	r3, r3, #13
 8003b08:	0b5b      	lsrs	r3, r3, #13
 8003b0a:	431a      	orrs	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003b10:	46c0      	nop			@ (mov r8, r8)
 8003b12:	46bd      	mov	sp, r7
 8003b14:	b002      	add	sp, #8
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	0352      	lsls	r2, r2, #13
 8003b2a:	0b52      	lsrs	r2, r2, #13
 8003b2c:	43d2      	mvns	r2, r2
 8003b2e:	401a      	ands	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003b34:	46c0      	nop			@ (mov r8, r8)
 8003b36:	46bd      	mov	sp, r7
 8003b38:	b002      	add	sp, #8
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	0212      	lsls	r2, r2, #8
 8003b50:	43d2      	mvns	r2, r2
 8003b52:	401a      	ands	r2, r3
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	021b      	lsls	r3, r3, #8
 8003b58:	6879      	ldr	r1, [r7, #4]
 8003b5a:	400b      	ands	r3, r1
 8003b5c:	4904      	ldr	r1, [pc, #16]	@ (8003b70 <LL_ADC_SetChannelSamplingTime+0x34>)
 8003b5e:	400b      	ands	r3, r1
 8003b60:	431a      	orrs	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003b66:	46c0      	nop			@ (mov r8, r8)
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	b004      	add	sp, #16
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	46c0      	nop			@ (mov r8, r8)
 8003b70:	07ffff00 	.word	0x07ffff00

08003b74 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	4a05      	ldr	r2, [pc, #20]	@ (8003b98 <LL_ADC_EnableInternalRegulator+0x24>)
 8003b82:	4013      	ands	r3, r2
 8003b84:	2280      	movs	r2, #128	@ 0x80
 8003b86:	0552      	lsls	r2, r2, #21
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003b8e:	46c0      	nop			@ (mov r8, r8)
 8003b90:	46bd      	mov	sp, r7
 8003b92:	b002      	add	sp, #8
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	46c0      	nop			@ (mov r8, r8)
 8003b98:	6fffffe8 	.word	0x6fffffe8

08003b9c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	2380      	movs	r3, #128	@ 0x80
 8003baa:	055b      	lsls	r3, r3, #21
 8003bac:	401a      	ands	r2, r3
 8003bae:	2380      	movs	r3, #128	@ 0x80
 8003bb0:	055b      	lsls	r3, r3, #21
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d101      	bne.n	8003bba <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e000      	b.n	8003bbc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b002      	add	sp, #8
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <LL_ADC_IsEnabled+0x18>
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e000      	b.n	8003bde <LL_ADC_IsEnabled+0x1a>
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	0018      	movs	r0, r3
 8003be0:	46bd      	mov	sp, r7
 8003be2:	b002      	add	sp, #8
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b082      	sub	sp, #8
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2204      	movs	r2, #4
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d101      	bne.n	8003bfe <LL_ADC_REG_IsConversionOngoing+0x18>
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e000      	b.n	8003c00 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	0018      	movs	r0, r3
 8003c02:	46bd      	mov	sp, r7
 8003c04:	b002      	add	sp, #8
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c10:	231f      	movs	r3, #31
 8003c12:	18fb      	adds	r3, r7, r3
 8003c14:	2200      	movs	r2, #0
 8003c16:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003c20:	2300      	movs	r3, #0
 8003c22:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e17f      	b.n	8003f2e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10a      	bne.n	8003c4c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	0018      	movs	r0, r3
 8003c3a:	f7ff fbfd 	bl	8003438 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2254      	movs	r2, #84	@ 0x54
 8003c48:	2100      	movs	r1, #0
 8003c4a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	0018      	movs	r0, r3
 8003c52:	f7ff ffa3 	bl	8003b9c <LL_ADC_IsInternalRegulatorEnabled>
 8003c56:	1e03      	subs	r3, r0, #0
 8003c58:	d115      	bne.n	8003c86 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f7ff ff88 	bl	8003b74 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c64:	4bb4      	ldr	r3, [pc, #720]	@ (8003f38 <HAL_ADC_Init+0x330>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	49b4      	ldr	r1, [pc, #720]	@ (8003f3c <HAL_ADC_Init+0x334>)
 8003c6a:	0018      	movs	r0, r3
 8003c6c:	f7fc fa66 	bl	800013c <__udivsi3>
 8003c70:	0003      	movs	r3, r0
 8003c72:	3301      	adds	r3, #1
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003c78:	e002      	b.n	8003c80 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1f9      	bne.n	8003c7a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	f7ff ff86 	bl	8003b9c <LL_ADC_IsInternalRegulatorEnabled>
 8003c90:	1e03      	subs	r3, r0, #0
 8003c92:	d10f      	bne.n	8003cb4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c98:	2210      	movs	r2, #16
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003cac:	231f      	movs	r3, #31
 8003cae:	18fb      	adds	r3, r7, r3
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f7ff ff94 	bl	8003be6 <LL_ADC_REG_IsConversionOngoing>
 8003cbe:	0003      	movs	r3, r0
 8003cc0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc6:	2210      	movs	r2, #16
 8003cc8:	4013      	ands	r3, r2
 8003cca:	d000      	beq.n	8003cce <HAL_ADC_Init+0xc6>
 8003ccc:	e122      	b.n	8003f14 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d000      	beq.n	8003cd6 <HAL_ADC_Init+0xce>
 8003cd4:	e11e      	b.n	8003f14 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cda:	4a99      	ldr	r2, [pc, #612]	@ (8003f40 <HAL_ADC_Init+0x338>)
 8003cdc:	4013      	ands	r3, r2
 8003cde:	2202      	movs	r2, #2
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	0018      	movs	r0, r3
 8003cec:	f7ff ff6a 	bl	8003bc4 <LL_ADC_IsEnabled>
 8003cf0:	1e03      	subs	r3, r0, #0
 8003cf2:	d000      	beq.n	8003cf6 <HAL_ADC_Init+0xee>
 8003cf4:	e0ad      	b.n	8003e52 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	7e1b      	ldrb	r3, [r3, #24]
 8003cfe:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003d00:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	7e5b      	ldrb	r3, [r3, #25]
 8003d06:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003d08:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	7e9b      	ldrb	r3, [r3, #26]
 8003d0e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003d10:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <HAL_ADC_Init+0x118>
 8003d1a:	2380      	movs	r3, #128	@ 0x80
 8003d1c:	015b      	lsls	r3, r3, #5
 8003d1e:	e000      	b.n	8003d22 <HAL_ADC_Init+0x11a>
 8003d20:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003d22:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003d28:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	da04      	bge.n	8003d3c <HAL_ADC_Init+0x134>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	085b      	lsrs	r3, r3, #1
 8003d3a:	e001      	b.n	8003d40 <HAL_ADC_Init+0x138>
 8003d3c:	2380      	movs	r3, #128	@ 0x80
 8003d3e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8003d40:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	212c      	movs	r1, #44	@ 0x2c
 8003d46:	5c5b      	ldrb	r3, [r3, r1]
 8003d48:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003d4a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2220      	movs	r2, #32
 8003d56:	5c9b      	ldrb	r3, [r3, r2]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d115      	bne.n	8003d88 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	7e9b      	ldrb	r3, [r3, #26]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d105      	bne.n	8003d70 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	2280      	movs	r2, #128	@ 0x80
 8003d68:	0252      	lsls	r2, r2, #9
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	e00b      	b.n	8003d88 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d74:	2220      	movs	r2, #32
 8003d76:	431a      	orrs	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d80:	2201      	movs	r2, #1
 8003d82:	431a      	orrs	r2, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d00a      	beq.n	8003da6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d94:	23e0      	movs	r3, #224	@ 0xe0
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	4a65      	ldr	r2, [pc, #404]	@ (8003f44 <HAL_ADC_Init+0x33c>)
 8003dae:	4013      	ands	r3, r2
 8003db0:	0019      	movs	r1, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	0f9b      	lsrs	r3, r3, #30
 8003dc2:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	223c      	movs	r2, #60	@ 0x3c
 8003dd4:	5c9b      	ldrb	r3, [r3, r2]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d111      	bne.n	8003dfe <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	0f9b      	lsrs	r3, r3, #30
 8003de0:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003de6:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003dec:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8003df2:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	2201      	movs	r2, #1
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	4a50      	ldr	r2, [pc, #320]	@ (8003f48 <HAL_ADC_Init+0x340>)
 8003e06:	4013      	ands	r3, r2
 8003e08:	0019      	movs	r1, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	23c0      	movs	r3, #192	@ 0xc0
 8003e1a:	061b      	lsls	r3, r3, #24
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d018      	beq.n	8003e52 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003e24:	2380      	movs	r3, #128	@ 0x80
 8003e26:	05db      	lsls	r3, r3, #23
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d012      	beq.n	8003e52 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003e30:	2380      	movs	r3, #128	@ 0x80
 8003e32:	061b      	lsls	r3, r3, #24
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d00c      	beq.n	8003e52 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8003e38:	4b44      	ldr	r3, [pc, #272]	@ (8003f4c <HAL_ADC_Init+0x344>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a44      	ldr	r2, [pc, #272]	@ (8003f50 <HAL_ADC_Init+0x348>)
 8003e3e:	4013      	ands	r3, r2
 8003e40:	0019      	movs	r1, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685a      	ldr	r2, [r3, #4]
 8003e46:	23f0      	movs	r3, #240	@ 0xf0
 8003e48:	039b      	lsls	r3, r3, #14
 8003e4a:	401a      	ands	r2, r3
 8003e4c:	4b3f      	ldr	r3, [pc, #252]	@ (8003f4c <HAL_ADC_Init+0x344>)
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6818      	ldr	r0, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e5a:	001a      	movs	r2, r3
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	f7ff fdf6 	bl	8003a4e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6a:	493a      	ldr	r1, [pc, #232]	@ (8003f54 <HAL_ADC_Init+0x34c>)
 8003e6c:	001a      	movs	r2, r3
 8003e6e:	f7ff fdee 	bl	8003a4e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d109      	bne.n	8003e8e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2110      	movs	r1, #16
 8003e86:	4249      	negs	r1, r1
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e8c:	e018      	b.n	8003ec0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691a      	ldr	r2, [r3, #16]
 8003e92:	2380      	movs	r3, #128	@ 0x80
 8003e94:	039b      	lsls	r3, r3, #14
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d112      	bne.n	8003ec0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	69db      	ldr	r3, [r3, #28]
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	221c      	movs	r2, #28
 8003eaa:	4013      	ands	r3, r2
 8003eac:	2210      	movs	r2, #16
 8003eae:	4252      	negs	r2, r2
 8003eb0:	409a      	lsls	r2, r3
 8003eb2:	0011      	movs	r1, r2
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	0018      	movs	r0, r3
 8003ec8:	f7ff fdde 	bl	8003a88 <LL_ADC_GetSamplingTimeCommonChannels>
 8003ecc:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d10b      	bne.n	8003eee <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee0:	2203      	movs	r2, #3
 8003ee2:	4393      	bics	r3, r2
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003eec:	e01c      	b.n	8003f28 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef2:	2212      	movs	r2, #18
 8003ef4:	4393      	bics	r3, r2
 8003ef6:	2210      	movs	r2, #16
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f02:	2201      	movs	r2, #1
 8003f04:	431a      	orrs	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003f0a:	231f      	movs	r3, #31
 8003f0c:	18fb      	adds	r3, r7, r3
 8003f0e:	2201      	movs	r2, #1
 8003f10:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f12:	e009      	b.n	8003f28 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f18:	2210      	movs	r2, #16
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003f20:	231f      	movs	r3, #31
 8003f22:	18fb      	adds	r3, r7, r3
 8003f24:	2201      	movs	r2, #1
 8003f26:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003f28:	231f      	movs	r3, #31
 8003f2a:	18fb      	adds	r3, r7, r3
 8003f2c:	781b      	ldrb	r3, [r3, #0]
}
 8003f2e:	0018      	movs	r0, r3
 8003f30:	46bd      	mov	sp, r7
 8003f32:	b008      	add	sp, #32
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	46c0      	nop			@ (mov r8, r8)
 8003f38:	20000000 	.word	0x20000000
 8003f3c:	00030d40 	.word	0x00030d40
 8003f40:	fffffefd 	.word	0xfffffefd
 8003f44:	ffde0201 	.word	0xffde0201
 8003f48:	1ffffc02 	.word	0x1ffffc02
 8003f4c:	40012708 	.word	0x40012708
 8003f50:	ffc3ffff 	.word	0xffc3ffff
 8003f54:	07ffff04 	.word	0x07ffff04

08003f58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f62:	2317      	movs	r3, #23
 8003f64:	18fb      	adds	r3, r7, r3
 8003f66:	2200      	movs	r2, #0
 8003f68:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2254      	movs	r2, #84	@ 0x54
 8003f72:	5c9b      	ldrb	r3, [r3, r2]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d101      	bne.n	8003f7c <HAL_ADC_ConfigChannel+0x24>
 8003f78:	2302      	movs	r3, #2
 8003f7a:	e1c0      	b.n	80042fe <HAL_ADC_ConfigChannel+0x3a6>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2254      	movs	r2, #84	@ 0x54
 8003f80:	2101      	movs	r1, #1
 8003f82:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	0018      	movs	r0, r3
 8003f8a:	f7ff fe2c 	bl	8003be6 <LL_ADC_REG_IsConversionOngoing>
 8003f8e:	1e03      	subs	r3, r0, #0
 8003f90:	d000      	beq.n	8003f94 <HAL_ADC_ConfigChannel+0x3c>
 8003f92:	e1a3      	b.n	80042dc <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d100      	bne.n	8003f9e <HAL_ADC_ConfigChannel+0x46>
 8003f9c:	e143      	b.n	8004226 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	691a      	ldr	r2, [r3, #16]
 8003fa2:	2380      	movs	r3, #128	@ 0x80
 8003fa4:	061b      	lsls	r3, r3, #24
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d004      	beq.n	8003fb4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003fae:	4ac1      	ldr	r2, [pc, #772]	@ (80042b4 <HAL_ADC_ConfigChannel+0x35c>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d108      	bne.n	8003fc6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	0019      	movs	r1, r3
 8003fbe:	0010      	movs	r0, r2
 8003fc0:	f7ff fd99 	bl	8003af6 <LL_ADC_REG_SetSequencerChAdd>
 8003fc4:	e0c9      	b.n	800415a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	211f      	movs	r1, #31
 8003fd0:	400b      	ands	r3, r1
 8003fd2:	210f      	movs	r1, #15
 8003fd4:	4099      	lsls	r1, r3
 8003fd6:	000b      	movs	r3, r1
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	4013      	ands	r3, r2
 8003fdc:	0019      	movs	r1, r3
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	035b      	lsls	r3, r3, #13
 8003fe4:	0b5b      	lsrs	r3, r3, #13
 8003fe6:	d105      	bne.n	8003ff4 <HAL_ADC_ConfigChannel+0x9c>
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	0e9b      	lsrs	r3, r3, #26
 8003fee:	221f      	movs	r2, #31
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	e098      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d000      	beq.n	8004000 <HAL_ADC_ConfigChannel+0xa8>
 8003ffe:	e091      	b.n	8004124 <HAL_ADC_ConfigChannel+0x1cc>
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2202      	movs	r2, #2
 8004006:	4013      	ands	r3, r2
 8004008:	d000      	beq.n	800400c <HAL_ADC_ConfigChannel+0xb4>
 800400a:	e089      	b.n	8004120 <HAL_ADC_ConfigChannel+0x1c8>
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2204      	movs	r2, #4
 8004012:	4013      	ands	r3, r2
 8004014:	d000      	beq.n	8004018 <HAL_ADC_ConfigChannel+0xc0>
 8004016:	e081      	b.n	800411c <HAL_ADC_ConfigChannel+0x1c4>
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2208      	movs	r2, #8
 800401e:	4013      	ands	r3, r2
 8004020:	d000      	beq.n	8004024 <HAL_ADC_ConfigChannel+0xcc>
 8004022:	e079      	b.n	8004118 <HAL_ADC_ConfigChannel+0x1c0>
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2210      	movs	r2, #16
 800402a:	4013      	ands	r3, r2
 800402c:	d000      	beq.n	8004030 <HAL_ADC_ConfigChannel+0xd8>
 800402e:	e071      	b.n	8004114 <HAL_ADC_ConfigChannel+0x1bc>
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2220      	movs	r2, #32
 8004036:	4013      	ands	r3, r2
 8004038:	d000      	beq.n	800403c <HAL_ADC_ConfigChannel+0xe4>
 800403a:	e069      	b.n	8004110 <HAL_ADC_ConfigChannel+0x1b8>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2240      	movs	r2, #64	@ 0x40
 8004042:	4013      	ands	r3, r2
 8004044:	d000      	beq.n	8004048 <HAL_ADC_ConfigChannel+0xf0>
 8004046:	e061      	b.n	800410c <HAL_ADC_ConfigChannel+0x1b4>
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2280      	movs	r2, #128	@ 0x80
 800404e:	4013      	ands	r3, r2
 8004050:	d000      	beq.n	8004054 <HAL_ADC_ConfigChannel+0xfc>
 8004052:	e059      	b.n	8004108 <HAL_ADC_ConfigChannel+0x1b0>
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	2380      	movs	r3, #128	@ 0x80
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	4013      	ands	r3, r2
 800405e:	d151      	bne.n	8004104 <HAL_ADC_ConfigChannel+0x1ac>
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	2380      	movs	r3, #128	@ 0x80
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4013      	ands	r3, r2
 800406a:	d149      	bne.n	8004100 <HAL_ADC_ConfigChannel+0x1a8>
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	2380      	movs	r3, #128	@ 0x80
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	4013      	ands	r3, r2
 8004076:	d141      	bne.n	80040fc <HAL_ADC_ConfigChannel+0x1a4>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	2380      	movs	r3, #128	@ 0x80
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	4013      	ands	r3, r2
 8004082:	d139      	bne.n	80040f8 <HAL_ADC_ConfigChannel+0x1a0>
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	2380      	movs	r3, #128	@ 0x80
 800408a:	015b      	lsls	r3, r3, #5
 800408c:	4013      	ands	r3, r2
 800408e:	d131      	bne.n	80040f4 <HAL_ADC_ConfigChannel+0x19c>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	2380      	movs	r3, #128	@ 0x80
 8004096:	019b      	lsls	r3, r3, #6
 8004098:	4013      	ands	r3, r2
 800409a:	d129      	bne.n	80040f0 <HAL_ADC_ConfigChannel+0x198>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	2380      	movs	r3, #128	@ 0x80
 80040a2:	01db      	lsls	r3, r3, #7
 80040a4:	4013      	ands	r3, r2
 80040a6:	d121      	bne.n	80040ec <HAL_ADC_ConfigChannel+0x194>
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	2380      	movs	r3, #128	@ 0x80
 80040ae:	021b      	lsls	r3, r3, #8
 80040b0:	4013      	ands	r3, r2
 80040b2:	d119      	bne.n	80040e8 <HAL_ADC_ConfigChannel+0x190>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	2380      	movs	r3, #128	@ 0x80
 80040ba:	025b      	lsls	r3, r3, #9
 80040bc:	4013      	ands	r3, r2
 80040be:	d111      	bne.n	80040e4 <HAL_ADC_ConfigChannel+0x18c>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	2380      	movs	r3, #128	@ 0x80
 80040c6:	029b      	lsls	r3, r3, #10
 80040c8:	4013      	ands	r3, r2
 80040ca:	d109      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x188>
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	2380      	movs	r3, #128	@ 0x80
 80040d2:	02db      	lsls	r3, r3, #11
 80040d4:	4013      	ands	r3, r2
 80040d6:	d001      	beq.n	80040dc <HAL_ADC_ConfigChannel+0x184>
 80040d8:	2312      	movs	r3, #18
 80040da:	e024      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040dc:	2300      	movs	r3, #0
 80040de:	e022      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040e0:	2311      	movs	r3, #17
 80040e2:	e020      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040e4:	2310      	movs	r3, #16
 80040e6:	e01e      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040e8:	230f      	movs	r3, #15
 80040ea:	e01c      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040ec:	230e      	movs	r3, #14
 80040ee:	e01a      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040f0:	230d      	movs	r3, #13
 80040f2:	e018      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040f4:	230c      	movs	r3, #12
 80040f6:	e016      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040f8:	230b      	movs	r3, #11
 80040fa:	e014      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 80040fc:	230a      	movs	r3, #10
 80040fe:	e012      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8004100:	2309      	movs	r3, #9
 8004102:	e010      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8004104:	2308      	movs	r3, #8
 8004106:	e00e      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8004108:	2307      	movs	r3, #7
 800410a:	e00c      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 800410c:	2306      	movs	r3, #6
 800410e:	e00a      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8004110:	2305      	movs	r3, #5
 8004112:	e008      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8004114:	2304      	movs	r3, #4
 8004116:	e006      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8004118:	2303      	movs	r3, #3
 800411a:	e004      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 800411c:	2302      	movs	r3, #2
 800411e:	e002      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8004120:	2301      	movs	r3, #1
 8004122:	e000      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1ce>
 8004124:	2300      	movs	r3, #0
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	6852      	ldr	r2, [r2, #4]
 800412a:	201f      	movs	r0, #31
 800412c:	4002      	ands	r2, r0
 800412e:	4093      	lsls	r3, r2
 8004130:	000a      	movs	r2, r1
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	089b      	lsrs	r3, r3, #2
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	429a      	cmp	r2, r3
 8004146:	d808      	bhi.n	800415a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	6859      	ldr	r1, [r3, #4]
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	001a      	movs	r2, r3
 8004156:	f7ff fcae 	bl	8003ab6 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6818      	ldr	r0, [r3, #0]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	6819      	ldr	r1, [r3, #0]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	001a      	movs	r2, r3
 8004168:	f7ff fce8 	bl	8003b3c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	db00      	blt.n	8004176 <HAL_ADC_ConfigChannel+0x21e>
 8004174:	e0bc      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004176:	4b50      	ldr	r3, [pc, #320]	@ (80042b8 <HAL_ADC_ConfigChannel+0x360>)
 8004178:	0018      	movs	r0, r3
 800417a:	f7ff fc5b 	bl	8003a34 <LL_ADC_GetCommonPathInternalCh>
 800417e:	0003      	movs	r3, r0
 8004180:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a4d      	ldr	r2, [pc, #308]	@ (80042bc <HAL_ADC_ConfigChannel+0x364>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d122      	bne.n	80041d2 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	2380      	movs	r3, #128	@ 0x80
 8004190:	041b      	lsls	r3, r3, #16
 8004192:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004194:	d11d      	bne.n	80041d2 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	2280      	movs	r2, #128	@ 0x80
 800419a:	0412      	lsls	r2, r2, #16
 800419c:	4313      	orrs	r3, r2
 800419e:	4a46      	ldr	r2, [pc, #280]	@ (80042b8 <HAL_ADC_ConfigChannel+0x360>)
 80041a0:	0019      	movs	r1, r3
 80041a2:	0010      	movs	r0, r2
 80041a4:	f7ff fc32 	bl	8003a0c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041a8:	4b45      	ldr	r3, [pc, #276]	@ (80042c0 <HAL_ADC_ConfigChannel+0x368>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4945      	ldr	r1, [pc, #276]	@ (80042c4 <HAL_ADC_ConfigChannel+0x36c>)
 80041ae:	0018      	movs	r0, r3
 80041b0:	f7fb ffc4 	bl	800013c <__udivsi3>
 80041b4:	0003      	movs	r3, r0
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	0013      	movs	r3, r2
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	189b      	adds	r3, r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80041c2:	e002      	b.n	80041ca <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	3b01      	subs	r3, #1
 80041c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1f9      	bne.n	80041c4 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80041d0:	e08e      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a3c      	ldr	r2, [pc, #240]	@ (80042c8 <HAL_ADC_ConfigChannel+0x370>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d10e      	bne.n	80041fa <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	2380      	movs	r3, #128	@ 0x80
 80041e0:	045b      	lsls	r3, r3, #17
 80041e2:	4013      	ands	r3, r2
 80041e4:	d109      	bne.n	80041fa <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	2280      	movs	r2, #128	@ 0x80
 80041ea:	0452      	lsls	r2, r2, #17
 80041ec:	4313      	orrs	r3, r2
 80041ee:	4a32      	ldr	r2, [pc, #200]	@ (80042b8 <HAL_ADC_ConfigChannel+0x360>)
 80041f0:	0019      	movs	r1, r3
 80041f2:	0010      	movs	r0, r2
 80041f4:	f7ff fc0a 	bl	8003a0c <LL_ADC_SetCommonPathInternalCh>
 80041f8:	e07a      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a33      	ldr	r2, [pc, #204]	@ (80042cc <HAL_ADC_ConfigChannel+0x374>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d000      	beq.n	8004206 <HAL_ADC_ConfigChannel+0x2ae>
 8004204:	e074      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004206:	693a      	ldr	r2, [r7, #16]
 8004208:	2380      	movs	r3, #128	@ 0x80
 800420a:	03db      	lsls	r3, r3, #15
 800420c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800420e:	d000      	beq.n	8004212 <HAL_ADC_ConfigChannel+0x2ba>
 8004210:	e06e      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	2280      	movs	r2, #128	@ 0x80
 8004216:	03d2      	lsls	r2, r2, #15
 8004218:	4313      	orrs	r3, r2
 800421a:	4a27      	ldr	r2, [pc, #156]	@ (80042b8 <HAL_ADC_ConfigChannel+0x360>)
 800421c:	0019      	movs	r1, r3
 800421e:	0010      	movs	r0, r2
 8004220:	f7ff fbf4 	bl	8003a0c <LL_ADC_SetCommonPathInternalCh>
 8004224:	e064      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	691a      	ldr	r2, [r3, #16]
 800422a:	2380      	movs	r3, #128	@ 0x80
 800422c:	061b      	lsls	r3, r3, #24
 800422e:	429a      	cmp	r2, r3
 8004230:	d004      	beq.n	800423c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004236:	4a1f      	ldr	r2, [pc, #124]	@ (80042b4 <HAL_ADC_ConfigChannel+0x35c>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d107      	bne.n	800424c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	0019      	movs	r1, r3
 8004246:	0010      	movs	r0, r2
 8004248:	f7ff fc66 	bl	8003b18 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	da4d      	bge.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004254:	4b18      	ldr	r3, [pc, #96]	@ (80042b8 <HAL_ADC_ConfigChannel+0x360>)
 8004256:	0018      	movs	r0, r3
 8004258:	f7ff fbec 	bl	8003a34 <LL_ADC_GetCommonPathInternalCh>
 800425c:	0003      	movs	r3, r0
 800425e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a15      	ldr	r2, [pc, #84]	@ (80042bc <HAL_ADC_ConfigChannel+0x364>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d108      	bne.n	800427c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	4a18      	ldr	r2, [pc, #96]	@ (80042d0 <HAL_ADC_ConfigChannel+0x378>)
 800426e:	4013      	ands	r3, r2
 8004270:	4a11      	ldr	r2, [pc, #68]	@ (80042b8 <HAL_ADC_ConfigChannel+0x360>)
 8004272:	0019      	movs	r1, r3
 8004274:	0010      	movs	r0, r2
 8004276:	f7ff fbc9 	bl	8003a0c <LL_ADC_SetCommonPathInternalCh>
 800427a:	e039      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a11      	ldr	r2, [pc, #68]	@ (80042c8 <HAL_ADC_ConfigChannel+0x370>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d108      	bne.n	8004298 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	4a12      	ldr	r2, [pc, #72]	@ (80042d4 <HAL_ADC_ConfigChannel+0x37c>)
 800428a:	4013      	ands	r3, r2
 800428c:	4a0a      	ldr	r2, [pc, #40]	@ (80042b8 <HAL_ADC_ConfigChannel+0x360>)
 800428e:	0019      	movs	r1, r3
 8004290:	0010      	movs	r0, r2
 8004292:	f7ff fbbb 	bl	8003a0c <LL_ADC_SetCommonPathInternalCh>
 8004296:	e02b      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a0b      	ldr	r2, [pc, #44]	@ (80042cc <HAL_ADC_ConfigChannel+0x374>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d126      	bne.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4a0c      	ldr	r2, [pc, #48]	@ (80042d8 <HAL_ADC_ConfigChannel+0x380>)
 80042a6:	4013      	ands	r3, r2
 80042a8:	4a03      	ldr	r2, [pc, #12]	@ (80042b8 <HAL_ADC_ConfigChannel+0x360>)
 80042aa:	0019      	movs	r1, r3
 80042ac:	0010      	movs	r0, r2
 80042ae:	f7ff fbad 	bl	8003a0c <LL_ADC_SetCommonPathInternalCh>
 80042b2:	e01d      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x398>
 80042b4:	80000004 	.word	0x80000004
 80042b8:	40012708 	.word	0x40012708
 80042bc:	b0001000 	.word	0xb0001000
 80042c0:	20000000 	.word	0x20000000
 80042c4:	00030d40 	.word	0x00030d40
 80042c8:	b8004000 	.word	0xb8004000
 80042cc:	b4002000 	.word	0xb4002000
 80042d0:	ff7fffff 	.word	0xff7fffff
 80042d4:	feffffff 	.word	0xfeffffff
 80042d8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e0:	2220      	movs	r2, #32
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80042e8:	2317      	movs	r3, #23
 80042ea:	18fb      	adds	r3, r7, r3
 80042ec:	2201      	movs	r2, #1
 80042ee:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2254      	movs	r2, #84	@ 0x54
 80042f4:	2100      	movs	r1, #0
 80042f6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80042f8:	2317      	movs	r3, #23
 80042fa:	18fb      	adds	r3, r7, r3
 80042fc:	781b      	ldrb	r3, [r3, #0]
}
 80042fe:	0018      	movs	r0, r3
 8004300:	46bd      	mov	sp, r7
 8004302:	b006      	add	sp, #24
 8004304:	bd80      	pop	{r7, pc}
 8004306:	46c0      	nop			@ (mov r8, r8)

08004308 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	0002      	movs	r2, r0
 8004310:	1dfb      	adds	r3, r7, #7
 8004312:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004314:	1dfb      	adds	r3, r7, #7
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	2b7f      	cmp	r3, #127	@ 0x7f
 800431a:	d809      	bhi.n	8004330 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800431c:	1dfb      	adds	r3, r7, #7
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	001a      	movs	r2, r3
 8004322:	231f      	movs	r3, #31
 8004324:	401a      	ands	r2, r3
 8004326:	4b04      	ldr	r3, [pc, #16]	@ (8004338 <__NVIC_EnableIRQ+0x30>)
 8004328:	2101      	movs	r1, #1
 800432a:	4091      	lsls	r1, r2
 800432c:	000a      	movs	r2, r1
 800432e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004330:	46c0      	nop			@ (mov r8, r8)
 8004332:	46bd      	mov	sp, r7
 8004334:	b002      	add	sp, #8
 8004336:	bd80      	pop	{r7, pc}
 8004338:	e000e100 	.word	0xe000e100

0800433c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800433c:	b590      	push	{r4, r7, lr}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	0002      	movs	r2, r0
 8004344:	6039      	str	r1, [r7, #0]
 8004346:	1dfb      	adds	r3, r7, #7
 8004348:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800434a:	1dfb      	adds	r3, r7, #7
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004350:	d828      	bhi.n	80043a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004352:	4a2f      	ldr	r2, [pc, #188]	@ (8004410 <__NVIC_SetPriority+0xd4>)
 8004354:	1dfb      	adds	r3, r7, #7
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	b25b      	sxtb	r3, r3
 800435a:	089b      	lsrs	r3, r3, #2
 800435c:	33c0      	adds	r3, #192	@ 0xc0
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	589b      	ldr	r3, [r3, r2]
 8004362:	1dfa      	adds	r2, r7, #7
 8004364:	7812      	ldrb	r2, [r2, #0]
 8004366:	0011      	movs	r1, r2
 8004368:	2203      	movs	r2, #3
 800436a:	400a      	ands	r2, r1
 800436c:	00d2      	lsls	r2, r2, #3
 800436e:	21ff      	movs	r1, #255	@ 0xff
 8004370:	4091      	lsls	r1, r2
 8004372:	000a      	movs	r2, r1
 8004374:	43d2      	mvns	r2, r2
 8004376:	401a      	ands	r2, r3
 8004378:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	019b      	lsls	r3, r3, #6
 800437e:	22ff      	movs	r2, #255	@ 0xff
 8004380:	401a      	ands	r2, r3
 8004382:	1dfb      	adds	r3, r7, #7
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	0018      	movs	r0, r3
 8004388:	2303      	movs	r3, #3
 800438a:	4003      	ands	r3, r0
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004390:	481f      	ldr	r0, [pc, #124]	@ (8004410 <__NVIC_SetPriority+0xd4>)
 8004392:	1dfb      	adds	r3, r7, #7
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	b25b      	sxtb	r3, r3
 8004398:	089b      	lsrs	r3, r3, #2
 800439a:	430a      	orrs	r2, r1
 800439c:	33c0      	adds	r3, #192	@ 0xc0
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80043a2:	e031      	b.n	8004408 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004414 <__NVIC_SetPriority+0xd8>)
 80043a6:	1dfb      	adds	r3, r7, #7
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	0019      	movs	r1, r3
 80043ac:	230f      	movs	r3, #15
 80043ae:	400b      	ands	r3, r1
 80043b0:	3b08      	subs	r3, #8
 80043b2:	089b      	lsrs	r3, r3, #2
 80043b4:	3306      	adds	r3, #6
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	18d3      	adds	r3, r2, r3
 80043ba:	3304      	adds	r3, #4
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	1dfa      	adds	r2, r7, #7
 80043c0:	7812      	ldrb	r2, [r2, #0]
 80043c2:	0011      	movs	r1, r2
 80043c4:	2203      	movs	r2, #3
 80043c6:	400a      	ands	r2, r1
 80043c8:	00d2      	lsls	r2, r2, #3
 80043ca:	21ff      	movs	r1, #255	@ 0xff
 80043cc:	4091      	lsls	r1, r2
 80043ce:	000a      	movs	r2, r1
 80043d0:	43d2      	mvns	r2, r2
 80043d2:	401a      	ands	r2, r3
 80043d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	019b      	lsls	r3, r3, #6
 80043da:	22ff      	movs	r2, #255	@ 0xff
 80043dc:	401a      	ands	r2, r3
 80043de:	1dfb      	adds	r3, r7, #7
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	0018      	movs	r0, r3
 80043e4:	2303      	movs	r3, #3
 80043e6:	4003      	ands	r3, r0
 80043e8:	00db      	lsls	r3, r3, #3
 80043ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043ec:	4809      	ldr	r0, [pc, #36]	@ (8004414 <__NVIC_SetPriority+0xd8>)
 80043ee:	1dfb      	adds	r3, r7, #7
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	001c      	movs	r4, r3
 80043f4:	230f      	movs	r3, #15
 80043f6:	4023      	ands	r3, r4
 80043f8:	3b08      	subs	r3, #8
 80043fa:	089b      	lsrs	r3, r3, #2
 80043fc:	430a      	orrs	r2, r1
 80043fe:	3306      	adds	r3, #6
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	18c3      	adds	r3, r0, r3
 8004404:	3304      	adds	r3, #4
 8004406:	601a      	str	r2, [r3, #0]
}
 8004408:	46c0      	nop			@ (mov r8, r8)
 800440a:	46bd      	mov	sp, r7
 800440c:	b003      	add	sp, #12
 800440e:	bd90      	pop	{r4, r7, pc}
 8004410:	e000e100 	.word	0xe000e100
 8004414:	e000ed00 	.word	0xe000ed00

08004418 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	1e5a      	subs	r2, r3, #1
 8004424:	2380      	movs	r3, #128	@ 0x80
 8004426:	045b      	lsls	r3, r3, #17
 8004428:	429a      	cmp	r2, r3
 800442a:	d301      	bcc.n	8004430 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800442c:	2301      	movs	r3, #1
 800442e:	e010      	b.n	8004452 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004430:	4b0a      	ldr	r3, [pc, #40]	@ (800445c <SysTick_Config+0x44>)
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	3a01      	subs	r2, #1
 8004436:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004438:	2301      	movs	r3, #1
 800443a:	425b      	negs	r3, r3
 800443c:	2103      	movs	r1, #3
 800443e:	0018      	movs	r0, r3
 8004440:	f7ff ff7c 	bl	800433c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004444:	4b05      	ldr	r3, [pc, #20]	@ (800445c <SysTick_Config+0x44>)
 8004446:	2200      	movs	r2, #0
 8004448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800444a:	4b04      	ldr	r3, [pc, #16]	@ (800445c <SysTick_Config+0x44>)
 800444c:	2207      	movs	r2, #7
 800444e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004450:	2300      	movs	r3, #0
}
 8004452:	0018      	movs	r0, r3
 8004454:	46bd      	mov	sp, r7
 8004456:	b002      	add	sp, #8
 8004458:	bd80      	pop	{r7, pc}
 800445a:	46c0      	nop			@ (mov r8, r8)
 800445c:	e000e010 	.word	0xe000e010

08004460 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	60b9      	str	r1, [r7, #8]
 8004468:	607a      	str	r2, [r7, #4]
 800446a:	210f      	movs	r1, #15
 800446c:	187b      	adds	r3, r7, r1
 800446e:	1c02      	adds	r2, r0, #0
 8004470:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004472:	68ba      	ldr	r2, [r7, #8]
 8004474:	187b      	adds	r3, r7, r1
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	b25b      	sxtb	r3, r3
 800447a:	0011      	movs	r1, r2
 800447c:	0018      	movs	r0, r3
 800447e:	f7ff ff5d 	bl	800433c <__NVIC_SetPriority>
}
 8004482:	46c0      	nop			@ (mov r8, r8)
 8004484:	46bd      	mov	sp, r7
 8004486:	b004      	add	sp, #16
 8004488:	bd80      	pop	{r7, pc}

0800448a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b082      	sub	sp, #8
 800448e:	af00      	add	r7, sp, #0
 8004490:	0002      	movs	r2, r0
 8004492:	1dfb      	adds	r3, r7, #7
 8004494:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004496:	1dfb      	adds	r3, r7, #7
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	b25b      	sxtb	r3, r3
 800449c:	0018      	movs	r0, r3
 800449e:	f7ff ff33 	bl	8004308 <__NVIC_EnableIRQ>
}
 80044a2:	46c0      	nop			@ (mov r8, r8)
 80044a4:	46bd      	mov	sp, r7
 80044a6:	b002      	add	sp, #8
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b082      	sub	sp, #8
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	0018      	movs	r0, r3
 80044b6:	f7ff ffaf 	bl	8004418 <SysTick_Config>
 80044ba:	0003      	movs	r3, r0
}
 80044bc:	0018      	movs	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	b002      	add	sp, #8
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e04f      	b.n	8004576 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2225      	movs	r2, #37	@ 0x25
 80044da:	5c9b      	ldrb	r3, [r3, r2]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d008      	beq.n	80044f4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2204      	movs	r2, #4
 80044e6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2224      	movs	r2, #36	@ 0x24
 80044ec:	2100      	movs	r1, #0
 80044ee:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e040      	b.n	8004576 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	210e      	movs	r1, #14
 8004500:	438a      	bics	r2, r1
 8004502:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800450e:	491c      	ldr	r1, [pc, #112]	@ (8004580 <HAL_DMA_Abort+0xbc>)
 8004510:	400a      	ands	r2, r1
 8004512:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2101      	movs	r1, #1
 8004520:	438a      	bics	r2, r1
 8004522:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004528:	221c      	movs	r2, #28
 800452a:	401a      	ands	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004530:	2101      	movs	r1, #1
 8004532:	4091      	lsls	r1, r2
 8004534:	000a      	movs	r2, r1
 8004536:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004540:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00c      	beq.n	8004564 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004554:	490a      	ldr	r1, [pc, #40]	@ (8004580 <HAL_DMA_Abort+0xbc>)
 8004556:	400a      	ands	r2, r1
 8004558:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004562:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2225      	movs	r2, #37	@ 0x25
 8004568:	2101      	movs	r1, #1
 800456a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2224      	movs	r2, #36	@ 0x24
 8004570:	2100      	movs	r1, #0
 8004572:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	0018      	movs	r0, r3
 8004578:	46bd      	mov	sp, r7
 800457a:	b002      	add	sp, #8
 800457c:	bd80      	pop	{r7, pc}
 800457e:	46c0      	nop			@ (mov r8, r8)
 8004580:	fffffeff 	.word	0xfffffeff

08004584 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800458c:	210f      	movs	r1, #15
 800458e:	187b      	adds	r3, r7, r1
 8004590:	2200      	movs	r2, #0
 8004592:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2225      	movs	r2, #37	@ 0x25
 8004598:	5c9b      	ldrb	r3, [r3, r2]
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d006      	beq.n	80045ae <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2204      	movs	r2, #4
 80045a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80045a6:	187b      	adds	r3, r7, r1
 80045a8:	2201      	movs	r2, #1
 80045aa:	701a      	strb	r2, [r3, #0]
 80045ac:	e048      	b.n	8004640 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	210e      	movs	r1, #14
 80045ba:	438a      	bics	r2, r1
 80045bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2101      	movs	r1, #1
 80045ca:	438a      	bics	r2, r1
 80045cc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d8:	491d      	ldr	r1, [pc, #116]	@ (8004650 <HAL_DMA_Abort_IT+0xcc>)
 80045da:	400a      	ands	r2, r1
 80045dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e2:	221c      	movs	r2, #28
 80045e4:	401a      	ands	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	2101      	movs	r1, #1
 80045ec:	4091      	lsls	r1, r2
 80045ee:	000a      	movs	r2, r1
 80045f0:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80045fa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00c      	beq.n	800461e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800460e:	4910      	ldr	r1, [pc, #64]	@ (8004650 <HAL_DMA_Abort_IT+0xcc>)
 8004610:	400a      	ands	r2, r1
 8004612:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800461c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2225      	movs	r2, #37	@ 0x25
 8004622:	2101      	movs	r1, #1
 8004624:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2224      	movs	r2, #36	@ 0x24
 800462a:	2100      	movs	r1, #0
 800462c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004632:	2b00      	cmp	r3, #0
 8004634:	d004      	beq.n	8004640 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	0010      	movs	r0, r2
 800463e:	4798      	blx	r3
    }
  }
  return status;
 8004640:	230f      	movs	r3, #15
 8004642:	18fb      	adds	r3, r7, r3
 8004644:	781b      	ldrb	r3, [r3, #0]
}
 8004646:	0018      	movs	r0, r3
 8004648:	46bd      	mov	sp, r7
 800464a:	b004      	add	sp, #16
 800464c:	bd80      	pop	{r7, pc}
 800464e:	46c0      	nop			@ (mov r8, r8)
 8004650:	fffffeff 	.word	0xfffffeff

08004654 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800465e:	2300      	movs	r3, #0
 8004660:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004662:	e14d      	b.n	8004900 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2101      	movs	r1, #1
 800466a:	697a      	ldr	r2, [r7, #20]
 800466c:	4091      	lsls	r1, r2
 800466e:	000a      	movs	r2, r1
 8004670:	4013      	ands	r3, r2
 8004672:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d100      	bne.n	800467c <HAL_GPIO_Init+0x28>
 800467a:	e13e      	b.n	80048fa <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	2203      	movs	r2, #3
 8004682:	4013      	ands	r3, r2
 8004684:	2b01      	cmp	r3, #1
 8004686:	d005      	beq.n	8004694 <HAL_GPIO_Init+0x40>
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	2203      	movs	r2, #3
 800468e:	4013      	ands	r3, r2
 8004690:	2b02      	cmp	r3, #2
 8004692:	d130      	bne.n	80046f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	005b      	lsls	r3, r3, #1
 800469e:	2203      	movs	r2, #3
 80046a0:	409a      	lsls	r2, r3
 80046a2:	0013      	movs	r3, r2
 80046a4:	43da      	mvns	r2, r3
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	4013      	ands	r3, r2
 80046aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	409a      	lsls	r2, r3
 80046b6:	0013      	movs	r3, r2
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80046ca:	2201      	movs	r2, #1
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	409a      	lsls	r2, r3
 80046d0:	0013      	movs	r3, r2
 80046d2:	43da      	mvns	r2, r3
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	4013      	ands	r3, r2
 80046d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	091b      	lsrs	r3, r3, #4
 80046e0:	2201      	movs	r2, #1
 80046e2:	401a      	ands	r2, r3
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	409a      	lsls	r2, r3
 80046e8:	0013      	movs	r3, r2
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	2203      	movs	r2, #3
 80046fc:	4013      	ands	r3, r2
 80046fe:	2b03      	cmp	r3, #3
 8004700:	d017      	beq.n	8004732 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	2203      	movs	r2, #3
 800470e:	409a      	lsls	r2, r3
 8004710:	0013      	movs	r3, r2
 8004712:	43da      	mvns	r2, r3
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	4013      	ands	r3, r2
 8004718:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	689a      	ldr	r2, [r3, #8]
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	005b      	lsls	r3, r3, #1
 8004722:	409a      	lsls	r2, r3
 8004724:	0013      	movs	r3, r2
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4313      	orrs	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2203      	movs	r2, #3
 8004738:	4013      	ands	r3, r2
 800473a:	2b02      	cmp	r3, #2
 800473c:	d123      	bne.n	8004786 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	08da      	lsrs	r2, r3, #3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3208      	adds	r2, #8
 8004746:	0092      	lsls	r2, r2, #2
 8004748:	58d3      	ldr	r3, [r2, r3]
 800474a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	2207      	movs	r2, #7
 8004750:	4013      	ands	r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	220f      	movs	r2, #15
 8004756:	409a      	lsls	r2, r3
 8004758:	0013      	movs	r3, r2
 800475a:	43da      	mvns	r2, r3
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	4013      	ands	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	691a      	ldr	r2, [r3, #16]
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	2107      	movs	r1, #7
 800476a:	400b      	ands	r3, r1
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	409a      	lsls	r2, r3
 8004770:	0013      	movs	r3, r2
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	4313      	orrs	r3, r2
 8004776:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	08da      	lsrs	r2, r3, #3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	3208      	adds	r2, #8
 8004780:	0092      	lsls	r2, r2, #2
 8004782:	6939      	ldr	r1, [r7, #16]
 8004784:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	2203      	movs	r2, #3
 8004792:	409a      	lsls	r2, r3
 8004794:	0013      	movs	r3, r2
 8004796:	43da      	mvns	r2, r3
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	4013      	ands	r3, r2
 800479c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	2203      	movs	r2, #3
 80047a4:	401a      	ands	r2, r3
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	409a      	lsls	r2, r3
 80047ac:	0013      	movs	r3, r2
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	23c0      	movs	r3, #192	@ 0xc0
 80047c0:	029b      	lsls	r3, r3, #10
 80047c2:	4013      	ands	r3, r2
 80047c4:	d100      	bne.n	80047c8 <HAL_GPIO_Init+0x174>
 80047c6:	e098      	b.n	80048fa <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80047c8:	4a53      	ldr	r2, [pc, #332]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	089b      	lsrs	r3, r3, #2
 80047ce:	3318      	adds	r3, #24
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	589b      	ldr	r3, [r3, r2]
 80047d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2203      	movs	r2, #3
 80047da:	4013      	ands	r3, r2
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	220f      	movs	r2, #15
 80047e0:	409a      	lsls	r2, r3
 80047e2:	0013      	movs	r3, r2
 80047e4:	43da      	mvns	r2, r3
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	4013      	ands	r3, r2
 80047ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	23a0      	movs	r3, #160	@ 0xa0
 80047f0:	05db      	lsls	r3, r3, #23
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d019      	beq.n	800482a <HAL_GPIO_Init+0x1d6>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a48      	ldr	r2, [pc, #288]	@ (800491c <HAL_GPIO_Init+0x2c8>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d013      	beq.n	8004826 <HAL_GPIO_Init+0x1d2>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a47      	ldr	r2, [pc, #284]	@ (8004920 <HAL_GPIO_Init+0x2cc>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d00d      	beq.n	8004822 <HAL_GPIO_Init+0x1ce>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a46      	ldr	r2, [pc, #280]	@ (8004924 <HAL_GPIO_Init+0x2d0>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d007      	beq.n	800481e <HAL_GPIO_Init+0x1ca>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a45      	ldr	r2, [pc, #276]	@ (8004928 <HAL_GPIO_Init+0x2d4>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d101      	bne.n	800481a <HAL_GPIO_Init+0x1c6>
 8004816:	2304      	movs	r3, #4
 8004818:	e008      	b.n	800482c <HAL_GPIO_Init+0x1d8>
 800481a:	2305      	movs	r3, #5
 800481c:	e006      	b.n	800482c <HAL_GPIO_Init+0x1d8>
 800481e:	2303      	movs	r3, #3
 8004820:	e004      	b.n	800482c <HAL_GPIO_Init+0x1d8>
 8004822:	2302      	movs	r3, #2
 8004824:	e002      	b.n	800482c <HAL_GPIO_Init+0x1d8>
 8004826:	2301      	movs	r3, #1
 8004828:	e000      	b.n	800482c <HAL_GPIO_Init+0x1d8>
 800482a:	2300      	movs	r3, #0
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	2103      	movs	r1, #3
 8004830:	400a      	ands	r2, r1
 8004832:	00d2      	lsls	r2, r2, #3
 8004834:	4093      	lsls	r3, r2
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	4313      	orrs	r3, r2
 800483a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800483c:	4936      	ldr	r1, [pc, #216]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	089b      	lsrs	r3, r3, #2
 8004842:	3318      	adds	r3, #24
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800484a:	4b33      	ldr	r3, [pc, #204]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	43da      	mvns	r2, r3
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	4013      	ands	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	2380      	movs	r3, #128	@ 0x80
 8004860:	035b      	lsls	r3, r3, #13
 8004862:	4013      	ands	r3, r2
 8004864:	d003      	beq.n	800486e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8004866:	693a      	ldr	r2, [r7, #16]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4313      	orrs	r3, r2
 800486c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800486e:	4b2a      	ldr	r3, [pc, #168]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004874:	4b28      	ldr	r3, [pc, #160]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	43da      	mvns	r2, r3
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	4013      	ands	r3, r2
 8004882:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685a      	ldr	r2, [r3, #4]
 8004888:	2380      	movs	r3, #128	@ 0x80
 800488a:	039b      	lsls	r3, r3, #14
 800488c:	4013      	ands	r3, r2
 800488e:	d003      	beq.n	8004898 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	4313      	orrs	r3, r2
 8004896:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004898:	4b1f      	ldr	r3, [pc, #124]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800489e:	4a1e      	ldr	r2, [pc, #120]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 80048a0:	2384      	movs	r3, #132	@ 0x84
 80048a2:	58d3      	ldr	r3, [r2, r3]
 80048a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	43da      	mvns	r2, r3
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	4013      	ands	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685a      	ldr	r2, [r3, #4]
 80048b4:	2380      	movs	r3, #128	@ 0x80
 80048b6:	029b      	lsls	r3, r3, #10
 80048b8:	4013      	ands	r3, r2
 80048ba:	d003      	beq.n	80048c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80048c4:	4914      	ldr	r1, [pc, #80]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 80048c6:	2284      	movs	r2, #132	@ 0x84
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80048cc:	4a12      	ldr	r2, [pc, #72]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 80048ce:	2380      	movs	r3, #128	@ 0x80
 80048d0:	58d3      	ldr	r3, [r2, r3]
 80048d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	43da      	mvns	r2, r3
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	4013      	ands	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	2380      	movs	r3, #128	@ 0x80
 80048e4:	025b      	lsls	r3, r3, #9
 80048e6:	4013      	ands	r3, r2
 80048e8:	d003      	beq.n	80048f2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80048f2:	4909      	ldr	r1, [pc, #36]	@ (8004918 <HAL_GPIO_Init+0x2c4>)
 80048f4:	2280      	movs	r2, #128	@ 0x80
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	3301      	adds	r3, #1
 80048fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	40da      	lsrs	r2, r3
 8004908:	1e13      	subs	r3, r2, #0
 800490a:	d000      	beq.n	800490e <HAL_GPIO_Init+0x2ba>
 800490c:	e6aa      	b.n	8004664 <HAL_GPIO_Init+0x10>
  }
}
 800490e:	46c0      	nop			@ (mov r8, r8)
 8004910:	46c0      	nop			@ (mov r8, r8)
 8004912:	46bd      	mov	sp, r7
 8004914:	b006      	add	sp, #24
 8004916:	bd80      	pop	{r7, pc}
 8004918:	40021800 	.word	0x40021800
 800491c:	50000400 	.word	0x50000400
 8004920:	50000800 	.word	0x50000800
 8004924:	50000c00 	.word	0x50000c00
 8004928:	50001000 	.word	0x50001000

0800492c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	0008      	movs	r0, r1
 8004936:	0011      	movs	r1, r2
 8004938:	1cbb      	adds	r3, r7, #2
 800493a:	1c02      	adds	r2, r0, #0
 800493c:	801a      	strh	r2, [r3, #0]
 800493e:	1c7b      	adds	r3, r7, #1
 8004940:	1c0a      	adds	r2, r1, #0
 8004942:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004944:	1c7b      	adds	r3, r7, #1
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d004      	beq.n	8004956 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800494c:	1cbb      	adds	r3, r7, #2
 800494e:	881a      	ldrh	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004954:	e003      	b.n	800495e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004956:	1cbb      	adds	r3, r7, #2
 8004958:	881a      	ldrh	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800495e:	46c0      	nop			@ (mov r8, r8)
 8004960:	46bd      	mov	sp, r7
 8004962:	b002      	add	sp, #8
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b084      	sub	sp, #16
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
 800496e:	000a      	movs	r2, r1
 8004970:	1cbb      	adds	r3, r7, #2
 8004972:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800497a:	1cbb      	adds	r3, r7, #2
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	4013      	ands	r3, r2
 8004982:	041a      	lsls	r2, r3, #16
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	43db      	mvns	r3, r3
 8004988:	1cb9      	adds	r1, r7, #2
 800498a:	8809      	ldrh	r1, [r1, #0]
 800498c:	400b      	ands	r3, r1
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	619a      	str	r2, [r3, #24]
}
 8004994:	46c0      	nop			@ (mov r8, r8)
 8004996:	46bd      	mov	sp, r7
 8004998:	b004      	add	sp, #16
 800499a:	bd80      	pop	{r7, pc}

0800499c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80049a4:	4b19      	ldr	r3, [pc, #100]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a19      	ldr	r2, [pc, #100]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80049aa:	4013      	ands	r3, r2
 80049ac:	0019      	movs	r1, r3
 80049ae:	4b17      	ldr	r3, [pc, #92]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	2380      	movs	r3, #128	@ 0x80
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	429a      	cmp	r2, r3
 80049be:	d11f      	bne.n	8004a00 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80049c0:	4b14      	ldr	r3, [pc, #80]	@ (8004a14 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	0013      	movs	r3, r2
 80049c6:	005b      	lsls	r3, r3, #1
 80049c8:	189b      	adds	r3, r3, r2
 80049ca:	005b      	lsls	r3, r3, #1
 80049cc:	4912      	ldr	r1, [pc, #72]	@ (8004a18 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80049ce:	0018      	movs	r0, r3
 80049d0:	f7fb fbb4 	bl	800013c <__udivsi3>
 80049d4:	0003      	movs	r3, r0
 80049d6:	3301      	adds	r3, #1
 80049d8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049da:	e008      	b.n	80049ee <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d003      	beq.n	80049ea <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	3b01      	subs	r3, #1
 80049e6:	60fb      	str	r3, [r7, #12]
 80049e8:	e001      	b.n	80049ee <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e009      	b.n	8004a02 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049ee:	4b07      	ldr	r3, [pc, #28]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80049f0:	695a      	ldr	r2, [r3, #20]
 80049f2:	2380      	movs	r3, #128	@ 0x80
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	401a      	ands	r2, r3
 80049f8:	2380      	movs	r3, #128	@ 0x80
 80049fa:	00db      	lsls	r3, r3, #3
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d0ed      	beq.n	80049dc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	0018      	movs	r0, r3
 8004a04:	46bd      	mov	sp, r7
 8004a06:	b004      	add	sp, #16
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	46c0      	nop			@ (mov r8, r8)
 8004a0c:	40007000 	.word	0x40007000
 8004a10:	fffff9ff 	.word	0xfffff9ff
 8004a14:	20000000 	.word	0x20000000
 8004a18:	000f4240 	.word	0x000f4240

08004a1c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004a20:	4b03      	ldr	r3, [pc, #12]	@ (8004a30 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004a22:	689a      	ldr	r2, [r3, #8]
 8004a24:	23e0      	movs	r3, #224	@ 0xe0
 8004a26:	01db      	lsls	r3, r3, #7
 8004a28:	4013      	ands	r3, r2
}
 8004a2a:	0018      	movs	r0, r3
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	40021000 	.word	0x40021000

08004a34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d102      	bne.n	8004a48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	f000 fb50 	bl	80050e8 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	4013      	ands	r3, r2
 8004a50:	d100      	bne.n	8004a54 <HAL_RCC_OscConfig+0x20>
 8004a52:	e07c      	b.n	8004b4e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a54:	4bc3      	ldr	r3, [pc, #780]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	2238      	movs	r2, #56	@ 0x38
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a5e:	4bc1      	ldr	r3, [pc, #772]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	2203      	movs	r2, #3
 8004a64:	4013      	ands	r3, r2
 8004a66:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	2b10      	cmp	r3, #16
 8004a6c:	d102      	bne.n	8004a74 <HAL_RCC_OscConfig+0x40>
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	2b03      	cmp	r3, #3
 8004a72:	d002      	beq.n	8004a7a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	2b08      	cmp	r3, #8
 8004a78:	d10b      	bne.n	8004a92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a7a:	4bba      	ldr	r3, [pc, #744]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	2380      	movs	r3, #128	@ 0x80
 8004a80:	029b      	lsls	r3, r3, #10
 8004a82:	4013      	ands	r3, r2
 8004a84:	d062      	beq.n	8004b4c <HAL_RCC_OscConfig+0x118>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d15e      	bne.n	8004b4c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e32a      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685a      	ldr	r2, [r3, #4]
 8004a96:	2380      	movs	r3, #128	@ 0x80
 8004a98:	025b      	lsls	r3, r3, #9
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d107      	bne.n	8004aae <HAL_RCC_OscConfig+0x7a>
 8004a9e:	4bb1      	ldr	r3, [pc, #708]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	4bb0      	ldr	r3, [pc, #704]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004aa4:	2180      	movs	r1, #128	@ 0x80
 8004aa6:	0249      	lsls	r1, r1, #9
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	e020      	b.n	8004af0 <HAL_RCC_OscConfig+0xbc>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	23a0      	movs	r3, #160	@ 0xa0
 8004ab4:	02db      	lsls	r3, r3, #11
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d10e      	bne.n	8004ad8 <HAL_RCC_OscConfig+0xa4>
 8004aba:	4baa      	ldr	r3, [pc, #680]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	4ba9      	ldr	r3, [pc, #676]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004ac0:	2180      	movs	r1, #128	@ 0x80
 8004ac2:	02c9      	lsls	r1, r1, #11
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	4ba6      	ldr	r3, [pc, #664]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	4ba5      	ldr	r3, [pc, #660]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004ace:	2180      	movs	r1, #128	@ 0x80
 8004ad0:	0249      	lsls	r1, r1, #9
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	601a      	str	r2, [r3, #0]
 8004ad6:	e00b      	b.n	8004af0 <HAL_RCC_OscConfig+0xbc>
 8004ad8:	4ba2      	ldr	r3, [pc, #648]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	4ba1      	ldr	r3, [pc, #644]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004ade:	49a2      	ldr	r1, [pc, #648]	@ (8004d68 <HAL_RCC_OscConfig+0x334>)
 8004ae0:	400a      	ands	r2, r1
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	4b9f      	ldr	r3, [pc, #636]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	4b9e      	ldr	r3, [pc, #632]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004aea:	49a0      	ldr	r1, [pc, #640]	@ (8004d6c <HAL_RCC_OscConfig+0x338>)
 8004aec:	400a      	ands	r2, r1
 8004aee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d014      	beq.n	8004b22 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af8:	f7fe ff44 	bl	8003984 <HAL_GetTick>
 8004afc:	0003      	movs	r3, r0
 8004afe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b00:	e008      	b.n	8004b14 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b02:	f7fe ff3f 	bl	8003984 <HAL_GetTick>
 8004b06:	0002      	movs	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b64      	cmp	r3, #100	@ 0x64
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e2e9      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b14:	4b93      	ldr	r3, [pc, #588]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	2380      	movs	r3, #128	@ 0x80
 8004b1a:	029b      	lsls	r3, r3, #10
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	d0f0      	beq.n	8004b02 <HAL_RCC_OscConfig+0xce>
 8004b20:	e015      	b.n	8004b4e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b22:	f7fe ff2f 	bl	8003984 <HAL_GetTick>
 8004b26:	0003      	movs	r3, r0
 8004b28:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b2c:	f7fe ff2a 	bl	8003984 <HAL_GetTick>
 8004b30:	0002      	movs	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b64      	cmp	r3, #100	@ 0x64
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e2d4      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b3e:	4b89      	ldr	r3, [pc, #548]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	2380      	movs	r3, #128	@ 0x80
 8004b44:	029b      	lsls	r3, r3, #10
 8004b46:	4013      	ands	r3, r2
 8004b48:	d1f0      	bne.n	8004b2c <HAL_RCC_OscConfig+0xf8>
 8004b4a:	e000      	b.n	8004b4e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b4c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2202      	movs	r2, #2
 8004b54:	4013      	ands	r3, r2
 8004b56:	d100      	bne.n	8004b5a <HAL_RCC_OscConfig+0x126>
 8004b58:	e099      	b.n	8004c8e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b5a:	4b82      	ldr	r3, [pc, #520]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	2238      	movs	r2, #56	@ 0x38
 8004b60:	4013      	ands	r3, r2
 8004b62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b64:	4b7f      	ldr	r3, [pc, #508]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	2203      	movs	r2, #3
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	2b10      	cmp	r3, #16
 8004b72:	d102      	bne.n	8004b7a <HAL_RCC_OscConfig+0x146>
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d002      	beq.n	8004b80 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d135      	bne.n	8004bec <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b80:	4b78      	ldr	r3, [pc, #480]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	2380      	movs	r3, #128	@ 0x80
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	4013      	ands	r3, r2
 8004b8a:	d005      	beq.n	8004b98 <HAL_RCC_OscConfig+0x164>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d101      	bne.n	8004b98 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e2a7      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b98:	4b72      	ldr	r3, [pc, #456]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	4a74      	ldr	r2, [pc, #464]	@ (8004d70 <HAL_RCC_OscConfig+0x33c>)
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	0019      	movs	r1, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	021a      	lsls	r2, r3, #8
 8004ba8:	4b6e      	ldr	r3, [pc, #440]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004baa:	430a      	orrs	r2, r1
 8004bac:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d112      	bne.n	8004bda <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004bb4:	4b6b      	ldr	r3, [pc, #428]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a6e      	ldr	r2, [pc, #440]	@ (8004d74 <HAL_RCC_OscConfig+0x340>)
 8004bba:	4013      	ands	r3, r2
 8004bbc:	0019      	movs	r1, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	691a      	ldr	r2, [r3, #16]
 8004bc2:	4b68      	ldr	r3, [pc, #416]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004bc8:	4b66      	ldr	r3, [pc, #408]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	0adb      	lsrs	r3, r3, #11
 8004bce:	2207      	movs	r2, #7
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	4a69      	ldr	r2, [pc, #420]	@ (8004d78 <HAL_RCC_OscConfig+0x344>)
 8004bd4:	40da      	lsrs	r2, r3
 8004bd6:	4b69      	ldr	r3, [pc, #420]	@ (8004d7c <HAL_RCC_OscConfig+0x348>)
 8004bd8:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004bda:	4b69      	ldr	r3, [pc, #420]	@ (8004d80 <HAL_RCC_OscConfig+0x34c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	0018      	movs	r0, r3
 8004be0:	f7fe fe74 	bl	80038cc <HAL_InitTick>
 8004be4:	1e03      	subs	r3, r0, #0
 8004be6:	d051      	beq.n	8004c8c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e27d      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d030      	beq.n	8004c56 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004bf4:	4b5b      	ldr	r3, [pc, #364]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a5e      	ldr	r2, [pc, #376]	@ (8004d74 <HAL_RCC_OscConfig+0x340>)
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	0019      	movs	r1, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691a      	ldr	r2, [r3, #16]
 8004c02:	4b58      	ldr	r3, [pc, #352]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c04:	430a      	orrs	r2, r1
 8004c06:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004c08:	4b56      	ldr	r3, [pc, #344]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	4b55      	ldr	r3, [pc, #340]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c0e:	2180      	movs	r1, #128	@ 0x80
 8004c10:	0049      	lsls	r1, r1, #1
 8004c12:	430a      	orrs	r2, r1
 8004c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c16:	f7fe feb5 	bl	8003984 <HAL_GetTick>
 8004c1a:	0003      	movs	r3, r0
 8004c1c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c1e:	e008      	b.n	8004c32 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c20:	f7fe feb0 	bl	8003984 <HAL_GetTick>
 8004c24:	0002      	movs	r2, r0
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e25a      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c32:	4b4c      	ldr	r3, [pc, #304]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	2380      	movs	r3, #128	@ 0x80
 8004c38:	00db      	lsls	r3, r3, #3
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	d0f0      	beq.n	8004c20 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c3e:	4b49      	ldr	r3, [pc, #292]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	4a4b      	ldr	r2, [pc, #300]	@ (8004d70 <HAL_RCC_OscConfig+0x33c>)
 8004c44:	4013      	ands	r3, r2
 8004c46:	0019      	movs	r1, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	021a      	lsls	r2, r3, #8
 8004c4e:	4b45      	ldr	r3, [pc, #276]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c50:	430a      	orrs	r2, r1
 8004c52:	605a      	str	r2, [r3, #4]
 8004c54:	e01b      	b.n	8004c8e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004c56:	4b43      	ldr	r3, [pc, #268]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	4b42      	ldr	r3, [pc, #264]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c5c:	4949      	ldr	r1, [pc, #292]	@ (8004d84 <HAL_RCC_OscConfig+0x350>)
 8004c5e:	400a      	ands	r2, r1
 8004c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c62:	f7fe fe8f 	bl	8003984 <HAL_GetTick>
 8004c66:	0003      	movs	r3, r0
 8004c68:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c6c:	f7fe fe8a 	bl	8003984 <HAL_GetTick>
 8004c70:	0002      	movs	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e234      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c7e:	4b39      	ldr	r3, [pc, #228]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	2380      	movs	r3, #128	@ 0x80
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	4013      	ands	r3, r2
 8004c88:	d1f0      	bne.n	8004c6c <HAL_RCC_OscConfig+0x238>
 8004c8a:	e000      	b.n	8004c8e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c8c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2208      	movs	r2, #8
 8004c94:	4013      	ands	r3, r2
 8004c96:	d047      	beq.n	8004d28 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004c98:	4b32      	ldr	r3, [pc, #200]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	2238      	movs	r2, #56	@ 0x38
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	2b18      	cmp	r3, #24
 8004ca2:	d10a      	bne.n	8004cba <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004ca4:	4b2f      	ldr	r3, [pc, #188]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca8:	2202      	movs	r2, #2
 8004caa:	4013      	ands	r3, r2
 8004cac:	d03c      	beq.n	8004d28 <HAL_RCC_OscConfig+0x2f4>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d138      	bne.n	8004d28 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e216      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d019      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004cc2:	4b28      	ldr	r3, [pc, #160]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004cc4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004cc6:	4b27      	ldr	r3, [pc, #156]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004cc8:	2101      	movs	r1, #1
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cce:	f7fe fe59 	bl	8003984 <HAL_GetTick>
 8004cd2:	0003      	movs	r3, r0
 8004cd4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cd6:	e008      	b.n	8004cea <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cd8:	f7fe fe54 	bl	8003984 <HAL_GetTick>
 8004cdc:	0002      	movs	r2, r0
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e1fe      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cea:	4b1e      	ldr	r3, [pc, #120]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cee:	2202      	movs	r2, #2
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	d0f1      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x2a4>
 8004cf4:	e018      	b.n	8004d28 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004cf8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004cfc:	2101      	movs	r1, #1
 8004cfe:	438a      	bics	r2, r1
 8004d00:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d02:	f7fe fe3f 	bl	8003984 <HAL_GetTick>
 8004d06:	0003      	movs	r3, r0
 8004d08:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d0a:	e008      	b.n	8004d1e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d0c:	f7fe fe3a 	bl	8003984 <HAL_GetTick>
 8004d10:	0002      	movs	r2, r0
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d901      	bls.n	8004d1e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e1e4      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d1e:	4b11      	ldr	r3, [pc, #68]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d22:	2202      	movs	r2, #2
 8004d24:	4013      	ands	r3, r2
 8004d26:	d1f1      	bne.n	8004d0c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2204      	movs	r2, #4
 8004d2e:	4013      	ands	r3, r2
 8004d30:	d100      	bne.n	8004d34 <HAL_RCC_OscConfig+0x300>
 8004d32:	e0c7      	b.n	8004ec4 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d34:	231f      	movs	r3, #31
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	2200      	movs	r2, #0
 8004d3a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004d3c:	4b09      	ldr	r3, [pc, #36]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2238      	movs	r2, #56	@ 0x38
 8004d42:	4013      	ands	r3, r2
 8004d44:	2b20      	cmp	r3, #32
 8004d46:	d11f      	bne.n	8004d88 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004d48:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <HAL_RCC_OscConfig+0x330>)
 8004d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	4013      	ands	r3, r2
 8004d50:	d100      	bne.n	8004d54 <HAL_RCC_OscConfig+0x320>
 8004d52:	e0b7      	b.n	8004ec4 <HAL_RCC_OscConfig+0x490>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d000      	beq.n	8004d5e <HAL_RCC_OscConfig+0x32a>
 8004d5c:	e0b2      	b.n	8004ec4 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e1c2      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
 8004d62:	46c0      	nop			@ (mov r8, r8)
 8004d64:	40021000 	.word	0x40021000
 8004d68:	fffeffff 	.word	0xfffeffff
 8004d6c:	fffbffff 	.word	0xfffbffff
 8004d70:	ffff80ff 	.word	0xffff80ff
 8004d74:	ffffc7ff 	.word	0xffffc7ff
 8004d78:	00f42400 	.word	0x00f42400
 8004d7c:	20000000 	.word	0x20000000
 8004d80:	20000004 	.word	0x20000004
 8004d84:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d88:	4bb5      	ldr	r3, [pc, #724]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004d8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d8c:	2380      	movs	r3, #128	@ 0x80
 8004d8e:	055b      	lsls	r3, r3, #21
 8004d90:	4013      	ands	r3, r2
 8004d92:	d101      	bne.n	8004d98 <HAL_RCC_OscConfig+0x364>
 8004d94:	2301      	movs	r3, #1
 8004d96:	e000      	b.n	8004d9a <HAL_RCC_OscConfig+0x366>
 8004d98:	2300      	movs	r3, #0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d011      	beq.n	8004dc2 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004d9e:	4bb0      	ldr	r3, [pc, #704]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004da0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004da2:	4baf      	ldr	r3, [pc, #700]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004da4:	2180      	movs	r1, #128	@ 0x80
 8004da6:	0549      	lsls	r1, r1, #21
 8004da8:	430a      	orrs	r2, r1
 8004daa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004dac:	4bac      	ldr	r3, [pc, #688]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004dae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004db0:	2380      	movs	r3, #128	@ 0x80
 8004db2:	055b      	lsls	r3, r3, #21
 8004db4:	4013      	ands	r3, r2
 8004db6:	60fb      	str	r3, [r7, #12]
 8004db8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004dba:	231f      	movs	r3, #31
 8004dbc:	18fb      	adds	r3, r7, r3
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dc2:	4ba8      	ldr	r3, [pc, #672]	@ (8005064 <HAL_RCC_OscConfig+0x630>)
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	2380      	movs	r3, #128	@ 0x80
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	4013      	ands	r3, r2
 8004dcc:	d11a      	bne.n	8004e04 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dce:	4ba5      	ldr	r3, [pc, #660]	@ (8005064 <HAL_RCC_OscConfig+0x630>)
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	4ba4      	ldr	r3, [pc, #656]	@ (8005064 <HAL_RCC_OscConfig+0x630>)
 8004dd4:	2180      	movs	r1, #128	@ 0x80
 8004dd6:	0049      	lsls	r1, r1, #1
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004ddc:	f7fe fdd2 	bl	8003984 <HAL_GetTick>
 8004de0:	0003      	movs	r3, r0
 8004de2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004de4:	e008      	b.n	8004df8 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004de6:	f7fe fdcd 	bl	8003984 <HAL_GetTick>
 8004dea:	0002      	movs	r2, r0
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d901      	bls.n	8004df8 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e177      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004df8:	4b9a      	ldr	r3, [pc, #616]	@ (8005064 <HAL_RCC_OscConfig+0x630>)
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	2380      	movs	r3, #128	@ 0x80
 8004dfe:	005b      	lsls	r3, r3, #1
 8004e00:	4013      	ands	r3, r2
 8004e02:	d0f0      	beq.n	8004de6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d106      	bne.n	8004e1a <HAL_RCC_OscConfig+0x3e6>
 8004e0c:	4b94      	ldr	r3, [pc, #592]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e0e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e10:	4b93      	ldr	r3, [pc, #588]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e12:	2101      	movs	r1, #1
 8004e14:	430a      	orrs	r2, r1
 8004e16:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e18:	e01c      	b.n	8004e54 <HAL_RCC_OscConfig+0x420>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	2b05      	cmp	r3, #5
 8004e20:	d10c      	bne.n	8004e3c <HAL_RCC_OscConfig+0x408>
 8004e22:	4b8f      	ldr	r3, [pc, #572]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e24:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e26:	4b8e      	ldr	r3, [pc, #568]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e28:	2104      	movs	r1, #4
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e2e:	4b8c      	ldr	r3, [pc, #560]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e30:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e32:	4b8b      	ldr	r3, [pc, #556]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e34:	2101      	movs	r1, #1
 8004e36:	430a      	orrs	r2, r1
 8004e38:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e3a:	e00b      	b.n	8004e54 <HAL_RCC_OscConfig+0x420>
 8004e3c:	4b88      	ldr	r3, [pc, #544]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e3e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e40:	4b87      	ldr	r3, [pc, #540]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e42:	2101      	movs	r1, #1
 8004e44:	438a      	bics	r2, r1
 8004e46:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e48:	4b85      	ldr	r3, [pc, #532]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e4c:	4b84      	ldr	r3, [pc, #528]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e4e:	2104      	movs	r1, #4
 8004e50:	438a      	bics	r2, r1
 8004e52:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d014      	beq.n	8004e86 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5c:	f7fe fd92 	bl	8003984 <HAL_GetTick>
 8004e60:	0003      	movs	r3, r0
 8004e62:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e64:	e009      	b.n	8004e7a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e66:	f7fe fd8d 	bl	8003984 <HAL_GetTick>
 8004e6a:	0002      	movs	r2, r0
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	4a7d      	ldr	r2, [pc, #500]	@ (8005068 <HAL_RCC_OscConfig+0x634>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e136      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e7a:	4b79      	ldr	r3, [pc, #484]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e7e:	2202      	movs	r2, #2
 8004e80:	4013      	ands	r3, r2
 8004e82:	d0f0      	beq.n	8004e66 <HAL_RCC_OscConfig+0x432>
 8004e84:	e013      	b.n	8004eae <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e86:	f7fe fd7d 	bl	8003984 <HAL_GetTick>
 8004e8a:	0003      	movs	r3, r0
 8004e8c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e8e:	e009      	b.n	8004ea4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e90:	f7fe fd78 	bl	8003984 <HAL_GetTick>
 8004e94:	0002      	movs	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	4a73      	ldr	r2, [pc, #460]	@ (8005068 <HAL_RCC_OscConfig+0x634>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d901      	bls.n	8004ea4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e121      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ea4:	4b6e      	ldr	r3, [pc, #440]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	4013      	ands	r3, r2
 8004eac:	d1f0      	bne.n	8004e90 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004eae:	231f      	movs	r3, #31
 8004eb0:	18fb      	adds	r3, r7, r3
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d105      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004eb8:	4b69      	ldr	r3, [pc, #420]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004eba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ebc:	4b68      	ldr	r3, [pc, #416]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004ebe:	496b      	ldr	r1, [pc, #428]	@ (800506c <HAL_RCC_OscConfig+0x638>)
 8004ec0:	400a      	ands	r2, r1
 8004ec2:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2220      	movs	r2, #32
 8004eca:	4013      	ands	r3, r2
 8004ecc:	d039      	beq.n	8004f42 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	69db      	ldr	r3, [r3, #28]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d01b      	beq.n	8004f0e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ed6:	4b62      	ldr	r3, [pc, #392]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	4b61      	ldr	r3, [pc, #388]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004edc:	2180      	movs	r1, #128	@ 0x80
 8004ede:	03c9      	lsls	r1, r1, #15
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee4:	f7fe fd4e 	bl	8003984 <HAL_GetTick>
 8004ee8:	0003      	movs	r3, r0
 8004eea:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004eec:	e008      	b.n	8004f00 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004eee:	f7fe fd49 	bl	8003984 <HAL_GetTick>
 8004ef2:	0002      	movs	r2, r0
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e0f3      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004f00:	4b57      	ldr	r3, [pc, #348]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	2380      	movs	r3, #128	@ 0x80
 8004f06:	041b      	lsls	r3, r3, #16
 8004f08:	4013      	ands	r3, r2
 8004f0a:	d0f0      	beq.n	8004eee <HAL_RCC_OscConfig+0x4ba>
 8004f0c:	e019      	b.n	8004f42 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f0e:	4b54      	ldr	r3, [pc, #336]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	4b53      	ldr	r3, [pc, #332]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f14:	4956      	ldr	r1, [pc, #344]	@ (8005070 <HAL_RCC_OscConfig+0x63c>)
 8004f16:	400a      	ands	r2, r1
 8004f18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f1a:	f7fe fd33 	bl	8003984 <HAL_GetTick>
 8004f1e:	0003      	movs	r3, r0
 8004f20:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004f22:	e008      	b.n	8004f36 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f24:	f7fe fd2e 	bl	8003984 <HAL_GetTick>
 8004f28:	0002      	movs	r2, r0
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e0d8      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004f36:	4b4a      	ldr	r3, [pc, #296]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	2380      	movs	r3, #128	@ 0x80
 8004f3c:	041b      	lsls	r3, r3, #16
 8004f3e:	4013      	ands	r3, r2
 8004f40:	d1f0      	bne.n	8004f24 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d100      	bne.n	8004f4c <HAL_RCC_OscConfig+0x518>
 8004f4a:	e0cc      	b.n	80050e6 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f4c:	4b44      	ldr	r3, [pc, #272]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	2238      	movs	r2, #56	@ 0x38
 8004f52:	4013      	ands	r3, r2
 8004f54:	2b10      	cmp	r3, #16
 8004f56:	d100      	bne.n	8004f5a <HAL_RCC_OscConfig+0x526>
 8004f58:	e07b      	b.n	8005052 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d156      	bne.n	8005010 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f62:	4b3f      	ldr	r3, [pc, #252]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	4b3e      	ldr	r3, [pc, #248]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f68:	4942      	ldr	r1, [pc, #264]	@ (8005074 <HAL_RCC_OscConfig+0x640>)
 8004f6a:	400a      	ands	r2, r1
 8004f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f6e:	f7fe fd09 	bl	8003984 <HAL_GetTick>
 8004f72:	0003      	movs	r3, r0
 8004f74:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f76:	e008      	b.n	8004f8a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f78:	f7fe fd04 	bl	8003984 <HAL_GetTick>
 8004f7c:	0002      	movs	r2, r0
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e0ae      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f8a:	4b35      	ldr	r3, [pc, #212]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	2380      	movs	r3, #128	@ 0x80
 8004f90:	049b      	lsls	r3, r3, #18
 8004f92:	4013      	ands	r3, r2
 8004f94:	d1f0      	bne.n	8004f78 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f96:	4b32      	ldr	r3, [pc, #200]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	4a37      	ldr	r2, [pc, #220]	@ (8005078 <HAL_RCC_OscConfig+0x644>)
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	0019      	movs	r1, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fae:	021b      	lsls	r3, r3, #8
 8004fb0:	431a      	orrs	r2, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fbc:	431a      	orrs	r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	4b26      	ldr	r3, [pc, #152]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fca:	4b25      	ldr	r3, [pc, #148]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	4b24      	ldr	r3, [pc, #144]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004fd0:	2180      	movs	r1, #128	@ 0x80
 8004fd2:	0449      	lsls	r1, r1, #17
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004fd8:	4b21      	ldr	r3, [pc, #132]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004fda:	68da      	ldr	r2, [r3, #12]
 8004fdc:	4b20      	ldr	r3, [pc, #128]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8004fde:	2180      	movs	r1, #128	@ 0x80
 8004fe0:	0549      	lsls	r1, r1, #21
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fe6:	f7fe fccd 	bl	8003984 <HAL_GetTick>
 8004fea:	0003      	movs	r3, r0
 8004fec:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff0:	f7fe fcc8 	bl	8003984 <HAL_GetTick>
 8004ff4:	0002      	movs	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e072      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005002:	4b17      	ldr	r3, [pc, #92]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	2380      	movs	r3, #128	@ 0x80
 8005008:	049b      	lsls	r3, r3, #18
 800500a:	4013      	ands	r3, r2
 800500c:	d0f0      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x5bc>
 800500e:	e06a      	b.n	80050e6 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005010:	4b13      	ldr	r3, [pc, #76]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4b12      	ldr	r3, [pc, #72]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8005016:	4917      	ldr	r1, [pc, #92]	@ (8005074 <HAL_RCC_OscConfig+0x640>)
 8005018:	400a      	ands	r2, r1
 800501a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800501c:	f7fe fcb2 	bl	8003984 <HAL_GetTick>
 8005020:	0003      	movs	r3, r0
 8005022:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005024:	e008      	b.n	8005038 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005026:	f7fe fcad 	bl	8003984 <HAL_GetTick>
 800502a:	0002      	movs	r2, r0
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d901      	bls.n	8005038 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e057      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005038:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	2380      	movs	r3, #128	@ 0x80
 800503e:	049b      	lsls	r3, r3, #18
 8005040:	4013      	ands	r3, r2
 8005042:	d1f0      	bne.n	8005026 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005044:	4b06      	ldr	r3, [pc, #24]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	4b05      	ldr	r3, [pc, #20]	@ (8005060 <HAL_RCC_OscConfig+0x62c>)
 800504a:	490c      	ldr	r1, [pc, #48]	@ (800507c <HAL_RCC_OscConfig+0x648>)
 800504c:	400a      	ands	r2, r1
 800504e:	60da      	str	r2, [r3, #12]
 8005050:	e049      	b.n	80050e6 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d112      	bne.n	8005080 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e044      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
 800505e:	46c0      	nop			@ (mov r8, r8)
 8005060:	40021000 	.word	0x40021000
 8005064:	40007000 	.word	0x40007000
 8005068:	00001388 	.word	0x00001388
 800506c:	efffffff 	.word	0xefffffff
 8005070:	ffbfffff 	.word	0xffbfffff
 8005074:	feffffff 	.word	0xfeffffff
 8005078:	11c1808c 	.word	0x11c1808c
 800507c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005080:	4b1b      	ldr	r3, [pc, #108]	@ (80050f0 <HAL_RCC_OscConfig+0x6bc>)
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2203      	movs	r2, #3
 800508a:	401a      	ands	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005090:	429a      	cmp	r2, r3
 8005092:	d126      	bne.n	80050e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	2270      	movs	r2, #112	@ 0x70
 8005098:	401a      	ands	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800509e:	429a      	cmp	r2, r3
 80050a0:	d11f      	bne.n	80050e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	23fe      	movs	r3, #254	@ 0xfe
 80050a6:	01db      	lsls	r3, r3, #7
 80050a8:	401a      	ands	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ae:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d116      	bne.n	80050e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	23f8      	movs	r3, #248	@ 0xf8
 80050b8:	039b      	lsls	r3, r3, #14
 80050ba:	401a      	ands	r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d10e      	bne.n	80050e2 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	23e0      	movs	r3, #224	@ 0xe0
 80050c8:	051b      	lsls	r3, r3, #20
 80050ca:	401a      	ands	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d106      	bne.n	80050e2 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	0f5b      	lsrs	r3, r3, #29
 80050d8:	075a      	lsls	r2, r3, #29
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80050de:	429a      	cmp	r2, r3
 80050e0:	d001      	beq.n	80050e6 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e000      	b.n	80050e8 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	0018      	movs	r0, r3
 80050ea:	46bd      	mov	sp, r7
 80050ec:	b008      	add	sp, #32
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	40021000 	.word	0x40021000

080050f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e0e9      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005108:	4b76      	ldr	r3, [pc, #472]	@ (80052e4 <HAL_RCC_ClockConfig+0x1f0>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2207      	movs	r2, #7
 800510e:	4013      	ands	r3, r2
 8005110:	683a      	ldr	r2, [r7, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d91e      	bls.n	8005154 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005116:	4b73      	ldr	r3, [pc, #460]	@ (80052e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2207      	movs	r2, #7
 800511c:	4393      	bics	r3, r2
 800511e:	0019      	movs	r1, r3
 8005120:	4b70      	ldr	r3, [pc, #448]	@ (80052e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005122:	683a      	ldr	r2, [r7, #0]
 8005124:	430a      	orrs	r2, r1
 8005126:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005128:	f7fe fc2c 	bl	8003984 <HAL_GetTick>
 800512c:	0003      	movs	r3, r0
 800512e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005130:	e009      	b.n	8005146 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005132:	f7fe fc27 	bl	8003984 <HAL_GetTick>
 8005136:	0002      	movs	r2, r0
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	4a6a      	ldr	r2, [pc, #424]	@ (80052e8 <HAL_RCC_ClockConfig+0x1f4>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e0ca      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005146:	4b67      	ldr	r3, [pc, #412]	@ (80052e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2207      	movs	r2, #7
 800514c:	4013      	ands	r3, r2
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	429a      	cmp	r2, r3
 8005152:	d1ee      	bne.n	8005132 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2202      	movs	r2, #2
 800515a:	4013      	ands	r3, r2
 800515c:	d015      	beq.n	800518a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2204      	movs	r2, #4
 8005164:	4013      	ands	r3, r2
 8005166:	d006      	beq.n	8005176 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005168:	4b60      	ldr	r3, [pc, #384]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	4b5f      	ldr	r3, [pc, #380]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 800516e:	21e0      	movs	r1, #224	@ 0xe0
 8005170:	01c9      	lsls	r1, r1, #7
 8005172:	430a      	orrs	r2, r1
 8005174:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005176:	4b5d      	ldr	r3, [pc, #372]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	4a5d      	ldr	r2, [pc, #372]	@ (80052f0 <HAL_RCC_ClockConfig+0x1fc>)
 800517c:	4013      	ands	r3, r2
 800517e:	0019      	movs	r1, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689a      	ldr	r2, [r3, #8]
 8005184:	4b59      	ldr	r3, [pc, #356]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 8005186:	430a      	orrs	r2, r1
 8005188:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2201      	movs	r2, #1
 8005190:	4013      	ands	r3, r2
 8005192:	d057      	beq.n	8005244 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d107      	bne.n	80051ac <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800519c:	4b53      	ldr	r3, [pc, #332]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	2380      	movs	r3, #128	@ 0x80
 80051a2:	029b      	lsls	r3, r3, #10
 80051a4:	4013      	ands	r3, r2
 80051a6:	d12b      	bne.n	8005200 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e097      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d107      	bne.n	80051c4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051b4:	4b4d      	ldr	r3, [pc, #308]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	2380      	movs	r3, #128	@ 0x80
 80051ba:	049b      	lsls	r3, r3, #18
 80051bc:	4013      	ands	r3, r2
 80051be:	d11f      	bne.n	8005200 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e08b      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d107      	bne.n	80051dc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051cc:	4b47      	ldr	r3, [pc, #284]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	2380      	movs	r3, #128	@ 0x80
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	4013      	ands	r3, r2
 80051d6:	d113      	bne.n	8005200 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e07f      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	2b03      	cmp	r3, #3
 80051e2:	d106      	bne.n	80051f2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051e4:	4b41      	ldr	r3, [pc, #260]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 80051e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051e8:	2202      	movs	r2, #2
 80051ea:	4013      	ands	r3, r2
 80051ec:	d108      	bne.n	8005200 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e074      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051f2:	4b3e      	ldr	r3, [pc, #248]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 80051f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051f6:	2202      	movs	r2, #2
 80051f8:	4013      	ands	r3, r2
 80051fa:	d101      	bne.n	8005200 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e06d      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005200:	4b3a      	ldr	r3, [pc, #232]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	2207      	movs	r2, #7
 8005206:	4393      	bics	r3, r2
 8005208:	0019      	movs	r1, r3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	4b37      	ldr	r3, [pc, #220]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 8005210:	430a      	orrs	r2, r1
 8005212:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005214:	f7fe fbb6 	bl	8003984 <HAL_GetTick>
 8005218:	0003      	movs	r3, r0
 800521a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800521c:	e009      	b.n	8005232 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800521e:	f7fe fbb1 	bl	8003984 <HAL_GetTick>
 8005222:	0002      	movs	r2, r0
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	4a2f      	ldr	r2, [pc, #188]	@ (80052e8 <HAL_RCC_ClockConfig+0x1f4>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e054      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005232:	4b2e      	ldr	r3, [pc, #184]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	2238      	movs	r2, #56	@ 0x38
 8005238:	401a      	ands	r2, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	00db      	lsls	r3, r3, #3
 8005240:	429a      	cmp	r2, r3
 8005242:	d1ec      	bne.n	800521e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005244:	4b27      	ldr	r3, [pc, #156]	@ (80052e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2207      	movs	r2, #7
 800524a:	4013      	ands	r3, r2
 800524c:	683a      	ldr	r2, [r7, #0]
 800524e:	429a      	cmp	r2, r3
 8005250:	d21e      	bcs.n	8005290 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005252:	4b24      	ldr	r3, [pc, #144]	@ (80052e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2207      	movs	r2, #7
 8005258:	4393      	bics	r3, r2
 800525a:	0019      	movs	r1, r3
 800525c:	4b21      	ldr	r3, [pc, #132]	@ (80052e4 <HAL_RCC_ClockConfig+0x1f0>)
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005264:	f7fe fb8e 	bl	8003984 <HAL_GetTick>
 8005268:	0003      	movs	r3, r0
 800526a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800526c:	e009      	b.n	8005282 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800526e:	f7fe fb89 	bl	8003984 <HAL_GetTick>
 8005272:	0002      	movs	r2, r0
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	4a1b      	ldr	r2, [pc, #108]	@ (80052e8 <HAL_RCC_ClockConfig+0x1f4>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e02c      	b.n	80052dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005282:	4b18      	ldr	r3, [pc, #96]	@ (80052e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2207      	movs	r2, #7
 8005288:	4013      	ands	r3, r2
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	429a      	cmp	r2, r3
 800528e:	d1ee      	bne.n	800526e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2204      	movs	r2, #4
 8005296:	4013      	ands	r3, r2
 8005298:	d009      	beq.n	80052ae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800529a:	4b14      	ldr	r3, [pc, #80]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	4a15      	ldr	r2, [pc, #84]	@ (80052f4 <HAL_RCC_ClockConfig+0x200>)
 80052a0:	4013      	ands	r3, r2
 80052a2:	0019      	movs	r1, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68da      	ldr	r2, [r3, #12]
 80052a8:	4b10      	ldr	r3, [pc, #64]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 80052aa:	430a      	orrs	r2, r1
 80052ac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80052ae:	f000 f829 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 80052b2:	0001      	movs	r1, r0
 80052b4:	4b0d      	ldr	r3, [pc, #52]	@ (80052ec <HAL_RCC_ClockConfig+0x1f8>)
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	0a1b      	lsrs	r3, r3, #8
 80052ba:	220f      	movs	r2, #15
 80052bc:	401a      	ands	r2, r3
 80052be:	4b0e      	ldr	r3, [pc, #56]	@ (80052f8 <HAL_RCC_ClockConfig+0x204>)
 80052c0:	0092      	lsls	r2, r2, #2
 80052c2:	58d3      	ldr	r3, [r2, r3]
 80052c4:	221f      	movs	r2, #31
 80052c6:	4013      	ands	r3, r2
 80052c8:	000a      	movs	r2, r1
 80052ca:	40da      	lsrs	r2, r3
 80052cc:	4b0b      	ldr	r3, [pc, #44]	@ (80052fc <HAL_RCC_ClockConfig+0x208>)
 80052ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80052d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005300 <HAL_RCC_ClockConfig+0x20c>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	0018      	movs	r0, r3
 80052d6:	f7fe faf9 	bl	80038cc <HAL_InitTick>
 80052da:	0003      	movs	r3, r0
}
 80052dc:	0018      	movs	r0, r3
 80052de:	46bd      	mov	sp, r7
 80052e0:	b004      	add	sp, #16
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	40022000 	.word	0x40022000
 80052e8:	00001388 	.word	0x00001388
 80052ec:	40021000 	.word	0x40021000
 80052f0:	fffff0ff 	.word	0xfffff0ff
 80052f4:	ffff8fff 	.word	0xffff8fff
 80052f8:	0800bff8 	.word	0x0800bff8
 80052fc:	20000000 	.word	0x20000000
 8005300:	20000004 	.word	0x20000004

08005304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b086      	sub	sp, #24
 8005308:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800530a:	4b3c      	ldr	r3, [pc, #240]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	2238      	movs	r2, #56	@ 0x38
 8005310:	4013      	ands	r3, r2
 8005312:	d10f      	bne.n	8005334 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005314:	4b39      	ldr	r3, [pc, #228]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	0adb      	lsrs	r3, r3, #11
 800531a:	2207      	movs	r2, #7
 800531c:	4013      	ands	r3, r2
 800531e:	2201      	movs	r2, #1
 8005320:	409a      	lsls	r2, r3
 8005322:	0013      	movs	r3, r2
 8005324:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005326:	6839      	ldr	r1, [r7, #0]
 8005328:	4835      	ldr	r0, [pc, #212]	@ (8005400 <HAL_RCC_GetSysClockFreq+0xfc>)
 800532a:	f7fa ff07 	bl	800013c <__udivsi3>
 800532e:	0003      	movs	r3, r0
 8005330:	613b      	str	r3, [r7, #16]
 8005332:	e05d      	b.n	80053f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005334:	4b31      	ldr	r3, [pc, #196]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	2238      	movs	r2, #56	@ 0x38
 800533a:	4013      	ands	r3, r2
 800533c:	2b08      	cmp	r3, #8
 800533e:	d102      	bne.n	8005346 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005340:	4b30      	ldr	r3, [pc, #192]	@ (8005404 <HAL_RCC_GetSysClockFreq+0x100>)
 8005342:	613b      	str	r3, [r7, #16]
 8005344:	e054      	b.n	80053f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005346:	4b2d      	ldr	r3, [pc, #180]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	2238      	movs	r2, #56	@ 0x38
 800534c:	4013      	ands	r3, r2
 800534e:	2b10      	cmp	r3, #16
 8005350:	d138      	bne.n	80053c4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005352:	4b2a      	ldr	r3, [pc, #168]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	2203      	movs	r2, #3
 8005358:	4013      	ands	r3, r2
 800535a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800535c:	4b27      	ldr	r3, [pc, #156]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	091b      	lsrs	r3, r3, #4
 8005362:	2207      	movs	r2, #7
 8005364:	4013      	ands	r3, r2
 8005366:	3301      	adds	r3, #1
 8005368:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2b03      	cmp	r3, #3
 800536e:	d10d      	bne.n	800538c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005370:	68b9      	ldr	r1, [r7, #8]
 8005372:	4824      	ldr	r0, [pc, #144]	@ (8005404 <HAL_RCC_GetSysClockFreq+0x100>)
 8005374:	f7fa fee2 	bl	800013c <__udivsi3>
 8005378:	0003      	movs	r3, r0
 800537a:	0019      	movs	r1, r3
 800537c:	4b1f      	ldr	r3, [pc, #124]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	0a1b      	lsrs	r3, r3, #8
 8005382:	227f      	movs	r2, #127	@ 0x7f
 8005384:	4013      	ands	r3, r2
 8005386:	434b      	muls	r3, r1
 8005388:	617b      	str	r3, [r7, #20]
        break;
 800538a:	e00d      	b.n	80053a8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800538c:	68b9      	ldr	r1, [r7, #8]
 800538e:	481c      	ldr	r0, [pc, #112]	@ (8005400 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005390:	f7fa fed4 	bl	800013c <__udivsi3>
 8005394:	0003      	movs	r3, r0
 8005396:	0019      	movs	r1, r3
 8005398:	4b18      	ldr	r3, [pc, #96]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	0a1b      	lsrs	r3, r3, #8
 800539e:	227f      	movs	r2, #127	@ 0x7f
 80053a0:	4013      	ands	r3, r2
 80053a2:	434b      	muls	r3, r1
 80053a4:	617b      	str	r3, [r7, #20]
        break;
 80053a6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80053a8:	4b14      	ldr	r3, [pc, #80]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	0f5b      	lsrs	r3, r3, #29
 80053ae:	2207      	movs	r2, #7
 80053b0:	4013      	ands	r3, r2
 80053b2:	3301      	adds	r3, #1
 80053b4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80053b6:	6879      	ldr	r1, [r7, #4]
 80053b8:	6978      	ldr	r0, [r7, #20]
 80053ba:	f7fa febf 	bl	800013c <__udivsi3>
 80053be:	0003      	movs	r3, r0
 80053c0:	613b      	str	r3, [r7, #16]
 80053c2:	e015      	b.n	80053f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80053c4:	4b0d      	ldr	r3, [pc, #52]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	2238      	movs	r2, #56	@ 0x38
 80053ca:	4013      	ands	r3, r2
 80053cc:	2b20      	cmp	r3, #32
 80053ce:	d103      	bne.n	80053d8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80053d0:	2380      	movs	r3, #128	@ 0x80
 80053d2:	021b      	lsls	r3, r3, #8
 80053d4:	613b      	str	r3, [r7, #16]
 80053d6:	e00b      	b.n	80053f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80053d8:	4b08      	ldr	r3, [pc, #32]	@ (80053fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	2238      	movs	r2, #56	@ 0x38
 80053de:	4013      	ands	r3, r2
 80053e0:	2b18      	cmp	r3, #24
 80053e2:	d103      	bne.n	80053ec <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80053e4:	23fa      	movs	r3, #250	@ 0xfa
 80053e6:	01db      	lsls	r3, r3, #7
 80053e8:	613b      	str	r3, [r7, #16]
 80053ea:	e001      	b.n	80053f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80053ec:	2300      	movs	r3, #0
 80053ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80053f0:	693b      	ldr	r3, [r7, #16]
}
 80053f2:	0018      	movs	r0, r3
 80053f4:	46bd      	mov	sp, r7
 80053f6:	b006      	add	sp, #24
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	46c0      	nop			@ (mov r8, r8)
 80053fc:	40021000 	.word	0x40021000
 8005400:	00f42400 	.word	0x00f42400
 8005404:	007a1200 	.word	0x007a1200

08005408 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800540c:	4b02      	ldr	r3, [pc, #8]	@ (8005418 <HAL_RCC_GetHCLKFreq+0x10>)
 800540e:	681b      	ldr	r3, [r3, #0]
}
 8005410:	0018      	movs	r0, r3
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	46c0      	nop			@ (mov r8, r8)
 8005418:	20000000 	.word	0x20000000

0800541c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800541c:	b5b0      	push	{r4, r5, r7, lr}
 800541e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005420:	f7ff fff2 	bl	8005408 <HAL_RCC_GetHCLKFreq>
 8005424:	0004      	movs	r4, r0
 8005426:	f7ff faf9 	bl	8004a1c <LL_RCC_GetAPB1Prescaler>
 800542a:	0003      	movs	r3, r0
 800542c:	0b1a      	lsrs	r2, r3, #12
 800542e:	4b05      	ldr	r3, [pc, #20]	@ (8005444 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005430:	0092      	lsls	r2, r2, #2
 8005432:	58d3      	ldr	r3, [r2, r3]
 8005434:	221f      	movs	r2, #31
 8005436:	4013      	ands	r3, r2
 8005438:	40dc      	lsrs	r4, r3
 800543a:	0023      	movs	r3, r4
}
 800543c:	0018      	movs	r0, r3
 800543e:	46bd      	mov	sp, r7
 8005440:	bdb0      	pop	{r4, r5, r7, pc}
 8005442:	46c0      	nop			@ (mov r8, r8)
 8005444:	0800c038 	.word	0x0800c038

08005448 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005450:	2313      	movs	r3, #19
 8005452:	18fb      	adds	r3, r7, r3
 8005454:	2200      	movs	r2, #0
 8005456:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005458:	2312      	movs	r3, #18
 800545a:	18fb      	adds	r3, r7, r3
 800545c:	2200      	movs	r2, #0
 800545e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	2380      	movs	r3, #128	@ 0x80
 8005466:	029b      	lsls	r3, r3, #10
 8005468:	4013      	ands	r3, r2
 800546a:	d100      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800546c:	e0ad      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800546e:	2011      	movs	r0, #17
 8005470:	183b      	adds	r3, r7, r0
 8005472:	2200      	movs	r2, #0
 8005474:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005476:	4b47      	ldr	r3, [pc, #284]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005478:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800547a:	2380      	movs	r3, #128	@ 0x80
 800547c:	055b      	lsls	r3, r3, #21
 800547e:	4013      	ands	r3, r2
 8005480:	d110      	bne.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005482:	4b44      	ldr	r3, [pc, #272]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005484:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005486:	4b43      	ldr	r3, [pc, #268]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005488:	2180      	movs	r1, #128	@ 0x80
 800548a:	0549      	lsls	r1, r1, #21
 800548c:	430a      	orrs	r2, r1
 800548e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005490:	4b40      	ldr	r3, [pc, #256]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005492:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005494:	2380      	movs	r3, #128	@ 0x80
 8005496:	055b      	lsls	r3, r3, #21
 8005498:	4013      	ands	r3, r2
 800549a:	60bb      	str	r3, [r7, #8]
 800549c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800549e:	183b      	adds	r3, r7, r0
 80054a0:	2201      	movs	r2, #1
 80054a2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054a4:	4b3c      	ldr	r3, [pc, #240]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80054aa:	2180      	movs	r1, #128	@ 0x80
 80054ac:	0049      	lsls	r1, r1, #1
 80054ae:	430a      	orrs	r2, r1
 80054b0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054b2:	f7fe fa67 	bl	8003984 <HAL_GetTick>
 80054b6:	0003      	movs	r3, r0
 80054b8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80054ba:	e00b      	b.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054bc:	f7fe fa62 	bl	8003984 <HAL_GetTick>
 80054c0:	0002      	movs	r2, r0
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d904      	bls.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80054ca:	2313      	movs	r3, #19
 80054cc:	18fb      	adds	r3, r7, r3
 80054ce:	2203      	movs	r2, #3
 80054d0:	701a      	strb	r2, [r3, #0]
        break;
 80054d2:	e005      	b.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80054d4:	4b30      	ldr	r3, [pc, #192]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	2380      	movs	r3, #128	@ 0x80
 80054da:	005b      	lsls	r3, r3, #1
 80054dc:	4013      	ands	r3, r2
 80054de:	d0ed      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80054e0:	2313      	movs	r3, #19
 80054e2:	18fb      	adds	r3, r7, r3
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d15e      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80054ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80054ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80054ee:	23c0      	movs	r3, #192	@ 0xc0
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	4013      	ands	r3, r2
 80054f4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d019      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	429a      	cmp	r2, r3
 8005504:	d014      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005506:	4b23      	ldr	r3, [pc, #140]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800550a:	4a24      	ldr	r2, [pc, #144]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800550c:	4013      	ands	r3, r2
 800550e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005510:	4b20      	ldr	r3, [pc, #128]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005512:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005514:	4b1f      	ldr	r3, [pc, #124]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005516:	2180      	movs	r1, #128	@ 0x80
 8005518:	0249      	lsls	r1, r1, #9
 800551a:	430a      	orrs	r2, r1
 800551c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800551e:	4b1d      	ldr	r3, [pc, #116]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005520:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005522:	4b1c      	ldr	r3, [pc, #112]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005524:	491e      	ldr	r1, [pc, #120]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8005526:	400a      	ands	r2, r1
 8005528:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800552a:	4b1a      	ldr	r3, [pc, #104]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	2201      	movs	r2, #1
 8005534:	4013      	ands	r3, r2
 8005536:	d016      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005538:	f7fe fa24 	bl	8003984 <HAL_GetTick>
 800553c:	0003      	movs	r3, r0
 800553e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005540:	e00c      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005542:	f7fe fa1f 	bl	8003984 <HAL_GetTick>
 8005546:	0002      	movs	r2, r0
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	4a15      	ldr	r2, [pc, #84]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d904      	bls.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005552:	2313      	movs	r3, #19
 8005554:	18fb      	adds	r3, r7, r3
 8005556:	2203      	movs	r2, #3
 8005558:	701a      	strb	r2, [r3, #0]
            break;
 800555a:	e004      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800555c:	4b0d      	ldr	r3, [pc, #52]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800555e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005560:	2202      	movs	r2, #2
 8005562:	4013      	ands	r3, r2
 8005564:	d0ed      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005566:	2313      	movs	r3, #19
 8005568:	18fb      	adds	r3, r7, r3
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d10a      	bne.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005570:	4b08      	ldr	r3, [pc, #32]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005574:	4a09      	ldr	r2, [pc, #36]	@ (800559c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005576:	4013      	ands	r3, r2
 8005578:	0019      	movs	r1, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800557e:	4b05      	ldr	r3, [pc, #20]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005580:	430a      	orrs	r2, r1
 8005582:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005584:	e016      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005586:	2312      	movs	r3, #18
 8005588:	18fb      	adds	r3, r7, r3
 800558a:	2213      	movs	r2, #19
 800558c:	18ba      	adds	r2, r7, r2
 800558e:	7812      	ldrb	r2, [r2, #0]
 8005590:	701a      	strb	r2, [r3, #0]
 8005592:	e00f      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005594:	40021000 	.word	0x40021000
 8005598:	40007000 	.word	0x40007000
 800559c:	fffffcff 	.word	0xfffffcff
 80055a0:	fffeffff 	.word	0xfffeffff
 80055a4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a8:	2312      	movs	r3, #18
 80055aa:	18fb      	adds	r3, r7, r3
 80055ac:	2213      	movs	r2, #19
 80055ae:	18ba      	adds	r2, r7, r2
 80055b0:	7812      	ldrb	r2, [r2, #0]
 80055b2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80055b4:	2311      	movs	r3, #17
 80055b6:	18fb      	adds	r3, r7, r3
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d105      	bne.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055be:	4bb6      	ldr	r3, [pc, #728]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055c2:	4bb5      	ldr	r3, [pc, #724]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055c4:	49b5      	ldr	r1, [pc, #724]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80055c6:	400a      	ands	r2, r1
 80055c8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2201      	movs	r2, #1
 80055d0:	4013      	ands	r3, r2
 80055d2:	d009      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055d4:	4bb0      	ldr	r3, [pc, #704]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d8:	2203      	movs	r2, #3
 80055da:	4393      	bics	r3, r2
 80055dc:	0019      	movs	r1, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	4bad      	ldr	r3, [pc, #692]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055e4:	430a      	orrs	r2, r1
 80055e6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2202      	movs	r2, #2
 80055ee:	4013      	ands	r3, r2
 80055f0:	d009      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055f2:	4ba9      	ldr	r3, [pc, #676]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f6:	220c      	movs	r2, #12
 80055f8:	4393      	bics	r3, r2
 80055fa:	0019      	movs	r1, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	4ba5      	ldr	r3, [pc, #660]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005602:	430a      	orrs	r2, r1
 8005604:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2204      	movs	r2, #4
 800560c:	4013      	ands	r3, r2
 800560e:	d009      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005610:	4ba1      	ldr	r3, [pc, #644]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005614:	2230      	movs	r2, #48	@ 0x30
 8005616:	4393      	bics	r3, r2
 8005618:	0019      	movs	r1, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68da      	ldr	r2, [r3, #12]
 800561e:	4b9e      	ldr	r3, [pc, #632]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005620:	430a      	orrs	r2, r1
 8005622:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2210      	movs	r2, #16
 800562a:	4013      	ands	r3, r2
 800562c:	d009      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800562e:	4b9a      	ldr	r3, [pc, #616]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005632:	4a9b      	ldr	r2, [pc, #620]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005634:	4013      	ands	r3, r2
 8005636:	0019      	movs	r1, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	691a      	ldr	r2, [r3, #16]
 800563c:	4b96      	ldr	r3, [pc, #600]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800563e:	430a      	orrs	r2, r1
 8005640:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	2380      	movs	r3, #128	@ 0x80
 8005648:	015b      	lsls	r3, r3, #5
 800564a:	4013      	ands	r3, r2
 800564c:	d009      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800564e:	4b92      	ldr	r3, [pc, #584]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005652:	4a94      	ldr	r2, [pc, #592]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005654:	4013      	ands	r3, r2
 8005656:	0019      	movs	r1, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	695a      	ldr	r2, [r3, #20]
 800565c:	4b8e      	ldr	r3, [pc, #568]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800565e:	430a      	orrs	r2, r1
 8005660:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	2380      	movs	r3, #128	@ 0x80
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	4013      	ands	r3, r2
 800566c:	d009      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800566e:	4b8a      	ldr	r3, [pc, #552]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005672:	4a8d      	ldr	r2, [pc, #564]	@ (80058a8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005674:	4013      	ands	r3, r2
 8005676:	0019      	movs	r1, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800567c:	4b86      	ldr	r3, [pc, #536]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800567e:	430a      	orrs	r2, r1
 8005680:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	2380      	movs	r3, #128	@ 0x80
 8005688:	00db      	lsls	r3, r3, #3
 800568a:	4013      	ands	r3, r2
 800568c:	d009      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800568e:	4b82      	ldr	r3, [pc, #520]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005692:	4a86      	ldr	r2, [pc, #536]	@ (80058ac <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005694:	4013      	ands	r3, r2
 8005696:	0019      	movs	r1, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800569c:	4b7e      	ldr	r3, [pc, #504]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800569e:	430a      	orrs	r2, r1
 80056a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2220      	movs	r2, #32
 80056a8:	4013      	ands	r3, r2
 80056aa:	d009      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056ac:	4b7a      	ldr	r3, [pc, #488]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b0:	4a7f      	ldr	r2, [pc, #508]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80056b2:	4013      	ands	r3, r2
 80056b4:	0019      	movs	r1, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	699a      	ldr	r2, [r3, #24]
 80056ba:	4b77      	ldr	r3, [pc, #476]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056bc:	430a      	orrs	r2, r1
 80056be:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2240      	movs	r2, #64	@ 0x40
 80056c6:	4013      	ands	r3, r2
 80056c8:	d009      	beq.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056ca:	4b73      	ldr	r3, [pc, #460]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ce:	4a79      	ldr	r2, [pc, #484]	@ (80058b4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80056d0:	4013      	ands	r3, r2
 80056d2:	0019      	movs	r1, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	69da      	ldr	r2, [r3, #28]
 80056d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056da:	430a      	orrs	r2, r1
 80056dc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	2380      	movs	r3, #128	@ 0x80
 80056e4:	01db      	lsls	r3, r3, #7
 80056e6:	4013      	ands	r3, r2
 80056e8:	d015      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056ea:	4b6b      	ldr	r3, [pc, #428]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	0899      	lsrs	r1, r3, #2
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056f6:	4b68      	ldr	r3, [pc, #416]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056f8:	430a      	orrs	r2, r1
 80056fa:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005700:	2380      	movs	r3, #128	@ 0x80
 8005702:	05db      	lsls	r3, r3, #23
 8005704:	429a      	cmp	r2, r3
 8005706:	d106      	bne.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005708:	4b63      	ldr	r3, [pc, #396]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800570a:	68da      	ldr	r2, [r3, #12]
 800570c:	4b62      	ldr	r3, [pc, #392]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800570e:	2180      	movs	r1, #128	@ 0x80
 8005710:	0249      	lsls	r1, r1, #9
 8005712:	430a      	orrs	r2, r1
 8005714:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	2380      	movs	r3, #128	@ 0x80
 800571c:	031b      	lsls	r3, r3, #12
 800571e:	4013      	ands	r3, r2
 8005720:	d009      	beq.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005722:	4b5d      	ldr	r3, [pc, #372]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005726:	2240      	movs	r2, #64	@ 0x40
 8005728:	4393      	bics	r3, r2
 800572a:	0019      	movs	r1, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005730:	4b59      	ldr	r3, [pc, #356]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005732:	430a      	orrs	r2, r1
 8005734:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	2380      	movs	r3, #128	@ 0x80
 800573c:	039b      	lsls	r3, r3, #14
 800573e:	4013      	ands	r3, r2
 8005740:	d016      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005742:	4b55      	ldr	r3, [pc, #340]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005746:	4a5c      	ldr	r2, [pc, #368]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005748:	4013      	ands	r3, r2
 800574a:	0019      	movs	r1, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005750:	4b51      	ldr	r3, [pc, #324]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005752:	430a      	orrs	r2, r1
 8005754:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800575a:	2380      	movs	r3, #128	@ 0x80
 800575c:	03db      	lsls	r3, r3, #15
 800575e:	429a      	cmp	r2, r3
 8005760:	d106      	bne.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005762:	4b4d      	ldr	r3, [pc, #308]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005764:	68da      	ldr	r2, [r3, #12]
 8005766:	4b4c      	ldr	r3, [pc, #304]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005768:	2180      	movs	r1, #128	@ 0x80
 800576a:	0449      	lsls	r1, r1, #17
 800576c:	430a      	orrs	r2, r1
 800576e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	2380      	movs	r3, #128	@ 0x80
 8005776:	03db      	lsls	r3, r3, #15
 8005778:	4013      	ands	r3, r2
 800577a:	d016      	beq.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800577c:	4b46      	ldr	r3, [pc, #280]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800577e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005780:	4a4e      	ldr	r2, [pc, #312]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005782:	4013      	ands	r3, r2
 8005784:	0019      	movs	r1, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800578a:	4b43      	ldr	r3, [pc, #268]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800578c:	430a      	orrs	r2, r1
 800578e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005794:	2380      	movs	r3, #128	@ 0x80
 8005796:	045b      	lsls	r3, r3, #17
 8005798:	429a      	cmp	r2, r3
 800579a:	d106      	bne.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800579c:	4b3e      	ldr	r3, [pc, #248]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800579e:	68da      	ldr	r2, [r3, #12]
 80057a0:	4b3d      	ldr	r3, [pc, #244]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057a2:	2180      	movs	r1, #128	@ 0x80
 80057a4:	0449      	lsls	r1, r1, #17
 80057a6:	430a      	orrs	r2, r1
 80057a8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	2380      	movs	r3, #128	@ 0x80
 80057b0:	011b      	lsls	r3, r3, #4
 80057b2:	4013      	ands	r3, r2
 80057b4:	d014      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80057b6:	4b38      	ldr	r3, [pc, #224]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057ba:	2203      	movs	r2, #3
 80057bc:	4393      	bics	r3, r2
 80057be:	0019      	movs	r1, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a1a      	ldr	r2, [r3, #32]
 80057c4:	4b34      	ldr	r3, [pc, #208]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057c6:	430a      	orrs	r2, r1
 80057c8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d106      	bne.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80057d2:	4b31      	ldr	r3, [pc, #196]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	4b30      	ldr	r3, [pc, #192]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057d8:	2180      	movs	r1, #128	@ 0x80
 80057da:	0249      	lsls	r1, r1, #9
 80057dc:	430a      	orrs	r2, r1
 80057de:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	2380      	movs	r3, #128	@ 0x80
 80057e6:	019b      	lsls	r3, r3, #6
 80057e8:	4013      	ands	r3, r2
 80057ea:	d014      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80057ec:	4b2a      	ldr	r3, [pc, #168]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f0:	220c      	movs	r2, #12
 80057f2:	4393      	bics	r3, r2
 80057f4:	0019      	movs	r1, r3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057fa:	4b27      	ldr	r3, [pc, #156]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057fc:	430a      	orrs	r2, r1
 80057fe:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005804:	2b04      	cmp	r3, #4
 8005806:	d106      	bne.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005808:	4b23      	ldr	r3, [pc, #140]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800580a:	68da      	ldr	r2, [r3, #12]
 800580c:	4b22      	ldr	r3, [pc, #136]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800580e:	2180      	movs	r1, #128	@ 0x80
 8005810:	0249      	lsls	r1, r1, #9
 8005812:	430a      	orrs	r2, r1
 8005814:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	2380      	movs	r3, #128	@ 0x80
 800581c:	045b      	lsls	r3, r3, #17
 800581e:	4013      	ands	r3, r2
 8005820:	d016      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005822:	4b1d      	ldr	r3, [pc, #116]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005826:	4a22      	ldr	r2, [pc, #136]	@ (80058b0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005828:	4013      	ands	r3, r2
 800582a:	0019      	movs	r1, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005830:	4b19      	ldr	r3, [pc, #100]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005832:	430a      	orrs	r2, r1
 8005834:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800583a:	2380      	movs	r3, #128	@ 0x80
 800583c:	019b      	lsls	r3, r3, #6
 800583e:	429a      	cmp	r2, r3
 8005840:	d106      	bne.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005842:	4b15      	ldr	r3, [pc, #84]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005844:	68da      	ldr	r2, [r3, #12]
 8005846:	4b14      	ldr	r3, [pc, #80]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005848:	2180      	movs	r1, #128	@ 0x80
 800584a:	0449      	lsls	r1, r1, #17
 800584c:	430a      	orrs	r2, r1
 800584e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	2380      	movs	r3, #128	@ 0x80
 8005856:	049b      	lsls	r3, r3, #18
 8005858:	4013      	ands	r3, r2
 800585a:	d016      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800585c:	4b0e      	ldr	r3, [pc, #56]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800585e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005860:	4a10      	ldr	r2, [pc, #64]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005862:	4013      	ands	r3, r2
 8005864:	0019      	movs	r1, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800586a:	4b0b      	ldr	r3, [pc, #44]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800586c:	430a      	orrs	r2, r1
 800586e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005874:	2380      	movs	r3, #128	@ 0x80
 8005876:	005b      	lsls	r3, r3, #1
 8005878:	429a      	cmp	r2, r3
 800587a:	d106      	bne.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800587c:	4b06      	ldr	r3, [pc, #24]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800587e:	68da      	ldr	r2, [r3, #12]
 8005880:	4b05      	ldr	r3, [pc, #20]	@ (8005898 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005882:	2180      	movs	r1, #128	@ 0x80
 8005884:	0449      	lsls	r1, r1, #17
 8005886:	430a      	orrs	r2, r1
 8005888:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800588a:	2312      	movs	r3, #18
 800588c:	18fb      	adds	r3, r7, r3
 800588e:	781b      	ldrb	r3, [r3, #0]
}
 8005890:	0018      	movs	r0, r3
 8005892:	46bd      	mov	sp, r7
 8005894:	b006      	add	sp, #24
 8005896:	bd80      	pop	{r7, pc}
 8005898:	40021000 	.word	0x40021000
 800589c:	efffffff 	.word	0xefffffff
 80058a0:	fffff3ff 	.word	0xfffff3ff
 80058a4:	fffffcff 	.word	0xfffffcff
 80058a8:	fff3ffff 	.word	0xfff3ffff
 80058ac:	ffcfffff 	.word	0xffcfffff
 80058b0:	ffffcfff 	.word	0xffffcfff
 80058b4:	ffff3fff 	.word	0xffff3fff
 80058b8:	ffbfffff 	.word	0xffbfffff
 80058bc:	feffffff 	.word	0xfeffffff

080058c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d101      	bne.n	80058d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e046      	b.n	8005960 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2288      	movs	r2, #136	@ 0x88
 80058d6:	589b      	ldr	r3, [r3, r2]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d107      	bne.n	80058ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2284      	movs	r2, #132	@ 0x84
 80058e0:	2100      	movs	r1, #0
 80058e2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	0018      	movs	r0, r3
 80058e8:	f7fd fdc6 	bl	8003478 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2288      	movs	r2, #136	@ 0x88
 80058f0:	2124      	movs	r1, #36	@ 0x24
 80058f2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2101      	movs	r1, #1
 8005900:	438a      	bics	r2, r1
 8005902:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005908:	2b00      	cmp	r3, #0
 800590a:	d003      	beq.n	8005914 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	0018      	movs	r0, r3
 8005910:	f000 fec4 	bl	800669c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	0018      	movs	r0, r3
 8005918:	f000 fb6a 	bl	8005ff0 <UART_SetConfig>
 800591c:	0003      	movs	r3, r0
 800591e:	2b01      	cmp	r3, #1
 8005920:	d101      	bne.n	8005926 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e01c      	b.n	8005960 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	490d      	ldr	r1, [pc, #52]	@ (8005968 <HAL_UART_Init+0xa8>)
 8005932:	400a      	ands	r2, r1
 8005934:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689a      	ldr	r2, [r3, #8]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	212a      	movs	r1, #42	@ 0x2a
 8005942:	438a      	bics	r2, r1
 8005944:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2101      	movs	r1, #1
 8005952:	430a      	orrs	r2, r1
 8005954:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	0018      	movs	r0, r3
 800595a:	f000 ff53 	bl	8006804 <UART_CheckIdleState>
 800595e:	0003      	movs	r3, r0
}
 8005960:	0018      	movs	r0, r3
 8005962:	46bd      	mov	sp, r7
 8005964:	b002      	add	sp, #8
 8005966:	bd80      	pop	{r7, pc}
 8005968:	ffffb7ff 	.word	0xffffb7ff

0800596c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800596c:	b5b0      	push	{r4, r5, r7, lr}
 800596e:	b0aa      	sub	sp, #168	@ 0xa8
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	69db      	ldr	r3, [r3, #28]
 800597a:	22a4      	movs	r2, #164	@ 0xa4
 800597c:	18b9      	adds	r1, r7, r2
 800597e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	20a0      	movs	r0, #160	@ 0xa0
 8005988:	1839      	adds	r1, r7, r0
 800598a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	249c      	movs	r4, #156	@ 0x9c
 8005994:	1939      	adds	r1, r7, r4
 8005996:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005998:	0011      	movs	r1, r2
 800599a:	18bb      	adds	r3, r7, r2
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4aa2      	ldr	r2, [pc, #648]	@ (8005c28 <HAL_UART_IRQHandler+0x2bc>)
 80059a0:	4013      	ands	r3, r2
 80059a2:	2298      	movs	r2, #152	@ 0x98
 80059a4:	18bd      	adds	r5, r7, r2
 80059a6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80059a8:	18bb      	adds	r3, r7, r2
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d11a      	bne.n	80059e6 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80059b0:	187b      	adds	r3, r7, r1
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2220      	movs	r2, #32
 80059b6:	4013      	ands	r3, r2
 80059b8:	d015      	beq.n	80059e6 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80059ba:	183b      	adds	r3, r7, r0
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2220      	movs	r2, #32
 80059c0:	4013      	ands	r3, r2
 80059c2:	d105      	bne.n	80059d0 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80059c4:	193b      	adds	r3, r7, r4
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	2380      	movs	r3, #128	@ 0x80
 80059ca:	055b      	lsls	r3, r3, #21
 80059cc:	4013      	ands	r3, r2
 80059ce:	d00a      	beq.n	80059e6 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d100      	bne.n	80059da <HAL_UART_IRQHandler+0x6e>
 80059d8:	e2dc      	b.n	8005f94 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	0010      	movs	r0, r2
 80059e2:	4798      	blx	r3
      }
      return;
 80059e4:	e2d6      	b.n	8005f94 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80059e6:	2398      	movs	r3, #152	@ 0x98
 80059e8:	18fb      	adds	r3, r7, r3
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d100      	bne.n	80059f2 <HAL_UART_IRQHandler+0x86>
 80059f0:	e122      	b.n	8005c38 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80059f2:	239c      	movs	r3, #156	@ 0x9c
 80059f4:	18fb      	adds	r3, r7, r3
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a8c      	ldr	r2, [pc, #560]	@ (8005c2c <HAL_UART_IRQHandler+0x2c0>)
 80059fa:	4013      	ands	r3, r2
 80059fc:	d106      	bne.n	8005a0c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80059fe:	23a0      	movs	r3, #160	@ 0xa0
 8005a00:	18fb      	adds	r3, r7, r3
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a8a      	ldr	r2, [pc, #552]	@ (8005c30 <HAL_UART_IRQHandler+0x2c4>)
 8005a06:	4013      	ands	r3, r2
 8005a08:	d100      	bne.n	8005a0c <HAL_UART_IRQHandler+0xa0>
 8005a0a:	e115      	b.n	8005c38 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a0c:	23a4      	movs	r3, #164	@ 0xa4
 8005a0e:	18fb      	adds	r3, r7, r3
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2201      	movs	r2, #1
 8005a14:	4013      	ands	r3, r2
 8005a16:	d012      	beq.n	8005a3e <HAL_UART_IRQHandler+0xd2>
 8005a18:	23a0      	movs	r3, #160	@ 0xa0
 8005a1a:	18fb      	adds	r3, r7, r3
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	2380      	movs	r3, #128	@ 0x80
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	4013      	ands	r3, r2
 8005a24:	d00b      	beq.n	8005a3e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2290      	movs	r2, #144	@ 0x90
 8005a32:	589b      	ldr	r3, [r3, r2]
 8005a34:	2201      	movs	r2, #1
 8005a36:	431a      	orrs	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2190      	movs	r1, #144	@ 0x90
 8005a3c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a3e:	23a4      	movs	r3, #164	@ 0xa4
 8005a40:	18fb      	adds	r3, r7, r3
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2202      	movs	r2, #2
 8005a46:	4013      	ands	r3, r2
 8005a48:	d011      	beq.n	8005a6e <HAL_UART_IRQHandler+0x102>
 8005a4a:	239c      	movs	r3, #156	@ 0x9c
 8005a4c:	18fb      	adds	r3, r7, r3
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2201      	movs	r2, #1
 8005a52:	4013      	ands	r3, r2
 8005a54:	d00b      	beq.n	8005a6e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2290      	movs	r2, #144	@ 0x90
 8005a62:	589b      	ldr	r3, [r3, r2]
 8005a64:	2204      	movs	r2, #4
 8005a66:	431a      	orrs	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2190      	movs	r1, #144	@ 0x90
 8005a6c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a6e:	23a4      	movs	r3, #164	@ 0xa4
 8005a70:	18fb      	adds	r3, r7, r3
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2204      	movs	r2, #4
 8005a76:	4013      	ands	r3, r2
 8005a78:	d011      	beq.n	8005a9e <HAL_UART_IRQHandler+0x132>
 8005a7a:	239c      	movs	r3, #156	@ 0x9c
 8005a7c:	18fb      	adds	r3, r7, r3
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2201      	movs	r2, #1
 8005a82:	4013      	ands	r3, r2
 8005a84:	d00b      	beq.n	8005a9e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2204      	movs	r2, #4
 8005a8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2290      	movs	r2, #144	@ 0x90
 8005a92:	589b      	ldr	r3, [r3, r2]
 8005a94:	2202      	movs	r2, #2
 8005a96:	431a      	orrs	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2190      	movs	r1, #144	@ 0x90
 8005a9c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a9e:	23a4      	movs	r3, #164	@ 0xa4
 8005aa0:	18fb      	adds	r3, r7, r3
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2208      	movs	r2, #8
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	d017      	beq.n	8005ada <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005aaa:	23a0      	movs	r3, #160	@ 0xa0
 8005aac:	18fb      	adds	r3, r7, r3
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	d105      	bne.n	8005ac2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005ab6:	239c      	movs	r3, #156	@ 0x9c
 8005ab8:	18fb      	adds	r3, r7, r3
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a5b      	ldr	r2, [pc, #364]	@ (8005c2c <HAL_UART_IRQHandler+0x2c0>)
 8005abe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005ac0:	d00b      	beq.n	8005ada <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2208      	movs	r2, #8
 8005ac8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2290      	movs	r2, #144	@ 0x90
 8005ace:	589b      	ldr	r3, [r3, r2]
 8005ad0:	2208      	movs	r2, #8
 8005ad2:	431a      	orrs	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2190      	movs	r1, #144	@ 0x90
 8005ad8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ada:	23a4      	movs	r3, #164	@ 0xa4
 8005adc:	18fb      	adds	r3, r7, r3
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	2380      	movs	r3, #128	@ 0x80
 8005ae2:	011b      	lsls	r3, r3, #4
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	d013      	beq.n	8005b10 <HAL_UART_IRQHandler+0x1a4>
 8005ae8:	23a0      	movs	r3, #160	@ 0xa0
 8005aea:	18fb      	adds	r3, r7, r3
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	2380      	movs	r3, #128	@ 0x80
 8005af0:	04db      	lsls	r3, r3, #19
 8005af2:	4013      	ands	r3, r2
 8005af4:	d00c      	beq.n	8005b10 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2280      	movs	r2, #128	@ 0x80
 8005afc:	0112      	lsls	r2, r2, #4
 8005afe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2290      	movs	r2, #144	@ 0x90
 8005b04:	589b      	ldr	r3, [r3, r2]
 8005b06:	2220      	movs	r2, #32
 8005b08:	431a      	orrs	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2190      	movs	r1, #144	@ 0x90
 8005b0e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2290      	movs	r2, #144	@ 0x90
 8005b14:	589b      	ldr	r3, [r3, r2]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d100      	bne.n	8005b1c <HAL_UART_IRQHandler+0x1b0>
 8005b1a:	e23d      	b.n	8005f98 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b1c:	23a4      	movs	r3, #164	@ 0xa4
 8005b1e:	18fb      	adds	r3, r7, r3
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2220      	movs	r2, #32
 8005b24:	4013      	ands	r3, r2
 8005b26:	d015      	beq.n	8005b54 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b28:	23a0      	movs	r3, #160	@ 0xa0
 8005b2a:	18fb      	adds	r3, r7, r3
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	4013      	ands	r3, r2
 8005b32:	d106      	bne.n	8005b42 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b34:	239c      	movs	r3, #156	@ 0x9c
 8005b36:	18fb      	adds	r3, r7, r3
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	2380      	movs	r3, #128	@ 0x80
 8005b3c:	055b      	lsls	r3, r3, #21
 8005b3e:	4013      	ands	r3, r2
 8005b40:	d008      	beq.n	8005b54 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d004      	beq.n	8005b54 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	0010      	movs	r0, r2
 8005b52:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2290      	movs	r2, #144	@ 0x90
 8005b58:	589b      	ldr	r3, [r3, r2]
 8005b5a:	2194      	movs	r1, #148	@ 0x94
 8005b5c:	187a      	adds	r2, r7, r1
 8005b5e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	2240      	movs	r2, #64	@ 0x40
 8005b68:	4013      	ands	r3, r2
 8005b6a:	2b40      	cmp	r3, #64	@ 0x40
 8005b6c:	d004      	beq.n	8005b78 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b6e:	187b      	adds	r3, r7, r1
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2228      	movs	r2, #40	@ 0x28
 8005b74:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b76:	d04c      	beq.n	8005c12 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	0018      	movs	r0, r3
 8005b7c:	f000 ff5c 	bl	8006a38 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	2240      	movs	r2, #64	@ 0x40
 8005b88:	4013      	ands	r3, r2
 8005b8a:	2b40      	cmp	r3, #64	@ 0x40
 8005b8c:	d13c      	bne.n	8005c08 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b8e:	f3ef 8310 	mrs	r3, PRIMASK
 8005b92:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8005b94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b96:	2090      	movs	r0, #144	@ 0x90
 8005b98:	183a      	adds	r2, r7, r0
 8005b9a:	6013      	str	r3, [r2, #0]
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ba2:	f383 8810 	msr	PRIMASK, r3
}
 8005ba6:	46c0      	nop			@ (mov r8, r8)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2140      	movs	r1, #64	@ 0x40
 8005bb4:	438a      	bics	r2, r1
 8005bb6:	609a      	str	r2, [r3, #8]
 8005bb8:	183b      	adds	r3, r7, r0
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bbe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bc0:	f383 8810 	msr	PRIMASK, r3
}
 8005bc4:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2280      	movs	r2, #128	@ 0x80
 8005bca:	589b      	ldr	r3, [r3, r2]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d016      	beq.n	8005bfe <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2280      	movs	r2, #128	@ 0x80
 8005bd4:	589b      	ldr	r3, [r3, r2]
 8005bd6:	4a17      	ldr	r2, [pc, #92]	@ (8005c34 <HAL_UART_IRQHandler+0x2c8>)
 8005bd8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2280      	movs	r2, #128	@ 0x80
 8005bde:	589b      	ldr	r3, [r3, r2]
 8005be0:	0018      	movs	r0, r3
 8005be2:	f7fe fccf 	bl	8004584 <HAL_DMA_Abort_IT>
 8005be6:	1e03      	subs	r3, r0, #0
 8005be8:	d01c      	beq.n	8005c24 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2280      	movs	r2, #128	@ 0x80
 8005bee:	589b      	ldr	r3, [r3, r2]
 8005bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	2180      	movs	r1, #128	@ 0x80
 8005bf6:	5852      	ldr	r2, [r2, r1]
 8005bf8:	0010      	movs	r0, r2
 8005bfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bfc:	e012      	b.n	8005c24 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	0018      	movs	r0, r3
 8005c02:	f000 f9e1 	bl	8005fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c06:	e00d      	b.n	8005c24 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	0018      	movs	r0, r3
 8005c0c:	f000 f9dc 	bl	8005fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c10:	e008      	b.n	8005c24 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	0018      	movs	r0, r3
 8005c16:	f000 f9d7 	bl	8005fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2290      	movs	r2, #144	@ 0x90
 8005c1e:	2100      	movs	r1, #0
 8005c20:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005c22:	e1b9      	b.n	8005f98 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c24:	46c0      	nop			@ (mov r8, r8)
    return;
 8005c26:	e1b7      	b.n	8005f98 <HAL_UART_IRQHandler+0x62c>
 8005c28:	0000080f 	.word	0x0000080f
 8005c2c:	10000001 	.word	0x10000001
 8005c30:	04000120 	.word	0x04000120
 8005c34:	08006b05 	.word	0x08006b05

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d000      	beq.n	8005c42 <HAL_UART_IRQHandler+0x2d6>
 8005c40:	e13e      	b.n	8005ec0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c42:	23a4      	movs	r3, #164	@ 0xa4
 8005c44:	18fb      	adds	r3, r7, r3
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2210      	movs	r2, #16
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	d100      	bne.n	8005c50 <HAL_UART_IRQHandler+0x2e4>
 8005c4e:	e137      	b.n	8005ec0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005c50:	23a0      	movs	r3, #160	@ 0xa0
 8005c52:	18fb      	adds	r3, r7, r3
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2210      	movs	r2, #16
 8005c58:	4013      	ands	r3, r2
 8005c5a:	d100      	bne.n	8005c5e <HAL_UART_IRQHandler+0x2f2>
 8005c5c:	e130      	b.n	8005ec0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2210      	movs	r2, #16
 8005c64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	2240      	movs	r2, #64	@ 0x40
 8005c6e:	4013      	ands	r3, r2
 8005c70:	2b40      	cmp	r3, #64	@ 0x40
 8005c72:	d000      	beq.n	8005c76 <HAL_UART_IRQHandler+0x30a>
 8005c74:	e0a4      	b.n	8005dc0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2280      	movs	r2, #128	@ 0x80
 8005c7a:	589b      	ldr	r3, [r3, r2]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685a      	ldr	r2, [r3, #4]
 8005c80:	217e      	movs	r1, #126	@ 0x7e
 8005c82:	187b      	adds	r3, r7, r1
 8005c84:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005c86:	187b      	adds	r3, r7, r1
 8005c88:	881b      	ldrh	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d100      	bne.n	8005c90 <HAL_UART_IRQHandler+0x324>
 8005c8e:	e185      	b.n	8005f9c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	225c      	movs	r2, #92	@ 0x5c
 8005c94:	5a9b      	ldrh	r3, [r3, r2]
 8005c96:	187a      	adds	r2, r7, r1
 8005c98:	8812      	ldrh	r2, [r2, #0]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d300      	bcc.n	8005ca0 <HAL_UART_IRQHandler+0x334>
 8005c9e:	e17d      	b.n	8005f9c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	187a      	adds	r2, r7, r1
 8005ca4:	215e      	movs	r1, #94	@ 0x5e
 8005ca6:	8812      	ldrh	r2, [r2, #0]
 8005ca8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2280      	movs	r2, #128	@ 0x80
 8005cae:	589b      	ldr	r3, [r3, r2]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	d170      	bne.n	8005d9c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cba:	f3ef 8310 	mrs	r3, PRIMASK
 8005cbe:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cc2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cca:	f383 8810 	msr	PRIMASK, r3
}
 8005cce:	46c0      	nop			@ (mov r8, r8)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	49b4      	ldr	r1, [pc, #720]	@ (8005fac <HAL_UART_IRQHandler+0x640>)
 8005cdc:	400a      	ands	r2, r1
 8005cde:	601a      	str	r2, [r3, #0]
 8005ce0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce6:	f383 8810 	msr	PRIMASK, r3
}
 8005cea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cec:	f3ef 8310 	mrs	r3, PRIMASK
 8005cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8005cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf4:	677b      	str	r3, [r7, #116]	@ 0x74
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cfc:	f383 8810 	msr	PRIMASK, r3
}
 8005d00:	46c0      	nop			@ (mov r8, r8)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2101      	movs	r1, #1
 8005d0e:	438a      	bics	r2, r1
 8005d10:	609a      	str	r2, [r3, #8]
 8005d12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d14:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d18:	f383 8810 	msr	PRIMASK, r3
}
 8005d1c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d1e:	f3ef 8310 	mrs	r3, PRIMASK
 8005d22:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005d24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d26:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d28:	2301      	movs	r3, #1
 8005d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d2e:	f383 8810 	msr	PRIMASK, r3
}
 8005d32:	46c0      	nop			@ (mov r8, r8)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	689a      	ldr	r2, [r3, #8]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2140      	movs	r1, #64	@ 0x40
 8005d40:	438a      	bics	r2, r1
 8005d42:	609a      	str	r2, [r3, #8]
 8005d44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d46:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d4a:	f383 8810 	msr	PRIMASK, r3
}
 8005d4e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	228c      	movs	r2, #140	@ 0x8c
 8005d54:	2120      	movs	r1, #32
 8005d56:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d5e:	f3ef 8310 	mrs	r3, PRIMASK
 8005d62:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8005d64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d68:	2301      	movs	r3, #1
 8005d6a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d6e:	f383 8810 	msr	PRIMASK, r3
}
 8005d72:	46c0      	nop			@ (mov r8, r8)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2110      	movs	r1, #16
 8005d80:	438a      	bics	r2, r1
 8005d82:	601a      	str	r2, [r3, #0]
 8005d84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d8a:	f383 8810 	msr	PRIMASK, r3
}
 8005d8e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2280      	movs	r2, #128	@ 0x80
 8005d94:	589b      	ldr	r3, [r3, r2]
 8005d96:	0018      	movs	r0, r3
 8005d98:	f7fe fb94 	bl	80044c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	225c      	movs	r2, #92	@ 0x5c
 8005da6:	5a9a      	ldrh	r2, [r3, r2]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	215e      	movs	r1, #94	@ 0x5e
 8005dac:	5a5b      	ldrh	r3, [r3, r1]
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	0011      	movs	r1, r2
 8005db8:	0018      	movs	r0, r3
 8005dba:	f000 f90d 	bl	8005fd8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005dbe:	e0ed      	b.n	8005f9c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	225c      	movs	r2, #92	@ 0x5c
 8005dc4:	5a99      	ldrh	r1, [r3, r2]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	225e      	movs	r2, #94	@ 0x5e
 8005dca:	5a9b      	ldrh	r3, [r3, r2]
 8005dcc:	b29a      	uxth	r2, r3
 8005dce:	208e      	movs	r0, #142	@ 0x8e
 8005dd0:	183b      	adds	r3, r7, r0
 8005dd2:	1a8a      	subs	r2, r1, r2
 8005dd4:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	225e      	movs	r2, #94	@ 0x5e
 8005dda:	5a9b      	ldrh	r3, [r3, r2]
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d100      	bne.n	8005de4 <HAL_UART_IRQHandler+0x478>
 8005de2:	e0dd      	b.n	8005fa0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005de4:	183b      	adds	r3, r7, r0
 8005de6:	881b      	ldrh	r3, [r3, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d100      	bne.n	8005dee <HAL_UART_IRQHandler+0x482>
 8005dec:	e0d8      	b.n	8005fa0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dee:	f3ef 8310 	mrs	r3, PRIMASK
 8005df2:	60fb      	str	r3, [r7, #12]
  return(result);
 8005df4:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005df6:	2488      	movs	r4, #136	@ 0x88
 8005df8:	193a      	adds	r2, r7, r4
 8005dfa:	6013      	str	r3, [r2, #0]
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	f383 8810 	msr	PRIMASK, r3
}
 8005e06:	46c0      	nop			@ (mov r8, r8)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4967      	ldr	r1, [pc, #412]	@ (8005fb0 <HAL_UART_IRQHandler+0x644>)
 8005e14:	400a      	ands	r2, r1
 8005e16:	601a      	str	r2, [r3, #0]
 8005e18:	193b      	adds	r3, r7, r4
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	f383 8810 	msr	PRIMASK, r3
}
 8005e24:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e26:	f3ef 8310 	mrs	r3, PRIMASK
 8005e2a:	61bb      	str	r3, [r7, #24]
  return(result);
 8005e2c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e2e:	2484      	movs	r4, #132	@ 0x84
 8005e30:	193a      	adds	r2, r7, r4
 8005e32:	6013      	str	r3, [r2, #0]
 8005e34:	2301      	movs	r3, #1
 8005e36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	f383 8810 	msr	PRIMASK, r3
}
 8005e3e:	46c0      	nop			@ (mov r8, r8)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	495a      	ldr	r1, [pc, #360]	@ (8005fb4 <HAL_UART_IRQHandler+0x648>)
 8005e4c:	400a      	ands	r2, r1
 8005e4e:	609a      	str	r2, [r3, #8]
 8005e50:	193b      	adds	r3, r7, r4
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	f383 8810 	msr	PRIMASK, r3
}
 8005e5c:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	228c      	movs	r2, #140	@ 0x8c
 8005e62:	2120      	movs	r1, #32
 8005e64:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e72:	f3ef 8310 	mrs	r3, PRIMASK
 8005e76:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e7a:	2480      	movs	r4, #128	@ 0x80
 8005e7c:	193a      	adds	r2, r7, r4
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	2301      	movs	r3, #1
 8005e82:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e86:	f383 8810 	msr	PRIMASK, r3
}
 8005e8a:	46c0      	nop			@ (mov r8, r8)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2110      	movs	r1, #16
 8005e98:	438a      	bics	r2, r1
 8005e9a:	601a      	str	r2, [r3, #0]
 8005e9c:	193b      	adds	r3, r7, r4
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea4:	f383 8810 	msr	PRIMASK, r3
}
 8005ea8:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2202      	movs	r2, #2
 8005eae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005eb0:	183b      	adds	r3, r7, r0
 8005eb2:	881a      	ldrh	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	0011      	movs	r1, r2
 8005eb8:	0018      	movs	r0, r3
 8005eba:	f000 f88d 	bl	8005fd8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ebe:	e06f      	b.n	8005fa0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ec0:	23a4      	movs	r3, #164	@ 0xa4
 8005ec2:	18fb      	adds	r3, r7, r3
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	2380      	movs	r3, #128	@ 0x80
 8005ec8:	035b      	lsls	r3, r3, #13
 8005eca:	4013      	ands	r3, r2
 8005ecc:	d010      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x584>
 8005ece:	239c      	movs	r3, #156	@ 0x9c
 8005ed0:	18fb      	adds	r3, r7, r3
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	2380      	movs	r3, #128	@ 0x80
 8005ed6:	03db      	lsls	r3, r3, #15
 8005ed8:	4013      	ands	r3, r2
 8005eda:	d009      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2280      	movs	r2, #128	@ 0x80
 8005ee2:	0352      	lsls	r2, r2, #13
 8005ee4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	0018      	movs	r0, r3
 8005eea:	f000 fe4e 	bl	8006b8a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005eee:	e05a      	b.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005ef0:	23a4      	movs	r3, #164	@ 0xa4
 8005ef2:	18fb      	adds	r3, r7, r3
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2280      	movs	r2, #128	@ 0x80
 8005ef8:	4013      	ands	r3, r2
 8005efa:	d016      	beq.n	8005f2a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005efc:	23a0      	movs	r3, #160	@ 0xa0
 8005efe:	18fb      	adds	r3, r7, r3
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2280      	movs	r2, #128	@ 0x80
 8005f04:	4013      	ands	r3, r2
 8005f06:	d106      	bne.n	8005f16 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005f08:	239c      	movs	r3, #156	@ 0x9c
 8005f0a:	18fb      	adds	r3, r7, r3
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	2380      	movs	r3, #128	@ 0x80
 8005f10:	041b      	lsls	r3, r3, #16
 8005f12:	4013      	ands	r3, r2
 8005f14:	d009      	beq.n	8005f2a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d042      	beq.n	8005fa4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	0010      	movs	r0, r2
 8005f26:	4798      	blx	r3
    }
    return;
 8005f28:	e03c      	b.n	8005fa4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f2a:	23a4      	movs	r3, #164	@ 0xa4
 8005f2c:	18fb      	adds	r3, r7, r3
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2240      	movs	r2, #64	@ 0x40
 8005f32:	4013      	ands	r3, r2
 8005f34:	d00a      	beq.n	8005f4c <HAL_UART_IRQHandler+0x5e0>
 8005f36:	23a0      	movs	r3, #160	@ 0xa0
 8005f38:	18fb      	adds	r3, r7, r3
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2240      	movs	r2, #64	@ 0x40
 8005f3e:	4013      	ands	r3, r2
 8005f40:	d004      	beq.n	8005f4c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	0018      	movs	r0, r3
 8005f46:	f000 fdf4 	bl	8006b32 <UART_EndTransmit_IT>
    return;
 8005f4a:	e02c      	b.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005f4c:	23a4      	movs	r3, #164	@ 0xa4
 8005f4e:	18fb      	adds	r3, r7, r3
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	2380      	movs	r3, #128	@ 0x80
 8005f54:	041b      	lsls	r3, r3, #16
 8005f56:	4013      	ands	r3, r2
 8005f58:	d00b      	beq.n	8005f72 <HAL_UART_IRQHandler+0x606>
 8005f5a:	23a0      	movs	r3, #160	@ 0xa0
 8005f5c:	18fb      	adds	r3, r7, r3
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	2380      	movs	r3, #128	@ 0x80
 8005f62:	05db      	lsls	r3, r3, #23
 8005f64:	4013      	ands	r3, r2
 8005f66:	d004      	beq.n	8005f72 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	0018      	movs	r0, r3
 8005f6c:	f000 fe1d 	bl	8006baa <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f70:	e019      	b.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005f72:	23a4      	movs	r3, #164	@ 0xa4
 8005f74:	18fb      	adds	r3, r7, r3
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	2380      	movs	r3, #128	@ 0x80
 8005f7a:	045b      	lsls	r3, r3, #17
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	d012      	beq.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
 8005f80:	23a0      	movs	r3, #160	@ 0xa0
 8005f82:	18fb      	adds	r3, r7, r3
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	da0d      	bge.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	0018      	movs	r0, r3
 8005f8e:	f000 fe04 	bl	8006b9a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f92:	e008      	b.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
      return;
 8005f94:	46c0      	nop			@ (mov r8, r8)
 8005f96:	e006      	b.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
    return;
 8005f98:	46c0      	nop			@ (mov r8, r8)
 8005f9a:	e004      	b.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
      return;
 8005f9c:	46c0      	nop			@ (mov r8, r8)
 8005f9e:	e002      	b.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
      return;
 8005fa0:	46c0      	nop			@ (mov r8, r8)
 8005fa2:	e000      	b.n	8005fa6 <HAL_UART_IRQHandler+0x63a>
    return;
 8005fa4:	46c0      	nop			@ (mov r8, r8)
  }
}
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	b02a      	add	sp, #168	@ 0xa8
 8005faa:	bdb0      	pop	{r4, r5, r7, pc}
 8005fac:	fffffeff 	.word	0xfffffeff
 8005fb0:	fffffedf 	.word	0xfffffedf
 8005fb4:	effffffe 	.word	0xeffffffe

08005fb8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b082      	sub	sp, #8
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005fc0:	46c0      	nop			@ (mov r8, r8)
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	b002      	add	sp, #8
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fd0:	46c0      	nop			@ (mov r8, r8)
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	b002      	add	sp, #8
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	000a      	movs	r2, r1
 8005fe2:	1cbb      	adds	r3, r7, #2
 8005fe4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fe6:	46c0      	nop			@ (mov r8, r8)
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	b002      	add	sp, #8
 8005fec:	bd80      	pop	{r7, pc}
	...

08005ff0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ff0:	b5b0      	push	{r4, r5, r7, lr}
 8005ff2:	b090      	sub	sp, #64	@ 0x40
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ff8:	231a      	movs	r3, #26
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	189b      	adds	r3, r3, r2
 8005ffe:	19db      	adds	r3, r3, r7
 8006000:	2200      	movs	r2, #0
 8006002:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006006:	689a      	ldr	r2, [r3, #8]
 8006008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	431a      	orrs	r2, r3
 800600e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	431a      	orrs	r2, r3
 8006014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	4313      	orrs	r3, r2
 800601a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800601c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4ac1      	ldr	r2, [pc, #772]	@ (8006328 <UART_SetConfig+0x338>)
 8006024:	4013      	ands	r3, r2
 8006026:	0019      	movs	r1, r3
 8006028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800602e:	430b      	orrs	r3, r1
 8006030:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	4abc      	ldr	r2, [pc, #752]	@ (800632c <UART_SetConfig+0x33c>)
 800603a:	4013      	ands	r3, r2
 800603c:	0018      	movs	r0, r3
 800603e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006040:	68d9      	ldr	r1, [r3, #12]
 8006042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	0003      	movs	r3, r0
 8006048:	430b      	orrs	r3, r1
 800604a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800604c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4ab6      	ldr	r2, [pc, #728]	@ (8006330 <UART_SetConfig+0x340>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d009      	beq.n	8006070 <UART_SetConfig+0x80>
 800605c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4ab4      	ldr	r2, [pc, #720]	@ (8006334 <UART_SetConfig+0x344>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d004      	beq.n	8006070 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006068:	6a1b      	ldr	r3, [r3, #32]
 800606a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800606c:	4313      	orrs	r3, r2
 800606e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	4ab0      	ldr	r2, [pc, #704]	@ (8006338 <UART_SetConfig+0x348>)
 8006078:	4013      	ands	r3, r2
 800607a:	0019      	movs	r1, r3
 800607c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006082:	430b      	orrs	r3, r1
 8006084:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800608c:	220f      	movs	r2, #15
 800608e:	4393      	bics	r3, r2
 8006090:	0018      	movs	r0, r3
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	0003      	movs	r3, r0
 800609c:	430b      	orrs	r3, r1
 800609e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4aa5      	ldr	r2, [pc, #660]	@ (800633c <UART_SetConfig+0x34c>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d131      	bne.n	800610e <UART_SetConfig+0x11e>
 80060aa:	4ba5      	ldr	r3, [pc, #660]	@ (8006340 <UART_SetConfig+0x350>)
 80060ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ae:	2203      	movs	r2, #3
 80060b0:	4013      	ands	r3, r2
 80060b2:	2b03      	cmp	r3, #3
 80060b4:	d01d      	beq.n	80060f2 <UART_SetConfig+0x102>
 80060b6:	d823      	bhi.n	8006100 <UART_SetConfig+0x110>
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d00c      	beq.n	80060d6 <UART_SetConfig+0xe6>
 80060bc:	d820      	bhi.n	8006100 <UART_SetConfig+0x110>
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d002      	beq.n	80060c8 <UART_SetConfig+0xd8>
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d00e      	beq.n	80060e4 <UART_SetConfig+0xf4>
 80060c6:	e01b      	b.n	8006100 <UART_SetConfig+0x110>
 80060c8:	231b      	movs	r3, #27
 80060ca:	2220      	movs	r2, #32
 80060cc:	189b      	adds	r3, r3, r2
 80060ce:	19db      	adds	r3, r3, r7
 80060d0:	2200      	movs	r2, #0
 80060d2:	701a      	strb	r2, [r3, #0]
 80060d4:	e154      	b.n	8006380 <UART_SetConfig+0x390>
 80060d6:	231b      	movs	r3, #27
 80060d8:	2220      	movs	r2, #32
 80060da:	189b      	adds	r3, r3, r2
 80060dc:	19db      	adds	r3, r3, r7
 80060de:	2202      	movs	r2, #2
 80060e0:	701a      	strb	r2, [r3, #0]
 80060e2:	e14d      	b.n	8006380 <UART_SetConfig+0x390>
 80060e4:	231b      	movs	r3, #27
 80060e6:	2220      	movs	r2, #32
 80060e8:	189b      	adds	r3, r3, r2
 80060ea:	19db      	adds	r3, r3, r7
 80060ec:	2204      	movs	r2, #4
 80060ee:	701a      	strb	r2, [r3, #0]
 80060f0:	e146      	b.n	8006380 <UART_SetConfig+0x390>
 80060f2:	231b      	movs	r3, #27
 80060f4:	2220      	movs	r2, #32
 80060f6:	189b      	adds	r3, r3, r2
 80060f8:	19db      	adds	r3, r3, r7
 80060fa:	2208      	movs	r2, #8
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	e13f      	b.n	8006380 <UART_SetConfig+0x390>
 8006100:	231b      	movs	r3, #27
 8006102:	2220      	movs	r2, #32
 8006104:	189b      	adds	r3, r3, r2
 8006106:	19db      	adds	r3, r3, r7
 8006108:	2210      	movs	r2, #16
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	e138      	b.n	8006380 <UART_SetConfig+0x390>
 800610e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a8c      	ldr	r2, [pc, #560]	@ (8006344 <UART_SetConfig+0x354>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d131      	bne.n	800617c <UART_SetConfig+0x18c>
 8006118:	4b89      	ldr	r3, [pc, #548]	@ (8006340 <UART_SetConfig+0x350>)
 800611a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800611c:	220c      	movs	r2, #12
 800611e:	4013      	ands	r3, r2
 8006120:	2b0c      	cmp	r3, #12
 8006122:	d01d      	beq.n	8006160 <UART_SetConfig+0x170>
 8006124:	d823      	bhi.n	800616e <UART_SetConfig+0x17e>
 8006126:	2b08      	cmp	r3, #8
 8006128:	d00c      	beq.n	8006144 <UART_SetConfig+0x154>
 800612a:	d820      	bhi.n	800616e <UART_SetConfig+0x17e>
 800612c:	2b00      	cmp	r3, #0
 800612e:	d002      	beq.n	8006136 <UART_SetConfig+0x146>
 8006130:	2b04      	cmp	r3, #4
 8006132:	d00e      	beq.n	8006152 <UART_SetConfig+0x162>
 8006134:	e01b      	b.n	800616e <UART_SetConfig+0x17e>
 8006136:	231b      	movs	r3, #27
 8006138:	2220      	movs	r2, #32
 800613a:	189b      	adds	r3, r3, r2
 800613c:	19db      	adds	r3, r3, r7
 800613e:	2200      	movs	r2, #0
 8006140:	701a      	strb	r2, [r3, #0]
 8006142:	e11d      	b.n	8006380 <UART_SetConfig+0x390>
 8006144:	231b      	movs	r3, #27
 8006146:	2220      	movs	r2, #32
 8006148:	189b      	adds	r3, r3, r2
 800614a:	19db      	adds	r3, r3, r7
 800614c:	2202      	movs	r2, #2
 800614e:	701a      	strb	r2, [r3, #0]
 8006150:	e116      	b.n	8006380 <UART_SetConfig+0x390>
 8006152:	231b      	movs	r3, #27
 8006154:	2220      	movs	r2, #32
 8006156:	189b      	adds	r3, r3, r2
 8006158:	19db      	adds	r3, r3, r7
 800615a:	2204      	movs	r2, #4
 800615c:	701a      	strb	r2, [r3, #0]
 800615e:	e10f      	b.n	8006380 <UART_SetConfig+0x390>
 8006160:	231b      	movs	r3, #27
 8006162:	2220      	movs	r2, #32
 8006164:	189b      	adds	r3, r3, r2
 8006166:	19db      	adds	r3, r3, r7
 8006168:	2208      	movs	r2, #8
 800616a:	701a      	strb	r2, [r3, #0]
 800616c:	e108      	b.n	8006380 <UART_SetConfig+0x390>
 800616e:	231b      	movs	r3, #27
 8006170:	2220      	movs	r2, #32
 8006172:	189b      	adds	r3, r3, r2
 8006174:	19db      	adds	r3, r3, r7
 8006176:	2210      	movs	r2, #16
 8006178:	701a      	strb	r2, [r3, #0]
 800617a:	e101      	b.n	8006380 <UART_SetConfig+0x390>
 800617c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a71      	ldr	r2, [pc, #452]	@ (8006348 <UART_SetConfig+0x358>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d131      	bne.n	80061ea <UART_SetConfig+0x1fa>
 8006186:	4b6e      	ldr	r3, [pc, #440]	@ (8006340 <UART_SetConfig+0x350>)
 8006188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800618a:	2230      	movs	r2, #48	@ 0x30
 800618c:	4013      	ands	r3, r2
 800618e:	2b30      	cmp	r3, #48	@ 0x30
 8006190:	d01d      	beq.n	80061ce <UART_SetConfig+0x1de>
 8006192:	d823      	bhi.n	80061dc <UART_SetConfig+0x1ec>
 8006194:	2b20      	cmp	r3, #32
 8006196:	d00c      	beq.n	80061b2 <UART_SetConfig+0x1c2>
 8006198:	d820      	bhi.n	80061dc <UART_SetConfig+0x1ec>
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <UART_SetConfig+0x1b4>
 800619e:	2b10      	cmp	r3, #16
 80061a0:	d00e      	beq.n	80061c0 <UART_SetConfig+0x1d0>
 80061a2:	e01b      	b.n	80061dc <UART_SetConfig+0x1ec>
 80061a4:	231b      	movs	r3, #27
 80061a6:	2220      	movs	r2, #32
 80061a8:	189b      	adds	r3, r3, r2
 80061aa:	19db      	adds	r3, r3, r7
 80061ac:	2200      	movs	r2, #0
 80061ae:	701a      	strb	r2, [r3, #0]
 80061b0:	e0e6      	b.n	8006380 <UART_SetConfig+0x390>
 80061b2:	231b      	movs	r3, #27
 80061b4:	2220      	movs	r2, #32
 80061b6:	189b      	adds	r3, r3, r2
 80061b8:	19db      	adds	r3, r3, r7
 80061ba:	2202      	movs	r2, #2
 80061bc:	701a      	strb	r2, [r3, #0]
 80061be:	e0df      	b.n	8006380 <UART_SetConfig+0x390>
 80061c0:	231b      	movs	r3, #27
 80061c2:	2220      	movs	r2, #32
 80061c4:	189b      	adds	r3, r3, r2
 80061c6:	19db      	adds	r3, r3, r7
 80061c8:	2204      	movs	r2, #4
 80061ca:	701a      	strb	r2, [r3, #0]
 80061cc:	e0d8      	b.n	8006380 <UART_SetConfig+0x390>
 80061ce:	231b      	movs	r3, #27
 80061d0:	2220      	movs	r2, #32
 80061d2:	189b      	adds	r3, r3, r2
 80061d4:	19db      	adds	r3, r3, r7
 80061d6:	2208      	movs	r2, #8
 80061d8:	701a      	strb	r2, [r3, #0]
 80061da:	e0d1      	b.n	8006380 <UART_SetConfig+0x390>
 80061dc:	231b      	movs	r3, #27
 80061de:	2220      	movs	r2, #32
 80061e0:	189b      	adds	r3, r3, r2
 80061e2:	19db      	adds	r3, r3, r7
 80061e4:	2210      	movs	r2, #16
 80061e6:	701a      	strb	r2, [r3, #0]
 80061e8:	e0ca      	b.n	8006380 <UART_SetConfig+0x390>
 80061ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a57      	ldr	r2, [pc, #348]	@ (800634c <UART_SetConfig+0x35c>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d106      	bne.n	8006202 <UART_SetConfig+0x212>
 80061f4:	231b      	movs	r3, #27
 80061f6:	2220      	movs	r2, #32
 80061f8:	189b      	adds	r3, r3, r2
 80061fa:	19db      	adds	r3, r3, r7
 80061fc:	2200      	movs	r2, #0
 80061fe:	701a      	strb	r2, [r3, #0]
 8006200:	e0be      	b.n	8006380 <UART_SetConfig+0x390>
 8006202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a52      	ldr	r2, [pc, #328]	@ (8006350 <UART_SetConfig+0x360>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d106      	bne.n	800621a <UART_SetConfig+0x22a>
 800620c:	231b      	movs	r3, #27
 800620e:	2220      	movs	r2, #32
 8006210:	189b      	adds	r3, r3, r2
 8006212:	19db      	adds	r3, r3, r7
 8006214:	2200      	movs	r2, #0
 8006216:	701a      	strb	r2, [r3, #0]
 8006218:	e0b2      	b.n	8006380 <UART_SetConfig+0x390>
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a4d      	ldr	r2, [pc, #308]	@ (8006354 <UART_SetConfig+0x364>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d106      	bne.n	8006232 <UART_SetConfig+0x242>
 8006224:	231b      	movs	r3, #27
 8006226:	2220      	movs	r2, #32
 8006228:	189b      	adds	r3, r3, r2
 800622a:	19db      	adds	r3, r3, r7
 800622c:	2200      	movs	r2, #0
 800622e:	701a      	strb	r2, [r3, #0]
 8006230:	e0a6      	b.n	8006380 <UART_SetConfig+0x390>
 8006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a3e      	ldr	r2, [pc, #248]	@ (8006330 <UART_SetConfig+0x340>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d13e      	bne.n	80062ba <UART_SetConfig+0x2ca>
 800623c:	4b40      	ldr	r3, [pc, #256]	@ (8006340 <UART_SetConfig+0x350>)
 800623e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006240:	23c0      	movs	r3, #192	@ 0xc0
 8006242:	011b      	lsls	r3, r3, #4
 8006244:	4013      	ands	r3, r2
 8006246:	22c0      	movs	r2, #192	@ 0xc0
 8006248:	0112      	lsls	r2, r2, #4
 800624a:	4293      	cmp	r3, r2
 800624c:	d027      	beq.n	800629e <UART_SetConfig+0x2ae>
 800624e:	22c0      	movs	r2, #192	@ 0xc0
 8006250:	0112      	lsls	r2, r2, #4
 8006252:	4293      	cmp	r3, r2
 8006254:	d82a      	bhi.n	80062ac <UART_SetConfig+0x2bc>
 8006256:	2280      	movs	r2, #128	@ 0x80
 8006258:	0112      	lsls	r2, r2, #4
 800625a:	4293      	cmp	r3, r2
 800625c:	d011      	beq.n	8006282 <UART_SetConfig+0x292>
 800625e:	2280      	movs	r2, #128	@ 0x80
 8006260:	0112      	lsls	r2, r2, #4
 8006262:	4293      	cmp	r3, r2
 8006264:	d822      	bhi.n	80062ac <UART_SetConfig+0x2bc>
 8006266:	2b00      	cmp	r3, #0
 8006268:	d004      	beq.n	8006274 <UART_SetConfig+0x284>
 800626a:	2280      	movs	r2, #128	@ 0x80
 800626c:	00d2      	lsls	r2, r2, #3
 800626e:	4293      	cmp	r3, r2
 8006270:	d00e      	beq.n	8006290 <UART_SetConfig+0x2a0>
 8006272:	e01b      	b.n	80062ac <UART_SetConfig+0x2bc>
 8006274:	231b      	movs	r3, #27
 8006276:	2220      	movs	r2, #32
 8006278:	189b      	adds	r3, r3, r2
 800627a:	19db      	adds	r3, r3, r7
 800627c:	2200      	movs	r2, #0
 800627e:	701a      	strb	r2, [r3, #0]
 8006280:	e07e      	b.n	8006380 <UART_SetConfig+0x390>
 8006282:	231b      	movs	r3, #27
 8006284:	2220      	movs	r2, #32
 8006286:	189b      	adds	r3, r3, r2
 8006288:	19db      	adds	r3, r3, r7
 800628a:	2202      	movs	r2, #2
 800628c:	701a      	strb	r2, [r3, #0]
 800628e:	e077      	b.n	8006380 <UART_SetConfig+0x390>
 8006290:	231b      	movs	r3, #27
 8006292:	2220      	movs	r2, #32
 8006294:	189b      	adds	r3, r3, r2
 8006296:	19db      	adds	r3, r3, r7
 8006298:	2204      	movs	r2, #4
 800629a:	701a      	strb	r2, [r3, #0]
 800629c:	e070      	b.n	8006380 <UART_SetConfig+0x390>
 800629e:	231b      	movs	r3, #27
 80062a0:	2220      	movs	r2, #32
 80062a2:	189b      	adds	r3, r3, r2
 80062a4:	19db      	adds	r3, r3, r7
 80062a6:	2208      	movs	r2, #8
 80062a8:	701a      	strb	r2, [r3, #0]
 80062aa:	e069      	b.n	8006380 <UART_SetConfig+0x390>
 80062ac:	231b      	movs	r3, #27
 80062ae:	2220      	movs	r2, #32
 80062b0:	189b      	adds	r3, r3, r2
 80062b2:	19db      	adds	r3, r3, r7
 80062b4:	2210      	movs	r2, #16
 80062b6:	701a      	strb	r2, [r3, #0]
 80062b8:	e062      	b.n	8006380 <UART_SetConfig+0x390>
 80062ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a1d      	ldr	r2, [pc, #116]	@ (8006334 <UART_SetConfig+0x344>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d157      	bne.n	8006374 <UART_SetConfig+0x384>
 80062c4:	4b1e      	ldr	r3, [pc, #120]	@ (8006340 <UART_SetConfig+0x350>)
 80062c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062c8:	23c0      	movs	r3, #192	@ 0xc0
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4013      	ands	r3, r2
 80062ce:	22c0      	movs	r2, #192	@ 0xc0
 80062d0:	0092      	lsls	r2, r2, #2
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d040      	beq.n	8006358 <UART_SetConfig+0x368>
 80062d6:	22c0      	movs	r2, #192	@ 0xc0
 80062d8:	0092      	lsls	r2, r2, #2
 80062da:	4293      	cmp	r3, r2
 80062dc:	d843      	bhi.n	8006366 <UART_SetConfig+0x376>
 80062de:	2280      	movs	r2, #128	@ 0x80
 80062e0:	0092      	lsls	r2, r2, #2
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d011      	beq.n	800630a <UART_SetConfig+0x31a>
 80062e6:	2280      	movs	r2, #128	@ 0x80
 80062e8:	0092      	lsls	r2, r2, #2
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d83b      	bhi.n	8006366 <UART_SetConfig+0x376>
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d004      	beq.n	80062fc <UART_SetConfig+0x30c>
 80062f2:	2280      	movs	r2, #128	@ 0x80
 80062f4:	0052      	lsls	r2, r2, #1
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d00e      	beq.n	8006318 <UART_SetConfig+0x328>
 80062fa:	e034      	b.n	8006366 <UART_SetConfig+0x376>
 80062fc:	231b      	movs	r3, #27
 80062fe:	2220      	movs	r2, #32
 8006300:	189b      	adds	r3, r3, r2
 8006302:	19db      	adds	r3, r3, r7
 8006304:	2200      	movs	r2, #0
 8006306:	701a      	strb	r2, [r3, #0]
 8006308:	e03a      	b.n	8006380 <UART_SetConfig+0x390>
 800630a:	231b      	movs	r3, #27
 800630c:	2220      	movs	r2, #32
 800630e:	189b      	adds	r3, r3, r2
 8006310:	19db      	adds	r3, r3, r7
 8006312:	2202      	movs	r2, #2
 8006314:	701a      	strb	r2, [r3, #0]
 8006316:	e033      	b.n	8006380 <UART_SetConfig+0x390>
 8006318:	231b      	movs	r3, #27
 800631a:	2220      	movs	r2, #32
 800631c:	189b      	adds	r3, r3, r2
 800631e:	19db      	adds	r3, r3, r7
 8006320:	2204      	movs	r2, #4
 8006322:	701a      	strb	r2, [r3, #0]
 8006324:	e02c      	b.n	8006380 <UART_SetConfig+0x390>
 8006326:	46c0      	nop			@ (mov r8, r8)
 8006328:	cfff69f3 	.word	0xcfff69f3
 800632c:	ffffcfff 	.word	0xffffcfff
 8006330:	40008000 	.word	0x40008000
 8006334:	40008400 	.word	0x40008400
 8006338:	11fff4ff 	.word	0x11fff4ff
 800633c:	40013800 	.word	0x40013800
 8006340:	40021000 	.word	0x40021000
 8006344:	40004400 	.word	0x40004400
 8006348:	40004800 	.word	0x40004800
 800634c:	40004c00 	.word	0x40004c00
 8006350:	40005000 	.word	0x40005000
 8006354:	40013c00 	.word	0x40013c00
 8006358:	231b      	movs	r3, #27
 800635a:	2220      	movs	r2, #32
 800635c:	189b      	adds	r3, r3, r2
 800635e:	19db      	adds	r3, r3, r7
 8006360:	2208      	movs	r2, #8
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e00c      	b.n	8006380 <UART_SetConfig+0x390>
 8006366:	231b      	movs	r3, #27
 8006368:	2220      	movs	r2, #32
 800636a:	189b      	adds	r3, r3, r2
 800636c:	19db      	adds	r3, r3, r7
 800636e:	2210      	movs	r2, #16
 8006370:	701a      	strb	r2, [r3, #0]
 8006372:	e005      	b.n	8006380 <UART_SetConfig+0x390>
 8006374:	231b      	movs	r3, #27
 8006376:	2220      	movs	r2, #32
 8006378:	189b      	adds	r3, r3, r2
 800637a:	19db      	adds	r3, r3, r7
 800637c:	2210      	movs	r2, #16
 800637e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4ac1      	ldr	r2, [pc, #772]	@ (800668c <UART_SetConfig+0x69c>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d005      	beq.n	8006396 <UART_SetConfig+0x3a6>
 800638a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4ac0      	ldr	r2, [pc, #768]	@ (8006690 <UART_SetConfig+0x6a0>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d000      	beq.n	8006396 <UART_SetConfig+0x3a6>
 8006394:	e093      	b.n	80064be <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006396:	231b      	movs	r3, #27
 8006398:	2220      	movs	r2, #32
 800639a:	189b      	adds	r3, r3, r2
 800639c:	19db      	adds	r3, r3, r7
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	2b08      	cmp	r3, #8
 80063a2:	d015      	beq.n	80063d0 <UART_SetConfig+0x3e0>
 80063a4:	dc18      	bgt.n	80063d8 <UART_SetConfig+0x3e8>
 80063a6:	2b04      	cmp	r3, #4
 80063a8:	d00d      	beq.n	80063c6 <UART_SetConfig+0x3d6>
 80063aa:	dc15      	bgt.n	80063d8 <UART_SetConfig+0x3e8>
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d002      	beq.n	80063b6 <UART_SetConfig+0x3c6>
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d005      	beq.n	80063c0 <UART_SetConfig+0x3d0>
 80063b4:	e010      	b.n	80063d8 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063b6:	f7ff f831 	bl	800541c <HAL_RCC_GetPCLK1Freq>
 80063ba:	0003      	movs	r3, r0
 80063bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063be:	e014      	b.n	80063ea <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063c0:	4bb4      	ldr	r3, [pc, #720]	@ (8006694 <UART_SetConfig+0x6a4>)
 80063c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063c4:	e011      	b.n	80063ea <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063c6:	f7fe ff9d 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 80063ca:	0003      	movs	r3, r0
 80063cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063ce:	e00c      	b.n	80063ea <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063d0:	2380      	movs	r3, #128	@ 0x80
 80063d2:	021b      	lsls	r3, r3, #8
 80063d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063d6:	e008      	b.n	80063ea <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80063d8:	2300      	movs	r3, #0
 80063da:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80063dc:	231a      	movs	r3, #26
 80063de:	2220      	movs	r2, #32
 80063e0:	189b      	adds	r3, r3, r2
 80063e2:	19db      	adds	r3, r3, r7
 80063e4:	2201      	movs	r2, #1
 80063e6:	701a      	strb	r2, [r3, #0]
        break;
 80063e8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d100      	bne.n	80063f2 <UART_SetConfig+0x402>
 80063f0:	e135      	b.n	800665e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80063f6:	4ba8      	ldr	r3, [pc, #672]	@ (8006698 <UART_SetConfig+0x6a8>)
 80063f8:	0052      	lsls	r2, r2, #1
 80063fa:	5ad3      	ldrh	r3, [r2, r3]
 80063fc:	0019      	movs	r1, r3
 80063fe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006400:	f7f9 fe9c 	bl	800013c <__udivsi3>
 8006404:	0003      	movs	r3, r0
 8006406:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640a:	685a      	ldr	r2, [r3, #4]
 800640c:	0013      	movs	r3, r2
 800640e:	005b      	lsls	r3, r3, #1
 8006410:	189b      	adds	r3, r3, r2
 8006412:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006414:	429a      	cmp	r2, r3
 8006416:	d305      	bcc.n	8006424 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800641e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006420:	429a      	cmp	r2, r3
 8006422:	d906      	bls.n	8006432 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006424:	231a      	movs	r3, #26
 8006426:	2220      	movs	r2, #32
 8006428:	189b      	adds	r3, r3, r2
 800642a:	19db      	adds	r3, r3, r7
 800642c:	2201      	movs	r2, #1
 800642e:	701a      	strb	r2, [r3, #0]
 8006430:	e044      	b.n	80064bc <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006434:	61bb      	str	r3, [r7, #24]
 8006436:	2300      	movs	r3, #0
 8006438:	61fb      	str	r3, [r7, #28]
 800643a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800643e:	4b96      	ldr	r3, [pc, #600]	@ (8006698 <UART_SetConfig+0x6a8>)
 8006440:	0052      	lsls	r2, r2, #1
 8006442:	5ad3      	ldrh	r3, [r2, r3]
 8006444:	613b      	str	r3, [r7, #16]
 8006446:	2300      	movs	r3, #0
 8006448:	617b      	str	r3, [r7, #20]
 800644a:	693a      	ldr	r2, [r7, #16]
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	69b8      	ldr	r0, [r7, #24]
 8006450:	69f9      	ldr	r1, [r7, #28]
 8006452:	f7fa f827 	bl	80004a4 <__aeabi_uldivmod>
 8006456:	0002      	movs	r2, r0
 8006458:	000b      	movs	r3, r1
 800645a:	0e11      	lsrs	r1, r2, #24
 800645c:	021d      	lsls	r5, r3, #8
 800645e:	430d      	orrs	r5, r1
 8006460:	0214      	lsls	r4, r2, #8
 8006462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	085b      	lsrs	r3, r3, #1
 8006468:	60bb      	str	r3, [r7, #8]
 800646a:	2300      	movs	r3, #0
 800646c:	60fb      	str	r3, [r7, #12]
 800646e:	68b8      	ldr	r0, [r7, #8]
 8006470:	68f9      	ldr	r1, [r7, #12]
 8006472:	1900      	adds	r0, r0, r4
 8006474:	4169      	adcs	r1, r5
 8006476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	603b      	str	r3, [r7, #0]
 800647c:	2300      	movs	r3, #0
 800647e:	607b      	str	r3, [r7, #4]
 8006480:	683a      	ldr	r2, [r7, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f7fa f80e 	bl	80004a4 <__aeabi_uldivmod>
 8006488:	0002      	movs	r2, r0
 800648a:	000b      	movs	r3, r1
 800648c:	0013      	movs	r3, r2
 800648e:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006492:	23c0      	movs	r3, #192	@ 0xc0
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	429a      	cmp	r2, r3
 8006498:	d309      	bcc.n	80064ae <UART_SetConfig+0x4be>
 800649a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800649c:	2380      	movs	r3, #128	@ 0x80
 800649e:	035b      	lsls	r3, r3, #13
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d204      	bcs.n	80064ae <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064aa:	60da      	str	r2, [r3, #12]
 80064ac:	e006      	b.n	80064bc <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80064ae:	231a      	movs	r3, #26
 80064b0:	2220      	movs	r2, #32
 80064b2:	189b      	adds	r3, r3, r2
 80064b4:	19db      	adds	r3, r3, r7
 80064b6:	2201      	movs	r2, #1
 80064b8:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80064ba:	e0d0      	b.n	800665e <UART_SetConfig+0x66e>
 80064bc:	e0cf      	b.n	800665e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c0:	69da      	ldr	r2, [r3, #28]
 80064c2:	2380      	movs	r3, #128	@ 0x80
 80064c4:	021b      	lsls	r3, r3, #8
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d000      	beq.n	80064cc <UART_SetConfig+0x4dc>
 80064ca:	e070      	b.n	80065ae <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80064cc:	231b      	movs	r3, #27
 80064ce:	2220      	movs	r2, #32
 80064d0:	189b      	adds	r3, r3, r2
 80064d2:	19db      	adds	r3, r3, r7
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	2b08      	cmp	r3, #8
 80064d8:	d015      	beq.n	8006506 <UART_SetConfig+0x516>
 80064da:	dc18      	bgt.n	800650e <UART_SetConfig+0x51e>
 80064dc:	2b04      	cmp	r3, #4
 80064de:	d00d      	beq.n	80064fc <UART_SetConfig+0x50c>
 80064e0:	dc15      	bgt.n	800650e <UART_SetConfig+0x51e>
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d002      	beq.n	80064ec <UART_SetConfig+0x4fc>
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d005      	beq.n	80064f6 <UART_SetConfig+0x506>
 80064ea:	e010      	b.n	800650e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064ec:	f7fe ff96 	bl	800541c <HAL_RCC_GetPCLK1Freq>
 80064f0:	0003      	movs	r3, r0
 80064f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80064f4:	e014      	b.n	8006520 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064f6:	4b67      	ldr	r3, [pc, #412]	@ (8006694 <UART_SetConfig+0x6a4>)
 80064f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80064fa:	e011      	b.n	8006520 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064fc:	f7fe ff02 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 8006500:	0003      	movs	r3, r0
 8006502:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006504:	e00c      	b.n	8006520 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006506:	2380      	movs	r3, #128	@ 0x80
 8006508:	021b      	lsls	r3, r3, #8
 800650a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800650c:	e008      	b.n	8006520 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800650e:	2300      	movs	r3, #0
 8006510:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006512:	231a      	movs	r3, #26
 8006514:	2220      	movs	r2, #32
 8006516:	189b      	adds	r3, r3, r2
 8006518:	19db      	adds	r3, r3, r7
 800651a:	2201      	movs	r2, #1
 800651c:	701a      	strb	r2, [r3, #0]
        break;
 800651e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006522:	2b00      	cmp	r3, #0
 8006524:	d100      	bne.n	8006528 <UART_SetConfig+0x538>
 8006526:	e09a      	b.n	800665e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800652c:	4b5a      	ldr	r3, [pc, #360]	@ (8006698 <UART_SetConfig+0x6a8>)
 800652e:	0052      	lsls	r2, r2, #1
 8006530:	5ad3      	ldrh	r3, [r2, r3]
 8006532:	0019      	movs	r1, r3
 8006534:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006536:	f7f9 fe01 	bl	800013c <__udivsi3>
 800653a:	0003      	movs	r3, r0
 800653c:	005a      	lsls	r2, r3, #1
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	085b      	lsrs	r3, r3, #1
 8006544:	18d2      	adds	r2, r2, r3
 8006546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	0019      	movs	r1, r3
 800654c:	0010      	movs	r0, r2
 800654e:	f7f9 fdf5 	bl	800013c <__udivsi3>
 8006552:	0003      	movs	r3, r0
 8006554:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006558:	2b0f      	cmp	r3, #15
 800655a:	d921      	bls.n	80065a0 <UART_SetConfig+0x5b0>
 800655c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800655e:	2380      	movs	r3, #128	@ 0x80
 8006560:	025b      	lsls	r3, r3, #9
 8006562:	429a      	cmp	r2, r3
 8006564:	d21c      	bcs.n	80065a0 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006568:	b29a      	uxth	r2, r3
 800656a:	200e      	movs	r0, #14
 800656c:	2420      	movs	r4, #32
 800656e:	1903      	adds	r3, r0, r4
 8006570:	19db      	adds	r3, r3, r7
 8006572:	210f      	movs	r1, #15
 8006574:	438a      	bics	r2, r1
 8006576:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657a:	085b      	lsrs	r3, r3, #1
 800657c:	b29b      	uxth	r3, r3
 800657e:	2207      	movs	r2, #7
 8006580:	4013      	ands	r3, r2
 8006582:	b299      	uxth	r1, r3
 8006584:	1903      	adds	r3, r0, r4
 8006586:	19db      	adds	r3, r3, r7
 8006588:	1902      	adds	r2, r0, r4
 800658a:	19d2      	adds	r2, r2, r7
 800658c:	8812      	ldrh	r2, [r2, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	1902      	adds	r2, r0, r4
 8006598:	19d2      	adds	r2, r2, r7
 800659a:	8812      	ldrh	r2, [r2, #0]
 800659c:	60da      	str	r2, [r3, #12]
 800659e:	e05e      	b.n	800665e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80065a0:	231a      	movs	r3, #26
 80065a2:	2220      	movs	r2, #32
 80065a4:	189b      	adds	r3, r3, r2
 80065a6:	19db      	adds	r3, r3, r7
 80065a8:	2201      	movs	r2, #1
 80065aa:	701a      	strb	r2, [r3, #0]
 80065ac:	e057      	b.n	800665e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065ae:	231b      	movs	r3, #27
 80065b0:	2220      	movs	r2, #32
 80065b2:	189b      	adds	r3, r3, r2
 80065b4:	19db      	adds	r3, r3, r7
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	2b08      	cmp	r3, #8
 80065ba:	d015      	beq.n	80065e8 <UART_SetConfig+0x5f8>
 80065bc:	dc18      	bgt.n	80065f0 <UART_SetConfig+0x600>
 80065be:	2b04      	cmp	r3, #4
 80065c0:	d00d      	beq.n	80065de <UART_SetConfig+0x5ee>
 80065c2:	dc15      	bgt.n	80065f0 <UART_SetConfig+0x600>
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d002      	beq.n	80065ce <UART_SetConfig+0x5de>
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d005      	beq.n	80065d8 <UART_SetConfig+0x5e8>
 80065cc:	e010      	b.n	80065f0 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065ce:	f7fe ff25 	bl	800541c <HAL_RCC_GetPCLK1Freq>
 80065d2:	0003      	movs	r3, r0
 80065d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065d6:	e014      	b.n	8006602 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065d8:	4b2e      	ldr	r3, [pc, #184]	@ (8006694 <UART_SetConfig+0x6a4>)
 80065da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065dc:	e011      	b.n	8006602 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065de:	f7fe fe91 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 80065e2:	0003      	movs	r3, r0
 80065e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065e6:	e00c      	b.n	8006602 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065e8:	2380      	movs	r3, #128	@ 0x80
 80065ea:	021b      	lsls	r3, r3, #8
 80065ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065ee:	e008      	b.n	8006602 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80065f4:	231a      	movs	r3, #26
 80065f6:	2220      	movs	r2, #32
 80065f8:	189b      	adds	r3, r3, r2
 80065fa:	19db      	adds	r3, r3, r7
 80065fc:	2201      	movs	r2, #1
 80065fe:	701a      	strb	r2, [r3, #0]
        break;
 8006600:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006604:	2b00      	cmp	r3, #0
 8006606:	d02a      	beq.n	800665e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800660c:	4b22      	ldr	r3, [pc, #136]	@ (8006698 <UART_SetConfig+0x6a8>)
 800660e:	0052      	lsls	r2, r2, #1
 8006610:	5ad3      	ldrh	r3, [r2, r3]
 8006612:	0019      	movs	r1, r3
 8006614:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006616:	f7f9 fd91 	bl	800013c <__udivsi3>
 800661a:	0003      	movs	r3, r0
 800661c:	001a      	movs	r2, r3
 800661e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	085b      	lsrs	r3, r3, #1
 8006624:	18d2      	adds	r2, r2, r3
 8006626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	0019      	movs	r1, r3
 800662c:	0010      	movs	r0, r2
 800662e:	f7f9 fd85 	bl	800013c <__udivsi3>
 8006632:	0003      	movs	r3, r0
 8006634:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006638:	2b0f      	cmp	r3, #15
 800663a:	d90a      	bls.n	8006652 <UART_SetConfig+0x662>
 800663c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800663e:	2380      	movs	r3, #128	@ 0x80
 8006640:	025b      	lsls	r3, r3, #9
 8006642:	429a      	cmp	r2, r3
 8006644:	d205      	bcs.n	8006652 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006648:	b29a      	uxth	r2, r3
 800664a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	60da      	str	r2, [r3, #12]
 8006650:	e005      	b.n	800665e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006652:	231a      	movs	r3, #26
 8006654:	2220      	movs	r2, #32
 8006656:	189b      	adds	r3, r3, r2
 8006658:	19db      	adds	r3, r3, r7
 800665a:	2201      	movs	r2, #1
 800665c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800665e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006660:	226a      	movs	r2, #106	@ 0x6a
 8006662:	2101      	movs	r1, #1
 8006664:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006668:	2268      	movs	r2, #104	@ 0x68
 800666a:	2101      	movs	r1, #1
 800666c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800666e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006670:	2200      	movs	r2, #0
 8006672:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006676:	2200      	movs	r2, #0
 8006678:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800667a:	231a      	movs	r3, #26
 800667c:	2220      	movs	r2, #32
 800667e:	189b      	adds	r3, r3, r2
 8006680:	19db      	adds	r3, r3, r7
 8006682:	781b      	ldrb	r3, [r3, #0]
}
 8006684:	0018      	movs	r0, r3
 8006686:	46bd      	mov	sp, r7
 8006688:	b010      	add	sp, #64	@ 0x40
 800668a:	bdb0      	pop	{r4, r5, r7, pc}
 800668c:	40008000 	.word	0x40008000
 8006690:	40008400 	.word	0x40008400
 8006694:	00f42400 	.word	0x00f42400
 8006698:	0800c058 	.word	0x0800c058

0800669c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a8:	2208      	movs	r2, #8
 80066aa:	4013      	ands	r3, r2
 80066ac:	d00b      	beq.n	80066c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	4a4a      	ldr	r2, [pc, #296]	@ (80067e0 <UART_AdvFeatureConfig+0x144>)
 80066b6:	4013      	ands	r3, r2
 80066b8:	0019      	movs	r1, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	430a      	orrs	r2, r1
 80066c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ca:	2201      	movs	r2, #1
 80066cc:	4013      	ands	r3, r2
 80066ce:	d00b      	beq.n	80066e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	4a43      	ldr	r2, [pc, #268]	@ (80067e4 <UART_AdvFeatureConfig+0x148>)
 80066d8:	4013      	ands	r3, r2
 80066da:	0019      	movs	r1, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	430a      	orrs	r2, r1
 80066e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ec:	2202      	movs	r2, #2
 80066ee:	4013      	ands	r3, r2
 80066f0:	d00b      	beq.n	800670a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	4a3b      	ldr	r2, [pc, #236]	@ (80067e8 <UART_AdvFeatureConfig+0x14c>)
 80066fa:	4013      	ands	r3, r2
 80066fc:	0019      	movs	r1, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	430a      	orrs	r2, r1
 8006708:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670e:	2204      	movs	r2, #4
 8006710:	4013      	ands	r3, r2
 8006712:	d00b      	beq.n	800672c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	4a34      	ldr	r2, [pc, #208]	@ (80067ec <UART_AdvFeatureConfig+0x150>)
 800671c:	4013      	ands	r3, r2
 800671e:	0019      	movs	r1, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	430a      	orrs	r2, r1
 800672a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006730:	2210      	movs	r2, #16
 8006732:	4013      	ands	r3, r2
 8006734:	d00b      	beq.n	800674e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	4a2c      	ldr	r2, [pc, #176]	@ (80067f0 <UART_AdvFeatureConfig+0x154>)
 800673e:	4013      	ands	r3, r2
 8006740:	0019      	movs	r1, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006752:	2220      	movs	r2, #32
 8006754:	4013      	ands	r3, r2
 8006756:	d00b      	beq.n	8006770 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	4a25      	ldr	r2, [pc, #148]	@ (80067f4 <UART_AdvFeatureConfig+0x158>)
 8006760:	4013      	ands	r3, r2
 8006762:	0019      	movs	r1, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	430a      	orrs	r2, r1
 800676e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006774:	2240      	movs	r2, #64	@ 0x40
 8006776:	4013      	ands	r3, r2
 8006778:	d01d      	beq.n	80067b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	4a1d      	ldr	r2, [pc, #116]	@ (80067f8 <UART_AdvFeatureConfig+0x15c>)
 8006782:	4013      	ands	r3, r2
 8006784:	0019      	movs	r1, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006796:	2380      	movs	r3, #128	@ 0x80
 8006798:	035b      	lsls	r3, r3, #13
 800679a:	429a      	cmp	r2, r3
 800679c:	d10b      	bne.n	80067b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	4a15      	ldr	r2, [pc, #84]	@ (80067fc <UART_AdvFeatureConfig+0x160>)
 80067a6:	4013      	ands	r3, r2
 80067a8:	0019      	movs	r1, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	430a      	orrs	r2, r1
 80067b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ba:	2280      	movs	r2, #128	@ 0x80
 80067bc:	4013      	ands	r3, r2
 80067be:	d00b      	beq.n	80067d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	4a0e      	ldr	r2, [pc, #56]	@ (8006800 <UART_AdvFeatureConfig+0x164>)
 80067c8:	4013      	ands	r3, r2
 80067ca:	0019      	movs	r1, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	430a      	orrs	r2, r1
 80067d6:	605a      	str	r2, [r3, #4]
  }
}
 80067d8:	46c0      	nop			@ (mov r8, r8)
 80067da:	46bd      	mov	sp, r7
 80067dc:	b002      	add	sp, #8
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	ffff7fff 	.word	0xffff7fff
 80067e4:	fffdffff 	.word	0xfffdffff
 80067e8:	fffeffff 	.word	0xfffeffff
 80067ec:	fffbffff 	.word	0xfffbffff
 80067f0:	ffffefff 	.word	0xffffefff
 80067f4:	ffffdfff 	.word	0xffffdfff
 80067f8:	ffefffff 	.word	0xffefffff
 80067fc:	ff9fffff 	.word	0xff9fffff
 8006800:	fff7ffff 	.word	0xfff7ffff

08006804 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b092      	sub	sp, #72	@ 0x48
 8006808:	af02      	add	r7, sp, #8
 800680a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2290      	movs	r2, #144	@ 0x90
 8006810:	2100      	movs	r1, #0
 8006812:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006814:	f7fd f8b6 	bl	8003984 <HAL_GetTick>
 8006818:	0003      	movs	r3, r0
 800681a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2208      	movs	r2, #8
 8006824:	4013      	ands	r3, r2
 8006826:	2b08      	cmp	r3, #8
 8006828:	d12d      	bne.n	8006886 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800682a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800682c:	2280      	movs	r2, #128	@ 0x80
 800682e:	0391      	lsls	r1, r2, #14
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	4a47      	ldr	r2, [pc, #284]	@ (8006950 <UART_CheckIdleState+0x14c>)
 8006834:	9200      	str	r2, [sp, #0]
 8006836:	2200      	movs	r2, #0
 8006838:	f000 f88e 	bl	8006958 <UART_WaitOnFlagUntilTimeout>
 800683c:	1e03      	subs	r3, r0, #0
 800683e:	d022      	beq.n	8006886 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006840:	f3ef 8310 	mrs	r3, PRIMASK
 8006844:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006848:	63bb      	str	r3, [r7, #56]	@ 0x38
 800684a:	2301      	movs	r3, #1
 800684c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800684e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006850:	f383 8810 	msr	PRIMASK, r3
}
 8006854:	46c0      	nop			@ (mov r8, r8)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2180      	movs	r1, #128	@ 0x80
 8006862:	438a      	bics	r2, r1
 8006864:	601a      	str	r2, [r3, #0]
 8006866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006868:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800686a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800686c:	f383 8810 	msr	PRIMASK, r3
}
 8006870:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2288      	movs	r2, #136	@ 0x88
 8006876:	2120      	movs	r1, #32
 8006878:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2284      	movs	r2, #132	@ 0x84
 800687e:	2100      	movs	r1, #0
 8006880:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006882:	2303      	movs	r3, #3
 8006884:	e060      	b.n	8006948 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2204      	movs	r2, #4
 800688e:	4013      	ands	r3, r2
 8006890:	2b04      	cmp	r3, #4
 8006892:	d146      	bne.n	8006922 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006896:	2280      	movs	r2, #128	@ 0x80
 8006898:	03d1      	lsls	r1, r2, #15
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	4a2c      	ldr	r2, [pc, #176]	@ (8006950 <UART_CheckIdleState+0x14c>)
 800689e:	9200      	str	r2, [sp, #0]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f000 f859 	bl	8006958 <UART_WaitOnFlagUntilTimeout>
 80068a6:	1e03      	subs	r3, r0, #0
 80068a8:	d03b      	beq.n	8006922 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068aa:	f3ef 8310 	mrs	r3, PRIMASK
 80068ae:	60fb      	str	r3, [r7, #12]
  return(result);
 80068b0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80068b4:	2301      	movs	r3, #1
 80068b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	f383 8810 	msr	PRIMASK, r3
}
 80068be:	46c0      	nop			@ (mov r8, r8)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4922      	ldr	r1, [pc, #136]	@ (8006954 <UART_CheckIdleState+0x150>)
 80068cc:	400a      	ands	r2, r1
 80068ce:	601a      	str	r2, [r3, #0]
 80068d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	f383 8810 	msr	PRIMASK, r3
}
 80068da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068dc:	f3ef 8310 	mrs	r3, PRIMASK
 80068e0:	61bb      	str	r3, [r7, #24]
  return(result);
 80068e2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80068e6:	2301      	movs	r3, #1
 80068e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	f383 8810 	msr	PRIMASK, r3
}
 80068f0:	46c0      	nop			@ (mov r8, r8)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	689a      	ldr	r2, [r3, #8]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2101      	movs	r1, #1
 80068fe:	438a      	bics	r2, r1
 8006900:	609a      	str	r2, [r3, #8]
 8006902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006904:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006906:	6a3b      	ldr	r3, [r7, #32]
 8006908:	f383 8810 	msr	PRIMASK, r3
}
 800690c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	228c      	movs	r2, #140	@ 0x8c
 8006912:	2120      	movs	r1, #32
 8006914:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2284      	movs	r2, #132	@ 0x84
 800691a:	2100      	movs	r1, #0
 800691c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800691e:	2303      	movs	r3, #3
 8006920:	e012      	b.n	8006948 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2288      	movs	r2, #136	@ 0x88
 8006926:	2120      	movs	r1, #32
 8006928:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	228c      	movs	r2, #140	@ 0x8c
 800692e:	2120      	movs	r1, #32
 8006930:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2284      	movs	r2, #132	@ 0x84
 8006942:	2100      	movs	r1, #0
 8006944:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	0018      	movs	r0, r3
 800694a:	46bd      	mov	sp, r7
 800694c:	b010      	add	sp, #64	@ 0x40
 800694e:	bd80      	pop	{r7, pc}
 8006950:	01ffffff 	.word	0x01ffffff
 8006954:	fffffedf 	.word	0xfffffedf

08006958 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	603b      	str	r3, [r7, #0]
 8006964:	1dfb      	adds	r3, r7, #7
 8006966:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006968:	e051      	b.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	3301      	adds	r3, #1
 800696e:	d04e      	beq.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006970:	f7fd f808 	bl	8003984 <HAL_GetTick>
 8006974:	0002      	movs	r2, r0
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	69ba      	ldr	r2, [r7, #24]
 800697c:	429a      	cmp	r2, r3
 800697e:	d302      	bcc.n	8006986 <UART_WaitOnFlagUntilTimeout+0x2e>
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d101      	bne.n	800698a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e051      	b.n	8006a2e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2204      	movs	r2, #4
 8006992:	4013      	ands	r3, r2
 8006994:	d03b      	beq.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb6>
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	2b80      	cmp	r3, #128	@ 0x80
 800699a:	d038      	beq.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb6>
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	2b40      	cmp	r3, #64	@ 0x40
 80069a0:	d035      	beq.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	2208      	movs	r2, #8
 80069aa:	4013      	ands	r3, r2
 80069ac:	2b08      	cmp	r3, #8
 80069ae:	d111      	bne.n	80069d4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2208      	movs	r2, #8
 80069b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	0018      	movs	r0, r3
 80069bc:	f000 f83c 	bl	8006a38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2290      	movs	r2, #144	@ 0x90
 80069c4:	2108      	movs	r1, #8
 80069c6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2284      	movs	r2, #132	@ 0x84
 80069cc:	2100      	movs	r1, #0
 80069ce:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e02c      	b.n	8006a2e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	69da      	ldr	r2, [r3, #28]
 80069da:	2380      	movs	r3, #128	@ 0x80
 80069dc:	011b      	lsls	r3, r3, #4
 80069de:	401a      	ands	r2, r3
 80069e0:	2380      	movs	r3, #128	@ 0x80
 80069e2:	011b      	lsls	r3, r3, #4
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d112      	bne.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2280      	movs	r2, #128	@ 0x80
 80069ee:	0112      	lsls	r2, r2, #4
 80069f0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	0018      	movs	r0, r3
 80069f6:	f000 f81f 	bl	8006a38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2290      	movs	r2, #144	@ 0x90
 80069fe:	2120      	movs	r1, #32
 8006a00:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2284      	movs	r2, #132	@ 0x84
 8006a06:	2100      	movs	r1, #0
 8006a08:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e00f      	b.n	8006a2e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	69db      	ldr	r3, [r3, #28]
 8006a14:	68ba      	ldr	r2, [r7, #8]
 8006a16:	4013      	ands	r3, r2
 8006a18:	68ba      	ldr	r2, [r7, #8]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	425a      	negs	r2, r3
 8006a1e:	4153      	adcs	r3, r2
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	001a      	movs	r2, r3
 8006a24:	1dfb      	adds	r3, r7, #7
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d09e      	beq.n	800696a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	0018      	movs	r0, r3
 8006a30:	46bd      	mov	sp, r7
 8006a32:	b004      	add	sp, #16
 8006a34:	bd80      	pop	{r7, pc}
	...

08006a38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b08e      	sub	sp, #56	@ 0x38
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a40:	f3ef 8310 	mrs	r3, PRIMASK
 8006a44:	617b      	str	r3, [r7, #20]
  return(result);
 8006a46:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	f383 8810 	msr	PRIMASK, r3
}
 8006a54:	46c0      	nop			@ (mov r8, r8)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4926      	ldr	r1, [pc, #152]	@ (8006afc <UART_EndRxTransfer+0xc4>)
 8006a62:	400a      	ands	r2, r1
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a68:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	f383 8810 	msr	PRIMASK, r3
}
 8006a70:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a72:	f3ef 8310 	mrs	r3, PRIMASK
 8006a76:	623b      	str	r3, [r7, #32]
  return(result);
 8006a78:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a82:	f383 8810 	msr	PRIMASK, r3
}
 8006a86:	46c0      	nop			@ (mov r8, r8)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	689a      	ldr	r2, [r3, #8]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	491b      	ldr	r1, [pc, #108]	@ (8006b00 <UART_EndRxTransfer+0xc8>)
 8006a94:	400a      	ands	r2, r1
 8006a96:	609a      	str	r2, [r3, #8]
 8006a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a9e:	f383 8810 	msr	PRIMASK, r3
}
 8006aa2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d118      	bne.n	8006ade <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006aac:	f3ef 8310 	mrs	r3, PRIMASK
 8006ab0:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ab2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f383 8810 	msr	PRIMASK, r3
}
 8006ac0:	46c0      	nop			@ (mov r8, r8)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2110      	movs	r1, #16
 8006ace:	438a      	bics	r2, r1
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ad4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	f383 8810 	msr	PRIMASK, r3
}
 8006adc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	228c      	movs	r2, #140	@ 0x8c
 8006ae2:	2120      	movs	r1, #32
 8006ae4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006af2:	46c0      	nop			@ (mov r8, r8)
 8006af4:	46bd      	mov	sp, r7
 8006af6:	b00e      	add	sp, #56	@ 0x38
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	46c0      	nop			@ (mov r8, r8)
 8006afc:	fffffedf 	.word	0xfffffedf
 8006b00:	effffffe 	.word	0xeffffffe

08006b04 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	225e      	movs	r2, #94	@ 0x5e
 8006b16:	2100      	movs	r1, #0
 8006b18:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2256      	movs	r2, #86	@ 0x56
 8006b1e:	2100      	movs	r1, #0
 8006b20:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	0018      	movs	r0, r3
 8006b26:	f7ff fa4f 	bl	8005fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b2a:	46c0      	nop			@ (mov r8, r8)
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	b004      	add	sp, #16
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b32:	b580      	push	{r7, lr}
 8006b34:	b086      	sub	sp, #24
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b3a:	f3ef 8310 	mrs	r3, PRIMASK
 8006b3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b40:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b42:	617b      	str	r3, [r7, #20]
 8006b44:	2301      	movs	r3, #1
 8006b46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f383 8810 	msr	PRIMASK, r3
}
 8006b4e:	46c0      	nop			@ (mov r8, r8)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2140      	movs	r1, #64	@ 0x40
 8006b5c:	438a      	bics	r2, r1
 8006b5e:	601a      	str	r2, [r3, #0]
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	f383 8810 	msr	PRIMASK, r3
}
 8006b6a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2288      	movs	r2, #136	@ 0x88
 8006b70:	2120      	movs	r1, #32
 8006b72:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	0018      	movs	r0, r3
 8006b7e:	f7ff fa1b 	bl	8005fb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b82:	46c0      	nop			@ (mov r8, r8)
 8006b84:	46bd      	mov	sp, r7
 8006b86:	b006      	add	sp, #24
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b8a:	b580      	push	{r7, lr}
 8006b8c:	b082      	sub	sp, #8
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b92:	46c0      	nop			@ (mov r8, r8)
 8006b94:	46bd      	mov	sp, r7
 8006b96:	b002      	add	sp, #8
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b082      	sub	sp, #8
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006ba2:	46c0      	nop			@ (mov r8, r8)
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	b002      	add	sp, #8
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b082      	sub	sp, #8
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006bb2:	46c0      	nop			@ (mov r8, r8)
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	b002      	add	sp, #8
 8006bb8:	bd80      	pop	{r7, pc}
	...

08006bbc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2284      	movs	r2, #132	@ 0x84
 8006bc8:	5c9b      	ldrb	r3, [r3, r2]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d101      	bne.n	8006bd2 <HAL_UARTEx_DisableFifoMode+0x16>
 8006bce:	2302      	movs	r3, #2
 8006bd0:	e027      	b.n	8006c22 <HAL_UARTEx_DisableFifoMode+0x66>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2284      	movs	r2, #132	@ 0x84
 8006bd6:	2101      	movs	r1, #1
 8006bd8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2288      	movs	r2, #136	@ 0x88
 8006bde:	2124      	movs	r1, #36	@ 0x24
 8006be0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2101      	movs	r1, #1
 8006bf6:	438a      	bics	r2, r1
 8006bf8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	4a0b      	ldr	r2, [pc, #44]	@ (8006c2c <HAL_UARTEx_DisableFifoMode+0x70>)
 8006bfe:	4013      	ands	r3, r2
 8006c00:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2288      	movs	r2, #136	@ 0x88
 8006c14:	2120      	movs	r1, #32
 8006c16:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2284      	movs	r2, #132	@ 0x84
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	0018      	movs	r0, r3
 8006c24:	46bd      	mov	sp, r7
 8006c26:	b004      	add	sp, #16
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	46c0      	nop			@ (mov r8, r8)
 8006c2c:	dfffffff 	.word	0xdfffffff

08006c30 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2284      	movs	r2, #132	@ 0x84
 8006c3e:	5c9b      	ldrb	r3, [r3, r2]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d101      	bne.n	8006c48 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006c44:	2302      	movs	r3, #2
 8006c46:	e02e      	b.n	8006ca6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2284      	movs	r2, #132	@ 0x84
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2288      	movs	r2, #136	@ 0x88
 8006c54:	2124      	movs	r1, #36	@ 0x24
 8006c56:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2101      	movs	r1, #1
 8006c6c:	438a      	bics	r2, r1
 8006c6e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	00db      	lsls	r3, r3, #3
 8006c78:	08d9      	lsrs	r1, r3, #3
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	430a      	orrs	r2, r1
 8006c82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	0018      	movs	r0, r3
 8006c88:	f000 f854 	bl	8006d34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2288      	movs	r2, #136	@ 0x88
 8006c98:	2120      	movs	r1, #32
 8006c9a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2284      	movs	r2, #132	@ 0x84
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	b004      	add	sp, #16
 8006cac:	bd80      	pop	{r7, pc}
	...

08006cb0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2284      	movs	r2, #132	@ 0x84
 8006cbe:	5c9b      	ldrb	r3, [r3, r2]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d101      	bne.n	8006cc8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	e02f      	b.n	8006d28 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2284      	movs	r2, #132	@ 0x84
 8006ccc:	2101      	movs	r1, #1
 8006cce:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2288      	movs	r2, #136	@ 0x88
 8006cd4:	2124      	movs	r1, #36	@ 0x24
 8006cd6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2101      	movs	r1, #1
 8006cec:	438a      	bics	r2, r1
 8006cee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	4a0e      	ldr	r2, [pc, #56]	@ (8006d30 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	0019      	movs	r1, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	0018      	movs	r0, r3
 8006d0a:	f000 f813 	bl	8006d34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2288      	movs	r2, #136	@ 0x88
 8006d1a:	2120      	movs	r1, #32
 8006d1c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2284      	movs	r2, #132	@ 0x84
 8006d22:	2100      	movs	r1, #0
 8006d24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	0018      	movs	r0, r3
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	b004      	add	sp, #16
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	f1ffffff 	.word	0xf1ffffff

08006d34 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d36:	b085      	sub	sp, #20
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d108      	bne.n	8006d56 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	226a      	movs	r2, #106	@ 0x6a
 8006d48:	2101      	movs	r1, #1
 8006d4a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2268      	movs	r2, #104	@ 0x68
 8006d50:	2101      	movs	r1, #1
 8006d52:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d54:	e043      	b.n	8006dde <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d56:	260f      	movs	r6, #15
 8006d58:	19bb      	adds	r3, r7, r6
 8006d5a:	2208      	movs	r2, #8
 8006d5c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d5e:	200e      	movs	r0, #14
 8006d60:	183b      	adds	r3, r7, r0
 8006d62:	2208      	movs	r2, #8
 8006d64:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	0e5b      	lsrs	r3, r3, #25
 8006d6e:	b2da      	uxtb	r2, r3
 8006d70:	240d      	movs	r4, #13
 8006d72:	193b      	adds	r3, r7, r4
 8006d74:	2107      	movs	r1, #7
 8006d76:	400a      	ands	r2, r1
 8006d78:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	0f5b      	lsrs	r3, r3, #29
 8006d82:	b2da      	uxtb	r2, r3
 8006d84:	250c      	movs	r5, #12
 8006d86:	197b      	adds	r3, r7, r5
 8006d88:	2107      	movs	r1, #7
 8006d8a:	400a      	ands	r2, r1
 8006d8c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d8e:	183b      	adds	r3, r7, r0
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	197a      	adds	r2, r7, r5
 8006d94:	7812      	ldrb	r2, [r2, #0]
 8006d96:	4914      	ldr	r1, [pc, #80]	@ (8006de8 <UARTEx_SetNbDataToProcess+0xb4>)
 8006d98:	5c8a      	ldrb	r2, [r1, r2]
 8006d9a:	435a      	muls	r2, r3
 8006d9c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d9e:	197b      	adds	r3, r7, r5
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	4a12      	ldr	r2, [pc, #72]	@ (8006dec <UARTEx_SetNbDataToProcess+0xb8>)
 8006da4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006da6:	0019      	movs	r1, r3
 8006da8:	f7f9 fa52 	bl	8000250 <__divsi3>
 8006dac:	0003      	movs	r3, r0
 8006dae:	b299      	uxth	r1, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	226a      	movs	r2, #106	@ 0x6a
 8006db4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006db6:	19bb      	adds	r3, r7, r6
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	193a      	adds	r2, r7, r4
 8006dbc:	7812      	ldrb	r2, [r2, #0]
 8006dbe:	490a      	ldr	r1, [pc, #40]	@ (8006de8 <UARTEx_SetNbDataToProcess+0xb4>)
 8006dc0:	5c8a      	ldrb	r2, [r1, r2]
 8006dc2:	435a      	muls	r2, r3
 8006dc4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006dc6:	193b      	adds	r3, r7, r4
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	4a08      	ldr	r2, [pc, #32]	@ (8006dec <UARTEx_SetNbDataToProcess+0xb8>)
 8006dcc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006dce:	0019      	movs	r1, r3
 8006dd0:	f7f9 fa3e 	bl	8000250 <__divsi3>
 8006dd4:	0003      	movs	r3, r0
 8006dd6:	b299      	uxth	r1, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2268      	movs	r2, #104	@ 0x68
 8006ddc:	5299      	strh	r1, [r3, r2]
}
 8006dde:	46c0      	nop			@ (mov r8, r8)
 8006de0:	46bd      	mov	sp, r7
 8006de2:	b005      	add	sp, #20
 8006de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006de6:	46c0      	nop			@ (mov r8, r8)
 8006de8:	0800c070 	.word	0x0800c070
 8006dec:	0800c078 	.word	0x0800c078

08006df0 <__cvt>:
 8006df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006df2:	001f      	movs	r7, r3
 8006df4:	2300      	movs	r3, #0
 8006df6:	0016      	movs	r6, r2
 8006df8:	b08b      	sub	sp, #44	@ 0x2c
 8006dfa:	429f      	cmp	r7, r3
 8006dfc:	da04      	bge.n	8006e08 <__cvt+0x18>
 8006dfe:	2180      	movs	r1, #128	@ 0x80
 8006e00:	0609      	lsls	r1, r1, #24
 8006e02:	187b      	adds	r3, r7, r1
 8006e04:	001f      	movs	r7, r3
 8006e06:	232d      	movs	r3, #45	@ 0x2d
 8006e08:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006e0a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006e0c:	7013      	strb	r3, [r2, #0]
 8006e0e:	2320      	movs	r3, #32
 8006e10:	2203      	movs	r2, #3
 8006e12:	439d      	bics	r5, r3
 8006e14:	2d46      	cmp	r5, #70	@ 0x46
 8006e16:	d007      	beq.n	8006e28 <__cvt+0x38>
 8006e18:	002b      	movs	r3, r5
 8006e1a:	3b45      	subs	r3, #69	@ 0x45
 8006e1c:	4259      	negs	r1, r3
 8006e1e:	414b      	adcs	r3, r1
 8006e20:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006e22:	3a01      	subs	r2, #1
 8006e24:	18cb      	adds	r3, r1, r3
 8006e26:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e28:	ab09      	add	r3, sp, #36	@ 0x24
 8006e2a:	9304      	str	r3, [sp, #16]
 8006e2c:	ab08      	add	r3, sp, #32
 8006e2e:	9303      	str	r3, [sp, #12]
 8006e30:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e32:	9200      	str	r2, [sp, #0]
 8006e34:	9302      	str	r3, [sp, #8]
 8006e36:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e38:	0032      	movs	r2, r6
 8006e3a:	9301      	str	r3, [sp, #4]
 8006e3c:	003b      	movs	r3, r7
 8006e3e:	f001 f8bd 	bl	8007fbc <_dtoa_r>
 8006e42:	0004      	movs	r4, r0
 8006e44:	2d47      	cmp	r5, #71	@ 0x47
 8006e46:	d11b      	bne.n	8006e80 <__cvt+0x90>
 8006e48:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006e4a:	07db      	lsls	r3, r3, #31
 8006e4c:	d511      	bpl.n	8006e72 <__cvt+0x82>
 8006e4e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e50:	18c3      	adds	r3, r0, r3
 8006e52:	9307      	str	r3, [sp, #28]
 8006e54:	2200      	movs	r2, #0
 8006e56:	2300      	movs	r3, #0
 8006e58:	0030      	movs	r0, r6
 8006e5a:	0039      	movs	r1, r7
 8006e5c:	f7f9 faf4 	bl	8000448 <__aeabi_dcmpeq>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	d001      	beq.n	8006e68 <__cvt+0x78>
 8006e64:	9b07      	ldr	r3, [sp, #28]
 8006e66:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e68:	2230      	movs	r2, #48	@ 0x30
 8006e6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e6c:	9907      	ldr	r1, [sp, #28]
 8006e6e:	428b      	cmp	r3, r1
 8006e70:	d320      	bcc.n	8006eb4 <__cvt+0xc4>
 8006e72:	0020      	movs	r0, r4
 8006e74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e76:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006e78:	1b1b      	subs	r3, r3, r4
 8006e7a:	6013      	str	r3, [r2, #0]
 8006e7c:	b00b      	add	sp, #44	@ 0x2c
 8006e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e82:	18c3      	adds	r3, r0, r3
 8006e84:	9307      	str	r3, [sp, #28]
 8006e86:	2d46      	cmp	r5, #70	@ 0x46
 8006e88:	d1e4      	bne.n	8006e54 <__cvt+0x64>
 8006e8a:	7803      	ldrb	r3, [r0, #0]
 8006e8c:	2b30      	cmp	r3, #48	@ 0x30
 8006e8e:	d10c      	bne.n	8006eaa <__cvt+0xba>
 8006e90:	2200      	movs	r2, #0
 8006e92:	2300      	movs	r3, #0
 8006e94:	0030      	movs	r0, r6
 8006e96:	0039      	movs	r1, r7
 8006e98:	f7f9 fad6 	bl	8000448 <__aeabi_dcmpeq>
 8006e9c:	2800      	cmp	r0, #0
 8006e9e:	d104      	bne.n	8006eaa <__cvt+0xba>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006ea4:	1a9b      	subs	r3, r3, r2
 8006ea6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006ea8:	6013      	str	r3, [r2, #0]
 8006eaa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006eac:	9a07      	ldr	r2, [sp, #28]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	18d3      	adds	r3, r2, r3
 8006eb2:	e7ce      	b.n	8006e52 <__cvt+0x62>
 8006eb4:	1c59      	adds	r1, r3, #1
 8006eb6:	9109      	str	r1, [sp, #36]	@ 0x24
 8006eb8:	701a      	strb	r2, [r3, #0]
 8006eba:	e7d6      	b.n	8006e6a <__cvt+0x7a>

08006ebc <__exponent>:
 8006ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ebe:	232b      	movs	r3, #43	@ 0x2b
 8006ec0:	b085      	sub	sp, #20
 8006ec2:	0005      	movs	r5, r0
 8006ec4:	1e0c      	subs	r4, r1, #0
 8006ec6:	7002      	strb	r2, [r0, #0]
 8006ec8:	da01      	bge.n	8006ece <__exponent+0x12>
 8006eca:	424c      	negs	r4, r1
 8006ecc:	3302      	adds	r3, #2
 8006ece:	706b      	strb	r3, [r5, #1]
 8006ed0:	2c09      	cmp	r4, #9
 8006ed2:	dd2c      	ble.n	8006f2e <__exponent+0x72>
 8006ed4:	ab02      	add	r3, sp, #8
 8006ed6:	1dde      	adds	r6, r3, #7
 8006ed8:	0020      	movs	r0, r4
 8006eda:	210a      	movs	r1, #10
 8006edc:	f7f9 fa9e 	bl	800041c <__aeabi_idivmod>
 8006ee0:	0037      	movs	r7, r6
 8006ee2:	3130      	adds	r1, #48	@ 0x30
 8006ee4:	3e01      	subs	r6, #1
 8006ee6:	0020      	movs	r0, r4
 8006ee8:	7031      	strb	r1, [r6, #0]
 8006eea:	210a      	movs	r1, #10
 8006eec:	9401      	str	r4, [sp, #4]
 8006eee:	f7f9 f9af 	bl	8000250 <__divsi3>
 8006ef2:	9b01      	ldr	r3, [sp, #4]
 8006ef4:	0004      	movs	r4, r0
 8006ef6:	2b63      	cmp	r3, #99	@ 0x63
 8006ef8:	dcee      	bgt.n	8006ed8 <__exponent+0x1c>
 8006efa:	1eba      	subs	r2, r7, #2
 8006efc:	1ca8      	adds	r0, r5, #2
 8006efe:	0001      	movs	r1, r0
 8006f00:	0013      	movs	r3, r2
 8006f02:	3430      	adds	r4, #48	@ 0x30
 8006f04:	7014      	strb	r4, [r2, #0]
 8006f06:	ac02      	add	r4, sp, #8
 8006f08:	3407      	adds	r4, #7
 8006f0a:	429c      	cmp	r4, r3
 8006f0c:	d80a      	bhi.n	8006f24 <__exponent+0x68>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	4294      	cmp	r4, r2
 8006f12:	d303      	bcc.n	8006f1c <__exponent+0x60>
 8006f14:	3309      	adds	r3, #9
 8006f16:	aa02      	add	r2, sp, #8
 8006f18:	189b      	adds	r3, r3, r2
 8006f1a:	1bdb      	subs	r3, r3, r7
 8006f1c:	18c0      	adds	r0, r0, r3
 8006f1e:	1b40      	subs	r0, r0, r5
 8006f20:	b005      	add	sp, #20
 8006f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f24:	781c      	ldrb	r4, [r3, #0]
 8006f26:	3301      	adds	r3, #1
 8006f28:	700c      	strb	r4, [r1, #0]
 8006f2a:	3101      	adds	r1, #1
 8006f2c:	e7eb      	b.n	8006f06 <__exponent+0x4a>
 8006f2e:	2330      	movs	r3, #48	@ 0x30
 8006f30:	18e4      	adds	r4, r4, r3
 8006f32:	70ab      	strb	r3, [r5, #2]
 8006f34:	1d28      	adds	r0, r5, #4
 8006f36:	70ec      	strb	r4, [r5, #3]
 8006f38:	e7f1      	b.n	8006f1e <__exponent+0x62>
	...

08006f3c <_printf_float>:
 8006f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f3e:	b097      	sub	sp, #92	@ 0x5c
 8006f40:	000d      	movs	r5, r1
 8006f42:	920a      	str	r2, [sp, #40]	@ 0x28
 8006f44:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8006f46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f48:	9009      	str	r0, [sp, #36]	@ 0x24
 8006f4a:	f000 ff23 	bl	8007d94 <_localeconv_r>
 8006f4e:	6803      	ldr	r3, [r0, #0]
 8006f50:	0018      	movs	r0, r3
 8006f52:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f54:	f7f9 f8d6 	bl	8000104 <strlen>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006f5c:	9314      	str	r3, [sp, #80]	@ 0x50
 8006f5e:	7e2b      	ldrb	r3, [r5, #24]
 8006f60:	2207      	movs	r2, #7
 8006f62:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f64:	682b      	ldr	r3, [r5, #0]
 8006f66:	930e      	str	r3, [sp, #56]	@ 0x38
 8006f68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	05c9      	lsls	r1, r1, #23
 8006f6e:	d545      	bpl.n	8006ffc <_printf_float+0xc0>
 8006f70:	189b      	adds	r3, r3, r2
 8006f72:	4393      	bics	r3, r2
 8006f74:	001a      	movs	r2, r3
 8006f76:	3208      	adds	r2, #8
 8006f78:	6022      	str	r2, [r4, #0]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	681e      	ldr	r6, [r3, #0]
 8006f7e:	685f      	ldr	r7, [r3, #4]
 8006f80:	007b      	lsls	r3, r7, #1
 8006f82:	085b      	lsrs	r3, r3, #1
 8006f84:	9311      	str	r3, [sp, #68]	@ 0x44
 8006f86:	9610      	str	r6, [sp, #64]	@ 0x40
 8006f88:	64ae      	str	r6, [r5, #72]	@ 0x48
 8006f8a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8006f8c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006f8e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006f90:	4ba7      	ldr	r3, [pc, #668]	@ (8007230 <_printf_float+0x2f4>)
 8006f92:	4252      	negs	r2, r2
 8006f94:	f7fb fe28 	bl	8002be8 <__aeabi_dcmpun>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d131      	bne.n	8007000 <_printf_float+0xc4>
 8006f9c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006f9e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	4ba3      	ldr	r3, [pc, #652]	@ (8007230 <_printf_float+0x2f4>)
 8006fa4:	4252      	negs	r2, r2
 8006fa6:	f7f9 fa5f 	bl	8000468 <__aeabi_dcmple>
 8006faa:	2800      	cmp	r0, #0
 8006fac:	d128      	bne.n	8007000 <_printf_float+0xc4>
 8006fae:	2200      	movs	r2, #0
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	0030      	movs	r0, r6
 8006fb4:	0039      	movs	r1, r7
 8006fb6:	f7f9 fa4d 	bl	8000454 <__aeabi_dcmplt>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	d003      	beq.n	8006fc6 <_printf_float+0x8a>
 8006fbe:	002b      	movs	r3, r5
 8006fc0:	222d      	movs	r2, #45	@ 0x2d
 8006fc2:	3343      	adds	r3, #67	@ 0x43
 8006fc4:	701a      	strb	r2, [r3, #0]
 8006fc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fc8:	4f9a      	ldr	r7, [pc, #616]	@ (8007234 <_printf_float+0x2f8>)
 8006fca:	2b47      	cmp	r3, #71	@ 0x47
 8006fcc:	d800      	bhi.n	8006fd0 <_printf_float+0x94>
 8006fce:	4f9a      	ldr	r7, [pc, #616]	@ (8007238 <_printf_float+0x2fc>)
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	2400      	movs	r4, #0
 8006fd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006fd6:	612b      	str	r3, [r5, #16]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	439a      	bics	r2, r3
 8006fdc:	602a      	str	r2, [r5, #0]
 8006fde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fe0:	0029      	movs	r1, r5
 8006fe2:	9300      	str	r3, [sp, #0]
 8006fe4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006fe6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fe8:	aa15      	add	r2, sp, #84	@ 0x54
 8006fea:	f000 f9e5 	bl	80073b8 <_printf_common>
 8006fee:	3001      	adds	r0, #1
 8006ff0:	d000      	beq.n	8006ff4 <_printf_float+0xb8>
 8006ff2:	e09e      	b.n	8007132 <_printf_float+0x1f6>
 8006ff4:	2001      	movs	r0, #1
 8006ff6:	4240      	negs	r0, r0
 8006ff8:	b017      	add	sp, #92	@ 0x5c
 8006ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ffc:	3307      	adds	r3, #7
 8006ffe:	e7b8      	b.n	8006f72 <_printf_float+0x36>
 8007000:	0032      	movs	r2, r6
 8007002:	003b      	movs	r3, r7
 8007004:	0030      	movs	r0, r6
 8007006:	0039      	movs	r1, r7
 8007008:	f7fb fdee 	bl	8002be8 <__aeabi_dcmpun>
 800700c:	2800      	cmp	r0, #0
 800700e:	d00b      	beq.n	8007028 <_printf_float+0xec>
 8007010:	2f00      	cmp	r7, #0
 8007012:	da03      	bge.n	800701c <_printf_float+0xe0>
 8007014:	002b      	movs	r3, r5
 8007016:	222d      	movs	r2, #45	@ 0x2d
 8007018:	3343      	adds	r3, #67	@ 0x43
 800701a:	701a      	strb	r2, [r3, #0]
 800701c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800701e:	4f87      	ldr	r7, [pc, #540]	@ (800723c <_printf_float+0x300>)
 8007020:	2b47      	cmp	r3, #71	@ 0x47
 8007022:	d8d5      	bhi.n	8006fd0 <_printf_float+0x94>
 8007024:	4f86      	ldr	r7, [pc, #536]	@ (8007240 <_printf_float+0x304>)
 8007026:	e7d3      	b.n	8006fd0 <_printf_float+0x94>
 8007028:	2220      	movs	r2, #32
 800702a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800702c:	686b      	ldr	r3, [r5, #4]
 800702e:	4394      	bics	r4, r2
 8007030:	1c5a      	adds	r2, r3, #1
 8007032:	d146      	bne.n	80070c2 <_printf_float+0x186>
 8007034:	3307      	adds	r3, #7
 8007036:	606b      	str	r3, [r5, #4]
 8007038:	2380      	movs	r3, #128	@ 0x80
 800703a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800703c:	00db      	lsls	r3, r3, #3
 800703e:	4313      	orrs	r3, r2
 8007040:	2200      	movs	r2, #0
 8007042:	602b      	str	r3, [r5, #0]
 8007044:	9206      	str	r2, [sp, #24]
 8007046:	aa14      	add	r2, sp, #80	@ 0x50
 8007048:	9205      	str	r2, [sp, #20]
 800704a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800704c:	a90a      	add	r1, sp, #40	@ 0x28
 800704e:	9204      	str	r2, [sp, #16]
 8007050:	aa13      	add	r2, sp, #76	@ 0x4c
 8007052:	9203      	str	r2, [sp, #12]
 8007054:	2223      	movs	r2, #35	@ 0x23
 8007056:	1852      	adds	r2, r2, r1
 8007058:	9202      	str	r2, [sp, #8]
 800705a:	9301      	str	r3, [sp, #4]
 800705c:	686b      	ldr	r3, [r5, #4]
 800705e:	0032      	movs	r2, r6
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007064:	003b      	movs	r3, r7
 8007066:	f7ff fec3 	bl	8006df0 <__cvt>
 800706a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800706c:	0007      	movs	r7, r0
 800706e:	2c47      	cmp	r4, #71	@ 0x47
 8007070:	d12d      	bne.n	80070ce <_printf_float+0x192>
 8007072:	1cd3      	adds	r3, r2, #3
 8007074:	db02      	blt.n	800707c <_printf_float+0x140>
 8007076:	686b      	ldr	r3, [r5, #4]
 8007078:	429a      	cmp	r2, r3
 800707a:	dd47      	ble.n	800710c <_printf_float+0x1d0>
 800707c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800707e:	3b02      	subs	r3, #2
 8007080:	b2db      	uxtb	r3, r3
 8007082:	930c      	str	r3, [sp, #48]	@ 0x30
 8007084:	0028      	movs	r0, r5
 8007086:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007088:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800708a:	3901      	subs	r1, #1
 800708c:	3050      	adds	r0, #80	@ 0x50
 800708e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007090:	f7ff ff14 	bl	8006ebc <__exponent>
 8007094:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007096:	0004      	movs	r4, r0
 8007098:	1813      	adds	r3, r2, r0
 800709a:	612b      	str	r3, [r5, #16]
 800709c:	2a01      	cmp	r2, #1
 800709e:	dc02      	bgt.n	80070a6 <_printf_float+0x16a>
 80070a0:	682a      	ldr	r2, [r5, #0]
 80070a2:	07d2      	lsls	r2, r2, #31
 80070a4:	d501      	bpl.n	80070aa <_printf_float+0x16e>
 80070a6:	3301      	adds	r3, #1
 80070a8:	612b      	str	r3, [r5, #16]
 80070aa:	2323      	movs	r3, #35	@ 0x23
 80070ac:	aa0a      	add	r2, sp, #40	@ 0x28
 80070ae:	189b      	adds	r3, r3, r2
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d100      	bne.n	80070b8 <_printf_float+0x17c>
 80070b6:	e792      	b.n	8006fde <_printf_float+0xa2>
 80070b8:	002b      	movs	r3, r5
 80070ba:	222d      	movs	r2, #45	@ 0x2d
 80070bc:	3343      	adds	r3, #67	@ 0x43
 80070be:	701a      	strb	r2, [r3, #0]
 80070c0:	e78d      	b.n	8006fde <_printf_float+0xa2>
 80070c2:	2c47      	cmp	r4, #71	@ 0x47
 80070c4:	d1b8      	bne.n	8007038 <_printf_float+0xfc>
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1b6      	bne.n	8007038 <_printf_float+0xfc>
 80070ca:	3301      	adds	r3, #1
 80070cc:	e7b3      	b.n	8007036 <_printf_float+0xfa>
 80070ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070d0:	2b65      	cmp	r3, #101	@ 0x65
 80070d2:	d9d7      	bls.n	8007084 <_printf_float+0x148>
 80070d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070d6:	2b66      	cmp	r3, #102	@ 0x66
 80070d8:	d11a      	bne.n	8007110 <_printf_float+0x1d4>
 80070da:	686b      	ldr	r3, [r5, #4]
 80070dc:	2a00      	cmp	r2, #0
 80070de:	dd09      	ble.n	80070f4 <_printf_float+0x1b8>
 80070e0:	612a      	str	r2, [r5, #16]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d102      	bne.n	80070ec <_printf_float+0x1b0>
 80070e6:	6829      	ldr	r1, [r5, #0]
 80070e8:	07c9      	lsls	r1, r1, #31
 80070ea:	d50b      	bpl.n	8007104 <_printf_float+0x1c8>
 80070ec:	3301      	adds	r3, #1
 80070ee:	189b      	adds	r3, r3, r2
 80070f0:	612b      	str	r3, [r5, #16]
 80070f2:	e007      	b.n	8007104 <_printf_float+0x1c8>
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d103      	bne.n	8007100 <_printf_float+0x1c4>
 80070f8:	2201      	movs	r2, #1
 80070fa:	6829      	ldr	r1, [r5, #0]
 80070fc:	4211      	tst	r1, r2
 80070fe:	d000      	beq.n	8007102 <_printf_float+0x1c6>
 8007100:	1c9a      	adds	r2, r3, #2
 8007102:	612a      	str	r2, [r5, #16]
 8007104:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007106:	2400      	movs	r4, #0
 8007108:	65ab      	str	r3, [r5, #88]	@ 0x58
 800710a:	e7ce      	b.n	80070aa <_printf_float+0x16e>
 800710c:	2367      	movs	r3, #103	@ 0x67
 800710e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007110:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007112:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007114:	4299      	cmp	r1, r3
 8007116:	db06      	blt.n	8007126 <_printf_float+0x1ea>
 8007118:	682b      	ldr	r3, [r5, #0]
 800711a:	6129      	str	r1, [r5, #16]
 800711c:	07db      	lsls	r3, r3, #31
 800711e:	d5f1      	bpl.n	8007104 <_printf_float+0x1c8>
 8007120:	3101      	adds	r1, #1
 8007122:	6129      	str	r1, [r5, #16]
 8007124:	e7ee      	b.n	8007104 <_printf_float+0x1c8>
 8007126:	2201      	movs	r2, #1
 8007128:	2900      	cmp	r1, #0
 800712a:	dce0      	bgt.n	80070ee <_printf_float+0x1b2>
 800712c:	1892      	adds	r2, r2, r2
 800712e:	1a52      	subs	r2, r2, r1
 8007130:	e7dd      	b.n	80070ee <_printf_float+0x1b2>
 8007132:	682a      	ldr	r2, [r5, #0]
 8007134:	0553      	lsls	r3, r2, #21
 8007136:	d408      	bmi.n	800714a <_printf_float+0x20e>
 8007138:	692b      	ldr	r3, [r5, #16]
 800713a:	003a      	movs	r2, r7
 800713c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800713e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007140:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007142:	47a0      	blx	r4
 8007144:	3001      	adds	r0, #1
 8007146:	d129      	bne.n	800719c <_printf_float+0x260>
 8007148:	e754      	b.n	8006ff4 <_printf_float+0xb8>
 800714a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800714c:	2b65      	cmp	r3, #101	@ 0x65
 800714e:	d800      	bhi.n	8007152 <_printf_float+0x216>
 8007150:	e0db      	b.n	800730a <_printf_float+0x3ce>
 8007152:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007154:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007156:	2200      	movs	r2, #0
 8007158:	2300      	movs	r3, #0
 800715a:	f7f9 f975 	bl	8000448 <__aeabi_dcmpeq>
 800715e:	2800      	cmp	r0, #0
 8007160:	d033      	beq.n	80071ca <_printf_float+0x28e>
 8007162:	2301      	movs	r3, #1
 8007164:	4a37      	ldr	r2, [pc, #220]	@ (8007244 <_printf_float+0x308>)
 8007166:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007168:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800716a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800716c:	47a0      	blx	r4
 800716e:	3001      	adds	r0, #1
 8007170:	d100      	bne.n	8007174 <_printf_float+0x238>
 8007172:	e73f      	b.n	8006ff4 <_printf_float+0xb8>
 8007174:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007176:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007178:	42b3      	cmp	r3, r6
 800717a:	db02      	blt.n	8007182 <_printf_float+0x246>
 800717c:	682b      	ldr	r3, [r5, #0]
 800717e:	07db      	lsls	r3, r3, #31
 8007180:	d50c      	bpl.n	800719c <_printf_float+0x260>
 8007182:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007186:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007188:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800718a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800718c:	47a0      	blx	r4
 800718e:	2400      	movs	r4, #0
 8007190:	3001      	adds	r0, #1
 8007192:	d100      	bne.n	8007196 <_printf_float+0x25a>
 8007194:	e72e      	b.n	8006ff4 <_printf_float+0xb8>
 8007196:	1e73      	subs	r3, r6, #1
 8007198:	42a3      	cmp	r3, r4
 800719a:	dc0a      	bgt.n	80071b2 <_printf_float+0x276>
 800719c:	682b      	ldr	r3, [r5, #0]
 800719e:	079b      	lsls	r3, r3, #30
 80071a0:	d500      	bpl.n	80071a4 <_printf_float+0x268>
 80071a2:	e106      	b.n	80073b2 <_printf_float+0x476>
 80071a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80071a6:	68e8      	ldr	r0, [r5, #12]
 80071a8:	4298      	cmp	r0, r3
 80071aa:	db00      	blt.n	80071ae <_printf_float+0x272>
 80071ac:	e724      	b.n	8006ff8 <_printf_float+0xbc>
 80071ae:	0018      	movs	r0, r3
 80071b0:	e722      	b.n	8006ff8 <_printf_float+0xbc>
 80071b2:	002a      	movs	r2, r5
 80071b4:	2301      	movs	r3, #1
 80071b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071b8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071ba:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80071bc:	321a      	adds	r2, #26
 80071be:	47b8      	blx	r7
 80071c0:	3001      	adds	r0, #1
 80071c2:	d100      	bne.n	80071c6 <_printf_float+0x28a>
 80071c4:	e716      	b.n	8006ff4 <_printf_float+0xb8>
 80071c6:	3401      	adds	r4, #1
 80071c8:	e7e5      	b.n	8007196 <_printf_float+0x25a>
 80071ca:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	dc3b      	bgt.n	8007248 <_printf_float+0x30c>
 80071d0:	2301      	movs	r3, #1
 80071d2:	4a1c      	ldr	r2, [pc, #112]	@ (8007244 <_printf_float+0x308>)
 80071d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071d8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80071da:	47a0      	blx	r4
 80071dc:	3001      	adds	r0, #1
 80071de:	d100      	bne.n	80071e2 <_printf_float+0x2a6>
 80071e0:	e708      	b.n	8006ff4 <_printf_float+0xb8>
 80071e2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80071e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80071e6:	4333      	orrs	r3, r6
 80071e8:	d102      	bne.n	80071f0 <_printf_float+0x2b4>
 80071ea:	682b      	ldr	r3, [r5, #0]
 80071ec:	07db      	lsls	r3, r3, #31
 80071ee:	d5d5      	bpl.n	800719c <_printf_float+0x260>
 80071f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071f2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80071f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071f8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80071fa:	47a0      	blx	r4
 80071fc:	2300      	movs	r3, #0
 80071fe:	3001      	adds	r0, #1
 8007200:	d100      	bne.n	8007204 <_printf_float+0x2c8>
 8007202:	e6f7      	b.n	8006ff4 <_printf_float+0xb8>
 8007204:	930c      	str	r3, [sp, #48]	@ 0x30
 8007206:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007208:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800720a:	425b      	negs	r3, r3
 800720c:	4293      	cmp	r3, r2
 800720e:	dc01      	bgt.n	8007214 <_printf_float+0x2d8>
 8007210:	0033      	movs	r3, r6
 8007212:	e792      	b.n	800713a <_printf_float+0x1fe>
 8007214:	002a      	movs	r2, r5
 8007216:	2301      	movs	r3, #1
 8007218:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800721a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800721c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800721e:	321a      	adds	r2, #26
 8007220:	47a0      	blx	r4
 8007222:	3001      	adds	r0, #1
 8007224:	d100      	bne.n	8007228 <_printf_float+0x2ec>
 8007226:	e6e5      	b.n	8006ff4 <_printf_float+0xb8>
 8007228:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800722a:	3301      	adds	r3, #1
 800722c:	e7ea      	b.n	8007204 <_printf_float+0x2c8>
 800722e:	46c0      	nop			@ (mov r8, r8)
 8007230:	7fefffff 	.word	0x7fefffff
 8007234:	0800c084 	.word	0x0800c084
 8007238:	0800c080 	.word	0x0800c080
 800723c:	0800c08c 	.word	0x0800c08c
 8007240:	0800c088 	.word	0x0800c088
 8007244:	0800c1c6 	.word	0x0800c1c6
 8007248:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800724a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800724c:	930c      	str	r3, [sp, #48]	@ 0x30
 800724e:	429e      	cmp	r6, r3
 8007250:	dd00      	ble.n	8007254 <_printf_float+0x318>
 8007252:	001e      	movs	r6, r3
 8007254:	2e00      	cmp	r6, #0
 8007256:	dc31      	bgt.n	80072bc <_printf_float+0x380>
 8007258:	43f3      	mvns	r3, r6
 800725a:	2400      	movs	r4, #0
 800725c:	17db      	asrs	r3, r3, #31
 800725e:	4033      	ands	r3, r6
 8007260:	930e      	str	r3, [sp, #56]	@ 0x38
 8007262:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007264:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007266:	1af3      	subs	r3, r6, r3
 8007268:	42a3      	cmp	r3, r4
 800726a:	dc30      	bgt.n	80072ce <_printf_float+0x392>
 800726c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800726e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007270:	429a      	cmp	r2, r3
 8007272:	dc38      	bgt.n	80072e6 <_printf_float+0x3aa>
 8007274:	682b      	ldr	r3, [r5, #0]
 8007276:	07db      	lsls	r3, r3, #31
 8007278:	d435      	bmi.n	80072e6 <_printf_float+0x3aa>
 800727a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800727c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800727e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007280:	1b9b      	subs	r3, r3, r6
 8007282:	1b14      	subs	r4, r2, r4
 8007284:	429c      	cmp	r4, r3
 8007286:	dd00      	ble.n	800728a <_printf_float+0x34e>
 8007288:	001c      	movs	r4, r3
 800728a:	2c00      	cmp	r4, #0
 800728c:	dc34      	bgt.n	80072f8 <_printf_float+0x3bc>
 800728e:	43e3      	mvns	r3, r4
 8007290:	2600      	movs	r6, #0
 8007292:	17db      	asrs	r3, r3, #31
 8007294:	401c      	ands	r4, r3
 8007296:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007298:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	1b1b      	subs	r3, r3, r4
 800729e:	42b3      	cmp	r3, r6
 80072a0:	dc00      	bgt.n	80072a4 <_printf_float+0x368>
 80072a2:	e77b      	b.n	800719c <_printf_float+0x260>
 80072a4:	002a      	movs	r2, r5
 80072a6:	2301      	movs	r3, #1
 80072a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072ac:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80072ae:	321a      	adds	r2, #26
 80072b0:	47b8      	blx	r7
 80072b2:	3001      	adds	r0, #1
 80072b4:	d100      	bne.n	80072b8 <_printf_float+0x37c>
 80072b6:	e69d      	b.n	8006ff4 <_printf_float+0xb8>
 80072b8:	3601      	adds	r6, #1
 80072ba:	e7ec      	b.n	8007296 <_printf_float+0x35a>
 80072bc:	0033      	movs	r3, r6
 80072be:	003a      	movs	r2, r7
 80072c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072c4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80072c6:	47a0      	blx	r4
 80072c8:	3001      	adds	r0, #1
 80072ca:	d1c5      	bne.n	8007258 <_printf_float+0x31c>
 80072cc:	e692      	b.n	8006ff4 <_printf_float+0xb8>
 80072ce:	002a      	movs	r2, r5
 80072d0:	2301      	movs	r3, #1
 80072d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072d4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072d6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80072d8:	321a      	adds	r2, #26
 80072da:	47b0      	blx	r6
 80072dc:	3001      	adds	r0, #1
 80072de:	d100      	bne.n	80072e2 <_printf_float+0x3a6>
 80072e0:	e688      	b.n	8006ff4 <_printf_float+0xb8>
 80072e2:	3401      	adds	r4, #1
 80072e4:	e7bd      	b.n	8007262 <_printf_float+0x326>
 80072e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80072ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072ec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072ee:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80072f0:	47a0      	blx	r4
 80072f2:	3001      	adds	r0, #1
 80072f4:	d1c1      	bne.n	800727a <_printf_float+0x33e>
 80072f6:	e67d      	b.n	8006ff4 <_printf_float+0xb8>
 80072f8:	19ba      	adds	r2, r7, r6
 80072fa:	0023      	movs	r3, r4
 80072fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007300:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007302:	47b0      	blx	r6
 8007304:	3001      	adds	r0, #1
 8007306:	d1c2      	bne.n	800728e <_printf_float+0x352>
 8007308:	e674      	b.n	8006ff4 <_printf_float+0xb8>
 800730a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800730c:	930c      	str	r3, [sp, #48]	@ 0x30
 800730e:	2b01      	cmp	r3, #1
 8007310:	dc02      	bgt.n	8007318 <_printf_float+0x3dc>
 8007312:	2301      	movs	r3, #1
 8007314:	421a      	tst	r2, r3
 8007316:	d039      	beq.n	800738c <_printf_float+0x450>
 8007318:	2301      	movs	r3, #1
 800731a:	003a      	movs	r2, r7
 800731c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800731e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007320:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007322:	47b0      	blx	r6
 8007324:	3001      	adds	r0, #1
 8007326:	d100      	bne.n	800732a <_printf_float+0x3ee>
 8007328:	e664      	b.n	8006ff4 <_printf_float+0xb8>
 800732a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800732c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800732e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007330:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007332:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007334:	47b0      	blx	r6
 8007336:	3001      	adds	r0, #1
 8007338:	d100      	bne.n	800733c <_printf_float+0x400>
 800733a:	e65b      	b.n	8006ff4 <_printf_float+0xb8>
 800733c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800733e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007342:	2200      	movs	r2, #0
 8007344:	3b01      	subs	r3, #1
 8007346:	930c      	str	r3, [sp, #48]	@ 0x30
 8007348:	2300      	movs	r3, #0
 800734a:	f7f9 f87d 	bl	8000448 <__aeabi_dcmpeq>
 800734e:	2800      	cmp	r0, #0
 8007350:	d11a      	bne.n	8007388 <_printf_float+0x44c>
 8007352:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007354:	1c7a      	adds	r2, r7, #1
 8007356:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007358:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800735a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800735c:	47b0      	blx	r6
 800735e:	3001      	adds	r0, #1
 8007360:	d10e      	bne.n	8007380 <_printf_float+0x444>
 8007362:	e647      	b.n	8006ff4 <_printf_float+0xb8>
 8007364:	002a      	movs	r2, r5
 8007366:	2301      	movs	r3, #1
 8007368:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800736a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800736c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800736e:	321a      	adds	r2, #26
 8007370:	47b8      	blx	r7
 8007372:	3001      	adds	r0, #1
 8007374:	d100      	bne.n	8007378 <_printf_float+0x43c>
 8007376:	e63d      	b.n	8006ff4 <_printf_float+0xb8>
 8007378:	3601      	adds	r6, #1
 800737a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800737c:	429e      	cmp	r6, r3
 800737e:	dbf1      	blt.n	8007364 <_printf_float+0x428>
 8007380:	002a      	movs	r2, r5
 8007382:	0023      	movs	r3, r4
 8007384:	3250      	adds	r2, #80	@ 0x50
 8007386:	e6d9      	b.n	800713c <_printf_float+0x200>
 8007388:	2600      	movs	r6, #0
 800738a:	e7f6      	b.n	800737a <_printf_float+0x43e>
 800738c:	003a      	movs	r2, r7
 800738e:	e7e2      	b.n	8007356 <_printf_float+0x41a>
 8007390:	002a      	movs	r2, r5
 8007392:	2301      	movs	r3, #1
 8007394:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007396:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007398:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800739a:	3219      	adds	r2, #25
 800739c:	47b0      	blx	r6
 800739e:	3001      	adds	r0, #1
 80073a0:	d100      	bne.n	80073a4 <_printf_float+0x468>
 80073a2:	e627      	b.n	8006ff4 <_printf_float+0xb8>
 80073a4:	3401      	adds	r4, #1
 80073a6:	68eb      	ldr	r3, [r5, #12]
 80073a8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80073aa:	1a9b      	subs	r3, r3, r2
 80073ac:	42a3      	cmp	r3, r4
 80073ae:	dcef      	bgt.n	8007390 <_printf_float+0x454>
 80073b0:	e6f8      	b.n	80071a4 <_printf_float+0x268>
 80073b2:	2400      	movs	r4, #0
 80073b4:	e7f7      	b.n	80073a6 <_printf_float+0x46a>
 80073b6:	46c0      	nop			@ (mov r8, r8)

080073b8 <_printf_common>:
 80073b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073ba:	0016      	movs	r6, r2
 80073bc:	9301      	str	r3, [sp, #4]
 80073be:	688a      	ldr	r2, [r1, #8]
 80073c0:	690b      	ldr	r3, [r1, #16]
 80073c2:	000c      	movs	r4, r1
 80073c4:	9000      	str	r0, [sp, #0]
 80073c6:	4293      	cmp	r3, r2
 80073c8:	da00      	bge.n	80073cc <_printf_common+0x14>
 80073ca:	0013      	movs	r3, r2
 80073cc:	0022      	movs	r2, r4
 80073ce:	6033      	str	r3, [r6, #0]
 80073d0:	3243      	adds	r2, #67	@ 0x43
 80073d2:	7812      	ldrb	r2, [r2, #0]
 80073d4:	2a00      	cmp	r2, #0
 80073d6:	d001      	beq.n	80073dc <_printf_common+0x24>
 80073d8:	3301      	adds	r3, #1
 80073da:	6033      	str	r3, [r6, #0]
 80073dc:	6823      	ldr	r3, [r4, #0]
 80073de:	069b      	lsls	r3, r3, #26
 80073e0:	d502      	bpl.n	80073e8 <_printf_common+0x30>
 80073e2:	6833      	ldr	r3, [r6, #0]
 80073e4:	3302      	adds	r3, #2
 80073e6:	6033      	str	r3, [r6, #0]
 80073e8:	6822      	ldr	r2, [r4, #0]
 80073ea:	2306      	movs	r3, #6
 80073ec:	0015      	movs	r5, r2
 80073ee:	401d      	ands	r5, r3
 80073f0:	421a      	tst	r2, r3
 80073f2:	d027      	beq.n	8007444 <_printf_common+0x8c>
 80073f4:	0023      	movs	r3, r4
 80073f6:	3343      	adds	r3, #67	@ 0x43
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	1e5a      	subs	r2, r3, #1
 80073fc:	4193      	sbcs	r3, r2
 80073fe:	6822      	ldr	r2, [r4, #0]
 8007400:	0692      	lsls	r2, r2, #26
 8007402:	d430      	bmi.n	8007466 <_printf_common+0xae>
 8007404:	0022      	movs	r2, r4
 8007406:	9901      	ldr	r1, [sp, #4]
 8007408:	9800      	ldr	r0, [sp, #0]
 800740a:	9d08      	ldr	r5, [sp, #32]
 800740c:	3243      	adds	r2, #67	@ 0x43
 800740e:	47a8      	blx	r5
 8007410:	3001      	adds	r0, #1
 8007412:	d025      	beq.n	8007460 <_printf_common+0xa8>
 8007414:	2206      	movs	r2, #6
 8007416:	6823      	ldr	r3, [r4, #0]
 8007418:	2500      	movs	r5, #0
 800741a:	4013      	ands	r3, r2
 800741c:	2b04      	cmp	r3, #4
 800741e:	d105      	bne.n	800742c <_printf_common+0x74>
 8007420:	6833      	ldr	r3, [r6, #0]
 8007422:	68e5      	ldr	r5, [r4, #12]
 8007424:	1aed      	subs	r5, r5, r3
 8007426:	43eb      	mvns	r3, r5
 8007428:	17db      	asrs	r3, r3, #31
 800742a:	401d      	ands	r5, r3
 800742c:	68a3      	ldr	r3, [r4, #8]
 800742e:	6922      	ldr	r2, [r4, #16]
 8007430:	4293      	cmp	r3, r2
 8007432:	dd01      	ble.n	8007438 <_printf_common+0x80>
 8007434:	1a9b      	subs	r3, r3, r2
 8007436:	18ed      	adds	r5, r5, r3
 8007438:	2600      	movs	r6, #0
 800743a:	42b5      	cmp	r5, r6
 800743c:	d120      	bne.n	8007480 <_printf_common+0xc8>
 800743e:	2000      	movs	r0, #0
 8007440:	e010      	b.n	8007464 <_printf_common+0xac>
 8007442:	3501      	adds	r5, #1
 8007444:	68e3      	ldr	r3, [r4, #12]
 8007446:	6832      	ldr	r2, [r6, #0]
 8007448:	1a9b      	subs	r3, r3, r2
 800744a:	42ab      	cmp	r3, r5
 800744c:	ddd2      	ble.n	80073f4 <_printf_common+0x3c>
 800744e:	0022      	movs	r2, r4
 8007450:	2301      	movs	r3, #1
 8007452:	9901      	ldr	r1, [sp, #4]
 8007454:	9800      	ldr	r0, [sp, #0]
 8007456:	9f08      	ldr	r7, [sp, #32]
 8007458:	3219      	adds	r2, #25
 800745a:	47b8      	blx	r7
 800745c:	3001      	adds	r0, #1
 800745e:	d1f0      	bne.n	8007442 <_printf_common+0x8a>
 8007460:	2001      	movs	r0, #1
 8007462:	4240      	negs	r0, r0
 8007464:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007466:	2030      	movs	r0, #48	@ 0x30
 8007468:	18e1      	adds	r1, r4, r3
 800746a:	3143      	adds	r1, #67	@ 0x43
 800746c:	7008      	strb	r0, [r1, #0]
 800746e:	0021      	movs	r1, r4
 8007470:	1c5a      	adds	r2, r3, #1
 8007472:	3145      	adds	r1, #69	@ 0x45
 8007474:	7809      	ldrb	r1, [r1, #0]
 8007476:	18a2      	adds	r2, r4, r2
 8007478:	3243      	adds	r2, #67	@ 0x43
 800747a:	3302      	adds	r3, #2
 800747c:	7011      	strb	r1, [r2, #0]
 800747e:	e7c1      	b.n	8007404 <_printf_common+0x4c>
 8007480:	0022      	movs	r2, r4
 8007482:	2301      	movs	r3, #1
 8007484:	9901      	ldr	r1, [sp, #4]
 8007486:	9800      	ldr	r0, [sp, #0]
 8007488:	9f08      	ldr	r7, [sp, #32]
 800748a:	321a      	adds	r2, #26
 800748c:	47b8      	blx	r7
 800748e:	3001      	adds	r0, #1
 8007490:	d0e6      	beq.n	8007460 <_printf_common+0xa8>
 8007492:	3601      	adds	r6, #1
 8007494:	e7d1      	b.n	800743a <_printf_common+0x82>
	...

08007498 <_printf_i>:
 8007498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800749a:	b08b      	sub	sp, #44	@ 0x2c
 800749c:	9206      	str	r2, [sp, #24]
 800749e:	000a      	movs	r2, r1
 80074a0:	3243      	adds	r2, #67	@ 0x43
 80074a2:	9307      	str	r3, [sp, #28]
 80074a4:	9005      	str	r0, [sp, #20]
 80074a6:	9203      	str	r2, [sp, #12]
 80074a8:	7e0a      	ldrb	r2, [r1, #24]
 80074aa:	000c      	movs	r4, r1
 80074ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074ae:	2a78      	cmp	r2, #120	@ 0x78
 80074b0:	d809      	bhi.n	80074c6 <_printf_i+0x2e>
 80074b2:	2a62      	cmp	r2, #98	@ 0x62
 80074b4:	d80b      	bhi.n	80074ce <_printf_i+0x36>
 80074b6:	2a00      	cmp	r2, #0
 80074b8:	d100      	bne.n	80074bc <_printf_i+0x24>
 80074ba:	e0ba      	b.n	8007632 <_printf_i+0x19a>
 80074bc:	497a      	ldr	r1, [pc, #488]	@ (80076a8 <_printf_i+0x210>)
 80074be:	9104      	str	r1, [sp, #16]
 80074c0:	2a58      	cmp	r2, #88	@ 0x58
 80074c2:	d100      	bne.n	80074c6 <_printf_i+0x2e>
 80074c4:	e08e      	b.n	80075e4 <_printf_i+0x14c>
 80074c6:	0025      	movs	r5, r4
 80074c8:	3542      	adds	r5, #66	@ 0x42
 80074ca:	702a      	strb	r2, [r5, #0]
 80074cc:	e022      	b.n	8007514 <_printf_i+0x7c>
 80074ce:	0010      	movs	r0, r2
 80074d0:	3863      	subs	r0, #99	@ 0x63
 80074d2:	2815      	cmp	r0, #21
 80074d4:	d8f7      	bhi.n	80074c6 <_printf_i+0x2e>
 80074d6:	f7f8 fe27 	bl	8000128 <__gnu_thumb1_case_shi>
 80074da:	0016      	.short	0x0016
 80074dc:	fff6001f 	.word	0xfff6001f
 80074e0:	fff6fff6 	.word	0xfff6fff6
 80074e4:	001ffff6 	.word	0x001ffff6
 80074e8:	fff6fff6 	.word	0xfff6fff6
 80074ec:	fff6fff6 	.word	0xfff6fff6
 80074f0:	0036009f 	.word	0x0036009f
 80074f4:	fff6007e 	.word	0xfff6007e
 80074f8:	00b0fff6 	.word	0x00b0fff6
 80074fc:	0036fff6 	.word	0x0036fff6
 8007500:	fff6fff6 	.word	0xfff6fff6
 8007504:	0082      	.short	0x0082
 8007506:	0025      	movs	r5, r4
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	3542      	adds	r5, #66	@ 0x42
 800750c:	1d11      	adds	r1, r2, #4
 800750e:	6019      	str	r1, [r3, #0]
 8007510:	6813      	ldr	r3, [r2, #0]
 8007512:	702b      	strb	r3, [r5, #0]
 8007514:	2301      	movs	r3, #1
 8007516:	e09e      	b.n	8007656 <_printf_i+0x1be>
 8007518:	6818      	ldr	r0, [r3, #0]
 800751a:	6809      	ldr	r1, [r1, #0]
 800751c:	1d02      	adds	r2, r0, #4
 800751e:	060d      	lsls	r5, r1, #24
 8007520:	d50b      	bpl.n	800753a <_printf_i+0xa2>
 8007522:	6806      	ldr	r6, [r0, #0]
 8007524:	601a      	str	r2, [r3, #0]
 8007526:	2e00      	cmp	r6, #0
 8007528:	da03      	bge.n	8007532 <_printf_i+0x9a>
 800752a:	232d      	movs	r3, #45	@ 0x2d
 800752c:	9a03      	ldr	r2, [sp, #12]
 800752e:	4276      	negs	r6, r6
 8007530:	7013      	strb	r3, [r2, #0]
 8007532:	4b5d      	ldr	r3, [pc, #372]	@ (80076a8 <_printf_i+0x210>)
 8007534:	270a      	movs	r7, #10
 8007536:	9304      	str	r3, [sp, #16]
 8007538:	e018      	b.n	800756c <_printf_i+0xd4>
 800753a:	6806      	ldr	r6, [r0, #0]
 800753c:	601a      	str	r2, [r3, #0]
 800753e:	0649      	lsls	r1, r1, #25
 8007540:	d5f1      	bpl.n	8007526 <_printf_i+0x8e>
 8007542:	b236      	sxth	r6, r6
 8007544:	e7ef      	b.n	8007526 <_printf_i+0x8e>
 8007546:	6808      	ldr	r0, [r1, #0]
 8007548:	6819      	ldr	r1, [r3, #0]
 800754a:	c940      	ldmia	r1!, {r6}
 800754c:	0605      	lsls	r5, r0, #24
 800754e:	d402      	bmi.n	8007556 <_printf_i+0xbe>
 8007550:	0640      	lsls	r0, r0, #25
 8007552:	d500      	bpl.n	8007556 <_printf_i+0xbe>
 8007554:	b2b6      	uxth	r6, r6
 8007556:	6019      	str	r1, [r3, #0]
 8007558:	4b53      	ldr	r3, [pc, #332]	@ (80076a8 <_printf_i+0x210>)
 800755a:	270a      	movs	r7, #10
 800755c:	9304      	str	r3, [sp, #16]
 800755e:	2a6f      	cmp	r2, #111	@ 0x6f
 8007560:	d100      	bne.n	8007564 <_printf_i+0xcc>
 8007562:	3f02      	subs	r7, #2
 8007564:	0023      	movs	r3, r4
 8007566:	2200      	movs	r2, #0
 8007568:	3343      	adds	r3, #67	@ 0x43
 800756a:	701a      	strb	r2, [r3, #0]
 800756c:	6863      	ldr	r3, [r4, #4]
 800756e:	60a3      	str	r3, [r4, #8]
 8007570:	2b00      	cmp	r3, #0
 8007572:	db06      	blt.n	8007582 <_printf_i+0xea>
 8007574:	2104      	movs	r1, #4
 8007576:	6822      	ldr	r2, [r4, #0]
 8007578:	9d03      	ldr	r5, [sp, #12]
 800757a:	438a      	bics	r2, r1
 800757c:	6022      	str	r2, [r4, #0]
 800757e:	4333      	orrs	r3, r6
 8007580:	d00c      	beq.n	800759c <_printf_i+0x104>
 8007582:	9d03      	ldr	r5, [sp, #12]
 8007584:	0030      	movs	r0, r6
 8007586:	0039      	movs	r1, r7
 8007588:	f7f8 fe5e 	bl	8000248 <__aeabi_uidivmod>
 800758c:	9b04      	ldr	r3, [sp, #16]
 800758e:	3d01      	subs	r5, #1
 8007590:	5c5b      	ldrb	r3, [r3, r1]
 8007592:	702b      	strb	r3, [r5, #0]
 8007594:	0033      	movs	r3, r6
 8007596:	0006      	movs	r6, r0
 8007598:	429f      	cmp	r7, r3
 800759a:	d9f3      	bls.n	8007584 <_printf_i+0xec>
 800759c:	2f08      	cmp	r7, #8
 800759e:	d109      	bne.n	80075b4 <_printf_i+0x11c>
 80075a0:	6823      	ldr	r3, [r4, #0]
 80075a2:	07db      	lsls	r3, r3, #31
 80075a4:	d506      	bpl.n	80075b4 <_printf_i+0x11c>
 80075a6:	6862      	ldr	r2, [r4, #4]
 80075a8:	6923      	ldr	r3, [r4, #16]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	dc02      	bgt.n	80075b4 <_printf_i+0x11c>
 80075ae:	2330      	movs	r3, #48	@ 0x30
 80075b0:	3d01      	subs	r5, #1
 80075b2:	702b      	strb	r3, [r5, #0]
 80075b4:	9b03      	ldr	r3, [sp, #12]
 80075b6:	1b5b      	subs	r3, r3, r5
 80075b8:	6123      	str	r3, [r4, #16]
 80075ba:	9b07      	ldr	r3, [sp, #28]
 80075bc:	0021      	movs	r1, r4
 80075be:	9300      	str	r3, [sp, #0]
 80075c0:	9805      	ldr	r0, [sp, #20]
 80075c2:	9b06      	ldr	r3, [sp, #24]
 80075c4:	aa09      	add	r2, sp, #36	@ 0x24
 80075c6:	f7ff fef7 	bl	80073b8 <_printf_common>
 80075ca:	3001      	adds	r0, #1
 80075cc:	d148      	bne.n	8007660 <_printf_i+0x1c8>
 80075ce:	2001      	movs	r0, #1
 80075d0:	4240      	negs	r0, r0
 80075d2:	b00b      	add	sp, #44	@ 0x2c
 80075d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075d6:	2220      	movs	r2, #32
 80075d8:	6809      	ldr	r1, [r1, #0]
 80075da:	430a      	orrs	r2, r1
 80075dc:	6022      	str	r2, [r4, #0]
 80075de:	2278      	movs	r2, #120	@ 0x78
 80075e0:	4932      	ldr	r1, [pc, #200]	@ (80076ac <_printf_i+0x214>)
 80075e2:	9104      	str	r1, [sp, #16]
 80075e4:	0021      	movs	r1, r4
 80075e6:	3145      	adds	r1, #69	@ 0x45
 80075e8:	700a      	strb	r2, [r1, #0]
 80075ea:	6819      	ldr	r1, [r3, #0]
 80075ec:	6822      	ldr	r2, [r4, #0]
 80075ee:	c940      	ldmia	r1!, {r6}
 80075f0:	0610      	lsls	r0, r2, #24
 80075f2:	d402      	bmi.n	80075fa <_printf_i+0x162>
 80075f4:	0650      	lsls	r0, r2, #25
 80075f6:	d500      	bpl.n	80075fa <_printf_i+0x162>
 80075f8:	b2b6      	uxth	r6, r6
 80075fa:	6019      	str	r1, [r3, #0]
 80075fc:	07d3      	lsls	r3, r2, #31
 80075fe:	d502      	bpl.n	8007606 <_printf_i+0x16e>
 8007600:	2320      	movs	r3, #32
 8007602:	4313      	orrs	r3, r2
 8007604:	6023      	str	r3, [r4, #0]
 8007606:	2e00      	cmp	r6, #0
 8007608:	d001      	beq.n	800760e <_printf_i+0x176>
 800760a:	2710      	movs	r7, #16
 800760c:	e7aa      	b.n	8007564 <_printf_i+0xcc>
 800760e:	2220      	movs	r2, #32
 8007610:	6823      	ldr	r3, [r4, #0]
 8007612:	4393      	bics	r3, r2
 8007614:	6023      	str	r3, [r4, #0]
 8007616:	e7f8      	b.n	800760a <_printf_i+0x172>
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	680d      	ldr	r5, [r1, #0]
 800761c:	1d10      	adds	r0, r2, #4
 800761e:	6949      	ldr	r1, [r1, #20]
 8007620:	6018      	str	r0, [r3, #0]
 8007622:	6813      	ldr	r3, [r2, #0]
 8007624:	062e      	lsls	r6, r5, #24
 8007626:	d501      	bpl.n	800762c <_printf_i+0x194>
 8007628:	6019      	str	r1, [r3, #0]
 800762a:	e002      	b.n	8007632 <_printf_i+0x19a>
 800762c:	066d      	lsls	r5, r5, #25
 800762e:	d5fb      	bpl.n	8007628 <_printf_i+0x190>
 8007630:	8019      	strh	r1, [r3, #0]
 8007632:	2300      	movs	r3, #0
 8007634:	9d03      	ldr	r5, [sp, #12]
 8007636:	6123      	str	r3, [r4, #16]
 8007638:	e7bf      	b.n	80075ba <_printf_i+0x122>
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	1d11      	adds	r1, r2, #4
 800763e:	6019      	str	r1, [r3, #0]
 8007640:	6815      	ldr	r5, [r2, #0]
 8007642:	2100      	movs	r1, #0
 8007644:	0028      	movs	r0, r5
 8007646:	6862      	ldr	r2, [r4, #4]
 8007648:	f000 fc23 	bl	8007e92 <memchr>
 800764c:	2800      	cmp	r0, #0
 800764e:	d001      	beq.n	8007654 <_printf_i+0x1bc>
 8007650:	1b40      	subs	r0, r0, r5
 8007652:	6060      	str	r0, [r4, #4]
 8007654:	6863      	ldr	r3, [r4, #4]
 8007656:	6123      	str	r3, [r4, #16]
 8007658:	2300      	movs	r3, #0
 800765a:	9a03      	ldr	r2, [sp, #12]
 800765c:	7013      	strb	r3, [r2, #0]
 800765e:	e7ac      	b.n	80075ba <_printf_i+0x122>
 8007660:	002a      	movs	r2, r5
 8007662:	6923      	ldr	r3, [r4, #16]
 8007664:	9906      	ldr	r1, [sp, #24]
 8007666:	9805      	ldr	r0, [sp, #20]
 8007668:	9d07      	ldr	r5, [sp, #28]
 800766a:	47a8      	blx	r5
 800766c:	3001      	adds	r0, #1
 800766e:	d0ae      	beq.n	80075ce <_printf_i+0x136>
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	079b      	lsls	r3, r3, #30
 8007674:	d415      	bmi.n	80076a2 <_printf_i+0x20a>
 8007676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007678:	68e0      	ldr	r0, [r4, #12]
 800767a:	4298      	cmp	r0, r3
 800767c:	daa9      	bge.n	80075d2 <_printf_i+0x13a>
 800767e:	0018      	movs	r0, r3
 8007680:	e7a7      	b.n	80075d2 <_printf_i+0x13a>
 8007682:	0022      	movs	r2, r4
 8007684:	2301      	movs	r3, #1
 8007686:	9906      	ldr	r1, [sp, #24]
 8007688:	9805      	ldr	r0, [sp, #20]
 800768a:	9e07      	ldr	r6, [sp, #28]
 800768c:	3219      	adds	r2, #25
 800768e:	47b0      	blx	r6
 8007690:	3001      	adds	r0, #1
 8007692:	d09c      	beq.n	80075ce <_printf_i+0x136>
 8007694:	3501      	adds	r5, #1
 8007696:	68e3      	ldr	r3, [r4, #12]
 8007698:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800769a:	1a9b      	subs	r3, r3, r2
 800769c:	42ab      	cmp	r3, r5
 800769e:	dcf0      	bgt.n	8007682 <_printf_i+0x1ea>
 80076a0:	e7e9      	b.n	8007676 <_printf_i+0x1de>
 80076a2:	2500      	movs	r5, #0
 80076a4:	e7f7      	b.n	8007696 <_printf_i+0x1fe>
 80076a6:	46c0      	nop			@ (mov r8, r8)
 80076a8:	0800c090 	.word	0x0800c090
 80076ac:	0800c0a1 	.word	0x0800c0a1

080076b0 <_scanf_float>:
 80076b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076b2:	b08b      	sub	sp, #44	@ 0x2c
 80076b4:	0016      	movs	r6, r2
 80076b6:	9003      	str	r0, [sp, #12]
 80076b8:	22ae      	movs	r2, #174	@ 0xae
 80076ba:	2000      	movs	r0, #0
 80076bc:	9307      	str	r3, [sp, #28]
 80076be:	688b      	ldr	r3, [r1, #8]
 80076c0:	000c      	movs	r4, r1
 80076c2:	1e59      	subs	r1, r3, #1
 80076c4:	0052      	lsls	r2, r2, #1
 80076c6:	9006      	str	r0, [sp, #24]
 80076c8:	4291      	cmp	r1, r2
 80076ca:	d905      	bls.n	80076d8 <_scanf_float+0x28>
 80076cc:	3b5e      	subs	r3, #94	@ 0x5e
 80076ce:	3bff      	subs	r3, #255	@ 0xff
 80076d0:	9306      	str	r3, [sp, #24]
 80076d2:	235e      	movs	r3, #94	@ 0x5e
 80076d4:	33ff      	adds	r3, #255	@ 0xff
 80076d6:	60a3      	str	r3, [r4, #8]
 80076d8:	23f0      	movs	r3, #240	@ 0xf0
 80076da:	6822      	ldr	r2, [r4, #0]
 80076dc:	00db      	lsls	r3, r3, #3
 80076de:	4313      	orrs	r3, r2
 80076e0:	6023      	str	r3, [r4, #0]
 80076e2:	0023      	movs	r3, r4
 80076e4:	2500      	movs	r5, #0
 80076e6:	331c      	adds	r3, #28
 80076e8:	001f      	movs	r7, r3
 80076ea:	9304      	str	r3, [sp, #16]
 80076ec:	9502      	str	r5, [sp, #8]
 80076ee:	9509      	str	r5, [sp, #36]	@ 0x24
 80076f0:	9508      	str	r5, [sp, #32]
 80076f2:	9501      	str	r5, [sp, #4]
 80076f4:	9505      	str	r5, [sp, #20]
 80076f6:	68a2      	ldr	r2, [r4, #8]
 80076f8:	2a00      	cmp	r2, #0
 80076fa:	d00a      	beq.n	8007712 <_scanf_float+0x62>
 80076fc:	6833      	ldr	r3, [r6, #0]
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	2b4e      	cmp	r3, #78	@ 0x4e
 8007702:	d844      	bhi.n	800778e <_scanf_float+0xde>
 8007704:	0018      	movs	r0, r3
 8007706:	2b40      	cmp	r3, #64	@ 0x40
 8007708:	d82c      	bhi.n	8007764 <_scanf_float+0xb4>
 800770a:	382b      	subs	r0, #43	@ 0x2b
 800770c:	b2c1      	uxtb	r1, r0
 800770e:	290e      	cmp	r1, #14
 8007710:	d92a      	bls.n	8007768 <_scanf_float+0xb8>
 8007712:	9b01      	ldr	r3, [sp, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d003      	beq.n	8007720 <_scanf_float+0x70>
 8007718:	6823      	ldr	r3, [r4, #0]
 800771a:	4aa6      	ldr	r2, [pc, #664]	@ (80079b4 <_scanf_float+0x304>)
 800771c:	4013      	ands	r3, r2
 800771e:	6023      	str	r3, [r4, #0]
 8007720:	9b02      	ldr	r3, [sp, #8]
 8007722:	3b01      	subs	r3, #1
 8007724:	2b01      	cmp	r3, #1
 8007726:	d900      	bls.n	800772a <_scanf_float+0x7a>
 8007728:	e0fe      	b.n	8007928 <_scanf_float+0x278>
 800772a:	25be      	movs	r5, #190	@ 0xbe
 800772c:	006d      	lsls	r5, r5, #1
 800772e:	9b04      	ldr	r3, [sp, #16]
 8007730:	429f      	cmp	r7, r3
 8007732:	d900      	bls.n	8007736 <_scanf_float+0x86>
 8007734:	e0ee      	b.n	8007914 <_scanf_float+0x264>
 8007736:	2001      	movs	r0, #1
 8007738:	b00b      	add	sp, #44	@ 0x2c
 800773a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800773c:	0018      	movs	r0, r3
 800773e:	3861      	subs	r0, #97	@ 0x61
 8007740:	280d      	cmp	r0, #13
 8007742:	d8e6      	bhi.n	8007712 <_scanf_float+0x62>
 8007744:	f7f8 fcf0 	bl	8000128 <__gnu_thumb1_case_shi>
 8007748:	ffe50089 	.word	0xffe50089
 800774c:	ffe5ffe5 	.word	0xffe5ffe5
 8007750:	00a700bb 	.word	0x00a700bb
 8007754:	ffe5ffe5 	.word	0xffe5ffe5
 8007758:	ffe5008f 	.word	0xffe5008f
 800775c:	ffe5ffe5 	.word	0xffe5ffe5
 8007760:	006bffe5 	.word	0x006bffe5
 8007764:	3841      	subs	r0, #65	@ 0x41
 8007766:	e7eb      	b.n	8007740 <_scanf_float+0x90>
 8007768:	280e      	cmp	r0, #14
 800776a:	d8d2      	bhi.n	8007712 <_scanf_float+0x62>
 800776c:	f7f8 fcdc 	bl	8000128 <__gnu_thumb1_case_shi>
 8007770:	ffd1004f 	.word	0xffd1004f
 8007774:	009d004f 	.word	0x009d004f
 8007778:	0021ffd1 	.word	0x0021ffd1
 800777c:	00410041 	.word	0x00410041
 8007780:	00410041 	.word	0x00410041
 8007784:	00410041 	.word	0x00410041
 8007788:	00410041 	.word	0x00410041
 800778c:	0041      	.short	0x0041
 800778e:	2b6e      	cmp	r3, #110	@ 0x6e
 8007790:	d80a      	bhi.n	80077a8 <_scanf_float+0xf8>
 8007792:	2b60      	cmp	r3, #96	@ 0x60
 8007794:	d8d2      	bhi.n	800773c <_scanf_float+0x8c>
 8007796:	2b54      	cmp	r3, #84	@ 0x54
 8007798:	d100      	bne.n	800779c <_scanf_float+0xec>
 800779a:	e081      	b.n	80078a0 <_scanf_float+0x1f0>
 800779c:	2b59      	cmp	r3, #89	@ 0x59
 800779e:	d1b8      	bne.n	8007712 <_scanf_float+0x62>
 80077a0:	2d07      	cmp	r5, #7
 80077a2:	d1b6      	bne.n	8007712 <_scanf_float+0x62>
 80077a4:	2508      	movs	r5, #8
 80077a6:	e02f      	b.n	8007808 <_scanf_float+0x158>
 80077a8:	2b74      	cmp	r3, #116	@ 0x74
 80077aa:	d079      	beq.n	80078a0 <_scanf_float+0x1f0>
 80077ac:	2b79      	cmp	r3, #121	@ 0x79
 80077ae:	d0f7      	beq.n	80077a0 <_scanf_float+0xf0>
 80077b0:	e7af      	b.n	8007712 <_scanf_float+0x62>
 80077b2:	6821      	ldr	r1, [r4, #0]
 80077b4:	05c8      	lsls	r0, r1, #23
 80077b6:	d51c      	bpl.n	80077f2 <_scanf_float+0x142>
 80077b8:	2380      	movs	r3, #128	@ 0x80
 80077ba:	4399      	bics	r1, r3
 80077bc:	9b01      	ldr	r3, [sp, #4]
 80077be:	6021      	str	r1, [r4, #0]
 80077c0:	3301      	adds	r3, #1
 80077c2:	9301      	str	r3, [sp, #4]
 80077c4:	9b06      	ldr	r3, [sp, #24]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d003      	beq.n	80077d2 <_scanf_float+0x122>
 80077ca:	3b01      	subs	r3, #1
 80077cc:	3201      	adds	r2, #1
 80077ce:	9306      	str	r3, [sp, #24]
 80077d0:	60a2      	str	r2, [r4, #8]
 80077d2:	68a3      	ldr	r3, [r4, #8]
 80077d4:	3b01      	subs	r3, #1
 80077d6:	60a3      	str	r3, [r4, #8]
 80077d8:	6923      	ldr	r3, [r4, #16]
 80077da:	3301      	adds	r3, #1
 80077dc:	6123      	str	r3, [r4, #16]
 80077de:	6873      	ldr	r3, [r6, #4]
 80077e0:	3b01      	subs	r3, #1
 80077e2:	6073      	str	r3, [r6, #4]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	dc00      	bgt.n	80077ea <_scanf_float+0x13a>
 80077e8:	e08a      	b.n	8007900 <_scanf_float+0x250>
 80077ea:	6833      	ldr	r3, [r6, #0]
 80077ec:	3301      	adds	r3, #1
 80077ee:	6033      	str	r3, [r6, #0]
 80077f0:	e781      	b.n	80076f6 <_scanf_float+0x46>
 80077f2:	9a02      	ldr	r2, [sp, #8]
 80077f4:	1951      	adds	r1, r2, r5
 80077f6:	2900      	cmp	r1, #0
 80077f8:	d000      	beq.n	80077fc <_scanf_float+0x14c>
 80077fa:	e78a      	b.n	8007712 <_scanf_float+0x62>
 80077fc:	000d      	movs	r5, r1
 80077fe:	6822      	ldr	r2, [r4, #0]
 8007800:	486d      	ldr	r0, [pc, #436]	@ (80079b8 <_scanf_float+0x308>)
 8007802:	9102      	str	r1, [sp, #8]
 8007804:	4002      	ands	r2, r0
 8007806:	6022      	str	r2, [r4, #0]
 8007808:	703b      	strb	r3, [r7, #0]
 800780a:	3701      	adds	r7, #1
 800780c:	e7e1      	b.n	80077d2 <_scanf_float+0x122>
 800780e:	2180      	movs	r1, #128	@ 0x80
 8007810:	6822      	ldr	r2, [r4, #0]
 8007812:	420a      	tst	r2, r1
 8007814:	d100      	bne.n	8007818 <_scanf_float+0x168>
 8007816:	e77c      	b.n	8007712 <_scanf_float+0x62>
 8007818:	438a      	bics	r2, r1
 800781a:	6022      	str	r2, [r4, #0]
 800781c:	e7f4      	b.n	8007808 <_scanf_float+0x158>
 800781e:	9a02      	ldr	r2, [sp, #8]
 8007820:	2a00      	cmp	r2, #0
 8007822:	d10f      	bne.n	8007844 <_scanf_float+0x194>
 8007824:	9a01      	ldr	r2, [sp, #4]
 8007826:	2a00      	cmp	r2, #0
 8007828:	d10f      	bne.n	800784a <_scanf_float+0x19a>
 800782a:	6822      	ldr	r2, [r4, #0]
 800782c:	21e0      	movs	r1, #224	@ 0xe0
 800782e:	0010      	movs	r0, r2
 8007830:	00c9      	lsls	r1, r1, #3
 8007832:	4008      	ands	r0, r1
 8007834:	4288      	cmp	r0, r1
 8007836:	d108      	bne.n	800784a <_scanf_float+0x19a>
 8007838:	4960      	ldr	r1, [pc, #384]	@ (80079bc <_scanf_float+0x30c>)
 800783a:	400a      	ands	r2, r1
 800783c:	6022      	str	r2, [r4, #0]
 800783e:	2201      	movs	r2, #1
 8007840:	9202      	str	r2, [sp, #8]
 8007842:	e7e1      	b.n	8007808 <_scanf_float+0x158>
 8007844:	9a02      	ldr	r2, [sp, #8]
 8007846:	2a02      	cmp	r2, #2
 8007848:	d058      	beq.n	80078fc <_scanf_float+0x24c>
 800784a:	2d01      	cmp	r5, #1
 800784c:	d002      	beq.n	8007854 <_scanf_float+0x1a4>
 800784e:	2d04      	cmp	r5, #4
 8007850:	d000      	beq.n	8007854 <_scanf_float+0x1a4>
 8007852:	e75e      	b.n	8007712 <_scanf_float+0x62>
 8007854:	3501      	adds	r5, #1
 8007856:	b2ed      	uxtb	r5, r5
 8007858:	e7d6      	b.n	8007808 <_scanf_float+0x158>
 800785a:	9a02      	ldr	r2, [sp, #8]
 800785c:	2a01      	cmp	r2, #1
 800785e:	d000      	beq.n	8007862 <_scanf_float+0x1b2>
 8007860:	e757      	b.n	8007712 <_scanf_float+0x62>
 8007862:	2202      	movs	r2, #2
 8007864:	e7ec      	b.n	8007840 <_scanf_float+0x190>
 8007866:	2d00      	cmp	r5, #0
 8007868:	d110      	bne.n	800788c <_scanf_float+0x1dc>
 800786a:	9a01      	ldr	r2, [sp, #4]
 800786c:	2a00      	cmp	r2, #0
 800786e:	d000      	beq.n	8007872 <_scanf_float+0x1c2>
 8007870:	e752      	b.n	8007718 <_scanf_float+0x68>
 8007872:	6822      	ldr	r2, [r4, #0]
 8007874:	21e0      	movs	r1, #224	@ 0xe0
 8007876:	0010      	movs	r0, r2
 8007878:	00c9      	lsls	r1, r1, #3
 800787a:	4008      	ands	r0, r1
 800787c:	4288      	cmp	r0, r1
 800787e:	d000      	beq.n	8007882 <_scanf_float+0x1d2>
 8007880:	e11b      	b.n	8007aba <_scanf_float+0x40a>
 8007882:	494e      	ldr	r1, [pc, #312]	@ (80079bc <_scanf_float+0x30c>)
 8007884:	3501      	adds	r5, #1
 8007886:	400a      	ands	r2, r1
 8007888:	6022      	str	r2, [r4, #0]
 800788a:	e7bd      	b.n	8007808 <_scanf_float+0x158>
 800788c:	21fd      	movs	r1, #253	@ 0xfd
 800788e:	1eea      	subs	r2, r5, #3
 8007890:	420a      	tst	r2, r1
 8007892:	d0df      	beq.n	8007854 <_scanf_float+0x1a4>
 8007894:	e73d      	b.n	8007712 <_scanf_float+0x62>
 8007896:	2d02      	cmp	r5, #2
 8007898:	d000      	beq.n	800789c <_scanf_float+0x1ec>
 800789a:	e73a      	b.n	8007712 <_scanf_float+0x62>
 800789c:	2503      	movs	r5, #3
 800789e:	e7b3      	b.n	8007808 <_scanf_float+0x158>
 80078a0:	2d06      	cmp	r5, #6
 80078a2:	d000      	beq.n	80078a6 <_scanf_float+0x1f6>
 80078a4:	e735      	b.n	8007712 <_scanf_float+0x62>
 80078a6:	2507      	movs	r5, #7
 80078a8:	e7ae      	b.n	8007808 <_scanf_float+0x158>
 80078aa:	6822      	ldr	r2, [r4, #0]
 80078ac:	0591      	lsls	r1, r2, #22
 80078ae:	d400      	bmi.n	80078b2 <_scanf_float+0x202>
 80078b0:	e72f      	b.n	8007712 <_scanf_float+0x62>
 80078b2:	4943      	ldr	r1, [pc, #268]	@ (80079c0 <_scanf_float+0x310>)
 80078b4:	400a      	ands	r2, r1
 80078b6:	6022      	str	r2, [r4, #0]
 80078b8:	9a01      	ldr	r2, [sp, #4]
 80078ba:	9205      	str	r2, [sp, #20]
 80078bc:	e7a4      	b.n	8007808 <_scanf_float+0x158>
 80078be:	21a0      	movs	r1, #160	@ 0xa0
 80078c0:	2080      	movs	r0, #128	@ 0x80
 80078c2:	6822      	ldr	r2, [r4, #0]
 80078c4:	00c9      	lsls	r1, r1, #3
 80078c6:	4011      	ands	r1, r2
 80078c8:	00c0      	lsls	r0, r0, #3
 80078ca:	4281      	cmp	r1, r0
 80078cc:	d006      	beq.n	80078dc <_scanf_float+0x22c>
 80078ce:	4202      	tst	r2, r0
 80078d0:	d100      	bne.n	80078d4 <_scanf_float+0x224>
 80078d2:	e71e      	b.n	8007712 <_scanf_float+0x62>
 80078d4:	9901      	ldr	r1, [sp, #4]
 80078d6:	2900      	cmp	r1, #0
 80078d8:	d100      	bne.n	80078dc <_scanf_float+0x22c>
 80078da:	e0ee      	b.n	8007aba <_scanf_float+0x40a>
 80078dc:	0591      	lsls	r1, r2, #22
 80078de:	d404      	bmi.n	80078ea <_scanf_float+0x23a>
 80078e0:	9901      	ldr	r1, [sp, #4]
 80078e2:	9805      	ldr	r0, [sp, #20]
 80078e4:	9709      	str	r7, [sp, #36]	@ 0x24
 80078e6:	1a09      	subs	r1, r1, r0
 80078e8:	9108      	str	r1, [sp, #32]
 80078ea:	4934      	ldr	r1, [pc, #208]	@ (80079bc <_scanf_float+0x30c>)
 80078ec:	400a      	ands	r2, r1
 80078ee:	21c0      	movs	r1, #192	@ 0xc0
 80078f0:	0049      	lsls	r1, r1, #1
 80078f2:	430a      	orrs	r2, r1
 80078f4:	6022      	str	r2, [r4, #0]
 80078f6:	2200      	movs	r2, #0
 80078f8:	9201      	str	r2, [sp, #4]
 80078fa:	e785      	b.n	8007808 <_scanf_float+0x158>
 80078fc:	2203      	movs	r2, #3
 80078fe:	e79f      	b.n	8007840 <_scanf_float+0x190>
 8007900:	23c0      	movs	r3, #192	@ 0xc0
 8007902:	005b      	lsls	r3, r3, #1
 8007904:	0031      	movs	r1, r6
 8007906:	58e3      	ldr	r3, [r4, r3]
 8007908:	9803      	ldr	r0, [sp, #12]
 800790a:	4798      	blx	r3
 800790c:	2800      	cmp	r0, #0
 800790e:	d100      	bne.n	8007912 <_scanf_float+0x262>
 8007910:	e6f1      	b.n	80076f6 <_scanf_float+0x46>
 8007912:	e6fe      	b.n	8007712 <_scanf_float+0x62>
 8007914:	3f01      	subs	r7, #1
 8007916:	5963      	ldr	r3, [r4, r5]
 8007918:	0032      	movs	r2, r6
 800791a:	7839      	ldrb	r1, [r7, #0]
 800791c:	9803      	ldr	r0, [sp, #12]
 800791e:	4798      	blx	r3
 8007920:	6923      	ldr	r3, [r4, #16]
 8007922:	3b01      	subs	r3, #1
 8007924:	6123      	str	r3, [r4, #16]
 8007926:	e702      	b.n	800772e <_scanf_float+0x7e>
 8007928:	1e6b      	subs	r3, r5, #1
 800792a:	2b06      	cmp	r3, #6
 800792c:	d80e      	bhi.n	800794c <_scanf_float+0x29c>
 800792e:	9702      	str	r7, [sp, #8]
 8007930:	2d02      	cmp	r5, #2
 8007932:	d920      	bls.n	8007976 <_scanf_float+0x2c6>
 8007934:	1beb      	subs	r3, r5, r7
 8007936:	b2db      	uxtb	r3, r3
 8007938:	9306      	str	r3, [sp, #24]
 800793a:	9b02      	ldr	r3, [sp, #8]
 800793c:	9a06      	ldr	r2, [sp, #24]
 800793e:	189b      	adds	r3, r3, r2
 8007940:	b2db      	uxtb	r3, r3
 8007942:	2b03      	cmp	r3, #3
 8007944:	d127      	bne.n	8007996 <_scanf_float+0x2e6>
 8007946:	3d03      	subs	r5, #3
 8007948:	b2ed      	uxtb	r5, r5
 800794a:	1b7f      	subs	r7, r7, r5
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	05da      	lsls	r2, r3, #23
 8007950:	d553      	bpl.n	80079fa <_scanf_float+0x34a>
 8007952:	055b      	lsls	r3, r3, #21
 8007954:	d536      	bpl.n	80079c4 <_scanf_float+0x314>
 8007956:	25be      	movs	r5, #190	@ 0xbe
 8007958:	006d      	lsls	r5, r5, #1
 800795a:	9b04      	ldr	r3, [sp, #16]
 800795c:	429f      	cmp	r7, r3
 800795e:	d800      	bhi.n	8007962 <_scanf_float+0x2b2>
 8007960:	e6e9      	b.n	8007736 <_scanf_float+0x86>
 8007962:	3f01      	subs	r7, #1
 8007964:	5963      	ldr	r3, [r4, r5]
 8007966:	0032      	movs	r2, r6
 8007968:	7839      	ldrb	r1, [r7, #0]
 800796a:	9803      	ldr	r0, [sp, #12]
 800796c:	4798      	blx	r3
 800796e:	6923      	ldr	r3, [r4, #16]
 8007970:	3b01      	subs	r3, #1
 8007972:	6123      	str	r3, [r4, #16]
 8007974:	e7f1      	b.n	800795a <_scanf_float+0x2aa>
 8007976:	25be      	movs	r5, #190	@ 0xbe
 8007978:	006d      	lsls	r5, r5, #1
 800797a:	9b04      	ldr	r3, [sp, #16]
 800797c:	429f      	cmp	r7, r3
 800797e:	d800      	bhi.n	8007982 <_scanf_float+0x2d2>
 8007980:	e6d9      	b.n	8007736 <_scanf_float+0x86>
 8007982:	3f01      	subs	r7, #1
 8007984:	5963      	ldr	r3, [r4, r5]
 8007986:	0032      	movs	r2, r6
 8007988:	7839      	ldrb	r1, [r7, #0]
 800798a:	9803      	ldr	r0, [sp, #12]
 800798c:	4798      	blx	r3
 800798e:	6923      	ldr	r3, [r4, #16]
 8007990:	3b01      	subs	r3, #1
 8007992:	6123      	str	r3, [r4, #16]
 8007994:	e7f1      	b.n	800797a <_scanf_float+0x2ca>
 8007996:	9b02      	ldr	r3, [sp, #8]
 8007998:	0032      	movs	r2, r6
 800799a:	3b01      	subs	r3, #1
 800799c:	7819      	ldrb	r1, [r3, #0]
 800799e:	9302      	str	r3, [sp, #8]
 80079a0:	23be      	movs	r3, #190	@ 0xbe
 80079a2:	005b      	lsls	r3, r3, #1
 80079a4:	58e3      	ldr	r3, [r4, r3]
 80079a6:	9803      	ldr	r0, [sp, #12]
 80079a8:	4798      	blx	r3
 80079aa:	6923      	ldr	r3, [r4, #16]
 80079ac:	3b01      	subs	r3, #1
 80079ae:	6123      	str	r3, [r4, #16]
 80079b0:	e7c3      	b.n	800793a <_scanf_float+0x28a>
 80079b2:	46c0      	nop			@ (mov r8, r8)
 80079b4:	fffffeff 	.word	0xfffffeff
 80079b8:	fffffe7f 	.word	0xfffffe7f
 80079bc:	fffff87f 	.word	0xfffff87f
 80079c0:	fffffd7f 	.word	0xfffffd7f
 80079c4:	6923      	ldr	r3, [r4, #16]
 80079c6:	1e7d      	subs	r5, r7, #1
 80079c8:	7829      	ldrb	r1, [r5, #0]
 80079ca:	3b01      	subs	r3, #1
 80079cc:	6123      	str	r3, [r4, #16]
 80079ce:	2965      	cmp	r1, #101	@ 0x65
 80079d0:	d00c      	beq.n	80079ec <_scanf_float+0x33c>
 80079d2:	2945      	cmp	r1, #69	@ 0x45
 80079d4:	d00a      	beq.n	80079ec <_scanf_float+0x33c>
 80079d6:	23be      	movs	r3, #190	@ 0xbe
 80079d8:	005b      	lsls	r3, r3, #1
 80079da:	58e3      	ldr	r3, [r4, r3]
 80079dc:	0032      	movs	r2, r6
 80079de:	9803      	ldr	r0, [sp, #12]
 80079e0:	4798      	blx	r3
 80079e2:	6923      	ldr	r3, [r4, #16]
 80079e4:	1ebd      	subs	r5, r7, #2
 80079e6:	3b01      	subs	r3, #1
 80079e8:	7829      	ldrb	r1, [r5, #0]
 80079ea:	6123      	str	r3, [r4, #16]
 80079ec:	23be      	movs	r3, #190	@ 0xbe
 80079ee:	005b      	lsls	r3, r3, #1
 80079f0:	0032      	movs	r2, r6
 80079f2:	58e3      	ldr	r3, [r4, r3]
 80079f4:	9803      	ldr	r0, [sp, #12]
 80079f6:	4798      	blx	r3
 80079f8:	002f      	movs	r7, r5
 80079fa:	6821      	ldr	r1, [r4, #0]
 80079fc:	2310      	movs	r3, #16
 80079fe:	000a      	movs	r2, r1
 8007a00:	401a      	ands	r2, r3
 8007a02:	4219      	tst	r1, r3
 8007a04:	d001      	beq.n	8007a0a <_scanf_float+0x35a>
 8007a06:	2000      	movs	r0, #0
 8007a08:	e696      	b.n	8007738 <_scanf_float+0x88>
 8007a0a:	21c0      	movs	r1, #192	@ 0xc0
 8007a0c:	703a      	strb	r2, [r7, #0]
 8007a0e:	6823      	ldr	r3, [r4, #0]
 8007a10:	00c9      	lsls	r1, r1, #3
 8007a12:	400b      	ands	r3, r1
 8007a14:	2180      	movs	r1, #128	@ 0x80
 8007a16:	00c9      	lsls	r1, r1, #3
 8007a18:	428b      	cmp	r3, r1
 8007a1a:	d126      	bne.n	8007a6a <_scanf_float+0x3ba>
 8007a1c:	9b05      	ldr	r3, [sp, #20]
 8007a1e:	9a01      	ldr	r2, [sp, #4]
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d00c      	beq.n	8007a3e <_scanf_float+0x38e>
 8007a24:	1a9a      	subs	r2, r3, r2
 8007a26:	0023      	movs	r3, r4
 8007a28:	3370      	adds	r3, #112	@ 0x70
 8007a2a:	33ff      	adds	r3, #255	@ 0xff
 8007a2c:	429f      	cmp	r7, r3
 8007a2e:	d302      	bcc.n	8007a36 <_scanf_float+0x386>
 8007a30:	0027      	movs	r7, r4
 8007a32:	376f      	adds	r7, #111	@ 0x6f
 8007a34:	37ff      	adds	r7, #255	@ 0xff
 8007a36:	0038      	movs	r0, r7
 8007a38:	4921      	ldr	r1, [pc, #132]	@ (8007ac0 <_scanf_float+0x410>)
 8007a3a:	f000 f909 	bl	8007c50 <siprintf>
 8007a3e:	2200      	movs	r2, #0
 8007a40:	9904      	ldr	r1, [sp, #16]
 8007a42:	9803      	ldr	r0, [sp, #12]
 8007a44:	f002 fc88 	bl	800a358 <_strtod_r>
 8007a48:	9b07      	ldr	r3, [sp, #28]
 8007a4a:	6822      	ldr	r2, [r4, #0]
 8007a4c:	0006      	movs	r6, r0
 8007a4e:	000f      	movs	r7, r1
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	0791      	lsls	r1, r2, #30
 8007a54:	d516      	bpl.n	8007a84 <_scanf_float+0x3d4>
 8007a56:	9907      	ldr	r1, [sp, #28]
 8007a58:	1d1a      	adds	r2, r3, #4
 8007a5a:	600a      	str	r2, [r1, #0]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	601e      	str	r6, [r3, #0]
 8007a60:	605f      	str	r7, [r3, #4]
 8007a62:	68e3      	ldr	r3, [r4, #12]
 8007a64:	3301      	adds	r3, #1
 8007a66:	60e3      	str	r3, [r4, #12]
 8007a68:	e7cd      	b.n	8007a06 <_scanf_float+0x356>
 8007a6a:	9b08      	ldr	r3, [sp, #32]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0e6      	beq.n	8007a3e <_scanf_float+0x38e>
 8007a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a72:	9803      	ldr	r0, [sp, #12]
 8007a74:	1c59      	adds	r1, r3, #1
 8007a76:	230a      	movs	r3, #10
 8007a78:	f002 fd00 	bl	800a47c <_strtol_r>
 8007a7c:	9b08      	ldr	r3, [sp, #32]
 8007a7e:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8007a80:	1ac2      	subs	r2, r0, r3
 8007a82:	e7d0      	b.n	8007a26 <_scanf_float+0x376>
 8007a84:	1d19      	adds	r1, r3, #4
 8007a86:	0752      	lsls	r2, r2, #29
 8007a88:	d502      	bpl.n	8007a90 <_scanf_float+0x3e0>
 8007a8a:	9a07      	ldr	r2, [sp, #28]
 8007a8c:	6011      	str	r1, [r2, #0]
 8007a8e:	e7e5      	b.n	8007a5c <_scanf_float+0x3ac>
 8007a90:	9a07      	ldr	r2, [sp, #28]
 8007a92:	0030      	movs	r0, r6
 8007a94:	6011      	str	r1, [r2, #0]
 8007a96:	681d      	ldr	r5, [r3, #0]
 8007a98:	0032      	movs	r2, r6
 8007a9a:	003b      	movs	r3, r7
 8007a9c:	0039      	movs	r1, r7
 8007a9e:	f7fb f8a3 	bl	8002be8 <__aeabi_dcmpun>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d004      	beq.n	8007ab0 <_scanf_float+0x400>
 8007aa6:	4807      	ldr	r0, [pc, #28]	@ (8007ac4 <_scanf_float+0x414>)
 8007aa8:	f000 f9fe 	bl	8007ea8 <nanf>
 8007aac:	6028      	str	r0, [r5, #0]
 8007aae:	e7d8      	b.n	8007a62 <_scanf_float+0x3b2>
 8007ab0:	0030      	movs	r0, r6
 8007ab2:	0039      	movs	r1, r7
 8007ab4:	f7fb f948 	bl	8002d48 <__aeabi_d2f>
 8007ab8:	e7f8      	b.n	8007aac <_scanf_float+0x3fc>
 8007aba:	2300      	movs	r3, #0
 8007abc:	9301      	str	r3, [sp, #4]
 8007abe:	e62f      	b.n	8007720 <_scanf_float+0x70>
 8007ac0:	0800c0b2 	.word	0x0800c0b2
 8007ac4:	0800c20e 	.word	0x0800c20e

08007ac8 <std>:
 8007ac8:	2300      	movs	r3, #0
 8007aca:	b510      	push	{r4, lr}
 8007acc:	0004      	movs	r4, r0
 8007ace:	6003      	str	r3, [r0, #0]
 8007ad0:	6043      	str	r3, [r0, #4]
 8007ad2:	6083      	str	r3, [r0, #8]
 8007ad4:	8181      	strh	r1, [r0, #12]
 8007ad6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ad8:	81c2      	strh	r2, [r0, #14]
 8007ada:	6103      	str	r3, [r0, #16]
 8007adc:	6143      	str	r3, [r0, #20]
 8007ade:	6183      	str	r3, [r0, #24]
 8007ae0:	0019      	movs	r1, r3
 8007ae2:	2208      	movs	r2, #8
 8007ae4:	305c      	adds	r0, #92	@ 0x5c
 8007ae6:	f000 f94d 	bl	8007d84 <memset>
 8007aea:	4b0b      	ldr	r3, [pc, #44]	@ (8007b18 <std+0x50>)
 8007aec:	6224      	str	r4, [r4, #32]
 8007aee:	6263      	str	r3, [r4, #36]	@ 0x24
 8007af0:	4b0a      	ldr	r3, [pc, #40]	@ (8007b1c <std+0x54>)
 8007af2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007af4:	4b0a      	ldr	r3, [pc, #40]	@ (8007b20 <std+0x58>)
 8007af6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007af8:	4b0a      	ldr	r3, [pc, #40]	@ (8007b24 <std+0x5c>)
 8007afa:	6323      	str	r3, [r4, #48]	@ 0x30
 8007afc:	4b0a      	ldr	r3, [pc, #40]	@ (8007b28 <std+0x60>)
 8007afe:	429c      	cmp	r4, r3
 8007b00:	d005      	beq.n	8007b0e <std+0x46>
 8007b02:	4b0a      	ldr	r3, [pc, #40]	@ (8007b2c <std+0x64>)
 8007b04:	429c      	cmp	r4, r3
 8007b06:	d002      	beq.n	8007b0e <std+0x46>
 8007b08:	4b09      	ldr	r3, [pc, #36]	@ (8007b30 <std+0x68>)
 8007b0a:	429c      	cmp	r4, r3
 8007b0c:	d103      	bne.n	8007b16 <std+0x4e>
 8007b0e:	0020      	movs	r0, r4
 8007b10:	3058      	adds	r0, #88	@ 0x58
 8007b12:	f000 f9bb 	bl	8007e8c <__retarget_lock_init_recursive>
 8007b16:	bd10      	pop	{r4, pc}
 8007b18:	08007ce9 	.word	0x08007ce9
 8007b1c:	08007d15 	.word	0x08007d15
 8007b20:	08007d4d 	.word	0x08007d4d
 8007b24:	08007d79 	.word	0x08007d79
 8007b28:	200003d8 	.word	0x200003d8
 8007b2c:	20000440 	.word	0x20000440
 8007b30:	200004a8 	.word	0x200004a8

08007b34 <stdio_exit_handler>:
 8007b34:	b510      	push	{r4, lr}
 8007b36:	4a03      	ldr	r2, [pc, #12]	@ (8007b44 <stdio_exit_handler+0x10>)
 8007b38:	4903      	ldr	r1, [pc, #12]	@ (8007b48 <stdio_exit_handler+0x14>)
 8007b3a:	4804      	ldr	r0, [pc, #16]	@ (8007b4c <stdio_exit_handler+0x18>)
 8007b3c:	f000 f86c 	bl	8007c18 <_fwalk_sglue>
 8007b40:	bd10      	pop	{r4, pc}
 8007b42:	46c0      	nop			@ (mov r8, r8)
 8007b44:	2000000c 	.word	0x2000000c
 8007b48:	0800ae8d 	.word	0x0800ae8d
 8007b4c:	2000001c 	.word	0x2000001c

08007b50 <cleanup_stdio>:
 8007b50:	6841      	ldr	r1, [r0, #4]
 8007b52:	4b0b      	ldr	r3, [pc, #44]	@ (8007b80 <cleanup_stdio+0x30>)
 8007b54:	b510      	push	{r4, lr}
 8007b56:	0004      	movs	r4, r0
 8007b58:	4299      	cmp	r1, r3
 8007b5a:	d001      	beq.n	8007b60 <cleanup_stdio+0x10>
 8007b5c:	f003 f996 	bl	800ae8c <_fflush_r>
 8007b60:	68a1      	ldr	r1, [r4, #8]
 8007b62:	4b08      	ldr	r3, [pc, #32]	@ (8007b84 <cleanup_stdio+0x34>)
 8007b64:	4299      	cmp	r1, r3
 8007b66:	d002      	beq.n	8007b6e <cleanup_stdio+0x1e>
 8007b68:	0020      	movs	r0, r4
 8007b6a:	f003 f98f 	bl	800ae8c <_fflush_r>
 8007b6e:	68e1      	ldr	r1, [r4, #12]
 8007b70:	4b05      	ldr	r3, [pc, #20]	@ (8007b88 <cleanup_stdio+0x38>)
 8007b72:	4299      	cmp	r1, r3
 8007b74:	d002      	beq.n	8007b7c <cleanup_stdio+0x2c>
 8007b76:	0020      	movs	r0, r4
 8007b78:	f003 f988 	bl	800ae8c <_fflush_r>
 8007b7c:	bd10      	pop	{r4, pc}
 8007b7e:	46c0      	nop			@ (mov r8, r8)
 8007b80:	200003d8 	.word	0x200003d8
 8007b84:	20000440 	.word	0x20000440
 8007b88:	200004a8 	.word	0x200004a8

08007b8c <global_stdio_init.part.0>:
 8007b8c:	b510      	push	{r4, lr}
 8007b8e:	4b09      	ldr	r3, [pc, #36]	@ (8007bb4 <global_stdio_init.part.0+0x28>)
 8007b90:	4a09      	ldr	r2, [pc, #36]	@ (8007bb8 <global_stdio_init.part.0+0x2c>)
 8007b92:	2104      	movs	r1, #4
 8007b94:	601a      	str	r2, [r3, #0]
 8007b96:	4809      	ldr	r0, [pc, #36]	@ (8007bbc <global_stdio_init.part.0+0x30>)
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f7ff ff95 	bl	8007ac8 <std>
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	2109      	movs	r1, #9
 8007ba2:	4807      	ldr	r0, [pc, #28]	@ (8007bc0 <global_stdio_init.part.0+0x34>)
 8007ba4:	f7ff ff90 	bl	8007ac8 <std>
 8007ba8:	2202      	movs	r2, #2
 8007baa:	2112      	movs	r1, #18
 8007bac:	4805      	ldr	r0, [pc, #20]	@ (8007bc4 <global_stdio_init.part.0+0x38>)
 8007bae:	f7ff ff8b 	bl	8007ac8 <std>
 8007bb2:	bd10      	pop	{r4, pc}
 8007bb4:	20000510 	.word	0x20000510
 8007bb8:	08007b35 	.word	0x08007b35
 8007bbc:	200003d8 	.word	0x200003d8
 8007bc0:	20000440 	.word	0x20000440
 8007bc4:	200004a8 	.word	0x200004a8

08007bc8 <__sfp_lock_acquire>:
 8007bc8:	b510      	push	{r4, lr}
 8007bca:	4802      	ldr	r0, [pc, #8]	@ (8007bd4 <__sfp_lock_acquire+0xc>)
 8007bcc:	f000 f95f 	bl	8007e8e <__retarget_lock_acquire_recursive>
 8007bd0:	bd10      	pop	{r4, pc}
 8007bd2:	46c0      	nop			@ (mov r8, r8)
 8007bd4:	20000519 	.word	0x20000519

08007bd8 <__sfp_lock_release>:
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	4802      	ldr	r0, [pc, #8]	@ (8007be4 <__sfp_lock_release+0xc>)
 8007bdc:	f000 f958 	bl	8007e90 <__retarget_lock_release_recursive>
 8007be0:	bd10      	pop	{r4, pc}
 8007be2:	46c0      	nop			@ (mov r8, r8)
 8007be4:	20000519 	.word	0x20000519

08007be8 <__sinit>:
 8007be8:	b510      	push	{r4, lr}
 8007bea:	0004      	movs	r4, r0
 8007bec:	f7ff ffec 	bl	8007bc8 <__sfp_lock_acquire>
 8007bf0:	6a23      	ldr	r3, [r4, #32]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d002      	beq.n	8007bfc <__sinit+0x14>
 8007bf6:	f7ff ffef 	bl	8007bd8 <__sfp_lock_release>
 8007bfa:	bd10      	pop	{r4, pc}
 8007bfc:	4b04      	ldr	r3, [pc, #16]	@ (8007c10 <__sinit+0x28>)
 8007bfe:	6223      	str	r3, [r4, #32]
 8007c00:	4b04      	ldr	r3, [pc, #16]	@ (8007c14 <__sinit+0x2c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d1f6      	bne.n	8007bf6 <__sinit+0xe>
 8007c08:	f7ff ffc0 	bl	8007b8c <global_stdio_init.part.0>
 8007c0c:	e7f3      	b.n	8007bf6 <__sinit+0xe>
 8007c0e:	46c0      	nop			@ (mov r8, r8)
 8007c10:	08007b51 	.word	0x08007b51
 8007c14:	20000510 	.word	0x20000510

08007c18 <_fwalk_sglue>:
 8007c18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c1a:	0014      	movs	r4, r2
 8007c1c:	2600      	movs	r6, #0
 8007c1e:	9000      	str	r0, [sp, #0]
 8007c20:	9101      	str	r1, [sp, #4]
 8007c22:	68a5      	ldr	r5, [r4, #8]
 8007c24:	6867      	ldr	r7, [r4, #4]
 8007c26:	3f01      	subs	r7, #1
 8007c28:	d504      	bpl.n	8007c34 <_fwalk_sglue+0x1c>
 8007c2a:	6824      	ldr	r4, [r4, #0]
 8007c2c:	2c00      	cmp	r4, #0
 8007c2e:	d1f8      	bne.n	8007c22 <_fwalk_sglue+0xa>
 8007c30:	0030      	movs	r0, r6
 8007c32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c34:	89ab      	ldrh	r3, [r5, #12]
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d908      	bls.n	8007c4c <_fwalk_sglue+0x34>
 8007c3a:	220e      	movs	r2, #14
 8007c3c:	5eab      	ldrsh	r3, [r5, r2]
 8007c3e:	3301      	adds	r3, #1
 8007c40:	d004      	beq.n	8007c4c <_fwalk_sglue+0x34>
 8007c42:	0029      	movs	r1, r5
 8007c44:	9800      	ldr	r0, [sp, #0]
 8007c46:	9b01      	ldr	r3, [sp, #4]
 8007c48:	4798      	blx	r3
 8007c4a:	4306      	orrs	r6, r0
 8007c4c:	3568      	adds	r5, #104	@ 0x68
 8007c4e:	e7ea      	b.n	8007c26 <_fwalk_sglue+0xe>

08007c50 <siprintf>:
 8007c50:	b40e      	push	{r1, r2, r3}
 8007c52:	b510      	push	{r4, lr}
 8007c54:	2400      	movs	r4, #0
 8007c56:	490c      	ldr	r1, [pc, #48]	@ (8007c88 <siprintf+0x38>)
 8007c58:	b09d      	sub	sp, #116	@ 0x74
 8007c5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007c5c:	9002      	str	r0, [sp, #8]
 8007c5e:	9006      	str	r0, [sp, #24]
 8007c60:	9107      	str	r1, [sp, #28]
 8007c62:	9104      	str	r1, [sp, #16]
 8007c64:	4809      	ldr	r0, [pc, #36]	@ (8007c8c <siprintf+0x3c>)
 8007c66:	490a      	ldr	r1, [pc, #40]	@ (8007c90 <siprintf+0x40>)
 8007c68:	cb04      	ldmia	r3!, {r2}
 8007c6a:	9105      	str	r1, [sp, #20]
 8007c6c:	6800      	ldr	r0, [r0, #0]
 8007c6e:	a902      	add	r1, sp, #8
 8007c70:	9301      	str	r3, [sp, #4]
 8007c72:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007c74:	f002 fc66 	bl	800a544 <_svfiprintf_r>
 8007c78:	9b02      	ldr	r3, [sp, #8]
 8007c7a:	701c      	strb	r4, [r3, #0]
 8007c7c:	b01d      	add	sp, #116	@ 0x74
 8007c7e:	bc10      	pop	{r4}
 8007c80:	bc08      	pop	{r3}
 8007c82:	b003      	add	sp, #12
 8007c84:	4718      	bx	r3
 8007c86:	46c0      	nop			@ (mov r8, r8)
 8007c88:	7fffffff 	.word	0x7fffffff
 8007c8c:	20000018 	.word	0x20000018
 8007c90:	ffff0208 	.word	0xffff0208

08007c94 <siscanf>:
 8007c94:	b40e      	push	{r1, r2, r3}
 8007c96:	b570      	push	{r4, r5, r6, lr}
 8007c98:	2381      	movs	r3, #129	@ 0x81
 8007c9a:	b09d      	sub	sp, #116	@ 0x74
 8007c9c:	466a      	mov	r2, sp
 8007c9e:	2500      	movs	r5, #0
 8007ca0:	ac21      	add	r4, sp, #132	@ 0x84
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	cc40      	ldmia	r4!, {r6}
 8007ca6:	8293      	strh	r3, [r2, #20]
 8007ca8:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007caa:	9002      	str	r0, [sp, #8]
 8007cac:	9006      	str	r0, [sp, #24]
 8007cae:	f7f8 fa29 	bl	8000104 <strlen>
 8007cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8007ce0 <siscanf+0x4c>)
 8007cb4:	466a      	mov	r2, sp
 8007cb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007cb8:	2301      	movs	r3, #1
 8007cba:	9003      	str	r0, [sp, #12]
 8007cbc:	9007      	str	r0, [sp, #28]
 8007cbe:	4809      	ldr	r0, [pc, #36]	@ (8007ce4 <siscanf+0x50>)
 8007cc0:	425b      	negs	r3, r3
 8007cc2:	82d3      	strh	r3, [r2, #22]
 8007cc4:	a902      	add	r1, sp, #8
 8007cc6:	0023      	movs	r3, r4
 8007cc8:	0032      	movs	r2, r6
 8007cca:	6800      	ldr	r0, [r0, #0]
 8007ccc:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007cce:	9514      	str	r5, [sp, #80]	@ 0x50
 8007cd0:	9401      	str	r4, [sp, #4]
 8007cd2:	f002 fd91 	bl	800a7f8 <__ssvfiscanf_r>
 8007cd6:	b01d      	add	sp, #116	@ 0x74
 8007cd8:	bc70      	pop	{r4, r5, r6}
 8007cda:	bc08      	pop	{r3}
 8007cdc:	b003      	add	sp, #12
 8007cde:	4718      	bx	r3
 8007ce0:	08007d11 	.word	0x08007d11
 8007ce4:	20000018 	.word	0x20000018

08007ce8 <__sread>:
 8007ce8:	b570      	push	{r4, r5, r6, lr}
 8007cea:	000c      	movs	r4, r1
 8007cec:	250e      	movs	r5, #14
 8007cee:	5f49      	ldrsh	r1, [r1, r5]
 8007cf0:	f000 f87a 	bl	8007de8 <_read_r>
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	db03      	blt.n	8007d00 <__sread+0x18>
 8007cf8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007cfa:	181b      	adds	r3, r3, r0
 8007cfc:	6563      	str	r3, [r4, #84]	@ 0x54
 8007cfe:	bd70      	pop	{r4, r5, r6, pc}
 8007d00:	89a3      	ldrh	r3, [r4, #12]
 8007d02:	4a02      	ldr	r2, [pc, #8]	@ (8007d0c <__sread+0x24>)
 8007d04:	4013      	ands	r3, r2
 8007d06:	81a3      	strh	r3, [r4, #12]
 8007d08:	e7f9      	b.n	8007cfe <__sread+0x16>
 8007d0a:	46c0      	nop			@ (mov r8, r8)
 8007d0c:	ffffefff 	.word	0xffffefff

08007d10 <__seofread>:
 8007d10:	2000      	movs	r0, #0
 8007d12:	4770      	bx	lr

08007d14 <__swrite>:
 8007d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d16:	001f      	movs	r7, r3
 8007d18:	898b      	ldrh	r3, [r1, #12]
 8007d1a:	0005      	movs	r5, r0
 8007d1c:	000c      	movs	r4, r1
 8007d1e:	0016      	movs	r6, r2
 8007d20:	05db      	lsls	r3, r3, #23
 8007d22:	d505      	bpl.n	8007d30 <__swrite+0x1c>
 8007d24:	230e      	movs	r3, #14
 8007d26:	5ec9      	ldrsh	r1, [r1, r3]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	f000 f848 	bl	8007dc0 <_lseek_r>
 8007d30:	89a3      	ldrh	r3, [r4, #12]
 8007d32:	4a05      	ldr	r2, [pc, #20]	@ (8007d48 <__swrite+0x34>)
 8007d34:	0028      	movs	r0, r5
 8007d36:	4013      	ands	r3, r2
 8007d38:	81a3      	strh	r3, [r4, #12]
 8007d3a:	0032      	movs	r2, r6
 8007d3c:	230e      	movs	r3, #14
 8007d3e:	5ee1      	ldrsh	r1, [r4, r3]
 8007d40:	003b      	movs	r3, r7
 8007d42:	f000 f865 	bl	8007e10 <_write_r>
 8007d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d48:	ffffefff 	.word	0xffffefff

08007d4c <__sseek>:
 8007d4c:	b570      	push	{r4, r5, r6, lr}
 8007d4e:	000c      	movs	r4, r1
 8007d50:	250e      	movs	r5, #14
 8007d52:	5f49      	ldrsh	r1, [r1, r5]
 8007d54:	f000 f834 	bl	8007dc0 <_lseek_r>
 8007d58:	89a3      	ldrh	r3, [r4, #12]
 8007d5a:	1c42      	adds	r2, r0, #1
 8007d5c:	d103      	bne.n	8007d66 <__sseek+0x1a>
 8007d5e:	4a05      	ldr	r2, [pc, #20]	@ (8007d74 <__sseek+0x28>)
 8007d60:	4013      	ands	r3, r2
 8007d62:	81a3      	strh	r3, [r4, #12]
 8007d64:	bd70      	pop	{r4, r5, r6, pc}
 8007d66:	2280      	movs	r2, #128	@ 0x80
 8007d68:	0152      	lsls	r2, r2, #5
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	81a3      	strh	r3, [r4, #12]
 8007d6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d70:	e7f8      	b.n	8007d64 <__sseek+0x18>
 8007d72:	46c0      	nop			@ (mov r8, r8)
 8007d74:	ffffefff 	.word	0xffffefff

08007d78 <__sclose>:
 8007d78:	b510      	push	{r4, lr}
 8007d7a:	230e      	movs	r3, #14
 8007d7c:	5ec9      	ldrsh	r1, [r1, r3]
 8007d7e:	f000 f80d 	bl	8007d9c <_close_r>
 8007d82:	bd10      	pop	{r4, pc}

08007d84 <memset>:
 8007d84:	0003      	movs	r3, r0
 8007d86:	1882      	adds	r2, r0, r2
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d100      	bne.n	8007d8e <memset+0xa>
 8007d8c:	4770      	bx	lr
 8007d8e:	7019      	strb	r1, [r3, #0]
 8007d90:	3301      	adds	r3, #1
 8007d92:	e7f9      	b.n	8007d88 <memset+0x4>

08007d94 <_localeconv_r>:
 8007d94:	4800      	ldr	r0, [pc, #0]	@ (8007d98 <_localeconv_r+0x4>)
 8007d96:	4770      	bx	lr
 8007d98:	20000158 	.word	0x20000158

08007d9c <_close_r>:
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	b570      	push	{r4, r5, r6, lr}
 8007da0:	4d06      	ldr	r5, [pc, #24]	@ (8007dbc <_close_r+0x20>)
 8007da2:	0004      	movs	r4, r0
 8007da4:	0008      	movs	r0, r1
 8007da6:	602b      	str	r3, [r5, #0]
 8007da8:	f7fb fcde 	bl	8003768 <_close>
 8007dac:	1c43      	adds	r3, r0, #1
 8007dae:	d103      	bne.n	8007db8 <_close_r+0x1c>
 8007db0:	682b      	ldr	r3, [r5, #0]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d000      	beq.n	8007db8 <_close_r+0x1c>
 8007db6:	6023      	str	r3, [r4, #0]
 8007db8:	bd70      	pop	{r4, r5, r6, pc}
 8007dba:	46c0      	nop			@ (mov r8, r8)
 8007dbc:	20000514 	.word	0x20000514

08007dc0 <_lseek_r>:
 8007dc0:	b570      	push	{r4, r5, r6, lr}
 8007dc2:	0004      	movs	r4, r0
 8007dc4:	0008      	movs	r0, r1
 8007dc6:	0011      	movs	r1, r2
 8007dc8:	001a      	movs	r2, r3
 8007dca:	2300      	movs	r3, #0
 8007dcc:	4d05      	ldr	r5, [pc, #20]	@ (8007de4 <_lseek_r+0x24>)
 8007dce:	602b      	str	r3, [r5, #0]
 8007dd0:	f7fb fceb 	bl	80037aa <_lseek>
 8007dd4:	1c43      	adds	r3, r0, #1
 8007dd6:	d103      	bne.n	8007de0 <_lseek_r+0x20>
 8007dd8:	682b      	ldr	r3, [r5, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d000      	beq.n	8007de0 <_lseek_r+0x20>
 8007dde:	6023      	str	r3, [r4, #0]
 8007de0:	bd70      	pop	{r4, r5, r6, pc}
 8007de2:	46c0      	nop			@ (mov r8, r8)
 8007de4:	20000514 	.word	0x20000514

08007de8 <_read_r>:
 8007de8:	b570      	push	{r4, r5, r6, lr}
 8007dea:	0004      	movs	r4, r0
 8007dec:	0008      	movs	r0, r1
 8007dee:	0011      	movs	r1, r2
 8007df0:	001a      	movs	r2, r3
 8007df2:	2300      	movs	r3, #0
 8007df4:	4d05      	ldr	r5, [pc, #20]	@ (8007e0c <_read_r+0x24>)
 8007df6:	602b      	str	r3, [r5, #0]
 8007df8:	f7fb fc7d 	bl	80036f6 <_read>
 8007dfc:	1c43      	adds	r3, r0, #1
 8007dfe:	d103      	bne.n	8007e08 <_read_r+0x20>
 8007e00:	682b      	ldr	r3, [r5, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d000      	beq.n	8007e08 <_read_r+0x20>
 8007e06:	6023      	str	r3, [r4, #0]
 8007e08:	bd70      	pop	{r4, r5, r6, pc}
 8007e0a:	46c0      	nop			@ (mov r8, r8)
 8007e0c:	20000514 	.word	0x20000514

08007e10 <_write_r>:
 8007e10:	b570      	push	{r4, r5, r6, lr}
 8007e12:	0004      	movs	r4, r0
 8007e14:	0008      	movs	r0, r1
 8007e16:	0011      	movs	r1, r2
 8007e18:	001a      	movs	r2, r3
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	4d05      	ldr	r5, [pc, #20]	@ (8007e34 <_write_r+0x24>)
 8007e1e:	602b      	str	r3, [r5, #0]
 8007e20:	f7fb fc86 	bl	8003730 <_write>
 8007e24:	1c43      	adds	r3, r0, #1
 8007e26:	d103      	bne.n	8007e30 <_write_r+0x20>
 8007e28:	682b      	ldr	r3, [r5, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d000      	beq.n	8007e30 <_write_r+0x20>
 8007e2e:	6023      	str	r3, [r4, #0]
 8007e30:	bd70      	pop	{r4, r5, r6, pc}
 8007e32:	46c0      	nop			@ (mov r8, r8)
 8007e34:	20000514 	.word	0x20000514

08007e38 <__errno>:
 8007e38:	4b01      	ldr	r3, [pc, #4]	@ (8007e40 <__errno+0x8>)
 8007e3a:	6818      	ldr	r0, [r3, #0]
 8007e3c:	4770      	bx	lr
 8007e3e:	46c0      	nop			@ (mov r8, r8)
 8007e40:	20000018 	.word	0x20000018

08007e44 <__libc_init_array>:
 8007e44:	b570      	push	{r4, r5, r6, lr}
 8007e46:	2600      	movs	r6, #0
 8007e48:	4c0c      	ldr	r4, [pc, #48]	@ (8007e7c <__libc_init_array+0x38>)
 8007e4a:	4d0d      	ldr	r5, [pc, #52]	@ (8007e80 <__libc_init_array+0x3c>)
 8007e4c:	1b64      	subs	r4, r4, r5
 8007e4e:	10a4      	asrs	r4, r4, #2
 8007e50:	42a6      	cmp	r6, r4
 8007e52:	d109      	bne.n	8007e68 <__libc_init_array+0x24>
 8007e54:	2600      	movs	r6, #0
 8007e56:	f004 f859 	bl	800bf0c <_init>
 8007e5a:	4c0a      	ldr	r4, [pc, #40]	@ (8007e84 <__libc_init_array+0x40>)
 8007e5c:	4d0a      	ldr	r5, [pc, #40]	@ (8007e88 <__libc_init_array+0x44>)
 8007e5e:	1b64      	subs	r4, r4, r5
 8007e60:	10a4      	asrs	r4, r4, #2
 8007e62:	42a6      	cmp	r6, r4
 8007e64:	d105      	bne.n	8007e72 <__libc_init_array+0x2e>
 8007e66:	bd70      	pop	{r4, r5, r6, pc}
 8007e68:	00b3      	lsls	r3, r6, #2
 8007e6a:	58eb      	ldr	r3, [r5, r3]
 8007e6c:	4798      	blx	r3
 8007e6e:	3601      	adds	r6, #1
 8007e70:	e7ee      	b.n	8007e50 <__libc_init_array+0xc>
 8007e72:	00b3      	lsls	r3, r6, #2
 8007e74:	58eb      	ldr	r3, [r5, r3]
 8007e76:	4798      	blx	r3
 8007e78:	3601      	adds	r6, #1
 8007e7a:	e7f2      	b.n	8007e62 <__libc_init_array+0x1e>
 8007e7c:	0800c4cc 	.word	0x0800c4cc
 8007e80:	0800c4cc 	.word	0x0800c4cc
 8007e84:	0800c4d0 	.word	0x0800c4d0
 8007e88:	0800c4cc 	.word	0x0800c4cc

08007e8c <__retarget_lock_init_recursive>:
 8007e8c:	4770      	bx	lr

08007e8e <__retarget_lock_acquire_recursive>:
 8007e8e:	4770      	bx	lr

08007e90 <__retarget_lock_release_recursive>:
 8007e90:	4770      	bx	lr

08007e92 <memchr>:
 8007e92:	b2c9      	uxtb	r1, r1
 8007e94:	1882      	adds	r2, r0, r2
 8007e96:	4290      	cmp	r0, r2
 8007e98:	d101      	bne.n	8007e9e <memchr+0xc>
 8007e9a:	2000      	movs	r0, #0
 8007e9c:	4770      	bx	lr
 8007e9e:	7803      	ldrb	r3, [r0, #0]
 8007ea0:	428b      	cmp	r3, r1
 8007ea2:	d0fb      	beq.n	8007e9c <memchr+0xa>
 8007ea4:	3001      	adds	r0, #1
 8007ea6:	e7f6      	b.n	8007e96 <memchr+0x4>

08007ea8 <nanf>:
 8007ea8:	4800      	ldr	r0, [pc, #0]	@ (8007eac <nanf+0x4>)
 8007eaa:	4770      	bx	lr
 8007eac:	7fc00000 	.word	0x7fc00000

08007eb0 <quorem>:
 8007eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eb2:	6903      	ldr	r3, [r0, #16]
 8007eb4:	690c      	ldr	r4, [r1, #16]
 8007eb6:	b089      	sub	sp, #36	@ 0x24
 8007eb8:	9003      	str	r0, [sp, #12]
 8007eba:	9106      	str	r1, [sp, #24]
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	42a3      	cmp	r3, r4
 8007ec0:	db63      	blt.n	8007f8a <quorem+0xda>
 8007ec2:	000b      	movs	r3, r1
 8007ec4:	3c01      	subs	r4, #1
 8007ec6:	3314      	adds	r3, #20
 8007ec8:	00a5      	lsls	r5, r4, #2
 8007eca:	9304      	str	r3, [sp, #16]
 8007ecc:	195b      	adds	r3, r3, r5
 8007ece:	9305      	str	r3, [sp, #20]
 8007ed0:	9b03      	ldr	r3, [sp, #12]
 8007ed2:	3314      	adds	r3, #20
 8007ed4:	9301      	str	r3, [sp, #4]
 8007ed6:	195d      	adds	r5, r3, r5
 8007ed8:	9b05      	ldr	r3, [sp, #20]
 8007eda:	682f      	ldr	r7, [r5, #0]
 8007edc:	681e      	ldr	r6, [r3, #0]
 8007ede:	0038      	movs	r0, r7
 8007ee0:	3601      	adds	r6, #1
 8007ee2:	0031      	movs	r1, r6
 8007ee4:	f7f8 f92a 	bl	800013c <__udivsi3>
 8007ee8:	9002      	str	r0, [sp, #8]
 8007eea:	42b7      	cmp	r7, r6
 8007eec:	d327      	bcc.n	8007f3e <quorem+0x8e>
 8007eee:	9b04      	ldr	r3, [sp, #16]
 8007ef0:	2700      	movs	r7, #0
 8007ef2:	469c      	mov	ip, r3
 8007ef4:	9e01      	ldr	r6, [sp, #4]
 8007ef6:	9707      	str	r7, [sp, #28]
 8007ef8:	4662      	mov	r2, ip
 8007efa:	ca08      	ldmia	r2!, {r3}
 8007efc:	6830      	ldr	r0, [r6, #0]
 8007efe:	4694      	mov	ip, r2
 8007f00:	9a02      	ldr	r2, [sp, #8]
 8007f02:	b299      	uxth	r1, r3
 8007f04:	4351      	muls	r1, r2
 8007f06:	0c1b      	lsrs	r3, r3, #16
 8007f08:	4353      	muls	r3, r2
 8007f0a:	19c9      	adds	r1, r1, r7
 8007f0c:	0c0a      	lsrs	r2, r1, #16
 8007f0e:	189b      	adds	r3, r3, r2
 8007f10:	b289      	uxth	r1, r1
 8007f12:	b282      	uxth	r2, r0
 8007f14:	1a52      	subs	r2, r2, r1
 8007f16:	9907      	ldr	r1, [sp, #28]
 8007f18:	0c1f      	lsrs	r7, r3, #16
 8007f1a:	1852      	adds	r2, r2, r1
 8007f1c:	0c00      	lsrs	r0, r0, #16
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	1411      	asrs	r1, r2, #16
 8007f22:	1ac3      	subs	r3, r0, r3
 8007f24:	185b      	adds	r3, r3, r1
 8007f26:	1419      	asrs	r1, r3, #16
 8007f28:	b292      	uxth	r2, r2
 8007f2a:	041b      	lsls	r3, r3, #16
 8007f2c:	431a      	orrs	r2, r3
 8007f2e:	9b05      	ldr	r3, [sp, #20]
 8007f30:	9107      	str	r1, [sp, #28]
 8007f32:	c604      	stmia	r6!, {r2}
 8007f34:	4563      	cmp	r3, ip
 8007f36:	d2df      	bcs.n	8007ef8 <quorem+0x48>
 8007f38:	682b      	ldr	r3, [r5, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d02b      	beq.n	8007f96 <quorem+0xe6>
 8007f3e:	9906      	ldr	r1, [sp, #24]
 8007f40:	9803      	ldr	r0, [sp, #12]
 8007f42:	f001 fa03 	bl	800934c <__mcmp>
 8007f46:	2800      	cmp	r0, #0
 8007f48:	db1e      	blt.n	8007f88 <quorem+0xd8>
 8007f4a:	2600      	movs	r6, #0
 8007f4c:	9d01      	ldr	r5, [sp, #4]
 8007f4e:	9904      	ldr	r1, [sp, #16]
 8007f50:	c901      	ldmia	r1!, {r0}
 8007f52:	682b      	ldr	r3, [r5, #0]
 8007f54:	b287      	uxth	r7, r0
 8007f56:	b29a      	uxth	r2, r3
 8007f58:	1bd2      	subs	r2, r2, r7
 8007f5a:	1992      	adds	r2, r2, r6
 8007f5c:	0c00      	lsrs	r0, r0, #16
 8007f5e:	0c1b      	lsrs	r3, r3, #16
 8007f60:	1a1b      	subs	r3, r3, r0
 8007f62:	1410      	asrs	r0, r2, #16
 8007f64:	181b      	adds	r3, r3, r0
 8007f66:	141e      	asrs	r6, r3, #16
 8007f68:	b292      	uxth	r2, r2
 8007f6a:	041b      	lsls	r3, r3, #16
 8007f6c:	431a      	orrs	r2, r3
 8007f6e:	9b05      	ldr	r3, [sp, #20]
 8007f70:	c504      	stmia	r5!, {r2}
 8007f72:	428b      	cmp	r3, r1
 8007f74:	d2ec      	bcs.n	8007f50 <quorem+0xa0>
 8007f76:	9a01      	ldr	r2, [sp, #4]
 8007f78:	00a3      	lsls	r3, r4, #2
 8007f7a:	18d3      	adds	r3, r2, r3
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	2a00      	cmp	r2, #0
 8007f80:	d014      	beq.n	8007fac <quorem+0xfc>
 8007f82:	9b02      	ldr	r3, [sp, #8]
 8007f84:	3301      	adds	r3, #1
 8007f86:	9302      	str	r3, [sp, #8]
 8007f88:	9802      	ldr	r0, [sp, #8]
 8007f8a:	b009      	add	sp, #36	@ 0x24
 8007f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f8e:	682b      	ldr	r3, [r5, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d104      	bne.n	8007f9e <quorem+0xee>
 8007f94:	3c01      	subs	r4, #1
 8007f96:	9b01      	ldr	r3, [sp, #4]
 8007f98:	3d04      	subs	r5, #4
 8007f9a:	42ab      	cmp	r3, r5
 8007f9c:	d3f7      	bcc.n	8007f8e <quorem+0xde>
 8007f9e:	9b03      	ldr	r3, [sp, #12]
 8007fa0:	611c      	str	r4, [r3, #16]
 8007fa2:	e7cc      	b.n	8007f3e <quorem+0x8e>
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	2a00      	cmp	r2, #0
 8007fa8:	d104      	bne.n	8007fb4 <quorem+0x104>
 8007faa:	3c01      	subs	r4, #1
 8007fac:	9a01      	ldr	r2, [sp, #4]
 8007fae:	3b04      	subs	r3, #4
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d3f7      	bcc.n	8007fa4 <quorem+0xf4>
 8007fb4:	9b03      	ldr	r3, [sp, #12]
 8007fb6:	611c      	str	r4, [r3, #16]
 8007fb8:	e7e3      	b.n	8007f82 <quorem+0xd2>
	...

08007fbc <_dtoa_r>:
 8007fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fbe:	0014      	movs	r4, r2
 8007fc0:	001d      	movs	r5, r3
 8007fc2:	69c6      	ldr	r6, [r0, #28]
 8007fc4:	b09d      	sub	sp, #116	@ 0x74
 8007fc6:	940a      	str	r4, [sp, #40]	@ 0x28
 8007fc8:	950b      	str	r5, [sp, #44]	@ 0x2c
 8007fca:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8007fcc:	9003      	str	r0, [sp, #12]
 8007fce:	2e00      	cmp	r6, #0
 8007fd0:	d10f      	bne.n	8007ff2 <_dtoa_r+0x36>
 8007fd2:	2010      	movs	r0, #16
 8007fd4:	f000 fe2c 	bl	8008c30 <malloc>
 8007fd8:	9b03      	ldr	r3, [sp, #12]
 8007fda:	1e02      	subs	r2, r0, #0
 8007fdc:	61d8      	str	r0, [r3, #28]
 8007fde:	d104      	bne.n	8007fea <_dtoa_r+0x2e>
 8007fe0:	21ef      	movs	r1, #239	@ 0xef
 8007fe2:	4bc7      	ldr	r3, [pc, #796]	@ (8008300 <_dtoa_r+0x344>)
 8007fe4:	48c7      	ldr	r0, [pc, #796]	@ (8008304 <_dtoa_r+0x348>)
 8007fe6:	f003 f839 	bl	800b05c <__assert_func>
 8007fea:	6046      	str	r6, [r0, #4]
 8007fec:	6086      	str	r6, [r0, #8]
 8007fee:	6006      	str	r6, [r0, #0]
 8007ff0:	60c6      	str	r6, [r0, #12]
 8007ff2:	9b03      	ldr	r3, [sp, #12]
 8007ff4:	69db      	ldr	r3, [r3, #28]
 8007ff6:	6819      	ldr	r1, [r3, #0]
 8007ff8:	2900      	cmp	r1, #0
 8007ffa:	d00b      	beq.n	8008014 <_dtoa_r+0x58>
 8007ffc:	685a      	ldr	r2, [r3, #4]
 8007ffe:	2301      	movs	r3, #1
 8008000:	4093      	lsls	r3, r2
 8008002:	604a      	str	r2, [r1, #4]
 8008004:	608b      	str	r3, [r1, #8]
 8008006:	9803      	ldr	r0, [sp, #12]
 8008008:	f000 ff12 	bl	8008e30 <_Bfree>
 800800c:	2200      	movs	r2, #0
 800800e:	9b03      	ldr	r3, [sp, #12]
 8008010:	69db      	ldr	r3, [r3, #28]
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	2d00      	cmp	r5, #0
 8008016:	da1e      	bge.n	8008056 <_dtoa_r+0x9a>
 8008018:	2301      	movs	r3, #1
 800801a:	603b      	str	r3, [r7, #0]
 800801c:	006b      	lsls	r3, r5, #1
 800801e:	085b      	lsrs	r3, r3, #1
 8008020:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008022:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008024:	4bb8      	ldr	r3, [pc, #736]	@ (8008308 <_dtoa_r+0x34c>)
 8008026:	4ab8      	ldr	r2, [pc, #736]	@ (8008308 <_dtoa_r+0x34c>)
 8008028:	403b      	ands	r3, r7
 800802a:	4293      	cmp	r3, r2
 800802c:	d116      	bne.n	800805c <_dtoa_r+0xa0>
 800802e:	4bb7      	ldr	r3, [pc, #732]	@ (800830c <_dtoa_r+0x350>)
 8008030:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008032:	6013      	str	r3, [r2, #0]
 8008034:	033b      	lsls	r3, r7, #12
 8008036:	0b1b      	lsrs	r3, r3, #12
 8008038:	4323      	orrs	r3, r4
 800803a:	d101      	bne.n	8008040 <_dtoa_r+0x84>
 800803c:	f000 fd80 	bl	8008b40 <_dtoa_r+0xb84>
 8008040:	4bb3      	ldr	r3, [pc, #716]	@ (8008310 <_dtoa_r+0x354>)
 8008042:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008044:	9308      	str	r3, [sp, #32]
 8008046:	2a00      	cmp	r2, #0
 8008048:	d002      	beq.n	8008050 <_dtoa_r+0x94>
 800804a:	4bb2      	ldr	r3, [pc, #712]	@ (8008314 <_dtoa_r+0x358>)
 800804c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800804e:	6013      	str	r3, [r2, #0]
 8008050:	9808      	ldr	r0, [sp, #32]
 8008052:	b01d      	add	sp, #116	@ 0x74
 8008054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008056:	2300      	movs	r3, #0
 8008058:	603b      	str	r3, [r7, #0]
 800805a:	e7e2      	b.n	8008022 <_dtoa_r+0x66>
 800805c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800805e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008060:	9212      	str	r2, [sp, #72]	@ 0x48
 8008062:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008064:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008066:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008068:	2200      	movs	r2, #0
 800806a:	2300      	movs	r3, #0
 800806c:	f7f8 f9ec 	bl	8000448 <__aeabi_dcmpeq>
 8008070:	1e06      	subs	r6, r0, #0
 8008072:	d00b      	beq.n	800808c <_dtoa_r+0xd0>
 8008074:	2301      	movs	r3, #1
 8008076:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008078:	6013      	str	r3, [r2, #0]
 800807a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800807c:	2b00      	cmp	r3, #0
 800807e:	d002      	beq.n	8008086 <_dtoa_r+0xca>
 8008080:	4ba5      	ldr	r3, [pc, #660]	@ (8008318 <_dtoa_r+0x35c>)
 8008082:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008084:	6013      	str	r3, [r2, #0]
 8008086:	4ba5      	ldr	r3, [pc, #660]	@ (800831c <_dtoa_r+0x360>)
 8008088:	9308      	str	r3, [sp, #32]
 800808a:	e7e1      	b.n	8008050 <_dtoa_r+0x94>
 800808c:	ab1a      	add	r3, sp, #104	@ 0x68
 800808e:	9301      	str	r3, [sp, #4]
 8008090:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	9803      	ldr	r0, [sp, #12]
 8008096:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008098:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800809a:	f001 fa79 	bl	8009590 <__d2b>
 800809e:	007a      	lsls	r2, r7, #1
 80080a0:	9005      	str	r0, [sp, #20]
 80080a2:	0d52      	lsrs	r2, r2, #21
 80080a4:	d100      	bne.n	80080a8 <_dtoa_r+0xec>
 80080a6:	e07b      	b.n	80081a0 <_dtoa_r+0x1e4>
 80080a8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80080aa:	9618      	str	r6, [sp, #96]	@ 0x60
 80080ac:	0319      	lsls	r1, r3, #12
 80080ae:	4b9c      	ldr	r3, [pc, #624]	@ (8008320 <_dtoa_r+0x364>)
 80080b0:	0b09      	lsrs	r1, r1, #12
 80080b2:	430b      	orrs	r3, r1
 80080b4:	499b      	ldr	r1, [pc, #620]	@ (8008324 <_dtoa_r+0x368>)
 80080b6:	1857      	adds	r7, r2, r1
 80080b8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80080ba:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80080bc:	0019      	movs	r1, r3
 80080be:	2200      	movs	r2, #0
 80080c0:	4b99      	ldr	r3, [pc, #612]	@ (8008328 <_dtoa_r+0x36c>)
 80080c2:	f7fa f987 	bl	80023d4 <__aeabi_dsub>
 80080c6:	4a99      	ldr	r2, [pc, #612]	@ (800832c <_dtoa_r+0x370>)
 80080c8:	4b99      	ldr	r3, [pc, #612]	@ (8008330 <_dtoa_r+0x374>)
 80080ca:	f7f9 fe9d 	bl	8001e08 <__aeabi_dmul>
 80080ce:	4a99      	ldr	r2, [pc, #612]	@ (8008334 <_dtoa_r+0x378>)
 80080d0:	4b99      	ldr	r3, [pc, #612]	@ (8008338 <_dtoa_r+0x37c>)
 80080d2:	f7f8 fe99 	bl	8000e08 <__aeabi_dadd>
 80080d6:	0004      	movs	r4, r0
 80080d8:	0038      	movs	r0, r7
 80080da:	000d      	movs	r5, r1
 80080dc:	f7fa fde2 	bl	8002ca4 <__aeabi_i2d>
 80080e0:	4a96      	ldr	r2, [pc, #600]	@ (800833c <_dtoa_r+0x380>)
 80080e2:	4b97      	ldr	r3, [pc, #604]	@ (8008340 <_dtoa_r+0x384>)
 80080e4:	f7f9 fe90 	bl	8001e08 <__aeabi_dmul>
 80080e8:	0002      	movs	r2, r0
 80080ea:	000b      	movs	r3, r1
 80080ec:	0020      	movs	r0, r4
 80080ee:	0029      	movs	r1, r5
 80080f0:	f7f8 fe8a 	bl	8000e08 <__aeabi_dadd>
 80080f4:	0004      	movs	r4, r0
 80080f6:	000d      	movs	r5, r1
 80080f8:	f7fa fd98 	bl	8002c2c <__aeabi_d2iz>
 80080fc:	2200      	movs	r2, #0
 80080fe:	9004      	str	r0, [sp, #16]
 8008100:	2300      	movs	r3, #0
 8008102:	0020      	movs	r0, r4
 8008104:	0029      	movs	r1, r5
 8008106:	f7f8 f9a5 	bl	8000454 <__aeabi_dcmplt>
 800810a:	2800      	cmp	r0, #0
 800810c:	d00b      	beq.n	8008126 <_dtoa_r+0x16a>
 800810e:	9804      	ldr	r0, [sp, #16]
 8008110:	f7fa fdc8 	bl	8002ca4 <__aeabi_i2d>
 8008114:	002b      	movs	r3, r5
 8008116:	0022      	movs	r2, r4
 8008118:	f7f8 f996 	bl	8000448 <__aeabi_dcmpeq>
 800811c:	4243      	negs	r3, r0
 800811e:	4158      	adcs	r0, r3
 8008120:	9b04      	ldr	r3, [sp, #16]
 8008122:	1a1b      	subs	r3, r3, r0
 8008124:	9304      	str	r3, [sp, #16]
 8008126:	2301      	movs	r3, #1
 8008128:	9315      	str	r3, [sp, #84]	@ 0x54
 800812a:	9b04      	ldr	r3, [sp, #16]
 800812c:	2b16      	cmp	r3, #22
 800812e:	d810      	bhi.n	8008152 <_dtoa_r+0x196>
 8008130:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008132:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008134:	9a04      	ldr	r2, [sp, #16]
 8008136:	4b83      	ldr	r3, [pc, #524]	@ (8008344 <_dtoa_r+0x388>)
 8008138:	00d2      	lsls	r2, r2, #3
 800813a:	189b      	adds	r3, r3, r2
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	f7f8 f988 	bl	8000454 <__aeabi_dcmplt>
 8008144:	2800      	cmp	r0, #0
 8008146:	d047      	beq.n	80081d8 <_dtoa_r+0x21c>
 8008148:	9b04      	ldr	r3, [sp, #16]
 800814a:	3b01      	subs	r3, #1
 800814c:	9304      	str	r3, [sp, #16]
 800814e:	2300      	movs	r3, #0
 8008150:	9315      	str	r3, [sp, #84]	@ 0x54
 8008152:	2200      	movs	r2, #0
 8008154:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008156:	9206      	str	r2, [sp, #24]
 8008158:	1bdb      	subs	r3, r3, r7
 800815a:	1e5a      	subs	r2, r3, #1
 800815c:	d53e      	bpl.n	80081dc <_dtoa_r+0x220>
 800815e:	2201      	movs	r2, #1
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	9306      	str	r3, [sp, #24]
 8008164:	2300      	movs	r3, #0
 8008166:	930d      	str	r3, [sp, #52]	@ 0x34
 8008168:	9b04      	ldr	r3, [sp, #16]
 800816a:	2b00      	cmp	r3, #0
 800816c:	db38      	blt.n	80081e0 <_dtoa_r+0x224>
 800816e:	9a04      	ldr	r2, [sp, #16]
 8008170:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008172:	4694      	mov	ip, r2
 8008174:	4463      	add	r3, ip
 8008176:	930d      	str	r3, [sp, #52]	@ 0x34
 8008178:	2300      	movs	r3, #0
 800817a:	9214      	str	r2, [sp, #80]	@ 0x50
 800817c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800817e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008180:	2401      	movs	r4, #1
 8008182:	2b09      	cmp	r3, #9
 8008184:	d862      	bhi.n	800824c <_dtoa_r+0x290>
 8008186:	2b05      	cmp	r3, #5
 8008188:	dd02      	ble.n	8008190 <_dtoa_r+0x1d4>
 800818a:	2400      	movs	r4, #0
 800818c:	3b04      	subs	r3, #4
 800818e:	9322      	str	r3, [sp, #136]	@ 0x88
 8008190:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008192:	1e98      	subs	r0, r3, #2
 8008194:	2803      	cmp	r0, #3
 8008196:	d863      	bhi.n	8008260 <_dtoa_r+0x2a4>
 8008198:	f7f7 ffbc 	bl	8000114 <__gnu_thumb1_case_uqi>
 800819c:	2b385654 	.word	0x2b385654
 80081a0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80081a2:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80081a4:	18f6      	adds	r6, r6, r3
 80081a6:	4b68      	ldr	r3, [pc, #416]	@ (8008348 <_dtoa_r+0x38c>)
 80081a8:	18f2      	adds	r2, r6, r3
 80081aa:	2a20      	cmp	r2, #32
 80081ac:	dd0f      	ble.n	80081ce <_dtoa_r+0x212>
 80081ae:	2340      	movs	r3, #64	@ 0x40
 80081b0:	1a9b      	subs	r3, r3, r2
 80081b2:	409f      	lsls	r7, r3
 80081b4:	4b65      	ldr	r3, [pc, #404]	@ (800834c <_dtoa_r+0x390>)
 80081b6:	0038      	movs	r0, r7
 80081b8:	18f3      	adds	r3, r6, r3
 80081ba:	40dc      	lsrs	r4, r3
 80081bc:	4320      	orrs	r0, r4
 80081be:	f7fa fd9f 	bl	8002d00 <__aeabi_ui2d>
 80081c2:	2201      	movs	r2, #1
 80081c4:	4b62      	ldr	r3, [pc, #392]	@ (8008350 <_dtoa_r+0x394>)
 80081c6:	1e77      	subs	r7, r6, #1
 80081c8:	18cb      	adds	r3, r1, r3
 80081ca:	9218      	str	r2, [sp, #96]	@ 0x60
 80081cc:	e776      	b.n	80080bc <_dtoa_r+0x100>
 80081ce:	2320      	movs	r3, #32
 80081d0:	0020      	movs	r0, r4
 80081d2:	1a9b      	subs	r3, r3, r2
 80081d4:	4098      	lsls	r0, r3
 80081d6:	e7f2      	b.n	80081be <_dtoa_r+0x202>
 80081d8:	9015      	str	r0, [sp, #84]	@ 0x54
 80081da:	e7ba      	b.n	8008152 <_dtoa_r+0x196>
 80081dc:	920d      	str	r2, [sp, #52]	@ 0x34
 80081de:	e7c3      	b.n	8008168 <_dtoa_r+0x1ac>
 80081e0:	9b06      	ldr	r3, [sp, #24]
 80081e2:	9a04      	ldr	r2, [sp, #16]
 80081e4:	1a9b      	subs	r3, r3, r2
 80081e6:	9306      	str	r3, [sp, #24]
 80081e8:	4253      	negs	r3, r2
 80081ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80081ec:	2300      	movs	r3, #0
 80081ee:	9314      	str	r3, [sp, #80]	@ 0x50
 80081f0:	e7c5      	b.n	800817e <_dtoa_r+0x1c2>
 80081f2:	2301      	movs	r3, #1
 80081f4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80081f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80081f8:	4694      	mov	ip, r2
 80081fa:	9b04      	ldr	r3, [sp, #16]
 80081fc:	4463      	add	r3, ip
 80081fe:	930e      	str	r3, [sp, #56]	@ 0x38
 8008200:	3301      	adds	r3, #1
 8008202:	9309      	str	r3, [sp, #36]	@ 0x24
 8008204:	2b00      	cmp	r3, #0
 8008206:	dc08      	bgt.n	800821a <_dtoa_r+0x25e>
 8008208:	2301      	movs	r3, #1
 800820a:	e006      	b.n	800821a <_dtoa_r+0x25e>
 800820c:	2301      	movs	r3, #1
 800820e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008210:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008212:	2b00      	cmp	r3, #0
 8008214:	dd28      	ble.n	8008268 <_dtoa_r+0x2ac>
 8008216:	930e      	str	r3, [sp, #56]	@ 0x38
 8008218:	9309      	str	r3, [sp, #36]	@ 0x24
 800821a:	9a03      	ldr	r2, [sp, #12]
 800821c:	2100      	movs	r1, #0
 800821e:	69d0      	ldr	r0, [r2, #28]
 8008220:	2204      	movs	r2, #4
 8008222:	0015      	movs	r5, r2
 8008224:	3514      	adds	r5, #20
 8008226:	429d      	cmp	r5, r3
 8008228:	d923      	bls.n	8008272 <_dtoa_r+0x2b6>
 800822a:	6041      	str	r1, [r0, #4]
 800822c:	9803      	ldr	r0, [sp, #12]
 800822e:	f000 fdbb 	bl	8008da8 <_Balloc>
 8008232:	9008      	str	r0, [sp, #32]
 8008234:	2800      	cmp	r0, #0
 8008236:	d11f      	bne.n	8008278 <_dtoa_r+0x2bc>
 8008238:	21b0      	movs	r1, #176	@ 0xb0
 800823a:	4b46      	ldr	r3, [pc, #280]	@ (8008354 <_dtoa_r+0x398>)
 800823c:	4831      	ldr	r0, [pc, #196]	@ (8008304 <_dtoa_r+0x348>)
 800823e:	9a08      	ldr	r2, [sp, #32]
 8008240:	31ff      	adds	r1, #255	@ 0xff
 8008242:	e6d0      	b.n	8007fe6 <_dtoa_r+0x2a>
 8008244:	2300      	movs	r3, #0
 8008246:	e7e2      	b.n	800820e <_dtoa_r+0x252>
 8008248:	2300      	movs	r3, #0
 800824a:	e7d3      	b.n	80081f4 <_dtoa_r+0x238>
 800824c:	2300      	movs	r3, #0
 800824e:	9410      	str	r4, [sp, #64]	@ 0x40
 8008250:	9322      	str	r3, [sp, #136]	@ 0x88
 8008252:	3b01      	subs	r3, #1
 8008254:	2200      	movs	r2, #0
 8008256:	930e      	str	r3, [sp, #56]	@ 0x38
 8008258:	9309      	str	r3, [sp, #36]	@ 0x24
 800825a:	3313      	adds	r3, #19
 800825c:	9223      	str	r2, [sp, #140]	@ 0x8c
 800825e:	e7dc      	b.n	800821a <_dtoa_r+0x25e>
 8008260:	2301      	movs	r3, #1
 8008262:	9310      	str	r3, [sp, #64]	@ 0x40
 8008264:	3b02      	subs	r3, #2
 8008266:	e7f5      	b.n	8008254 <_dtoa_r+0x298>
 8008268:	2301      	movs	r3, #1
 800826a:	001a      	movs	r2, r3
 800826c:	930e      	str	r3, [sp, #56]	@ 0x38
 800826e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008270:	e7f4      	b.n	800825c <_dtoa_r+0x2a0>
 8008272:	3101      	adds	r1, #1
 8008274:	0052      	lsls	r2, r2, #1
 8008276:	e7d4      	b.n	8008222 <_dtoa_r+0x266>
 8008278:	9b03      	ldr	r3, [sp, #12]
 800827a:	9a08      	ldr	r2, [sp, #32]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	601a      	str	r2, [r3, #0]
 8008280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008282:	2b0e      	cmp	r3, #14
 8008284:	d900      	bls.n	8008288 <_dtoa_r+0x2cc>
 8008286:	e0d6      	b.n	8008436 <_dtoa_r+0x47a>
 8008288:	2c00      	cmp	r4, #0
 800828a:	d100      	bne.n	800828e <_dtoa_r+0x2d2>
 800828c:	e0d3      	b.n	8008436 <_dtoa_r+0x47a>
 800828e:	9b04      	ldr	r3, [sp, #16]
 8008290:	2b00      	cmp	r3, #0
 8008292:	dd63      	ble.n	800835c <_dtoa_r+0x3a0>
 8008294:	210f      	movs	r1, #15
 8008296:	9a04      	ldr	r2, [sp, #16]
 8008298:	4b2a      	ldr	r3, [pc, #168]	@ (8008344 <_dtoa_r+0x388>)
 800829a:	400a      	ands	r2, r1
 800829c:	00d2      	lsls	r2, r2, #3
 800829e:	189b      	adds	r3, r3, r2
 80082a0:	681e      	ldr	r6, [r3, #0]
 80082a2:	685f      	ldr	r7, [r3, #4]
 80082a4:	9b04      	ldr	r3, [sp, #16]
 80082a6:	2402      	movs	r4, #2
 80082a8:	111d      	asrs	r5, r3, #4
 80082aa:	05db      	lsls	r3, r3, #23
 80082ac:	d50a      	bpl.n	80082c4 <_dtoa_r+0x308>
 80082ae:	4b2a      	ldr	r3, [pc, #168]	@ (8008358 <_dtoa_r+0x39c>)
 80082b0:	400d      	ands	r5, r1
 80082b2:	6a1a      	ldr	r2, [r3, #32]
 80082b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80082b8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80082ba:	f7f9 f96b 	bl	8001594 <__aeabi_ddiv>
 80082be:	900a      	str	r0, [sp, #40]	@ 0x28
 80082c0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80082c2:	3401      	adds	r4, #1
 80082c4:	4b24      	ldr	r3, [pc, #144]	@ (8008358 <_dtoa_r+0x39c>)
 80082c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80082c8:	2d00      	cmp	r5, #0
 80082ca:	d108      	bne.n	80082de <_dtoa_r+0x322>
 80082cc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80082ce:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80082d0:	0032      	movs	r2, r6
 80082d2:	003b      	movs	r3, r7
 80082d4:	f7f9 f95e 	bl	8001594 <__aeabi_ddiv>
 80082d8:	900a      	str	r0, [sp, #40]	@ 0x28
 80082da:	910b      	str	r1, [sp, #44]	@ 0x2c
 80082dc:	e059      	b.n	8008392 <_dtoa_r+0x3d6>
 80082de:	2301      	movs	r3, #1
 80082e0:	421d      	tst	r5, r3
 80082e2:	d009      	beq.n	80082f8 <_dtoa_r+0x33c>
 80082e4:	18e4      	adds	r4, r4, r3
 80082e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082e8:	0030      	movs	r0, r6
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	0039      	movs	r1, r7
 80082f0:	f7f9 fd8a 	bl	8001e08 <__aeabi_dmul>
 80082f4:	0006      	movs	r6, r0
 80082f6:	000f      	movs	r7, r1
 80082f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082fa:	106d      	asrs	r5, r5, #1
 80082fc:	3308      	adds	r3, #8
 80082fe:	e7e2      	b.n	80082c6 <_dtoa_r+0x30a>
 8008300:	0800c0c4 	.word	0x0800c0c4
 8008304:	0800c0db 	.word	0x0800c0db
 8008308:	7ff00000 	.word	0x7ff00000
 800830c:	0000270f 	.word	0x0000270f
 8008310:	0800c0c0 	.word	0x0800c0c0
 8008314:	0800c0c3 	.word	0x0800c0c3
 8008318:	0800c1c7 	.word	0x0800c1c7
 800831c:	0800c1c6 	.word	0x0800c1c6
 8008320:	3ff00000 	.word	0x3ff00000
 8008324:	fffffc01 	.word	0xfffffc01
 8008328:	3ff80000 	.word	0x3ff80000
 800832c:	636f4361 	.word	0x636f4361
 8008330:	3fd287a7 	.word	0x3fd287a7
 8008334:	8b60c8b3 	.word	0x8b60c8b3
 8008338:	3fc68a28 	.word	0x3fc68a28
 800833c:	509f79fb 	.word	0x509f79fb
 8008340:	3fd34413 	.word	0x3fd34413
 8008344:	0800c2a8 	.word	0x0800c2a8
 8008348:	00000432 	.word	0x00000432
 800834c:	00000412 	.word	0x00000412
 8008350:	fe100000 	.word	0xfe100000
 8008354:	0800c133 	.word	0x0800c133
 8008358:	0800c280 	.word	0x0800c280
 800835c:	9b04      	ldr	r3, [sp, #16]
 800835e:	2402      	movs	r4, #2
 8008360:	2b00      	cmp	r3, #0
 8008362:	d016      	beq.n	8008392 <_dtoa_r+0x3d6>
 8008364:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008366:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008368:	220f      	movs	r2, #15
 800836a:	425d      	negs	r5, r3
 800836c:	402a      	ands	r2, r5
 800836e:	4bd5      	ldr	r3, [pc, #852]	@ (80086c4 <_dtoa_r+0x708>)
 8008370:	00d2      	lsls	r2, r2, #3
 8008372:	189b      	adds	r3, r3, r2
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	f7f9 fd46 	bl	8001e08 <__aeabi_dmul>
 800837c:	2701      	movs	r7, #1
 800837e:	2300      	movs	r3, #0
 8008380:	900a      	str	r0, [sp, #40]	@ 0x28
 8008382:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008384:	4ed0      	ldr	r6, [pc, #832]	@ (80086c8 <_dtoa_r+0x70c>)
 8008386:	112d      	asrs	r5, r5, #4
 8008388:	2d00      	cmp	r5, #0
 800838a:	d000      	beq.n	800838e <_dtoa_r+0x3d2>
 800838c:	e095      	b.n	80084ba <_dtoa_r+0x4fe>
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1a2      	bne.n	80082d8 <_dtoa_r+0x31c>
 8008392:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008394:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008396:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008398:	2b00      	cmp	r3, #0
 800839a:	d100      	bne.n	800839e <_dtoa_r+0x3e2>
 800839c:	e098      	b.n	80084d0 <_dtoa_r+0x514>
 800839e:	2200      	movs	r2, #0
 80083a0:	0030      	movs	r0, r6
 80083a2:	0039      	movs	r1, r7
 80083a4:	4bc9      	ldr	r3, [pc, #804]	@ (80086cc <_dtoa_r+0x710>)
 80083a6:	f7f8 f855 	bl	8000454 <__aeabi_dcmplt>
 80083aa:	2800      	cmp	r0, #0
 80083ac:	d100      	bne.n	80083b0 <_dtoa_r+0x3f4>
 80083ae:	e08f      	b.n	80084d0 <_dtoa_r+0x514>
 80083b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d100      	bne.n	80083b8 <_dtoa_r+0x3fc>
 80083b6:	e08b      	b.n	80084d0 <_dtoa_r+0x514>
 80083b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	dd37      	ble.n	800842e <_dtoa_r+0x472>
 80083be:	9b04      	ldr	r3, [sp, #16]
 80083c0:	2200      	movs	r2, #0
 80083c2:	3b01      	subs	r3, #1
 80083c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80083c6:	0030      	movs	r0, r6
 80083c8:	4bc1      	ldr	r3, [pc, #772]	@ (80086d0 <_dtoa_r+0x714>)
 80083ca:	0039      	movs	r1, r7
 80083cc:	f7f9 fd1c 	bl	8001e08 <__aeabi_dmul>
 80083d0:	900a      	str	r0, [sp, #40]	@ 0x28
 80083d2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80083d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083d6:	3401      	adds	r4, #1
 80083d8:	0020      	movs	r0, r4
 80083da:	9311      	str	r3, [sp, #68]	@ 0x44
 80083dc:	f7fa fc62 	bl	8002ca4 <__aeabi_i2d>
 80083e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80083e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083e4:	f7f9 fd10 	bl	8001e08 <__aeabi_dmul>
 80083e8:	4bba      	ldr	r3, [pc, #744]	@ (80086d4 <_dtoa_r+0x718>)
 80083ea:	2200      	movs	r2, #0
 80083ec:	f7f8 fd0c 	bl	8000e08 <__aeabi_dadd>
 80083f0:	4bb9      	ldr	r3, [pc, #740]	@ (80086d8 <_dtoa_r+0x71c>)
 80083f2:	0006      	movs	r6, r0
 80083f4:	18cf      	adds	r7, r1, r3
 80083f6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d16d      	bne.n	80084d8 <_dtoa_r+0x51c>
 80083fc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80083fe:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008400:	2200      	movs	r2, #0
 8008402:	4bb6      	ldr	r3, [pc, #728]	@ (80086dc <_dtoa_r+0x720>)
 8008404:	f7f9 ffe6 	bl	80023d4 <__aeabi_dsub>
 8008408:	0032      	movs	r2, r6
 800840a:	003b      	movs	r3, r7
 800840c:	0004      	movs	r4, r0
 800840e:	000d      	movs	r5, r1
 8008410:	f7f8 f834 	bl	800047c <__aeabi_dcmpgt>
 8008414:	2800      	cmp	r0, #0
 8008416:	d000      	beq.n	800841a <_dtoa_r+0x45e>
 8008418:	e2b6      	b.n	8008988 <_dtoa_r+0x9cc>
 800841a:	2180      	movs	r1, #128	@ 0x80
 800841c:	0609      	lsls	r1, r1, #24
 800841e:	187b      	adds	r3, r7, r1
 8008420:	0032      	movs	r2, r6
 8008422:	0020      	movs	r0, r4
 8008424:	0029      	movs	r1, r5
 8008426:	f7f8 f815 	bl	8000454 <__aeabi_dcmplt>
 800842a:	2800      	cmp	r0, #0
 800842c:	d128      	bne.n	8008480 <_dtoa_r+0x4c4>
 800842e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008430:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008432:	930a      	str	r3, [sp, #40]	@ 0x28
 8008434:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008436:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008438:	2b00      	cmp	r3, #0
 800843a:	da00      	bge.n	800843e <_dtoa_r+0x482>
 800843c:	e174      	b.n	8008728 <_dtoa_r+0x76c>
 800843e:	9a04      	ldr	r2, [sp, #16]
 8008440:	2a0e      	cmp	r2, #14
 8008442:	dd00      	ble.n	8008446 <_dtoa_r+0x48a>
 8008444:	e170      	b.n	8008728 <_dtoa_r+0x76c>
 8008446:	4b9f      	ldr	r3, [pc, #636]	@ (80086c4 <_dtoa_r+0x708>)
 8008448:	00d2      	lsls	r2, r2, #3
 800844a:	189b      	adds	r3, r3, r2
 800844c:	685c      	ldr	r4, [r3, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	9306      	str	r3, [sp, #24]
 8008452:	9407      	str	r4, [sp, #28]
 8008454:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008456:	2b00      	cmp	r3, #0
 8008458:	db00      	blt.n	800845c <_dtoa_r+0x4a0>
 800845a:	e0e7      	b.n	800862c <_dtoa_r+0x670>
 800845c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800845e:	2b00      	cmp	r3, #0
 8008460:	dd00      	ble.n	8008464 <_dtoa_r+0x4a8>
 8008462:	e0e3      	b.n	800862c <_dtoa_r+0x670>
 8008464:	d10c      	bne.n	8008480 <_dtoa_r+0x4c4>
 8008466:	9806      	ldr	r0, [sp, #24]
 8008468:	9907      	ldr	r1, [sp, #28]
 800846a:	2200      	movs	r2, #0
 800846c:	4b9b      	ldr	r3, [pc, #620]	@ (80086dc <_dtoa_r+0x720>)
 800846e:	f7f9 fccb 	bl	8001e08 <__aeabi_dmul>
 8008472:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008474:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008476:	f7f8 f80b 	bl	8000490 <__aeabi_dcmpge>
 800847a:	2800      	cmp	r0, #0
 800847c:	d100      	bne.n	8008480 <_dtoa_r+0x4c4>
 800847e:	e286      	b.n	800898e <_dtoa_r+0x9d2>
 8008480:	2600      	movs	r6, #0
 8008482:	0037      	movs	r7, r6
 8008484:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008486:	9c08      	ldr	r4, [sp, #32]
 8008488:	43db      	mvns	r3, r3
 800848a:	930c      	str	r3, [sp, #48]	@ 0x30
 800848c:	9704      	str	r7, [sp, #16]
 800848e:	2700      	movs	r7, #0
 8008490:	0031      	movs	r1, r6
 8008492:	9803      	ldr	r0, [sp, #12]
 8008494:	f000 fccc 	bl	8008e30 <_Bfree>
 8008498:	9b04      	ldr	r3, [sp, #16]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d100      	bne.n	80084a0 <_dtoa_r+0x4e4>
 800849e:	e0bb      	b.n	8008618 <_dtoa_r+0x65c>
 80084a0:	2f00      	cmp	r7, #0
 80084a2:	d005      	beq.n	80084b0 <_dtoa_r+0x4f4>
 80084a4:	429f      	cmp	r7, r3
 80084a6:	d003      	beq.n	80084b0 <_dtoa_r+0x4f4>
 80084a8:	0039      	movs	r1, r7
 80084aa:	9803      	ldr	r0, [sp, #12]
 80084ac:	f000 fcc0 	bl	8008e30 <_Bfree>
 80084b0:	9904      	ldr	r1, [sp, #16]
 80084b2:	9803      	ldr	r0, [sp, #12]
 80084b4:	f000 fcbc 	bl	8008e30 <_Bfree>
 80084b8:	e0ae      	b.n	8008618 <_dtoa_r+0x65c>
 80084ba:	423d      	tst	r5, r7
 80084bc:	d005      	beq.n	80084ca <_dtoa_r+0x50e>
 80084be:	6832      	ldr	r2, [r6, #0]
 80084c0:	6873      	ldr	r3, [r6, #4]
 80084c2:	f7f9 fca1 	bl	8001e08 <__aeabi_dmul>
 80084c6:	003b      	movs	r3, r7
 80084c8:	3401      	adds	r4, #1
 80084ca:	106d      	asrs	r5, r5, #1
 80084cc:	3608      	adds	r6, #8
 80084ce:	e75b      	b.n	8008388 <_dtoa_r+0x3cc>
 80084d0:	9b04      	ldr	r3, [sp, #16]
 80084d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80084d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d6:	e77f      	b.n	80083d8 <_dtoa_r+0x41c>
 80084d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80084da:	4b7a      	ldr	r3, [pc, #488]	@ (80086c4 <_dtoa_r+0x708>)
 80084dc:	3a01      	subs	r2, #1
 80084de:	00d2      	lsls	r2, r2, #3
 80084e0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80084e2:	189b      	adds	r3, r3, r2
 80084e4:	681a      	ldr	r2, [r3, #0]
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	2900      	cmp	r1, #0
 80084ea:	d04c      	beq.n	8008586 <_dtoa_r+0x5ca>
 80084ec:	2000      	movs	r0, #0
 80084ee:	497c      	ldr	r1, [pc, #496]	@ (80086e0 <_dtoa_r+0x724>)
 80084f0:	f7f9 f850 	bl	8001594 <__aeabi_ddiv>
 80084f4:	0032      	movs	r2, r6
 80084f6:	003b      	movs	r3, r7
 80084f8:	f7f9 ff6c 	bl	80023d4 <__aeabi_dsub>
 80084fc:	9a08      	ldr	r2, [sp, #32]
 80084fe:	0006      	movs	r6, r0
 8008500:	4694      	mov	ip, r2
 8008502:	000f      	movs	r7, r1
 8008504:	9b08      	ldr	r3, [sp, #32]
 8008506:	9316      	str	r3, [sp, #88]	@ 0x58
 8008508:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800850a:	4463      	add	r3, ip
 800850c:	9311      	str	r3, [sp, #68]	@ 0x44
 800850e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008510:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008512:	f7fa fb8b 	bl	8002c2c <__aeabi_d2iz>
 8008516:	0005      	movs	r5, r0
 8008518:	f7fa fbc4 	bl	8002ca4 <__aeabi_i2d>
 800851c:	0002      	movs	r2, r0
 800851e:	000b      	movs	r3, r1
 8008520:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008522:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008524:	f7f9 ff56 	bl	80023d4 <__aeabi_dsub>
 8008528:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800852a:	3530      	adds	r5, #48	@ 0x30
 800852c:	1c5c      	adds	r4, r3, #1
 800852e:	701d      	strb	r5, [r3, #0]
 8008530:	0032      	movs	r2, r6
 8008532:	003b      	movs	r3, r7
 8008534:	900a      	str	r0, [sp, #40]	@ 0x28
 8008536:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008538:	f7f7 ff8c 	bl	8000454 <__aeabi_dcmplt>
 800853c:	2800      	cmp	r0, #0
 800853e:	d16b      	bne.n	8008618 <_dtoa_r+0x65c>
 8008540:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008542:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008544:	2000      	movs	r0, #0
 8008546:	4961      	ldr	r1, [pc, #388]	@ (80086cc <_dtoa_r+0x710>)
 8008548:	f7f9 ff44 	bl	80023d4 <__aeabi_dsub>
 800854c:	0032      	movs	r2, r6
 800854e:	003b      	movs	r3, r7
 8008550:	f7f7 ff80 	bl	8000454 <__aeabi_dcmplt>
 8008554:	2800      	cmp	r0, #0
 8008556:	d000      	beq.n	800855a <_dtoa_r+0x59e>
 8008558:	e0c6      	b.n	80086e8 <_dtoa_r+0x72c>
 800855a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800855c:	42a3      	cmp	r3, r4
 800855e:	d100      	bne.n	8008562 <_dtoa_r+0x5a6>
 8008560:	e765      	b.n	800842e <_dtoa_r+0x472>
 8008562:	2200      	movs	r2, #0
 8008564:	0030      	movs	r0, r6
 8008566:	0039      	movs	r1, r7
 8008568:	4b59      	ldr	r3, [pc, #356]	@ (80086d0 <_dtoa_r+0x714>)
 800856a:	f7f9 fc4d 	bl	8001e08 <__aeabi_dmul>
 800856e:	2200      	movs	r2, #0
 8008570:	0006      	movs	r6, r0
 8008572:	000f      	movs	r7, r1
 8008574:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008576:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008578:	4b55      	ldr	r3, [pc, #340]	@ (80086d0 <_dtoa_r+0x714>)
 800857a:	f7f9 fc45 	bl	8001e08 <__aeabi_dmul>
 800857e:	9416      	str	r4, [sp, #88]	@ 0x58
 8008580:	900a      	str	r0, [sp, #40]	@ 0x28
 8008582:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008584:	e7c3      	b.n	800850e <_dtoa_r+0x552>
 8008586:	0030      	movs	r0, r6
 8008588:	0039      	movs	r1, r7
 800858a:	f7f9 fc3d 	bl	8001e08 <__aeabi_dmul>
 800858e:	9d08      	ldr	r5, [sp, #32]
 8008590:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008592:	002b      	movs	r3, r5
 8008594:	4694      	mov	ip, r2
 8008596:	9016      	str	r0, [sp, #88]	@ 0x58
 8008598:	9117      	str	r1, [sp, #92]	@ 0x5c
 800859a:	4463      	add	r3, ip
 800859c:	9319      	str	r3, [sp, #100]	@ 0x64
 800859e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80085a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085a2:	f7fa fb43 	bl	8002c2c <__aeabi_d2iz>
 80085a6:	0004      	movs	r4, r0
 80085a8:	f7fa fb7c 	bl	8002ca4 <__aeabi_i2d>
 80085ac:	000b      	movs	r3, r1
 80085ae:	0002      	movs	r2, r0
 80085b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80085b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085b4:	f7f9 ff0e 	bl	80023d4 <__aeabi_dsub>
 80085b8:	3430      	adds	r4, #48	@ 0x30
 80085ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80085bc:	702c      	strb	r4, [r5, #0]
 80085be:	3501      	adds	r5, #1
 80085c0:	0006      	movs	r6, r0
 80085c2:	000f      	movs	r7, r1
 80085c4:	42ab      	cmp	r3, r5
 80085c6:	d12a      	bne.n	800861e <_dtoa_r+0x662>
 80085c8:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80085ca:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80085cc:	9b08      	ldr	r3, [sp, #32]
 80085ce:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80085d0:	469c      	mov	ip, r3
 80085d2:	2200      	movs	r2, #0
 80085d4:	4b42      	ldr	r3, [pc, #264]	@ (80086e0 <_dtoa_r+0x724>)
 80085d6:	4464      	add	r4, ip
 80085d8:	f7f8 fc16 	bl	8000e08 <__aeabi_dadd>
 80085dc:	0002      	movs	r2, r0
 80085de:	000b      	movs	r3, r1
 80085e0:	0030      	movs	r0, r6
 80085e2:	0039      	movs	r1, r7
 80085e4:	f7f7 ff4a 	bl	800047c <__aeabi_dcmpgt>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	d000      	beq.n	80085ee <_dtoa_r+0x632>
 80085ec:	e07c      	b.n	80086e8 <_dtoa_r+0x72c>
 80085ee:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80085f0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80085f2:	2000      	movs	r0, #0
 80085f4:	493a      	ldr	r1, [pc, #232]	@ (80086e0 <_dtoa_r+0x724>)
 80085f6:	f7f9 feed 	bl	80023d4 <__aeabi_dsub>
 80085fa:	0002      	movs	r2, r0
 80085fc:	000b      	movs	r3, r1
 80085fe:	0030      	movs	r0, r6
 8008600:	0039      	movs	r1, r7
 8008602:	f7f7 ff27 	bl	8000454 <__aeabi_dcmplt>
 8008606:	2800      	cmp	r0, #0
 8008608:	d100      	bne.n	800860c <_dtoa_r+0x650>
 800860a:	e710      	b.n	800842e <_dtoa_r+0x472>
 800860c:	0023      	movs	r3, r4
 800860e:	3c01      	subs	r4, #1
 8008610:	7822      	ldrb	r2, [r4, #0]
 8008612:	2a30      	cmp	r2, #48	@ 0x30
 8008614:	d0fa      	beq.n	800860c <_dtoa_r+0x650>
 8008616:	001c      	movs	r4, r3
 8008618:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800861a:	9304      	str	r3, [sp, #16]
 800861c:	e042      	b.n	80086a4 <_dtoa_r+0x6e8>
 800861e:	2200      	movs	r2, #0
 8008620:	4b2b      	ldr	r3, [pc, #172]	@ (80086d0 <_dtoa_r+0x714>)
 8008622:	f7f9 fbf1 	bl	8001e08 <__aeabi_dmul>
 8008626:	900a      	str	r0, [sp, #40]	@ 0x28
 8008628:	910b      	str	r1, [sp, #44]	@ 0x2c
 800862a:	e7b8      	b.n	800859e <_dtoa_r+0x5e2>
 800862c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800862e:	9d08      	ldr	r5, [sp, #32]
 8008630:	3b01      	subs	r3, #1
 8008632:	195b      	adds	r3, r3, r5
 8008634:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008636:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008638:	930a      	str	r3, [sp, #40]	@ 0x28
 800863a:	9a06      	ldr	r2, [sp, #24]
 800863c:	9b07      	ldr	r3, [sp, #28]
 800863e:	0030      	movs	r0, r6
 8008640:	0039      	movs	r1, r7
 8008642:	f7f8 ffa7 	bl	8001594 <__aeabi_ddiv>
 8008646:	f7fa faf1 	bl	8002c2c <__aeabi_d2iz>
 800864a:	9009      	str	r0, [sp, #36]	@ 0x24
 800864c:	f7fa fb2a 	bl	8002ca4 <__aeabi_i2d>
 8008650:	9a06      	ldr	r2, [sp, #24]
 8008652:	9b07      	ldr	r3, [sp, #28]
 8008654:	f7f9 fbd8 	bl	8001e08 <__aeabi_dmul>
 8008658:	0002      	movs	r2, r0
 800865a:	000b      	movs	r3, r1
 800865c:	0030      	movs	r0, r6
 800865e:	0039      	movs	r1, r7
 8008660:	f7f9 feb8 	bl	80023d4 <__aeabi_dsub>
 8008664:	002b      	movs	r3, r5
 8008666:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008668:	3501      	adds	r5, #1
 800866a:	3230      	adds	r2, #48	@ 0x30
 800866c:	701a      	strb	r2, [r3, #0]
 800866e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008670:	002c      	movs	r4, r5
 8008672:	429a      	cmp	r2, r3
 8008674:	d14b      	bne.n	800870e <_dtoa_r+0x752>
 8008676:	0002      	movs	r2, r0
 8008678:	000b      	movs	r3, r1
 800867a:	f7f8 fbc5 	bl	8000e08 <__aeabi_dadd>
 800867e:	9a06      	ldr	r2, [sp, #24]
 8008680:	9b07      	ldr	r3, [sp, #28]
 8008682:	0006      	movs	r6, r0
 8008684:	000f      	movs	r7, r1
 8008686:	f7f7 fef9 	bl	800047c <__aeabi_dcmpgt>
 800868a:	2800      	cmp	r0, #0
 800868c:	d12a      	bne.n	80086e4 <_dtoa_r+0x728>
 800868e:	9a06      	ldr	r2, [sp, #24]
 8008690:	9b07      	ldr	r3, [sp, #28]
 8008692:	0030      	movs	r0, r6
 8008694:	0039      	movs	r1, r7
 8008696:	f7f7 fed7 	bl	8000448 <__aeabi_dcmpeq>
 800869a:	2800      	cmp	r0, #0
 800869c:	d002      	beq.n	80086a4 <_dtoa_r+0x6e8>
 800869e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086a0:	07dd      	lsls	r5, r3, #31
 80086a2:	d41f      	bmi.n	80086e4 <_dtoa_r+0x728>
 80086a4:	9905      	ldr	r1, [sp, #20]
 80086a6:	9803      	ldr	r0, [sp, #12]
 80086a8:	f000 fbc2 	bl	8008e30 <_Bfree>
 80086ac:	2300      	movs	r3, #0
 80086ae:	7023      	strb	r3, [r4, #0]
 80086b0:	9b04      	ldr	r3, [sp, #16]
 80086b2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80086b4:	3301      	adds	r3, #1
 80086b6:	6013      	str	r3, [r2, #0]
 80086b8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d100      	bne.n	80086c0 <_dtoa_r+0x704>
 80086be:	e4c7      	b.n	8008050 <_dtoa_r+0x94>
 80086c0:	601c      	str	r4, [r3, #0]
 80086c2:	e4c5      	b.n	8008050 <_dtoa_r+0x94>
 80086c4:	0800c2a8 	.word	0x0800c2a8
 80086c8:	0800c280 	.word	0x0800c280
 80086cc:	3ff00000 	.word	0x3ff00000
 80086d0:	40240000 	.word	0x40240000
 80086d4:	401c0000 	.word	0x401c0000
 80086d8:	fcc00000 	.word	0xfcc00000
 80086dc:	40140000 	.word	0x40140000
 80086e0:	3fe00000 	.word	0x3fe00000
 80086e4:	9b04      	ldr	r3, [sp, #16]
 80086e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80086e8:	0023      	movs	r3, r4
 80086ea:	001c      	movs	r4, r3
 80086ec:	3b01      	subs	r3, #1
 80086ee:	781a      	ldrb	r2, [r3, #0]
 80086f0:	2a39      	cmp	r2, #57	@ 0x39
 80086f2:	d108      	bne.n	8008706 <_dtoa_r+0x74a>
 80086f4:	9a08      	ldr	r2, [sp, #32]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d1f7      	bne.n	80086ea <_dtoa_r+0x72e>
 80086fa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086fc:	9908      	ldr	r1, [sp, #32]
 80086fe:	3201      	adds	r2, #1
 8008700:	920c      	str	r2, [sp, #48]	@ 0x30
 8008702:	2230      	movs	r2, #48	@ 0x30
 8008704:	700a      	strb	r2, [r1, #0]
 8008706:	781a      	ldrb	r2, [r3, #0]
 8008708:	3201      	adds	r2, #1
 800870a:	701a      	strb	r2, [r3, #0]
 800870c:	e784      	b.n	8008618 <_dtoa_r+0x65c>
 800870e:	2200      	movs	r2, #0
 8008710:	4bc6      	ldr	r3, [pc, #792]	@ (8008a2c <_dtoa_r+0xa70>)
 8008712:	f7f9 fb79 	bl	8001e08 <__aeabi_dmul>
 8008716:	2200      	movs	r2, #0
 8008718:	2300      	movs	r3, #0
 800871a:	0006      	movs	r6, r0
 800871c:	000f      	movs	r7, r1
 800871e:	f7f7 fe93 	bl	8000448 <__aeabi_dcmpeq>
 8008722:	2800      	cmp	r0, #0
 8008724:	d089      	beq.n	800863a <_dtoa_r+0x67e>
 8008726:	e7bd      	b.n	80086a4 <_dtoa_r+0x6e8>
 8008728:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800872a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800872c:	9c06      	ldr	r4, [sp, #24]
 800872e:	2f00      	cmp	r7, #0
 8008730:	d014      	beq.n	800875c <_dtoa_r+0x7a0>
 8008732:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008734:	2a01      	cmp	r2, #1
 8008736:	dd00      	ble.n	800873a <_dtoa_r+0x77e>
 8008738:	e0e4      	b.n	8008904 <_dtoa_r+0x948>
 800873a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800873c:	2a00      	cmp	r2, #0
 800873e:	d100      	bne.n	8008742 <_dtoa_r+0x786>
 8008740:	e0da      	b.n	80088f8 <_dtoa_r+0x93c>
 8008742:	4abb      	ldr	r2, [pc, #748]	@ (8008a30 <_dtoa_r+0xa74>)
 8008744:	189b      	adds	r3, r3, r2
 8008746:	9a06      	ldr	r2, [sp, #24]
 8008748:	2101      	movs	r1, #1
 800874a:	18d2      	adds	r2, r2, r3
 800874c:	9206      	str	r2, [sp, #24]
 800874e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008750:	9803      	ldr	r0, [sp, #12]
 8008752:	18d3      	adds	r3, r2, r3
 8008754:	930d      	str	r3, [sp, #52]	@ 0x34
 8008756:	f000 fc6f 	bl	8009038 <__i2b>
 800875a:	0007      	movs	r7, r0
 800875c:	2c00      	cmp	r4, #0
 800875e:	d00e      	beq.n	800877e <_dtoa_r+0x7c2>
 8008760:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008762:	2b00      	cmp	r3, #0
 8008764:	dd0b      	ble.n	800877e <_dtoa_r+0x7c2>
 8008766:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008768:	0023      	movs	r3, r4
 800876a:	4294      	cmp	r4, r2
 800876c:	dd00      	ble.n	8008770 <_dtoa_r+0x7b4>
 800876e:	0013      	movs	r3, r2
 8008770:	9a06      	ldr	r2, [sp, #24]
 8008772:	1ae4      	subs	r4, r4, r3
 8008774:	1ad2      	subs	r2, r2, r3
 8008776:	9206      	str	r2, [sp, #24]
 8008778:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800877a:	1ad3      	subs	r3, r2, r3
 800877c:	930d      	str	r3, [sp, #52]	@ 0x34
 800877e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008780:	2b00      	cmp	r3, #0
 8008782:	d021      	beq.n	80087c8 <_dtoa_r+0x80c>
 8008784:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008786:	2b00      	cmp	r3, #0
 8008788:	d100      	bne.n	800878c <_dtoa_r+0x7d0>
 800878a:	e0d3      	b.n	8008934 <_dtoa_r+0x978>
 800878c:	9e05      	ldr	r6, [sp, #20]
 800878e:	2d00      	cmp	r5, #0
 8008790:	d014      	beq.n	80087bc <_dtoa_r+0x800>
 8008792:	0039      	movs	r1, r7
 8008794:	002a      	movs	r2, r5
 8008796:	9803      	ldr	r0, [sp, #12]
 8008798:	f000 fd10 	bl	80091bc <__pow5mult>
 800879c:	9a05      	ldr	r2, [sp, #20]
 800879e:	0001      	movs	r1, r0
 80087a0:	0007      	movs	r7, r0
 80087a2:	9803      	ldr	r0, [sp, #12]
 80087a4:	f000 fc60 	bl	8009068 <__multiply>
 80087a8:	0006      	movs	r6, r0
 80087aa:	9905      	ldr	r1, [sp, #20]
 80087ac:	9803      	ldr	r0, [sp, #12]
 80087ae:	f000 fb3f 	bl	8008e30 <_Bfree>
 80087b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087b4:	9605      	str	r6, [sp, #20]
 80087b6:	1b5b      	subs	r3, r3, r5
 80087b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80087ba:	d005      	beq.n	80087c8 <_dtoa_r+0x80c>
 80087bc:	0031      	movs	r1, r6
 80087be:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80087c0:	9803      	ldr	r0, [sp, #12]
 80087c2:	f000 fcfb 	bl	80091bc <__pow5mult>
 80087c6:	9005      	str	r0, [sp, #20]
 80087c8:	2101      	movs	r1, #1
 80087ca:	9803      	ldr	r0, [sp, #12]
 80087cc:	f000 fc34 	bl	8009038 <__i2b>
 80087d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80087d2:	0006      	movs	r6, r0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d100      	bne.n	80087da <_dtoa_r+0x81e>
 80087d8:	e1bc      	b.n	8008b54 <_dtoa_r+0xb98>
 80087da:	001a      	movs	r2, r3
 80087dc:	0001      	movs	r1, r0
 80087de:	9803      	ldr	r0, [sp, #12]
 80087e0:	f000 fcec 	bl	80091bc <__pow5mult>
 80087e4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80087e6:	0006      	movs	r6, r0
 80087e8:	2500      	movs	r5, #0
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	dc16      	bgt.n	800881c <_dtoa_r+0x860>
 80087ee:	2500      	movs	r5, #0
 80087f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087f2:	42ab      	cmp	r3, r5
 80087f4:	d10e      	bne.n	8008814 <_dtoa_r+0x858>
 80087f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087f8:	031b      	lsls	r3, r3, #12
 80087fa:	42ab      	cmp	r3, r5
 80087fc:	d10a      	bne.n	8008814 <_dtoa_r+0x858>
 80087fe:	4b8d      	ldr	r3, [pc, #564]	@ (8008a34 <_dtoa_r+0xa78>)
 8008800:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008802:	4213      	tst	r3, r2
 8008804:	d006      	beq.n	8008814 <_dtoa_r+0x858>
 8008806:	9b06      	ldr	r3, [sp, #24]
 8008808:	3501      	adds	r5, #1
 800880a:	3301      	adds	r3, #1
 800880c:	9306      	str	r3, [sp, #24]
 800880e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008810:	3301      	adds	r3, #1
 8008812:	930d      	str	r3, [sp, #52]	@ 0x34
 8008814:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008816:	2001      	movs	r0, #1
 8008818:	2b00      	cmp	r3, #0
 800881a:	d008      	beq.n	800882e <_dtoa_r+0x872>
 800881c:	6933      	ldr	r3, [r6, #16]
 800881e:	3303      	adds	r3, #3
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	18f3      	adds	r3, r6, r3
 8008824:	6858      	ldr	r0, [r3, #4]
 8008826:	f000 fbb7 	bl	8008f98 <__hi0bits>
 800882a:	2320      	movs	r3, #32
 800882c:	1a18      	subs	r0, r3, r0
 800882e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008830:	1818      	adds	r0, r3, r0
 8008832:	0002      	movs	r2, r0
 8008834:	231f      	movs	r3, #31
 8008836:	401a      	ands	r2, r3
 8008838:	4218      	tst	r0, r3
 800883a:	d100      	bne.n	800883e <_dtoa_r+0x882>
 800883c:	e081      	b.n	8008942 <_dtoa_r+0x986>
 800883e:	3301      	adds	r3, #1
 8008840:	1a9b      	subs	r3, r3, r2
 8008842:	2b04      	cmp	r3, #4
 8008844:	dd79      	ble.n	800893a <_dtoa_r+0x97e>
 8008846:	231c      	movs	r3, #28
 8008848:	1a9b      	subs	r3, r3, r2
 800884a:	9a06      	ldr	r2, [sp, #24]
 800884c:	18e4      	adds	r4, r4, r3
 800884e:	18d2      	adds	r2, r2, r3
 8008850:	9206      	str	r2, [sp, #24]
 8008852:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008854:	18d3      	adds	r3, r2, r3
 8008856:	930d      	str	r3, [sp, #52]	@ 0x34
 8008858:	9b06      	ldr	r3, [sp, #24]
 800885a:	2b00      	cmp	r3, #0
 800885c:	dd05      	ble.n	800886a <_dtoa_r+0x8ae>
 800885e:	001a      	movs	r2, r3
 8008860:	9905      	ldr	r1, [sp, #20]
 8008862:	9803      	ldr	r0, [sp, #12]
 8008864:	f000 fd06 	bl	8009274 <__lshift>
 8008868:	9005      	str	r0, [sp, #20]
 800886a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800886c:	2b00      	cmp	r3, #0
 800886e:	dd05      	ble.n	800887c <_dtoa_r+0x8c0>
 8008870:	0031      	movs	r1, r6
 8008872:	001a      	movs	r2, r3
 8008874:	9803      	ldr	r0, [sp, #12]
 8008876:	f000 fcfd 	bl	8009274 <__lshift>
 800887a:	0006      	movs	r6, r0
 800887c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800887e:	2b00      	cmp	r3, #0
 8008880:	d061      	beq.n	8008946 <_dtoa_r+0x98a>
 8008882:	0031      	movs	r1, r6
 8008884:	9805      	ldr	r0, [sp, #20]
 8008886:	f000 fd61 	bl	800934c <__mcmp>
 800888a:	2800      	cmp	r0, #0
 800888c:	da5b      	bge.n	8008946 <_dtoa_r+0x98a>
 800888e:	9b04      	ldr	r3, [sp, #16]
 8008890:	220a      	movs	r2, #10
 8008892:	3b01      	subs	r3, #1
 8008894:	930c      	str	r3, [sp, #48]	@ 0x30
 8008896:	9905      	ldr	r1, [sp, #20]
 8008898:	2300      	movs	r3, #0
 800889a:	9803      	ldr	r0, [sp, #12]
 800889c:	f000 faec 	bl	8008e78 <__multadd>
 80088a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80088a2:	9005      	str	r0, [sp, #20]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d100      	bne.n	80088aa <_dtoa_r+0x8ee>
 80088a8:	e15b      	b.n	8008b62 <_dtoa_r+0xba6>
 80088aa:	2300      	movs	r3, #0
 80088ac:	0039      	movs	r1, r7
 80088ae:	220a      	movs	r2, #10
 80088b0:	9803      	ldr	r0, [sp, #12]
 80088b2:	f000 fae1 	bl	8008e78 <__multadd>
 80088b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088b8:	0007      	movs	r7, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	dc4d      	bgt.n	800895a <_dtoa_r+0x99e>
 80088be:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80088c0:	2b02      	cmp	r3, #2
 80088c2:	dd46      	ble.n	8008952 <_dtoa_r+0x996>
 80088c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d000      	beq.n	80088cc <_dtoa_r+0x910>
 80088ca:	e5db      	b.n	8008484 <_dtoa_r+0x4c8>
 80088cc:	0031      	movs	r1, r6
 80088ce:	2205      	movs	r2, #5
 80088d0:	9803      	ldr	r0, [sp, #12]
 80088d2:	f000 fad1 	bl	8008e78 <__multadd>
 80088d6:	0006      	movs	r6, r0
 80088d8:	0001      	movs	r1, r0
 80088da:	9805      	ldr	r0, [sp, #20]
 80088dc:	f000 fd36 	bl	800934c <__mcmp>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	dc00      	bgt.n	80088e6 <_dtoa_r+0x92a>
 80088e4:	e5ce      	b.n	8008484 <_dtoa_r+0x4c8>
 80088e6:	9b08      	ldr	r3, [sp, #32]
 80088e8:	9a08      	ldr	r2, [sp, #32]
 80088ea:	1c5c      	adds	r4, r3, #1
 80088ec:	2331      	movs	r3, #49	@ 0x31
 80088ee:	7013      	strb	r3, [r2, #0]
 80088f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088f2:	3301      	adds	r3, #1
 80088f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80088f6:	e5c9      	b.n	800848c <_dtoa_r+0x4d0>
 80088f8:	2336      	movs	r3, #54	@ 0x36
 80088fa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80088fc:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80088fe:	1a9b      	subs	r3, r3, r2
 8008900:	9c06      	ldr	r4, [sp, #24]
 8008902:	e720      	b.n	8008746 <_dtoa_r+0x78a>
 8008904:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008906:	1e5d      	subs	r5, r3, #1
 8008908:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800890a:	42ab      	cmp	r3, r5
 800890c:	db08      	blt.n	8008920 <_dtoa_r+0x964>
 800890e:	1b5d      	subs	r5, r3, r5
 8008910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008912:	2b00      	cmp	r3, #0
 8008914:	daf4      	bge.n	8008900 <_dtoa_r+0x944>
 8008916:	9b06      	ldr	r3, [sp, #24]
 8008918:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800891a:	1a9c      	subs	r4, r3, r2
 800891c:	2300      	movs	r3, #0
 800891e:	e712      	b.n	8008746 <_dtoa_r+0x78a>
 8008920:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008922:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008924:	1aeb      	subs	r3, r5, r3
 8008926:	18d3      	adds	r3, r2, r3
 8008928:	9314      	str	r3, [sp, #80]	@ 0x50
 800892a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800892c:	9c06      	ldr	r4, [sp, #24]
 800892e:	2500      	movs	r5, #0
 8008930:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008932:	e708      	b.n	8008746 <_dtoa_r+0x78a>
 8008934:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008936:	9905      	ldr	r1, [sp, #20]
 8008938:	e742      	b.n	80087c0 <_dtoa_r+0x804>
 800893a:	2b04      	cmp	r3, #4
 800893c:	d08c      	beq.n	8008858 <_dtoa_r+0x89c>
 800893e:	331c      	adds	r3, #28
 8008940:	e783      	b.n	800884a <_dtoa_r+0x88e>
 8008942:	0013      	movs	r3, r2
 8008944:	e7fb      	b.n	800893e <_dtoa_r+0x982>
 8008946:	9b04      	ldr	r3, [sp, #16]
 8008948:	930c      	str	r3, [sp, #48]	@ 0x30
 800894a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800894c:	930e      	str	r3, [sp, #56]	@ 0x38
 800894e:	2b00      	cmp	r3, #0
 8008950:	ddb5      	ble.n	80088be <_dtoa_r+0x902>
 8008952:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008954:	2b00      	cmp	r3, #0
 8008956:	d100      	bne.n	800895a <_dtoa_r+0x99e>
 8008958:	e107      	b.n	8008b6a <_dtoa_r+0xbae>
 800895a:	2c00      	cmp	r4, #0
 800895c:	dd05      	ble.n	800896a <_dtoa_r+0x9ae>
 800895e:	0039      	movs	r1, r7
 8008960:	0022      	movs	r2, r4
 8008962:	9803      	ldr	r0, [sp, #12]
 8008964:	f000 fc86 	bl	8009274 <__lshift>
 8008968:	0007      	movs	r7, r0
 800896a:	9704      	str	r7, [sp, #16]
 800896c:	2d00      	cmp	r5, #0
 800896e:	d020      	beq.n	80089b2 <_dtoa_r+0x9f6>
 8008970:	6879      	ldr	r1, [r7, #4]
 8008972:	9803      	ldr	r0, [sp, #12]
 8008974:	f000 fa18 	bl	8008da8 <_Balloc>
 8008978:	1e04      	subs	r4, r0, #0
 800897a:	d10c      	bne.n	8008996 <_dtoa_r+0x9da>
 800897c:	0022      	movs	r2, r4
 800897e:	4b2e      	ldr	r3, [pc, #184]	@ (8008a38 <_dtoa_r+0xa7c>)
 8008980:	482e      	ldr	r0, [pc, #184]	@ (8008a3c <_dtoa_r+0xa80>)
 8008982:	492f      	ldr	r1, [pc, #188]	@ (8008a40 <_dtoa_r+0xa84>)
 8008984:	f7ff fb2f 	bl	8007fe6 <_dtoa_r+0x2a>
 8008988:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800898a:	0037      	movs	r7, r6
 800898c:	e7ab      	b.n	80088e6 <_dtoa_r+0x92a>
 800898e:	9b04      	ldr	r3, [sp, #16]
 8008990:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008992:	930c      	str	r3, [sp, #48]	@ 0x30
 8008994:	e7f9      	b.n	800898a <_dtoa_r+0x9ce>
 8008996:	0039      	movs	r1, r7
 8008998:	693a      	ldr	r2, [r7, #16]
 800899a:	310c      	adds	r1, #12
 800899c:	3202      	adds	r2, #2
 800899e:	0092      	lsls	r2, r2, #2
 80089a0:	300c      	adds	r0, #12
 80089a2:	f002 fb4b 	bl	800b03c <memcpy>
 80089a6:	2201      	movs	r2, #1
 80089a8:	0021      	movs	r1, r4
 80089aa:	9803      	ldr	r0, [sp, #12]
 80089ac:	f000 fc62 	bl	8009274 <__lshift>
 80089b0:	9004      	str	r0, [sp, #16]
 80089b2:	9b08      	ldr	r3, [sp, #32]
 80089b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089b6:	9306      	str	r3, [sp, #24]
 80089b8:	3b01      	subs	r3, #1
 80089ba:	189b      	adds	r3, r3, r2
 80089bc:	2201      	movs	r2, #1
 80089be:	930f      	str	r3, [sp, #60]	@ 0x3c
 80089c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089c2:	4013      	ands	r3, r2
 80089c4:	930e      	str	r3, [sp, #56]	@ 0x38
 80089c6:	0031      	movs	r1, r6
 80089c8:	9805      	ldr	r0, [sp, #20]
 80089ca:	f7ff fa71 	bl	8007eb0 <quorem>
 80089ce:	0039      	movs	r1, r7
 80089d0:	0005      	movs	r5, r0
 80089d2:	900a      	str	r0, [sp, #40]	@ 0x28
 80089d4:	9805      	ldr	r0, [sp, #20]
 80089d6:	f000 fcb9 	bl	800934c <__mcmp>
 80089da:	9a04      	ldr	r2, [sp, #16]
 80089dc:	900d      	str	r0, [sp, #52]	@ 0x34
 80089de:	0031      	movs	r1, r6
 80089e0:	9803      	ldr	r0, [sp, #12]
 80089e2:	f000 fccf 	bl	8009384 <__mdiff>
 80089e6:	2201      	movs	r2, #1
 80089e8:	68c3      	ldr	r3, [r0, #12]
 80089ea:	0004      	movs	r4, r0
 80089ec:	3530      	adds	r5, #48	@ 0x30
 80089ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d104      	bne.n	80089fe <_dtoa_r+0xa42>
 80089f4:	0001      	movs	r1, r0
 80089f6:	9805      	ldr	r0, [sp, #20]
 80089f8:	f000 fca8 	bl	800934c <__mcmp>
 80089fc:	9009      	str	r0, [sp, #36]	@ 0x24
 80089fe:	0021      	movs	r1, r4
 8008a00:	9803      	ldr	r0, [sp, #12]
 8008a02:	f000 fa15 	bl	8008e30 <_Bfree>
 8008a06:	9b06      	ldr	r3, [sp, #24]
 8008a08:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008a0a:	1c5c      	adds	r4, r3, #1
 8008a0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a12:	4313      	orrs	r3, r2
 8008a14:	d116      	bne.n	8008a44 <_dtoa_r+0xa88>
 8008a16:	2d39      	cmp	r5, #57	@ 0x39
 8008a18:	d02f      	beq.n	8008a7a <_dtoa_r+0xabe>
 8008a1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	dd01      	ble.n	8008a24 <_dtoa_r+0xa68>
 8008a20:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008a22:	3531      	adds	r5, #49	@ 0x31
 8008a24:	9b06      	ldr	r3, [sp, #24]
 8008a26:	701d      	strb	r5, [r3, #0]
 8008a28:	e532      	b.n	8008490 <_dtoa_r+0x4d4>
 8008a2a:	46c0      	nop			@ (mov r8, r8)
 8008a2c:	40240000 	.word	0x40240000
 8008a30:	00000433 	.word	0x00000433
 8008a34:	7ff00000 	.word	0x7ff00000
 8008a38:	0800c133 	.word	0x0800c133
 8008a3c:	0800c0db 	.word	0x0800c0db
 8008a40:	000002ef 	.word	0x000002ef
 8008a44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	db04      	blt.n	8008a54 <_dtoa_r+0xa98>
 8008a4a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a50:	4313      	orrs	r3, r2
 8008a52:	d11e      	bne.n	8008a92 <_dtoa_r+0xad6>
 8008a54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	dde4      	ble.n	8008a24 <_dtoa_r+0xa68>
 8008a5a:	9905      	ldr	r1, [sp, #20]
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	9803      	ldr	r0, [sp, #12]
 8008a60:	f000 fc08 	bl	8009274 <__lshift>
 8008a64:	0031      	movs	r1, r6
 8008a66:	9005      	str	r0, [sp, #20]
 8008a68:	f000 fc70 	bl	800934c <__mcmp>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	dc02      	bgt.n	8008a76 <_dtoa_r+0xaba>
 8008a70:	d1d8      	bne.n	8008a24 <_dtoa_r+0xa68>
 8008a72:	07eb      	lsls	r3, r5, #31
 8008a74:	d5d6      	bpl.n	8008a24 <_dtoa_r+0xa68>
 8008a76:	2d39      	cmp	r5, #57	@ 0x39
 8008a78:	d1d2      	bne.n	8008a20 <_dtoa_r+0xa64>
 8008a7a:	2339      	movs	r3, #57	@ 0x39
 8008a7c:	9a06      	ldr	r2, [sp, #24]
 8008a7e:	7013      	strb	r3, [r2, #0]
 8008a80:	0023      	movs	r3, r4
 8008a82:	001c      	movs	r4, r3
 8008a84:	3b01      	subs	r3, #1
 8008a86:	781a      	ldrb	r2, [r3, #0]
 8008a88:	2a39      	cmp	r2, #57	@ 0x39
 8008a8a:	d050      	beq.n	8008b2e <_dtoa_r+0xb72>
 8008a8c:	3201      	adds	r2, #1
 8008a8e:	701a      	strb	r2, [r3, #0]
 8008a90:	e4fe      	b.n	8008490 <_dtoa_r+0x4d4>
 8008a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	dd03      	ble.n	8008aa0 <_dtoa_r+0xae4>
 8008a98:	2d39      	cmp	r5, #57	@ 0x39
 8008a9a:	d0ee      	beq.n	8008a7a <_dtoa_r+0xabe>
 8008a9c:	3501      	adds	r5, #1
 8008a9e:	e7c1      	b.n	8008a24 <_dtoa_r+0xa68>
 8008aa0:	9b06      	ldr	r3, [sp, #24]
 8008aa2:	9a06      	ldr	r2, [sp, #24]
 8008aa4:	701d      	strb	r5, [r3, #0]
 8008aa6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d02b      	beq.n	8008b04 <_dtoa_r+0xb48>
 8008aac:	2300      	movs	r3, #0
 8008aae:	220a      	movs	r2, #10
 8008ab0:	9905      	ldr	r1, [sp, #20]
 8008ab2:	9803      	ldr	r0, [sp, #12]
 8008ab4:	f000 f9e0 	bl	8008e78 <__multadd>
 8008ab8:	9b04      	ldr	r3, [sp, #16]
 8008aba:	9005      	str	r0, [sp, #20]
 8008abc:	429f      	cmp	r7, r3
 8008abe:	d109      	bne.n	8008ad4 <_dtoa_r+0xb18>
 8008ac0:	0039      	movs	r1, r7
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	220a      	movs	r2, #10
 8008ac6:	9803      	ldr	r0, [sp, #12]
 8008ac8:	f000 f9d6 	bl	8008e78 <__multadd>
 8008acc:	0007      	movs	r7, r0
 8008ace:	9004      	str	r0, [sp, #16]
 8008ad0:	9406      	str	r4, [sp, #24]
 8008ad2:	e778      	b.n	80089c6 <_dtoa_r+0xa0a>
 8008ad4:	0039      	movs	r1, r7
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	220a      	movs	r2, #10
 8008ada:	9803      	ldr	r0, [sp, #12]
 8008adc:	f000 f9cc 	bl	8008e78 <__multadd>
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	0007      	movs	r7, r0
 8008ae4:	220a      	movs	r2, #10
 8008ae6:	9904      	ldr	r1, [sp, #16]
 8008ae8:	9803      	ldr	r0, [sp, #12]
 8008aea:	f000 f9c5 	bl	8008e78 <__multadd>
 8008aee:	9004      	str	r0, [sp, #16]
 8008af0:	e7ee      	b.n	8008ad0 <_dtoa_r+0xb14>
 8008af2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008af4:	2401      	movs	r4, #1
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	dd00      	ble.n	8008afc <_dtoa_r+0xb40>
 8008afa:	001c      	movs	r4, r3
 8008afc:	9704      	str	r7, [sp, #16]
 8008afe:	2700      	movs	r7, #0
 8008b00:	9b08      	ldr	r3, [sp, #32]
 8008b02:	191c      	adds	r4, r3, r4
 8008b04:	9905      	ldr	r1, [sp, #20]
 8008b06:	2201      	movs	r2, #1
 8008b08:	9803      	ldr	r0, [sp, #12]
 8008b0a:	f000 fbb3 	bl	8009274 <__lshift>
 8008b0e:	0031      	movs	r1, r6
 8008b10:	9005      	str	r0, [sp, #20]
 8008b12:	f000 fc1b 	bl	800934c <__mcmp>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	dcb2      	bgt.n	8008a80 <_dtoa_r+0xac4>
 8008b1a:	d101      	bne.n	8008b20 <_dtoa_r+0xb64>
 8008b1c:	07ed      	lsls	r5, r5, #31
 8008b1e:	d4af      	bmi.n	8008a80 <_dtoa_r+0xac4>
 8008b20:	0023      	movs	r3, r4
 8008b22:	001c      	movs	r4, r3
 8008b24:	3b01      	subs	r3, #1
 8008b26:	781a      	ldrb	r2, [r3, #0]
 8008b28:	2a30      	cmp	r2, #48	@ 0x30
 8008b2a:	d0fa      	beq.n	8008b22 <_dtoa_r+0xb66>
 8008b2c:	e4b0      	b.n	8008490 <_dtoa_r+0x4d4>
 8008b2e:	9a08      	ldr	r2, [sp, #32]
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d1a6      	bne.n	8008a82 <_dtoa_r+0xac6>
 8008b34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b36:	3301      	adds	r3, #1
 8008b38:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b3a:	2331      	movs	r3, #49	@ 0x31
 8008b3c:	7013      	strb	r3, [r2, #0]
 8008b3e:	e4a7      	b.n	8008490 <_dtoa_r+0x4d4>
 8008b40:	4b14      	ldr	r3, [pc, #80]	@ (8008b94 <_dtoa_r+0xbd8>)
 8008b42:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008b44:	9308      	str	r3, [sp, #32]
 8008b46:	4b14      	ldr	r3, [pc, #80]	@ (8008b98 <_dtoa_r+0xbdc>)
 8008b48:	2a00      	cmp	r2, #0
 8008b4a:	d001      	beq.n	8008b50 <_dtoa_r+0xb94>
 8008b4c:	f7ff fa7e 	bl	800804c <_dtoa_r+0x90>
 8008b50:	f7ff fa7e 	bl	8008050 <_dtoa_r+0x94>
 8008b54:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	dc00      	bgt.n	8008b5c <_dtoa_r+0xba0>
 8008b5a:	e648      	b.n	80087ee <_dtoa_r+0x832>
 8008b5c:	2001      	movs	r0, #1
 8008b5e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008b60:	e665      	b.n	800882e <_dtoa_r+0x872>
 8008b62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	dc00      	bgt.n	8008b6a <_dtoa_r+0xbae>
 8008b68:	e6a9      	b.n	80088be <_dtoa_r+0x902>
 8008b6a:	2400      	movs	r4, #0
 8008b6c:	0031      	movs	r1, r6
 8008b6e:	9805      	ldr	r0, [sp, #20]
 8008b70:	f7ff f99e 	bl	8007eb0 <quorem>
 8008b74:	9b08      	ldr	r3, [sp, #32]
 8008b76:	3030      	adds	r0, #48	@ 0x30
 8008b78:	5518      	strb	r0, [r3, r4]
 8008b7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b7c:	3401      	adds	r4, #1
 8008b7e:	0005      	movs	r5, r0
 8008b80:	42a3      	cmp	r3, r4
 8008b82:	ddb6      	ble.n	8008af2 <_dtoa_r+0xb36>
 8008b84:	2300      	movs	r3, #0
 8008b86:	220a      	movs	r2, #10
 8008b88:	9905      	ldr	r1, [sp, #20]
 8008b8a:	9803      	ldr	r0, [sp, #12]
 8008b8c:	f000 f974 	bl	8008e78 <__multadd>
 8008b90:	9005      	str	r0, [sp, #20]
 8008b92:	e7eb      	b.n	8008b6c <_dtoa_r+0xbb0>
 8008b94:	0800c0b7 	.word	0x0800c0b7
 8008b98:	0800c0bf 	.word	0x0800c0bf

08008b9c <_free_r>:
 8008b9c:	b570      	push	{r4, r5, r6, lr}
 8008b9e:	0005      	movs	r5, r0
 8008ba0:	1e0c      	subs	r4, r1, #0
 8008ba2:	d010      	beq.n	8008bc6 <_free_r+0x2a>
 8008ba4:	3c04      	subs	r4, #4
 8008ba6:	6823      	ldr	r3, [r4, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	da00      	bge.n	8008bae <_free_r+0x12>
 8008bac:	18e4      	adds	r4, r4, r3
 8008bae:	0028      	movs	r0, r5
 8008bb0:	f000 f8ea 	bl	8008d88 <__malloc_lock>
 8008bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8008c2c <_free_r+0x90>)
 8008bb6:	6813      	ldr	r3, [r2, #0]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d105      	bne.n	8008bc8 <_free_r+0x2c>
 8008bbc:	6063      	str	r3, [r4, #4]
 8008bbe:	6014      	str	r4, [r2, #0]
 8008bc0:	0028      	movs	r0, r5
 8008bc2:	f000 f8e9 	bl	8008d98 <__malloc_unlock>
 8008bc6:	bd70      	pop	{r4, r5, r6, pc}
 8008bc8:	42a3      	cmp	r3, r4
 8008bca:	d908      	bls.n	8008bde <_free_r+0x42>
 8008bcc:	6820      	ldr	r0, [r4, #0]
 8008bce:	1821      	adds	r1, r4, r0
 8008bd0:	428b      	cmp	r3, r1
 8008bd2:	d1f3      	bne.n	8008bbc <_free_r+0x20>
 8008bd4:	6819      	ldr	r1, [r3, #0]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	1809      	adds	r1, r1, r0
 8008bda:	6021      	str	r1, [r4, #0]
 8008bdc:	e7ee      	b.n	8008bbc <_free_r+0x20>
 8008bde:	001a      	movs	r2, r3
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d001      	beq.n	8008bea <_free_r+0x4e>
 8008be6:	42a3      	cmp	r3, r4
 8008be8:	d9f9      	bls.n	8008bde <_free_r+0x42>
 8008bea:	6811      	ldr	r1, [r2, #0]
 8008bec:	1850      	adds	r0, r2, r1
 8008bee:	42a0      	cmp	r0, r4
 8008bf0:	d10b      	bne.n	8008c0a <_free_r+0x6e>
 8008bf2:	6820      	ldr	r0, [r4, #0]
 8008bf4:	1809      	adds	r1, r1, r0
 8008bf6:	1850      	adds	r0, r2, r1
 8008bf8:	6011      	str	r1, [r2, #0]
 8008bfa:	4283      	cmp	r3, r0
 8008bfc:	d1e0      	bne.n	8008bc0 <_free_r+0x24>
 8008bfe:	6818      	ldr	r0, [r3, #0]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	1841      	adds	r1, r0, r1
 8008c04:	6011      	str	r1, [r2, #0]
 8008c06:	6053      	str	r3, [r2, #4]
 8008c08:	e7da      	b.n	8008bc0 <_free_r+0x24>
 8008c0a:	42a0      	cmp	r0, r4
 8008c0c:	d902      	bls.n	8008c14 <_free_r+0x78>
 8008c0e:	230c      	movs	r3, #12
 8008c10:	602b      	str	r3, [r5, #0]
 8008c12:	e7d5      	b.n	8008bc0 <_free_r+0x24>
 8008c14:	6820      	ldr	r0, [r4, #0]
 8008c16:	1821      	adds	r1, r4, r0
 8008c18:	428b      	cmp	r3, r1
 8008c1a:	d103      	bne.n	8008c24 <_free_r+0x88>
 8008c1c:	6819      	ldr	r1, [r3, #0]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	1809      	adds	r1, r1, r0
 8008c22:	6021      	str	r1, [r4, #0]
 8008c24:	6063      	str	r3, [r4, #4]
 8008c26:	6054      	str	r4, [r2, #4]
 8008c28:	e7ca      	b.n	8008bc0 <_free_r+0x24>
 8008c2a:	46c0      	nop			@ (mov r8, r8)
 8008c2c:	20000520 	.word	0x20000520

08008c30 <malloc>:
 8008c30:	b510      	push	{r4, lr}
 8008c32:	4b03      	ldr	r3, [pc, #12]	@ (8008c40 <malloc+0x10>)
 8008c34:	0001      	movs	r1, r0
 8008c36:	6818      	ldr	r0, [r3, #0]
 8008c38:	f000 f826 	bl	8008c88 <_malloc_r>
 8008c3c:	bd10      	pop	{r4, pc}
 8008c3e:	46c0      	nop			@ (mov r8, r8)
 8008c40:	20000018 	.word	0x20000018

08008c44 <sbrk_aligned>:
 8008c44:	b570      	push	{r4, r5, r6, lr}
 8008c46:	4e0f      	ldr	r6, [pc, #60]	@ (8008c84 <sbrk_aligned+0x40>)
 8008c48:	000d      	movs	r5, r1
 8008c4a:	6831      	ldr	r1, [r6, #0]
 8008c4c:	0004      	movs	r4, r0
 8008c4e:	2900      	cmp	r1, #0
 8008c50:	d102      	bne.n	8008c58 <sbrk_aligned+0x14>
 8008c52:	f002 f9e1 	bl	800b018 <_sbrk_r>
 8008c56:	6030      	str	r0, [r6, #0]
 8008c58:	0029      	movs	r1, r5
 8008c5a:	0020      	movs	r0, r4
 8008c5c:	f002 f9dc 	bl	800b018 <_sbrk_r>
 8008c60:	1c43      	adds	r3, r0, #1
 8008c62:	d103      	bne.n	8008c6c <sbrk_aligned+0x28>
 8008c64:	2501      	movs	r5, #1
 8008c66:	426d      	negs	r5, r5
 8008c68:	0028      	movs	r0, r5
 8008c6a:	bd70      	pop	{r4, r5, r6, pc}
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	1cc5      	adds	r5, r0, #3
 8008c70:	439d      	bics	r5, r3
 8008c72:	42a8      	cmp	r0, r5
 8008c74:	d0f8      	beq.n	8008c68 <sbrk_aligned+0x24>
 8008c76:	1a29      	subs	r1, r5, r0
 8008c78:	0020      	movs	r0, r4
 8008c7a:	f002 f9cd 	bl	800b018 <_sbrk_r>
 8008c7e:	3001      	adds	r0, #1
 8008c80:	d1f2      	bne.n	8008c68 <sbrk_aligned+0x24>
 8008c82:	e7ef      	b.n	8008c64 <sbrk_aligned+0x20>
 8008c84:	2000051c 	.word	0x2000051c

08008c88 <_malloc_r>:
 8008c88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c8a:	2203      	movs	r2, #3
 8008c8c:	1ccb      	adds	r3, r1, #3
 8008c8e:	4393      	bics	r3, r2
 8008c90:	3308      	adds	r3, #8
 8008c92:	0005      	movs	r5, r0
 8008c94:	001f      	movs	r7, r3
 8008c96:	2b0c      	cmp	r3, #12
 8008c98:	d234      	bcs.n	8008d04 <_malloc_r+0x7c>
 8008c9a:	270c      	movs	r7, #12
 8008c9c:	42b9      	cmp	r1, r7
 8008c9e:	d833      	bhi.n	8008d08 <_malloc_r+0x80>
 8008ca0:	0028      	movs	r0, r5
 8008ca2:	f000 f871 	bl	8008d88 <__malloc_lock>
 8008ca6:	4e37      	ldr	r6, [pc, #220]	@ (8008d84 <_malloc_r+0xfc>)
 8008ca8:	6833      	ldr	r3, [r6, #0]
 8008caa:	001c      	movs	r4, r3
 8008cac:	2c00      	cmp	r4, #0
 8008cae:	d12f      	bne.n	8008d10 <_malloc_r+0x88>
 8008cb0:	0039      	movs	r1, r7
 8008cb2:	0028      	movs	r0, r5
 8008cb4:	f7ff ffc6 	bl	8008c44 <sbrk_aligned>
 8008cb8:	0004      	movs	r4, r0
 8008cba:	1c43      	adds	r3, r0, #1
 8008cbc:	d15f      	bne.n	8008d7e <_malloc_r+0xf6>
 8008cbe:	6834      	ldr	r4, [r6, #0]
 8008cc0:	9400      	str	r4, [sp, #0]
 8008cc2:	9b00      	ldr	r3, [sp, #0]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d14a      	bne.n	8008d5e <_malloc_r+0xd6>
 8008cc8:	2c00      	cmp	r4, #0
 8008cca:	d052      	beq.n	8008d72 <_malloc_r+0xea>
 8008ccc:	6823      	ldr	r3, [r4, #0]
 8008cce:	0028      	movs	r0, r5
 8008cd0:	18e3      	adds	r3, r4, r3
 8008cd2:	9900      	ldr	r1, [sp, #0]
 8008cd4:	9301      	str	r3, [sp, #4]
 8008cd6:	f002 f99f 	bl	800b018 <_sbrk_r>
 8008cda:	9b01      	ldr	r3, [sp, #4]
 8008cdc:	4283      	cmp	r3, r0
 8008cde:	d148      	bne.n	8008d72 <_malloc_r+0xea>
 8008ce0:	6823      	ldr	r3, [r4, #0]
 8008ce2:	0028      	movs	r0, r5
 8008ce4:	1aff      	subs	r7, r7, r3
 8008ce6:	0039      	movs	r1, r7
 8008ce8:	f7ff ffac 	bl	8008c44 <sbrk_aligned>
 8008cec:	3001      	adds	r0, #1
 8008cee:	d040      	beq.n	8008d72 <_malloc_r+0xea>
 8008cf0:	6823      	ldr	r3, [r4, #0]
 8008cf2:	19db      	adds	r3, r3, r7
 8008cf4:	6023      	str	r3, [r4, #0]
 8008cf6:	6833      	ldr	r3, [r6, #0]
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	2a00      	cmp	r2, #0
 8008cfc:	d133      	bne.n	8008d66 <_malloc_r+0xde>
 8008cfe:	9b00      	ldr	r3, [sp, #0]
 8008d00:	6033      	str	r3, [r6, #0]
 8008d02:	e019      	b.n	8008d38 <_malloc_r+0xb0>
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	dac9      	bge.n	8008c9c <_malloc_r+0x14>
 8008d08:	230c      	movs	r3, #12
 8008d0a:	602b      	str	r3, [r5, #0]
 8008d0c:	2000      	movs	r0, #0
 8008d0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008d10:	6821      	ldr	r1, [r4, #0]
 8008d12:	1bc9      	subs	r1, r1, r7
 8008d14:	d420      	bmi.n	8008d58 <_malloc_r+0xd0>
 8008d16:	290b      	cmp	r1, #11
 8008d18:	d90a      	bls.n	8008d30 <_malloc_r+0xa8>
 8008d1a:	19e2      	adds	r2, r4, r7
 8008d1c:	6027      	str	r7, [r4, #0]
 8008d1e:	42a3      	cmp	r3, r4
 8008d20:	d104      	bne.n	8008d2c <_malloc_r+0xa4>
 8008d22:	6032      	str	r2, [r6, #0]
 8008d24:	6863      	ldr	r3, [r4, #4]
 8008d26:	6011      	str	r1, [r2, #0]
 8008d28:	6053      	str	r3, [r2, #4]
 8008d2a:	e005      	b.n	8008d38 <_malloc_r+0xb0>
 8008d2c:	605a      	str	r2, [r3, #4]
 8008d2e:	e7f9      	b.n	8008d24 <_malloc_r+0x9c>
 8008d30:	6862      	ldr	r2, [r4, #4]
 8008d32:	42a3      	cmp	r3, r4
 8008d34:	d10e      	bne.n	8008d54 <_malloc_r+0xcc>
 8008d36:	6032      	str	r2, [r6, #0]
 8008d38:	0028      	movs	r0, r5
 8008d3a:	f000 f82d 	bl	8008d98 <__malloc_unlock>
 8008d3e:	0020      	movs	r0, r4
 8008d40:	2207      	movs	r2, #7
 8008d42:	300b      	adds	r0, #11
 8008d44:	1d23      	adds	r3, r4, #4
 8008d46:	4390      	bics	r0, r2
 8008d48:	1ac2      	subs	r2, r0, r3
 8008d4a:	4298      	cmp	r0, r3
 8008d4c:	d0df      	beq.n	8008d0e <_malloc_r+0x86>
 8008d4e:	1a1b      	subs	r3, r3, r0
 8008d50:	50a3      	str	r3, [r4, r2]
 8008d52:	e7dc      	b.n	8008d0e <_malloc_r+0x86>
 8008d54:	605a      	str	r2, [r3, #4]
 8008d56:	e7ef      	b.n	8008d38 <_malloc_r+0xb0>
 8008d58:	0023      	movs	r3, r4
 8008d5a:	6864      	ldr	r4, [r4, #4]
 8008d5c:	e7a6      	b.n	8008cac <_malloc_r+0x24>
 8008d5e:	9c00      	ldr	r4, [sp, #0]
 8008d60:	6863      	ldr	r3, [r4, #4]
 8008d62:	9300      	str	r3, [sp, #0]
 8008d64:	e7ad      	b.n	8008cc2 <_malloc_r+0x3a>
 8008d66:	001a      	movs	r2, r3
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	42a3      	cmp	r3, r4
 8008d6c:	d1fb      	bne.n	8008d66 <_malloc_r+0xde>
 8008d6e:	2300      	movs	r3, #0
 8008d70:	e7da      	b.n	8008d28 <_malloc_r+0xa0>
 8008d72:	230c      	movs	r3, #12
 8008d74:	0028      	movs	r0, r5
 8008d76:	602b      	str	r3, [r5, #0]
 8008d78:	f000 f80e 	bl	8008d98 <__malloc_unlock>
 8008d7c:	e7c6      	b.n	8008d0c <_malloc_r+0x84>
 8008d7e:	6007      	str	r7, [r0, #0]
 8008d80:	e7da      	b.n	8008d38 <_malloc_r+0xb0>
 8008d82:	46c0      	nop			@ (mov r8, r8)
 8008d84:	20000520 	.word	0x20000520

08008d88 <__malloc_lock>:
 8008d88:	b510      	push	{r4, lr}
 8008d8a:	4802      	ldr	r0, [pc, #8]	@ (8008d94 <__malloc_lock+0xc>)
 8008d8c:	f7ff f87f 	bl	8007e8e <__retarget_lock_acquire_recursive>
 8008d90:	bd10      	pop	{r4, pc}
 8008d92:	46c0      	nop			@ (mov r8, r8)
 8008d94:	20000518 	.word	0x20000518

08008d98 <__malloc_unlock>:
 8008d98:	b510      	push	{r4, lr}
 8008d9a:	4802      	ldr	r0, [pc, #8]	@ (8008da4 <__malloc_unlock+0xc>)
 8008d9c:	f7ff f878 	bl	8007e90 <__retarget_lock_release_recursive>
 8008da0:	bd10      	pop	{r4, pc}
 8008da2:	46c0      	nop			@ (mov r8, r8)
 8008da4:	20000518 	.word	0x20000518

08008da8 <_Balloc>:
 8008da8:	b570      	push	{r4, r5, r6, lr}
 8008daa:	69c5      	ldr	r5, [r0, #28]
 8008dac:	0006      	movs	r6, r0
 8008dae:	000c      	movs	r4, r1
 8008db0:	2d00      	cmp	r5, #0
 8008db2:	d10e      	bne.n	8008dd2 <_Balloc+0x2a>
 8008db4:	2010      	movs	r0, #16
 8008db6:	f7ff ff3b 	bl	8008c30 <malloc>
 8008dba:	1e02      	subs	r2, r0, #0
 8008dbc:	61f0      	str	r0, [r6, #28]
 8008dbe:	d104      	bne.n	8008dca <_Balloc+0x22>
 8008dc0:	216b      	movs	r1, #107	@ 0x6b
 8008dc2:	4b19      	ldr	r3, [pc, #100]	@ (8008e28 <_Balloc+0x80>)
 8008dc4:	4819      	ldr	r0, [pc, #100]	@ (8008e2c <_Balloc+0x84>)
 8008dc6:	f002 f949 	bl	800b05c <__assert_func>
 8008dca:	6045      	str	r5, [r0, #4]
 8008dcc:	6085      	str	r5, [r0, #8]
 8008dce:	6005      	str	r5, [r0, #0]
 8008dd0:	60c5      	str	r5, [r0, #12]
 8008dd2:	69f5      	ldr	r5, [r6, #28]
 8008dd4:	68eb      	ldr	r3, [r5, #12]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d013      	beq.n	8008e02 <_Balloc+0x5a>
 8008dda:	69f3      	ldr	r3, [r6, #28]
 8008ddc:	00a2      	lsls	r2, r4, #2
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	189b      	adds	r3, r3, r2
 8008de2:	6818      	ldr	r0, [r3, #0]
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d118      	bne.n	8008e1a <_Balloc+0x72>
 8008de8:	2101      	movs	r1, #1
 8008dea:	000d      	movs	r5, r1
 8008dec:	40a5      	lsls	r5, r4
 8008dee:	1d6a      	adds	r2, r5, #5
 8008df0:	0030      	movs	r0, r6
 8008df2:	0092      	lsls	r2, r2, #2
 8008df4:	f002 f950 	bl	800b098 <_calloc_r>
 8008df8:	2800      	cmp	r0, #0
 8008dfa:	d00c      	beq.n	8008e16 <_Balloc+0x6e>
 8008dfc:	6044      	str	r4, [r0, #4]
 8008dfe:	6085      	str	r5, [r0, #8]
 8008e00:	e00d      	b.n	8008e1e <_Balloc+0x76>
 8008e02:	2221      	movs	r2, #33	@ 0x21
 8008e04:	2104      	movs	r1, #4
 8008e06:	0030      	movs	r0, r6
 8008e08:	f002 f946 	bl	800b098 <_calloc_r>
 8008e0c:	69f3      	ldr	r3, [r6, #28]
 8008e0e:	60e8      	str	r0, [r5, #12]
 8008e10:	68db      	ldr	r3, [r3, #12]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d1e1      	bne.n	8008dda <_Balloc+0x32>
 8008e16:	2000      	movs	r0, #0
 8008e18:	bd70      	pop	{r4, r5, r6, pc}
 8008e1a:	6802      	ldr	r2, [r0, #0]
 8008e1c:	601a      	str	r2, [r3, #0]
 8008e1e:	2300      	movs	r3, #0
 8008e20:	6103      	str	r3, [r0, #16]
 8008e22:	60c3      	str	r3, [r0, #12]
 8008e24:	e7f8      	b.n	8008e18 <_Balloc+0x70>
 8008e26:	46c0      	nop			@ (mov r8, r8)
 8008e28:	0800c0c4 	.word	0x0800c0c4
 8008e2c:	0800c144 	.word	0x0800c144

08008e30 <_Bfree>:
 8008e30:	b570      	push	{r4, r5, r6, lr}
 8008e32:	69c6      	ldr	r6, [r0, #28]
 8008e34:	0005      	movs	r5, r0
 8008e36:	000c      	movs	r4, r1
 8008e38:	2e00      	cmp	r6, #0
 8008e3a:	d10e      	bne.n	8008e5a <_Bfree+0x2a>
 8008e3c:	2010      	movs	r0, #16
 8008e3e:	f7ff fef7 	bl	8008c30 <malloc>
 8008e42:	1e02      	subs	r2, r0, #0
 8008e44:	61e8      	str	r0, [r5, #28]
 8008e46:	d104      	bne.n	8008e52 <_Bfree+0x22>
 8008e48:	218f      	movs	r1, #143	@ 0x8f
 8008e4a:	4b09      	ldr	r3, [pc, #36]	@ (8008e70 <_Bfree+0x40>)
 8008e4c:	4809      	ldr	r0, [pc, #36]	@ (8008e74 <_Bfree+0x44>)
 8008e4e:	f002 f905 	bl	800b05c <__assert_func>
 8008e52:	6046      	str	r6, [r0, #4]
 8008e54:	6086      	str	r6, [r0, #8]
 8008e56:	6006      	str	r6, [r0, #0]
 8008e58:	60c6      	str	r6, [r0, #12]
 8008e5a:	2c00      	cmp	r4, #0
 8008e5c:	d007      	beq.n	8008e6e <_Bfree+0x3e>
 8008e5e:	69eb      	ldr	r3, [r5, #28]
 8008e60:	6862      	ldr	r2, [r4, #4]
 8008e62:	68db      	ldr	r3, [r3, #12]
 8008e64:	0092      	lsls	r2, r2, #2
 8008e66:	189b      	adds	r3, r3, r2
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	6022      	str	r2, [r4, #0]
 8008e6c:	601c      	str	r4, [r3, #0]
 8008e6e:	bd70      	pop	{r4, r5, r6, pc}
 8008e70:	0800c0c4 	.word	0x0800c0c4
 8008e74:	0800c144 	.word	0x0800c144

08008e78 <__multadd>:
 8008e78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e7a:	000f      	movs	r7, r1
 8008e7c:	9001      	str	r0, [sp, #4]
 8008e7e:	000c      	movs	r4, r1
 8008e80:	001e      	movs	r6, r3
 8008e82:	2000      	movs	r0, #0
 8008e84:	690d      	ldr	r5, [r1, #16]
 8008e86:	3714      	adds	r7, #20
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	3001      	adds	r0, #1
 8008e8c:	b299      	uxth	r1, r3
 8008e8e:	4351      	muls	r1, r2
 8008e90:	0c1b      	lsrs	r3, r3, #16
 8008e92:	4353      	muls	r3, r2
 8008e94:	1989      	adds	r1, r1, r6
 8008e96:	0c0e      	lsrs	r6, r1, #16
 8008e98:	199b      	adds	r3, r3, r6
 8008e9a:	0c1e      	lsrs	r6, r3, #16
 8008e9c:	b289      	uxth	r1, r1
 8008e9e:	041b      	lsls	r3, r3, #16
 8008ea0:	185b      	adds	r3, r3, r1
 8008ea2:	c708      	stmia	r7!, {r3}
 8008ea4:	4285      	cmp	r5, r0
 8008ea6:	dcef      	bgt.n	8008e88 <__multadd+0x10>
 8008ea8:	2e00      	cmp	r6, #0
 8008eaa:	d022      	beq.n	8008ef2 <__multadd+0x7a>
 8008eac:	68a3      	ldr	r3, [r4, #8]
 8008eae:	42ab      	cmp	r3, r5
 8008eb0:	dc19      	bgt.n	8008ee6 <__multadd+0x6e>
 8008eb2:	6861      	ldr	r1, [r4, #4]
 8008eb4:	9801      	ldr	r0, [sp, #4]
 8008eb6:	3101      	adds	r1, #1
 8008eb8:	f7ff ff76 	bl	8008da8 <_Balloc>
 8008ebc:	1e07      	subs	r7, r0, #0
 8008ebe:	d105      	bne.n	8008ecc <__multadd+0x54>
 8008ec0:	003a      	movs	r2, r7
 8008ec2:	21ba      	movs	r1, #186	@ 0xba
 8008ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8008ef8 <__multadd+0x80>)
 8008ec6:	480d      	ldr	r0, [pc, #52]	@ (8008efc <__multadd+0x84>)
 8008ec8:	f002 f8c8 	bl	800b05c <__assert_func>
 8008ecc:	0021      	movs	r1, r4
 8008ece:	6922      	ldr	r2, [r4, #16]
 8008ed0:	310c      	adds	r1, #12
 8008ed2:	3202      	adds	r2, #2
 8008ed4:	0092      	lsls	r2, r2, #2
 8008ed6:	300c      	adds	r0, #12
 8008ed8:	f002 f8b0 	bl	800b03c <memcpy>
 8008edc:	0021      	movs	r1, r4
 8008ede:	9801      	ldr	r0, [sp, #4]
 8008ee0:	f7ff ffa6 	bl	8008e30 <_Bfree>
 8008ee4:	003c      	movs	r4, r7
 8008ee6:	1d2b      	adds	r3, r5, #4
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	18e3      	adds	r3, r4, r3
 8008eec:	3501      	adds	r5, #1
 8008eee:	605e      	str	r6, [r3, #4]
 8008ef0:	6125      	str	r5, [r4, #16]
 8008ef2:	0020      	movs	r0, r4
 8008ef4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008ef6:	46c0      	nop			@ (mov r8, r8)
 8008ef8:	0800c133 	.word	0x0800c133
 8008efc:	0800c144 	.word	0x0800c144

08008f00 <__s2b>:
 8008f00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f02:	0007      	movs	r7, r0
 8008f04:	0018      	movs	r0, r3
 8008f06:	000c      	movs	r4, r1
 8008f08:	3008      	adds	r0, #8
 8008f0a:	2109      	movs	r1, #9
 8008f0c:	9301      	str	r3, [sp, #4]
 8008f0e:	0015      	movs	r5, r2
 8008f10:	f7f7 f99e 	bl	8000250 <__divsi3>
 8008f14:	2301      	movs	r3, #1
 8008f16:	2100      	movs	r1, #0
 8008f18:	4283      	cmp	r3, r0
 8008f1a:	db0a      	blt.n	8008f32 <__s2b+0x32>
 8008f1c:	0038      	movs	r0, r7
 8008f1e:	f7ff ff43 	bl	8008da8 <_Balloc>
 8008f22:	1e01      	subs	r1, r0, #0
 8008f24:	d108      	bne.n	8008f38 <__s2b+0x38>
 8008f26:	000a      	movs	r2, r1
 8008f28:	4b19      	ldr	r3, [pc, #100]	@ (8008f90 <__s2b+0x90>)
 8008f2a:	481a      	ldr	r0, [pc, #104]	@ (8008f94 <__s2b+0x94>)
 8008f2c:	31d3      	adds	r1, #211	@ 0xd3
 8008f2e:	f002 f895 	bl	800b05c <__assert_func>
 8008f32:	005b      	lsls	r3, r3, #1
 8008f34:	3101      	adds	r1, #1
 8008f36:	e7ef      	b.n	8008f18 <__s2b+0x18>
 8008f38:	9b08      	ldr	r3, [sp, #32]
 8008f3a:	6143      	str	r3, [r0, #20]
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	6103      	str	r3, [r0, #16]
 8008f40:	2d09      	cmp	r5, #9
 8008f42:	dd18      	ble.n	8008f76 <__s2b+0x76>
 8008f44:	0023      	movs	r3, r4
 8008f46:	3309      	adds	r3, #9
 8008f48:	001e      	movs	r6, r3
 8008f4a:	9300      	str	r3, [sp, #0]
 8008f4c:	1964      	adds	r4, r4, r5
 8008f4e:	7833      	ldrb	r3, [r6, #0]
 8008f50:	220a      	movs	r2, #10
 8008f52:	0038      	movs	r0, r7
 8008f54:	3b30      	subs	r3, #48	@ 0x30
 8008f56:	f7ff ff8f 	bl	8008e78 <__multadd>
 8008f5a:	3601      	adds	r6, #1
 8008f5c:	0001      	movs	r1, r0
 8008f5e:	42a6      	cmp	r6, r4
 8008f60:	d1f5      	bne.n	8008f4e <__s2b+0x4e>
 8008f62:	002c      	movs	r4, r5
 8008f64:	9b00      	ldr	r3, [sp, #0]
 8008f66:	3c08      	subs	r4, #8
 8008f68:	191c      	adds	r4, r3, r4
 8008f6a:	002e      	movs	r6, r5
 8008f6c:	9b01      	ldr	r3, [sp, #4]
 8008f6e:	429e      	cmp	r6, r3
 8008f70:	db04      	blt.n	8008f7c <__s2b+0x7c>
 8008f72:	0008      	movs	r0, r1
 8008f74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008f76:	2509      	movs	r5, #9
 8008f78:	340a      	adds	r4, #10
 8008f7a:	e7f6      	b.n	8008f6a <__s2b+0x6a>
 8008f7c:	1b63      	subs	r3, r4, r5
 8008f7e:	5d9b      	ldrb	r3, [r3, r6]
 8008f80:	220a      	movs	r2, #10
 8008f82:	0038      	movs	r0, r7
 8008f84:	3b30      	subs	r3, #48	@ 0x30
 8008f86:	f7ff ff77 	bl	8008e78 <__multadd>
 8008f8a:	3601      	adds	r6, #1
 8008f8c:	0001      	movs	r1, r0
 8008f8e:	e7ed      	b.n	8008f6c <__s2b+0x6c>
 8008f90:	0800c133 	.word	0x0800c133
 8008f94:	0800c144 	.word	0x0800c144

08008f98 <__hi0bits>:
 8008f98:	2280      	movs	r2, #128	@ 0x80
 8008f9a:	0003      	movs	r3, r0
 8008f9c:	0252      	lsls	r2, r2, #9
 8008f9e:	2000      	movs	r0, #0
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d201      	bcs.n	8008fa8 <__hi0bits+0x10>
 8008fa4:	041b      	lsls	r3, r3, #16
 8008fa6:	3010      	adds	r0, #16
 8008fa8:	2280      	movs	r2, #128	@ 0x80
 8008faa:	0452      	lsls	r2, r2, #17
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d201      	bcs.n	8008fb4 <__hi0bits+0x1c>
 8008fb0:	3008      	adds	r0, #8
 8008fb2:	021b      	lsls	r3, r3, #8
 8008fb4:	2280      	movs	r2, #128	@ 0x80
 8008fb6:	0552      	lsls	r2, r2, #21
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d201      	bcs.n	8008fc0 <__hi0bits+0x28>
 8008fbc:	3004      	adds	r0, #4
 8008fbe:	011b      	lsls	r3, r3, #4
 8008fc0:	2280      	movs	r2, #128	@ 0x80
 8008fc2:	05d2      	lsls	r2, r2, #23
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d201      	bcs.n	8008fcc <__hi0bits+0x34>
 8008fc8:	3002      	adds	r0, #2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	db03      	blt.n	8008fd8 <__hi0bits+0x40>
 8008fd0:	3001      	adds	r0, #1
 8008fd2:	4213      	tst	r3, r2
 8008fd4:	d100      	bne.n	8008fd8 <__hi0bits+0x40>
 8008fd6:	2020      	movs	r0, #32
 8008fd8:	4770      	bx	lr

08008fda <__lo0bits>:
 8008fda:	6803      	ldr	r3, [r0, #0]
 8008fdc:	0001      	movs	r1, r0
 8008fde:	2207      	movs	r2, #7
 8008fe0:	0018      	movs	r0, r3
 8008fe2:	4010      	ands	r0, r2
 8008fe4:	4213      	tst	r3, r2
 8008fe6:	d00d      	beq.n	8009004 <__lo0bits+0x2a>
 8008fe8:	3a06      	subs	r2, #6
 8008fea:	2000      	movs	r0, #0
 8008fec:	4213      	tst	r3, r2
 8008fee:	d105      	bne.n	8008ffc <__lo0bits+0x22>
 8008ff0:	3002      	adds	r0, #2
 8008ff2:	4203      	tst	r3, r0
 8008ff4:	d003      	beq.n	8008ffe <__lo0bits+0x24>
 8008ff6:	40d3      	lsrs	r3, r2
 8008ff8:	0010      	movs	r0, r2
 8008ffa:	600b      	str	r3, [r1, #0]
 8008ffc:	4770      	bx	lr
 8008ffe:	089b      	lsrs	r3, r3, #2
 8009000:	600b      	str	r3, [r1, #0]
 8009002:	e7fb      	b.n	8008ffc <__lo0bits+0x22>
 8009004:	b29a      	uxth	r2, r3
 8009006:	2a00      	cmp	r2, #0
 8009008:	d101      	bne.n	800900e <__lo0bits+0x34>
 800900a:	2010      	movs	r0, #16
 800900c:	0c1b      	lsrs	r3, r3, #16
 800900e:	b2da      	uxtb	r2, r3
 8009010:	2a00      	cmp	r2, #0
 8009012:	d101      	bne.n	8009018 <__lo0bits+0x3e>
 8009014:	3008      	adds	r0, #8
 8009016:	0a1b      	lsrs	r3, r3, #8
 8009018:	071a      	lsls	r2, r3, #28
 800901a:	d101      	bne.n	8009020 <__lo0bits+0x46>
 800901c:	3004      	adds	r0, #4
 800901e:	091b      	lsrs	r3, r3, #4
 8009020:	079a      	lsls	r2, r3, #30
 8009022:	d101      	bne.n	8009028 <__lo0bits+0x4e>
 8009024:	3002      	adds	r0, #2
 8009026:	089b      	lsrs	r3, r3, #2
 8009028:	07da      	lsls	r2, r3, #31
 800902a:	d4e9      	bmi.n	8009000 <__lo0bits+0x26>
 800902c:	3001      	adds	r0, #1
 800902e:	085b      	lsrs	r3, r3, #1
 8009030:	d1e6      	bne.n	8009000 <__lo0bits+0x26>
 8009032:	2020      	movs	r0, #32
 8009034:	e7e2      	b.n	8008ffc <__lo0bits+0x22>
	...

08009038 <__i2b>:
 8009038:	b510      	push	{r4, lr}
 800903a:	000c      	movs	r4, r1
 800903c:	2101      	movs	r1, #1
 800903e:	f7ff feb3 	bl	8008da8 <_Balloc>
 8009042:	2800      	cmp	r0, #0
 8009044:	d107      	bne.n	8009056 <__i2b+0x1e>
 8009046:	2146      	movs	r1, #70	@ 0x46
 8009048:	4c05      	ldr	r4, [pc, #20]	@ (8009060 <__i2b+0x28>)
 800904a:	0002      	movs	r2, r0
 800904c:	4b05      	ldr	r3, [pc, #20]	@ (8009064 <__i2b+0x2c>)
 800904e:	0020      	movs	r0, r4
 8009050:	31ff      	adds	r1, #255	@ 0xff
 8009052:	f002 f803 	bl	800b05c <__assert_func>
 8009056:	2301      	movs	r3, #1
 8009058:	6144      	str	r4, [r0, #20]
 800905a:	6103      	str	r3, [r0, #16]
 800905c:	bd10      	pop	{r4, pc}
 800905e:	46c0      	nop			@ (mov r8, r8)
 8009060:	0800c144 	.word	0x0800c144
 8009064:	0800c133 	.word	0x0800c133

08009068 <__multiply>:
 8009068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800906a:	0014      	movs	r4, r2
 800906c:	690a      	ldr	r2, [r1, #16]
 800906e:	6923      	ldr	r3, [r4, #16]
 8009070:	000d      	movs	r5, r1
 8009072:	b089      	sub	sp, #36	@ 0x24
 8009074:	429a      	cmp	r2, r3
 8009076:	db02      	blt.n	800907e <__multiply+0x16>
 8009078:	0023      	movs	r3, r4
 800907a:	000c      	movs	r4, r1
 800907c:	001d      	movs	r5, r3
 800907e:	6927      	ldr	r7, [r4, #16]
 8009080:	692e      	ldr	r6, [r5, #16]
 8009082:	6861      	ldr	r1, [r4, #4]
 8009084:	19bb      	adds	r3, r7, r6
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	68a3      	ldr	r3, [r4, #8]
 800908a:	19ba      	adds	r2, r7, r6
 800908c:	4293      	cmp	r3, r2
 800908e:	da00      	bge.n	8009092 <__multiply+0x2a>
 8009090:	3101      	adds	r1, #1
 8009092:	f7ff fe89 	bl	8008da8 <_Balloc>
 8009096:	4684      	mov	ip, r0
 8009098:	2800      	cmp	r0, #0
 800909a:	d106      	bne.n	80090aa <__multiply+0x42>
 800909c:	21b1      	movs	r1, #177	@ 0xb1
 800909e:	4662      	mov	r2, ip
 80090a0:	4b44      	ldr	r3, [pc, #272]	@ (80091b4 <__multiply+0x14c>)
 80090a2:	4845      	ldr	r0, [pc, #276]	@ (80091b8 <__multiply+0x150>)
 80090a4:	0049      	lsls	r1, r1, #1
 80090a6:	f001 ffd9 	bl	800b05c <__assert_func>
 80090aa:	0002      	movs	r2, r0
 80090ac:	19bb      	adds	r3, r7, r6
 80090ae:	3214      	adds	r2, #20
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	18d3      	adds	r3, r2, r3
 80090b4:	9301      	str	r3, [sp, #4]
 80090b6:	2100      	movs	r1, #0
 80090b8:	0013      	movs	r3, r2
 80090ba:	9801      	ldr	r0, [sp, #4]
 80090bc:	4283      	cmp	r3, r0
 80090be:	d328      	bcc.n	8009112 <__multiply+0xaa>
 80090c0:	0023      	movs	r3, r4
 80090c2:	00bf      	lsls	r7, r7, #2
 80090c4:	3314      	adds	r3, #20
 80090c6:	9304      	str	r3, [sp, #16]
 80090c8:	3514      	adds	r5, #20
 80090ca:	19db      	adds	r3, r3, r7
 80090cc:	00b6      	lsls	r6, r6, #2
 80090ce:	9302      	str	r3, [sp, #8]
 80090d0:	19ab      	adds	r3, r5, r6
 80090d2:	9307      	str	r3, [sp, #28]
 80090d4:	2304      	movs	r3, #4
 80090d6:	9305      	str	r3, [sp, #20]
 80090d8:	0023      	movs	r3, r4
 80090da:	9902      	ldr	r1, [sp, #8]
 80090dc:	3315      	adds	r3, #21
 80090de:	4299      	cmp	r1, r3
 80090e0:	d305      	bcc.n	80090ee <__multiply+0x86>
 80090e2:	1b0c      	subs	r4, r1, r4
 80090e4:	3c15      	subs	r4, #21
 80090e6:	08a4      	lsrs	r4, r4, #2
 80090e8:	3401      	adds	r4, #1
 80090ea:	00a3      	lsls	r3, r4, #2
 80090ec:	9305      	str	r3, [sp, #20]
 80090ee:	9b07      	ldr	r3, [sp, #28]
 80090f0:	429d      	cmp	r5, r3
 80090f2:	d310      	bcc.n	8009116 <__multiply+0xae>
 80090f4:	9b00      	ldr	r3, [sp, #0]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	dd05      	ble.n	8009106 <__multiply+0x9e>
 80090fa:	9b01      	ldr	r3, [sp, #4]
 80090fc:	3b04      	subs	r3, #4
 80090fe:	9301      	str	r3, [sp, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d052      	beq.n	80091ac <__multiply+0x144>
 8009106:	4663      	mov	r3, ip
 8009108:	4660      	mov	r0, ip
 800910a:	9a00      	ldr	r2, [sp, #0]
 800910c:	611a      	str	r2, [r3, #16]
 800910e:	b009      	add	sp, #36	@ 0x24
 8009110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009112:	c302      	stmia	r3!, {r1}
 8009114:	e7d1      	b.n	80090ba <__multiply+0x52>
 8009116:	682c      	ldr	r4, [r5, #0]
 8009118:	b2a4      	uxth	r4, r4
 800911a:	2c00      	cmp	r4, #0
 800911c:	d01f      	beq.n	800915e <__multiply+0xf6>
 800911e:	2300      	movs	r3, #0
 8009120:	0017      	movs	r7, r2
 8009122:	9e04      	ldr	r6, [sp, #16]
 8009124:	9303      	str	r3, [sp, #12]
 8009126:	ce08      	ldmia	r6!, {r3}
 8009128:	6839      	ldr	r1, [r7, #0]
 800912a:	9306      	str	r3, [sp, #24]
 800912c:	466b      	mov	r3, sp
 800912e:	8b1b      	ldrh	r3, [r3, #24]
 8009130:	b288      	uxth	r0, r1
 8009132:	4363      	muls	r3, r4
 8009134:	181b      	adds	r3, r3, r0
 8009136:	9803      	ldr	r0, [sp, #12]
 8009138:	0c09      	lsrs	r1, r1, #16
 800913a:	181b      	adds	r3, r3, r0
 800913c:	9806      	ldr	r0, [sp, #24]
 800913e:	0c00      	lsrs	r0, r0, #16
 8009140:	4360      	muls	r0, r4
 8009142:	1840      	adds	r0, r0, r1
 8009144:	0c19      	lsrs	r1, r3, #16
 8009146:	1841      	adds	r1, r0, r1
 8009148:	0c08      	lsrs	r0, r1, #16
 800914a:	b29b      	uxth	r3, r3
 800914c:	0409      	lsls	r1, r1, #16
 800914e:	4319      	orrs	r1, r3
 8009150:	9b02      	ldr	r3, [sp, #8]
 8009152:	9003      	str	r0, [sp, #12]
 8009154:	c702      	stmia	r7!, {r1}
 8009156:	42b3      	cmp	r3, r6
 8009158:	d8e5      	bhi.n	8009126 <__multiply+0xbe>
 800915a:	9b05      	ldr	r3, [sp, #20]
 800915c:	50d0      	str	r0, [r2, r3]
 800915e:	682c      	ldr	r4, [r5, #0]
 8009160:	0c24      	lsrs	r4, r4, #16
 8009162:	d020      	beq.n	80091a6 <__multiply+0x13e>
 8009164:	2100      	movs	r1, #0
 8009166:	0010      	movs	r0, r2
 8009168:	6813      	ldr	r3, [r2, #0]
 800916a:	9e04      	ldr	r6, [sp, #16]
 800916c:	9103      	str	r1, [sp, #12]
 800916e:	6831      	ldr	r1, [r6, #0]
 8009170:	6807      	ldr	r7, [r0, #0]
 8009172:	b289      	uxth	r1, r1
 8009174:	4361      	muls	r1, r4
 8009176:	0c3f      	lsrs	r7, r7, #16
 8009178:	19c9      	adds	r1, r1, r7
 800917a:	9f03      	ldr	r7, [sp, #12]
 800917c:	b29b      	uxth	r3, r3
 800917e:	19c9      	adds	r1, r1, r7
 8009180:	040f      	lsls	r7, r1, #16
 8009182:	431f      	orrs	r7, r3
 8009184:	6007      	str	r7, [r0, #0]
 8009186:	ce80      	ldmia	r6!, {r7}
 8009188:	6843      	ldr	r3, [r0, #4]
 800918a:	0c3f      	lsrs	r7, r7, #16
 800918c:	4367      	muls	r7, r4
 800918e:	b29b      	uxth	r3, r3
 8009190:	0c09      	lsrs	r1, r1, #16
 8009192:	18fb      	adds	r3, r7, r3
 8009194:	185b      	adds	r3, r3, r1
 8009196:	0c19      	lsrs	r1, r3, #16
 8009198:	9103      	str	r1, [sp, #12]
 800919a:	9902      	ldr	r1, [sp, #8]
 800919c:	3004      	adds	r0, #4
 800919e:	42b1      	cmp	r1, r6
 80091a0:	d8e5      	bhi.n	800916e <__multiply+0x106>
 80091a2:	9905      	ldr	r1, [sp, #20]
 80091a4:	5053      	str	r3, [r2, r1]
 80091a6:	3504      	adds	r5, #4
 80091a8:	3204      	adds	r2, #4
 80091aa:	e7a0      	b.n	80090ee <__multiply+0x86>
 80091ac:	9b00      	ldr	r3, [sp, #0]
 80091ae:	3b01      	subs	r3, #1
 80091b0:	9300      	str	r3, [sp, #0]
 80091b2:	e79f      	b.n	80090f4 <__multiply+0x8c>
 80091b4:	0800c133 	.word	0x0800c133
 80091b8:	0800c144 	.word	0x0800c144

080091bc <__pow5mult>:
 80091bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091be:	2303      	movs	r3, #3
 80091c0:	0015      	movs	r5, r2
 80091c2:	0007      	movs	r7, r0
 80091c4:	000e      	movs	r6, r1
 80091c6:	401a      	ands	r2, r3
 80091c8:	421d      	tst	r5, r3
 80091ca:	d008      	beq.n	80091de <__pow5mult+0x22>
 80091cc:	4925      	ldr	r1, [pc, #148]	@ (8009264 <__pow5mult+0xa8>)
 80091ce:	3a01      	subs	r2, #1
 80091d0:	0092      	lsls	r2, r2, #2
 80091d2:	5852      	ldr	r2, [r2, r1]
 80091d4:	2300      	movs	r3, #0
 80091d6:	0031      	movs	r1, r6
 80091d8:	f7ff fe4e 	bl	8008e78 <__multadd>
 80091dc:	0006      	movs	r6, r0
 80091de:	10ad      	asrs	r5, r5, #2
 80091e0:	d03d      	beq.n	800925e <__pow5mult+0xa2>
 80091e2:	69fc      	ldr	r4, [r7, #28]
 80091e4:	2c00      	cmp	r4, #0
 80091e6:	d10f      	bne.n	8009208 <__pow5mult+0x4c>
 80091e8:	2010      	movs	r0, #16
 80091ea:	f7ff fd21 	bl	8008c30 <malloc>
 80091ee:	1e02      	subs	r2, r0, #0
 80091f0:	61f8      	str	r0, [r7, #28]
 80091f2:	d105      	bne.n	8009200 <__pow5mult+0x44>
 80091f4:	21b4      	movs	r1, #180	@ 0xb4
 80091f6:	4b1c      	ldr	r3, [pc, #112]	@ (8009268 <__pow5mult+0xac>)
 80091f8:	481c      	ldr	r0, [pc, #112]	@ (800926c <__pow5mult+0xb0>)
 80091fa:	31ff      	adds	r1, #255	@ 0xff
 80091fc:	f001 ff2e 	bl	800b05c <__assert_func>
 8009200:	6044      	str	r4, [r0, #4]
 8009202:	6084      	str	r4, [r0, #8]
 8009204:	6004      	str	r4, [r0, #0]
 8009206:	60c4      	str	r4, [r0, #12]
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	689c      	ldr	r4, [r3, #8]
 800920c:	9301      	str	r3, [sp, #4]
 800920e:	2c00      	cmp	r4, #0
 8009210:	d108      	bne.n	8009224 <__pow5mult+0x68>
 8009212:	0038      	movs	r0, r7
 8009214:	4916      	ldr	r1, [pc, #88]	@ (8009270 <__pow5mult+0xb4>)
 8009216:	f7ff ff0f 	bl	8009038 <__i2b>
 800921a:	9b01      	ldr	r3, [sp, #4]
 800921c:	0004      	movs	r4, r0
 800921e:	6098      	str	r0, [r3, #8]
 8009220:	2300      	movs	r3, #0
 8009222:	6003      	str	r3, [r0, #0]
 8009224:	2301      	movs	r3, #1
 8009226:	421d      	tst	r5, r3
 8009228:	d00a      	beq.n	8009240 <__pow5mult+0x84>
 800922a:	0031      	movs	r1, r6
 800922c:	0022      	movs	r2, r4
 800922e:	0038      	movs	r0, r7
 8009230:	f7ff ff1a 	bl	8009068 <__multiply>
 8009234:	0031      	movs	r1, r6
 8009236:	9001      	str	r0, [sp, #4]
 8009238:	0038      	movs	r0, r7
 800923a:	f7ff fdf9 	bl	8008e30 <_Bfree>
 800923e:	9e01      	ldr	r6, [sp, #4]
 8009240:	106d      	asrs	r5, r5, #1
 8009242:	d00c      	beq.n	800925e <__pow5mult+0xa2>
 8009244:	6820      	ldr	r0, [r4, #0]
 8009246:	2800      	cmp	r0, #0
 8009248:	d107      	bne.n	800925a <__pow5mult+0x9e>
 800924a:	0022      	movs	r2, r4
 800924c:	0021      	movs	r1, r4
 800924e:	0038      	movs	r0, r7
 8009250:	f7ff ff0a 	bl	8009068 <__multiply>
 8009254:	2300      	movs	r3, #0
 8009256:	6020      	str	r0, [r4, #0]
 8009258:	6003      	str	r3, [r0, #0]
 800925a:	0004      	movs	r4, r0
 800925c:	e7e2      	b.n	8009224 <__pow5mult+0x68>
 800925e:	0030      	movs	r0, r6
 8009260:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009262:	46c0      	nop			@ (mov r8, r8)
 8009264:	0800c270 	.word	0x0800c270
 8009268:	0800c0c4 	.word	0x0800c0c4
 800926c:	0800c144 	.word	0x0800c144
 8009270:	00000271 	.word	0x00000271

08009274 <__lshift>:
 8009274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009276:	000c      	movs	r4, r1
 8009278:	0016      	movs	r6, r2
 800927a:	6923      	ldr	r3, [r4, #16]
 800927c:	1157      	asrs	r7, r2, #5
 800927e:	b085      	sub	sp, #20
 8009280:	18fb      	adds	r3, r7, r3
 8009282:	9301      	str	r3, [sp, #4]
 8009284:	3301      	adds	r3, #1
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	6849      	ldr	r1, [r1, #4]
 800928a:	68a3      	ldr	r3, [r4, #8]
 800928c:	9002      	str	r0, [sp, #8]
 800928e:	9a00      	ldr	r2, [sp, #0]
 8009290:	4293      	cmp	r3, r2
 8009292:	db10      	blt.n	80092b6 <__lshift+0x42>
 8009294:	9802      	ldr	r0, [sp, #8]
 8009296:	f7ff fd87 	bl	8008da8 <_Balloc>
 800929a:	2300      	movs	r3, #0
 800929c:	0001      	movs	r1, r0
 800929e:	0005      	movs	r5, r0
 80092a0:	001a      	movs	r2, r3
 80092a2:	3114      	adds	r1, #20
 80092a4:	4298      	cmp	r0, r3
 80092a6:	d10c      	bne.n	80092c2 <__lshift+0x4e>
 80092a8:	21ef      	movs	r1, #239	@ 0xef
 80092aa:	002a      	movs	r2, r5
 80092ac:	4b25      	ldr	r3, [pc, #148]	@ (8009344 <__lshift+0xd0>)
 80092ae:	4826      	ldr	r0, [pc, #152]	@ (8009348 <__lshift+0xd4>)
 80092b0:	0049      	lsls	r1, r1, #1
 80092b2:	f001 fed3 	bl	800b05c <__assert_func>
 80092b6:	3101      	adds	r1, #1
 80092b8:	005b      	lsls	r3, r3, #1
 80092ba:	e7e8      	b.n	800928e <__lshift+0x1a>
 80092bc:	0098      	lsls	r0, r3, #2
 80092be:	500a      	str	r2, [r1, r0]
 80092c0:	3301      	adds	r3, #1
 80092c2:	42bb      	cmp	r3, r7
 80092c4:	dbfa      	blt.n	80092bc <__lshift+0x48>
 80092c6:	43fb      	mvns	r3, r7
 80092c8:	17db      	asrs	r3, r3, #31
 80092ca:	401f      	ands	r7, r3
 80092cc:	00bf      	lsls	r7, r7, #2
 80092ce:	0023      	movs	r3, r4
 80092d0:	201f      	movs	r0, #31
 80092d2:	19c9      	adds	r1, r1, r7
 80092d4:	0037      	movs	r7, r6
 80092d6:	6922      	ldr	r2, [r4, #16]
 80092d8:	3314      	adds	r3, #20
 80092da:	0092      	lsls	r2, r2, #2
 80092dc:	189a      	adds	r2, r3, r2
 80092de:	4007      	ands	r7, r0
 80092e0:	4206      	tst	r6, r0
 80092e2:	d029      	beq.n	8009338 <__lshift+0xc4>
 80092e4:	3001      	adds	r0, #1
 80092e6:	1bc0      	subs	r0, r0, r7
 80092e8:	9003      	str	r0, [sp, #12]
 80092ea:	468c      	mov	ip, r1
 80092ec:	2000      	movs	r0, #0
 80092ee:	681e      	ldr	r6, [r3, #0]
 80092f0:	40be      	lsls	r6, r7
 80092f2:	4306      	orrs	r6, r0
 80092f4:	4660      	mov	r0, ip
 80092f6:	c040      	stmia	r0!, {r6}
 80092f8:	4684      	mov	ip, r0
 80092fa:	9e03      	ldr	r6, [sp, #12]
 80092fc:	cb01      	ldmia	r3!, {r0}
 80092fe:	40f0      	lsrs	r0, r6
 8009300:	429a      	cmp	r2, r3
 8009302:	d8f4      	bhi.n	80092ee <__lshift+0x7a>
 8009304:	0026      	movs	r6, r4
 8009306:	3615      	adds	r6, #21
 8009308:	2304      	movs	r3, #4
 800930a:	42b2      	cmp	r2, r6
 800930c:	d304      	bcc.n	8009318 <__lshift+0xa4>
 800930e:	1b13      	subs	r3, r2, r4
 8009310:	3b15      	subs	r3, #21
 8009312:	089b      	lsrs	r3, r3, #2
 8009314:	3301      	adds	r3, #1
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	50c8      	str	r0, [r1, r3]
 800931a:	2800      	cmp	r0, #0
 800931c:	d002      	beq.n	8009324 <__lshift+0xb0>
 800931e:	9b01      	ldr	r3, [sp, #4]
 8009320:	3302      	adds	r3, #2
 8009322:	9300      	str	r3, [sp, #0]
 8009324:	9b00      	ldr	r3, [sp, #0]
 8009326:	9802      	ldr	r0, [sp, #8]
 8009328:	3b01      	subs	r3, #1
 800932a:	0021      	movs	r1, r4
 800932c:	612b      	str	r3, [r5, #16]
 800932e:	f7ff fd7f 	bl	8008e30 <_Bfree>
 8009332:	0028      	movs	r0, r5
 8009334:	b005      	add	sp, #20
 8009336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009338:	cb01      	ldmia	r3!, {r0}
 800933a:	c101      	stmia	r1!, {r0}
 800933c:	429a      	cmp	r2, r3
 800933e:	d8fb      	bhi.n	8009338 <__lshift+0xc4>
 8009340:	e7f0      	b.n	8009324 <__lshift+0xb0>
 8009342:	46c0      	nop			@ (mov r8, r8)
 8009344:	0800c133 	.word	0x0800c133
 8009348:	0800c144 	.word	0x0800c144

0800934c <__mcmp>:
 800934c:	b530      	push	{r4, r5, lr}
 800934e:	690b      	ldr	r3, [r1, #16]
 8009350:	6904      	ldr	r4, [r0, #16]
 8009352:	0002      	movs	r2, r0
 8009354:	1ae0      	subs	r0, r4, r3
 8009356:	429c      	cmp	r4, r3
 8009358:	d10f      	bne.n	800937a <__mcmp+0x2e>
 800935a:	3214      	adds	r2, #20
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	3114      	adds	r1, #20
 8009360:	0014      	movs	r4, r2
 8009362:	18c9      	adds	r1, r1, r3
 8009364:	18d2      	adds	r2, r2, r3
 8009366:	3a04      	subs	r2, #4
 8009368:	3904      	subs	r1, #4
 800936a:	6815      	ldr	r5, [r2, #0]
 800936c:	680b      	ldr	r3, [r1, #0]
 800936e:	429d      	cmp	r5, r3
 8009370:	d004      	beq.n	800937c <__mcmp+0x30>
 8009372:	2001      	movs	r0, #1
 8009374:	429d      	cmp	r5, r3
 8009376:	d200      	bcs.n	800937a <__mcmp+0x2e>
 8009378:	3802      	subs	r0, #2
 800937a:	bd30      	pop	{r4, r5, pc}
 800937c:	4294      	cmp	r4, r2
 800937e:	d3f2      	bcc.n	8009366 <__mcmp+0x1a>
 8009380:	e7fb      	b.n	800937a <__mcmp+0x2e>
	...

08009384 <__mdiff>:
 8009384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009386:	000c      	movs	r4, r1
 8009388:	b087      	sub	sp, #28
 800938a:	9000      	str	r0, [sp, #0]
 800938c:	0011      	movs	r1, r2
 800938e:	0020      	movs	r0, r4
 8009390:	0017      	movs	r7, r2
 8009392:	f7ff ffdb 	bl	800934c <__mcmp>
 8009396:	1e05      	subs	r5, r0, #0
 8009398:	d110      	bne.n	80093bc <__mdiff+0x38>
 800939a:	0001      	movs	r1, r0
 800939c:	9800      	ldr	r0, [sp, #0]
 800939e:	f7ff fd03 	bl	8008da8 <_Balloc>
 80093a2:	1e02      	subs	r2, r0, #0
 80093a4:	d104      	bne.n	80093b0 <__mdiff+0x2c>
 80093a6:	4b40      	ldr	r3, [pc, #256]	@ (80094a8 <__mdiff+0x124>)
 80093a8:	4840      	ldr	r0, [pc, #256]	@ (80094ac <__mdiff+0x128>)
 80093aa:	4941      	ldr	r1, [pc, #260]	@ (80094b0 <__mdiff+0x12c>)
 80093ac:	f001 fe56 	bl	800b05c <__assert_func>
 80093b0:	2301      	movs	r3, #1
 80093b2:	6145      	str	r5, [r0, #20]
 80093b4:	6103      	str	r3, [r0, #16]
 80093b6:	0010      	movs	r0, r2
 80093b8:	b007      	add	sp, #28
 80093ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093bc:	2600      	movs	r6, #0
 80093be:	42b0      	cmp	r0, r6
 80093c0:	da03      	bge.n	80093ca <__mdiff+0x46>
 80093c2:	0023      	movs	r3, r4
 80093c4:	003c      	movs	r4, r7
 80093c6:	001f      	movs	r7, r3
 80093c8:	3601      	adds	r6, #1
 80093ca:	6861      	ldr	r1, [r4, #4]
 80093cc:	9800      	ldr	r0, [sp, #0]
 80093ce:	f7ff fceb 	bl	8008da8 <_Balloc>
 80093d2:	1e02      	subs	r2, r0, #0
 80093d4:	d103      	bne.n	80093de <__mdiff+0x5a>
 80093d6:	4b34      	ldr	r3, [pc, #208]	@ (80094a8 <__mdiff+0x124>)
 80093d8:	4834      	ldr	r0, [pc, #208]	@ (80094ac <__mdiff+0x128>)
 80093da:	4936      	ldr	r1, [pc, #216]	@ (80094b4 <__mdiff+0x130>)
 80093dc:	e7e6      	b.n	80093ac <__mdiff+0x28>
 80093de:	6923      	ldr	r3, [r4, #16]
 80093e0:	3414      	adds	r4, #20
 80093e2:	9300      	str	r3, [sp, #0]
 80093e4:	009b      	lsls	r3, r3, #2
 80093e6:	18e3      	adds	r3, r4, r3
 80093e8:	0021      	movs	r1, r4
 80093ea:	9401      	str	r4, [sp, #4]
 80093ec:	003c      	movs	r4, r7
 80093ee:	9302      	str	r3, [sp, #8]
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	3414      	adds	r4, #20
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	18e3      	adds	r3, r4, r3
 80093f8:	9303      	str	r3, [sp, #12]
 80093fa:	0003      	movs	r3, r0
 80093fc:	60c6      	str	r6, [r0, #12]
 80093fe:	468c      	mov	ip, r1
 8009400:	2000      	movs	r0, #0
 8009402:	3314      	adds	r3, #20
 8009404:	9304      	str	r3, [sp, #16]
 8009406:	9305      	str	r3, [sp, #20]
 8009408:	4663      	mov	r3, ip
 800940a:	cb20      	ldmia	r3!, {r5}
 800940c:	b2a9      	uxth	r1, r5
 800940e:	000e      	movs	r6, r1
 8009410:	469c      	mov	ip, r3
 8009412:	cc08      	ldmia	r4!, {r3}
 8009414:	0c2d      	lsrs	r5, r5, #16
 8009416:	b299      	uxth	r1, r3
 8009418:	1a71      	subs	r1, r6, r1
 800941a:	1809      	adds	r1, r1, r0
 800941c:	0c1b      	lsrs	r3, r3, #16
 800941e:	1408      	asrs	r0, r1, #16
 8009420:	1aeb      	subs	r3, r5, r3
 8009422:	181b      	adds	r3, r3, r0
 8009424:	1418      	asrs	r0, r3, #16
 8009426:	b289      	uxth	r1, r1
 8009428:	041b      	lsls	r3, r3, #16
 800942a:	4319      	orrs	r1, r3
 800942c:	9b05      	ldr	r3, [sp, #20]
 800942e:	c302      	stmia	r3!, {r1}
 8009430:	9305      	str	r3, [sp, #20]
 8009432:	9b03      	ldr	r3, [sp, #12]
 8009434:	42a3      	cmp	r3, r4
 8009436:	d8e7      	bhi.n	8009408 <__mdiff+0x84>
 8009438:	0039      	movs	r1, r7
 800943a:	9c03      	ldr	r4, [sp, #12]
 800943c:	3115      	adds	r1, #21
 800943e:	2304      	movs	r3, #4
 8009440:	428c      	cmp	r4, r1
 8009442:	d304      	bcc.n	800944e <__mdiff+0xca>
 8009444:	1be3      	subs	r3, r4, r7
 8009446:	3b15      	subs	r3, #21
 8009448:	089b      	lsrs	r3, r3, #2
 800944a:	3301      	adds	r3, #1
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	9901      	ldr	r1, [sp, #4]
 8009450:	18cd      	adds	r5, r1, r3
 8009452:	9904      	ldr	r1, [sp, #16]
 8009454:	002e      	movs	r6, r5
 8009456:	18cb      	adds	r3, r1, r3
 8009458:	001f      	movs	r7, r3
 800945a:	9902      	ldr	r1, [sp, #8]
 800945c:	428e      	cmp	r6, r1
 800945e:	d311      	bcc.n	8009484 <__mdiff+0x100>
 8009460:	9c02      	ldr	r4, [sp, #8]
 8009462:	1ee9      	subs	r1, r5, #3
 8009464:	2000      	movs	r0, #0
 8009466:	428c      	cmp	r4, r1
 8009468:	d304      	bcc.n	8009474 <__mdiff+0xf0>
 800946a:	0021      	movs	r1, r4
 800946c:	3103      	adds	r1, #3
 800946e:	1b49      	subs	r1, r1, r5
 8009470:	0889      	lsrs	r1, r1, #2
 8009472:	0088      	lsls	r0, r1, #2
 8009474:	181b      	adds	r3, r3, r0
 8009476:	3b04      	subs	r3, #4
 8009478:	6819      	ldr	r1, [r3, #0]
 800947a:	2900      	cmp	r1, #0
 800947c:	d010      	beq.n	80094a0 <__mdiff+0x11c>
 800947e:	9b00      	ldr	r3, [sp, #0]
 8009480:	6113      	str	r3, [r2, #16]
 8009482:	e798      	b.n	80093b6 <__mdiff+0x32>
 8009484:	4684      	mov	ip, r0
 8009486:	ce02      	ldmia	r6!, {r1}
 8009488:	b288      	uxth	r0, r1
 800948a:	4460      	add	r0, ip
 800948c:	1400      	asrs	r0, r0, #16
 800948e:	0c0c      	lsrs	r4, r1, #16
 8009490:	1904      	adds	r4, r0, r4
 8009492:	4461      	add	r1, ip
 8009494:	1420      	asrs	r0, r4, #16
 8009496:	b289      	uxth	r1, r1
 8009498:	0424      	lsls	r4, r4, #16
 800949a:	4321      	orrs	r1, r4
 800949c:	c702      	stmia	r7!, {r1}
 800949e:	e7dc      	b.n	800945a <__mdiff+0xd6>
 80094a0:	9900      	ldr	r1, [sp, #0]
 80094a2:	3901      	subs	r1, #1
 80094a4:	9100      	str	r1, [sp, #0]
 80094a6:	e7e6      	b.n	8009476 <__mdiff+0xf2>
 80094a8:	0800c133 	.word	0x0800c133
 80094ac:	0800c144 	.word	0x0800c144
 80094b0:	00000237 	.word	0x00000237
 80094b4:	00000245 	.word	0x00000245

080094b8 <__ulp>:
 80094b8:	b510      	push	{r4, lr}
 80094ba:	2400      	movs	r4, #0
 80094bc:	4b0c      	ldr	r3, [pc, #48]	@ (80094f0 <__ulp+0x38>)
 80094be:	4a0d      	ldr	r2, [pc, #52]	@ (80094f4 <__ulp+0x3c>)
 80094c0:	400b      	ands	r3, r1
 80094c2:	189b      	adds	r3, r3, r2
 80094c4:	42a3      	cmp	r3, r4
 80094c6:	dc06      	bgt.n	80094d6 <__ulp+0x1e>
 80094c8:	425b      	negs	r3, r3
 80094ca:	151a      	asrs	r2, r3, #20
 80094cc:	2a13      	cmp	r2, #19
 80094ce:	dc05      	bgt.n	80094dc <__ulp+0x24>
 80094d0:	2380      	movs	r3, #128	@ 0x80
 80094d2:	031b      	lsls	r3, r3, #12
 80094d4:	4113      	asrs	r3, r2
 80094d6:	0019      	movs	r1, r3
 80094d8:	0020      	movs	r0, r4
 80094da:	bd10      	pop	{r4, pc}
 80094dc:	3a14      	subs	r2, #20
 80094de:	2401      	movs	r4, #1
 80094e0:	2a1e      	cmp	r2, #30
 80094e2:	dc02      	bgt.n	80094ea <__ulp+0x32>
 80094e4:	2480      	movs	r4, #128	@ 0x80
 80094e6:	0624      	lsls	r4, r4, #24
 80094e8:	40d4      	lsrs	r4, r2
 80094ea:	2300      	movs	r3, #0
 80094ec:	e7f3      	b.n	80094d6 <__ulp+0x1e>
 80094ee:	46c0      	nop			@ (mov r8, r8)
 80094f0:	7ff00000 	.word	0x7ff00000
 80094f4:	fcc00000 	.word	0xfcc00000

080094f8 <__b2d>:
 80094f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094fa:	0006      	movs	r6, r0
 80094fc:	6903      	ldr	r3, [r0, #16]
 80094fe:	3614      	adds	r6, #20
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	18f3      	adds	r3, r6, r3
 8009504:	1f1d      	subs	r5, r3, #4
 8009506:	682c      	ldr	r4, [r5, #0]
 8009508:	000f      	movs	r7, r1
 800950a:	0020      	movs	r0, r4
 800950c:	9301      	str	r3, [sp, #4]
 800950e:	f7ff fd43 	bl	8008f98 <__hi0bits>
 8009512:	2220      	movs	r2, #32
 8009514:	1a12      	subs	r2, r2, r0
 8009516:	603a      	str	r2, [r7, #0]
 8009518:	0003      	movs	r3, r0
 800951a:	4a1c      	ldr	r2, [pc, #112]	@ (800958c <__b2d+0x94>)
 800951c:	280a      	cmp	r0, #10
 800951e:	dc15      	bgt.n	800954c <__b2d+0x54>
 8009520:	210b      	movs	r1, #11
 8009522:	0027      	movs	r7, r4
 8009524:	1a09      	subs	r1, r1, r0
 8009526:	40cf      	lsrs	r7, r1
 8009528:	433a      	orrs	r2, r7
 800952a:	468c      	mov	ip, r1
 800952c:	0011      	movs	r1, r2
 800952e:	2200      	movs	r2, #0
 8009530:	42ae      	cmp	r6, r5
 8009532:	d202      	bcs.n	800953a <__b2d+0x42>
 8009534:	9a01      	ldr	r2, [sp, #4]
 8009536:	3a08      	subs	r2, #8
 8009538:	6812      	ldr	r2, [r2, #0]
 800953a:	3315      	adds	r3, #21
 800953c:	409c      	lsls	r4, r3
 800953e:	4663      	mov	r3, ip
 8009540:	0027      	movs	r7, r4
 8009542:	40da      	lsrs	r2, r3
 8009544:	4317      	orrs	r7, r2
 8009546:	0038      	movs	r0, r7
 8009548:	b003      	add	sp, #12
 800954a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800954c:	2700      	movs	r7, #0
 800954e:	42ae      	cmp	r6, r5
 8009550:	d202      	bcs.n	8009558 <__b2d+0x60>
 8009552:	9d01      	ldr	r5, [sp, #4]
 8009554:	3d08      	subs	r5, #8
 8009556:	682f      	ldr	r7, [r5, #0]
 8009558:	210b      	movs	r1, #11
 800955a:	4249      	negs	r1, r1
 800955c:	468c      	mov	ip, r1
 800955e:	449c      	add	ip, r3
 8009560:	2b0b      	cmp	r3, #11
 8009562:	d010      	beq.n	8009586 <__b2d+0x8e>
 8009564:	4661      	mov	r1, ip
 8009566:	2320      	movs	r3, #32
 8009568:	408c      	lsls	r4, r1
 800956a:	1a5b      	subs	r3, r3, r1
 800956c:	0039      	movs	r1, r7
 800956e:	40d9      	lsrs	r1, r3
 8009570:	430c      	orrs	r4, r1
 8009572:	4322      	orrs	r2, r4
 8009574:	0011      	movs	r1, r2
 8009576:	2200      	movs	r2, #0
 8009578:	42b5      	cmp	r5, r6
 800957a:	d901      	bls.n	8009580 <__b2d+0x88>
 800957c:	3d04      	subs	r5, #4
 800957e:	682a      	ldr	r2, [r5, #0]
 8009580:	4664      	mov	r4, ip
 8009582:	40a7      	lsls	r7, r4
 8009584:	e7dd      	b.n	8009542 <__b2d+0x4a>
 8009586:	4322      	orrs	r2, r4
 8009588:	0011      	movs	r1, r2
 800958a:	e7dc      	b.n	8009546 <__b2d+0x4e>
 800958c:	3ff00000 	.word	0x3ff00000

08009590 <__d2b>:
 8009590:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009592:	2101      	movs	r1, #1
 8009594:	0016      	movs	r6, r2
 8009596:	001f      	movs	r7, r3
 8009598:	f7ff fc06 	bl	8008da8 <_Balloc>
 800959c:	1e04      	subs	r4, r0, #0
 800959e:	d105      	bne.n	80095ac <__d2b+0x1c>
 80095a0:	0022      	movs	r2, r4
 80095a2:	4b25      	ldr	r3, [pc, #148]	@ (8009638 <__d2b+0xa8>)
 80095a4:	4825      	ldr	r0, [pc, #148]	@ (800963c <__d2b+0xac>)
 80095a6:	4926      	ldr	r1, [pc, #152]	@ (8009640 <__d2b+0xb0>)
 80095a8:	f001 fd58 	bl	800b05c <__assert_func>
 80095ac:	033b      	lsls	r3, r7, #12
 80095ae:	007d      	lsls	r5, r7, #1
 80095b0:	0b1b      	lsrs	r3, r3, #12
 80095b2:	0d6d      	lsrs	r5, r5, #21
 80095b4:	d002      	beq.n	80095bc <__d2b+0x2c>
 80095b6:	2280      	movs	r2, #128	@ 0x80
 80095b8:	0352      	lsls	r2, r2, #13
 80095ba:	4313      	orrs	r3, r2
 80095bc:	9301      	str	r3, [sp, #4]
 80095be:	2e00      	cmp	r6, #0
 80095c0:	d025      	beq.n	800960e <__d2b+0x7e>
 80095c2:	4668      	mov	r0, sp
 80095c4:	9600      	str	r6, [sp, #0]
 80095c6:	f7ff fd08 	bl	8008fda <__lo0bits>
 80095ca:	9b01      	ldr	r3, [sp, #4]
 80095cc:	9900      	ldr	r1, [sp, #0]
 80095ce:	2800      	cmp	r0, #0
 80095d0:	d01b      	beq.n	800960a <__d2b+0x7a>
 80095d2:	2220      	movs	r2, #32
 80095d4:	001e      	movs	r6, r3
 80095d6:	1a12      	subs	r2, r2, r0
 80095d8:	4096      	lsls	r6, r2
 80095da:	0032      	movs	r2, r6
 80095dc:	40c3      	lsrs	r3, r0
 80095de:	430a      	orrs	r2, r1
 80095e0:	6162      	str	r2, [r4, #20]
 80095e2:	9301      	str	r3, [sp, #4]
 80095e4:	9e01      	ldr	r6, [sp, #4]
 80095e6:	61a6      	str	r6, [r4, #24]
 80095e8:	1e73      	subs	r3, r6, #1
 80095ea:	419e      	sbcs	r6, r3
 80095ec:	3601      	adds	r6, #1
 80095ee:	6126      	str	r6, [r4, #16]
 80095f0:	2d00      	cmp	r5, #0
 80095f2:	d014      	beq.n	800961e <__d2b+0x8e>
 80095f4:	2635      	movs	r6, #53	@ 0x35
 80095f6:	4b13      	ldr	r3, [pc, #76]	@ (8009644 <__d2b+0xb4>)
 80095f8:	18ed      	adds	r5, r5, r3
 80095fa:	9b08      	ldr	r3, [sp, #32]
 80095fc:	182d      	adds	r5, r5, r0
 80095fe:	601d      	str	r5, [r3, #0]
 8009600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009602:	1a36      	subs	r6, r6, r0
 8009604:	601e      	str	r6, [r3, #0]
 8009606:	0020      	movs	r0, r4
 8009608:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800960a:	6161      	str	r1, [r4, #20]
 800960c:	e7ea      	b.n	80095e4 <__d2b+0x54>
 800960e:	a801      	add	r0, sp, #4
 8009610:	f7ff fce3 	bl	8008fda <__lo0bits>
 8009614:	9b01      	ldr	r3, [sp, #4]
 8009616:	2601      	movs	r6, #1
 8009618:	6163      	str	r3, [r4, #20]
 800961a:	3020      	adds	r0, #32
 800961c:	e7e7      	b.n	80095ee <__d2b+0x5e>
 800961e:	4b0a      	ldr	r3, [pc, #40]	@ (8009648 <__d2b+0xb8>)
 8009620:	18c0      	adds	r0, r0, r3
 8009622:	9b08      	ldr	r3, [sp, #32]
 8009624:	6018      	str	r0, [r3, #0]
 8009626:	4b09      	ldr	r3, [pc, #36]	@ (800964c <__d2b+0xbc>)
 8009628:	18f3      	adds	r3, r6, r3
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	18e3      	adds	r3, r4, r3
 800962e:	6958      	ldr	r0, [r3, #20]
 8009630:	f7ff fcb2 	bl	8008f98 <__hi0bits>
 8009634:	0176      	lsls	r6, r6, #5
 8009636:	e7e3      	b.n	8009600 <__d2b+0x70>
 8009638:	0800c133 	.word	0x0800c133
 800963c:	0800c144 	.word	0x0800c144
 8009640:	0000030f 	.word	0x0000030f
 8009644:	fffffbcd 	.word	0xfffffbcd
 8009648:	fffffbce 	.word	0xfffffbce
 800964c:	3fffffff 	.word	0x3fffffff

08009650 <__ratio>:
 8009650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009652:	b087      	sub	sp, #28
 8009654:	000f      	movs	r7, r1
 8009656:	a904      	add	r1, sp, #16
 8009658:	0006      	movs	r6, r0
 800965a:	f7ff ff4d 	bl	80094f8 <__b2d>
 800965e:	9000      	str	r0, [sp, #0]
 8009660:	9101      	str	r1, [sp, #4]
 8009662:	9b00      	ldr	r3, [sp, #0]
 8009664:	9c01      	ldr	r4, [sp, #4]
 8009666:	0038      	movs	r0, r7
 8009668:	a905      	add	r1, sp, #20
 800966a:	9302      	str	r3, [sp, #8]
 800966c:	9403      	str	r4, [sp, #12]
 800966e:	f7ff ff43 	bl	80094f8 <__b2d>
 8009672:	000d      	movs	r5, r1
 8009674:	0002      	movs	r2, r0
 8009676:	000b      	movs	r3, r1
 8009678:	6930      	ldr	r0, [r6, #16]
 800967a:	6939      	ldr	r1, [r7, #16]
 800967c:	9e04      	ldr	r6, [sp, #16]
 800967e:	1a40      	subs	r0, r0, r1
 8009680:	9905      	ldr	r1, [sp, #20]
 8009682:	0140      	lsls	r0, r0, #5
 8009684:	1a71      	subs	r1, r6, r1
 8009686:	1841      	adds	r1, r0, r1
 8009688:	0508      	lsls	r0, r1, #20
 800968a:	2900      	cmp	r1, #0
 800968c:	dd08      	ble.n	80096a0 <__ratio+0x50>
 800968e:	9901      	ldr	r1, [sp, #4]
 8009690:	1841      	adds	r1, r0, r1
 8009692:	9103      	str	r1, [sp, #12]
 8009694:	9802      	ldr	r0, [sp, #8]
 8009696:	9903      	ldr	r1, [sp, #12]
 8009698:	f7f7 ff7c 	bl	8001594 <__aeabi_ddiv>
 800969c:	b007      	add	sp, #28
 800969e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096a0:	1a2b      	subs	r3, r5, r0
 80096a2:	e7f7      	b.n	8009694 <__ratio+0x44>

080096a4 <__copybits>:
 80096a4:	b570      	push	{r4, r5, r6, lr}
 80096a6:	0014      	movs	r4, r2
 80096a8:	0005      	movs	r5, r0
 80096aa:	3901      	subs	r1, #1
 80096ac:	6913      	ldr	r3, [r2, #16]
 80096ae:	1149      	asrs	r1, r1, #5
 80096b0:	3101      	adds	r1, #1
 80096b2:	0089      	lsls	r1, r1, #2
 80096b4:	3414      	adds	r4, #20
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	1841      	adds	r1, r0, r1
 80096ba:	18e3      	adds	r3, r4, r3
 80096bc:	42a3      	cmp	r3, r4
 80096be:	d80d      	bhi.n	80096dc <__copybits+0x38>
 80096c0:	0014      	movs	r4, r2
 80096c2:	3411      	adds	r4, #17
 80096c4:	2500      	movs	r5, #0
 80096c6:	42a3      	cmp	r3, r4
 80096c8:	d303      	bcc.n	80096d2 <__copybits+0x2e>
 80096ca:	1a9b      	subs	r3, r3, r2
 80096cc:	3b11      	subs	r3, #17
 80096ce:	089b      	lsrs	r3, r3, #2
 80096d0:	009d      	lsls	r5, r3, #2
 80096d2:	2300      	movs	r3, #0
 80096d4:	1940      	adds	r0, r0, r5
 80096d6:	4281      	cmp	r1, r0
 80096d8:	d803      	bhi.n	80096e2 <__copybits+0x3e>
 80096da:	bd70      	pop	{r4, r5, r6, pc}
 80096dc:	cc40      	ldmia	r4!, {r6}
 80096de:	c540      	stmia	r5!, {r6}
 80096e0:	e7ec      	b.n	80096bc <__copybits+0x18>
 80096e2:	c008      	stmia	r0!, {r3}
 80096e4:	e7f7      	b.n	80096d6 <__copybits+0x32>

080096e6 <__any_on>:
 80096e6:	0002      	movs	r2, r0
 80096e8:	6900      	ldr	r0, [r0, #16]
 80096ea:	b510      	push	{r4, lr}
 80096ec:	3214      	adds	r2, #20
 80096ee:	114b      	asrs	r3, r1, #5
 80096f0:	4298      	cmp	r0, r3
 80096f2:	db13      	blt.n	800971c <__any_on+0x36>
 80096f4:	dd0c      	ble.n	8009710 <__any_on+0x2a>
 80096f6:	241f      	movs	r4, #31
 80096f8:	0008      	movs	r0, r1
 80096fa:	4020      	ands	r0, r4
 80096fc:	4221      	tst	r1, r4
 80096fe:	d007      	beq.n	8009710 <__any_on+0x2a>
 8009700:	0099      	lsls	r1, r3, #2
 8009702:	588c      	ldr	r4, [r1, r2]
 8009704:	0021      	movs	r1, r4
 8009706:	40c1      	lsrs	r1, r0
 8009708:	4081      	lsls	r1, r0
 800970a:	2001      	movs	r0, #1
 800970c:	428c      	cmp	r4, r1
 800970e:	d104      	bne.n	800971a <__any_on+0x34>
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	18d3      	adds	r3, r2, r3
 8009714:	4293      	cmp	r3, r2
 8009716:	d803      	bhi.n	8009720 <__any_on+0x3a>
 8009718:	2000      	movs	r0, #0
 800971a:	bd10      	pop	{r4, pc}
 800971c:	0003      	movs	r3, r0
 800971e:	e7f7      	b.n	8009710 <__any_on+0x2a>
 8009720:	3b04      	subs	r3, #4
 8009722:	6819      	ldr	r1, [r3, #0]
 8009724:	2900      	cmp	r1, #0
 8009726:	d0f5      	beq.n	8009714 <__any_on+0x2e>
 8009728:	2001      	movs	r0, #1
 800972a:	e7f6      	b.n	800971a <__any_on+0x34>

0800972c <sulp>:
 800972c:	b570      	push	{r4, r5, r6, lr}
 800972e:	0016      	movs	r6, r2
 8009730:	000d      	movs	r5, r1
 8009732:	f7ff fec1 	bl	80094b8 <__ulp>
 8009736:	2e00      	cmp	r6, #0
 8009738:	d00d      	beq.n	8009756 <sulp+0x2a>
 800973a:	236b      	movs	r3, #107	@ 0x6b
 800973c:	006a      	lsls	r2, r5, #1
 800973e:	0d52      	lsrs	r2, r2, #21
 8009740:	1a9b      	subs	r3, r3, r2
 8009742:	2b00      	cmp	r3, #0
 8009744:	dd07      	ble.n	8009756 <sulp+0x2a>
 8009746:	2400      	movs	r4, #0
 8009748:	4a03      	ldr	r2, [pc, #12]	@ (8009758 <sulp+0x2c>)
 800974a:	051b      	lsls	r3, r3, #20
 800974c:	189d      	adds	r5, r3, r2
 800974e:	002b      	movs	r3, r5
 8009750:	0022      	movs	r2, r4
 8009752:	f7f8 fb59 	bl	8001e08 <__aeabi_dmul>
 8009756:	bd70      	pop	{r4, r5, r6, pc}
 8009758:	3ff00000 	.word	0x3ff00000

0800975c <_strtod_l>:
 800975c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800975e:	b0a3      	sub	sp, #140	@ 0x8c
 8009760:	921b      	str	r2, [sp, #108]	@ 0x6c
 8009762:	2200      	movs	r2, #0
 8009764:	2600      	movs	r6, #0
 8009766:	2700      	movs	r7, #0
 8009768:	9005      	str	r0, [sp, #20]
 800976a:	9109      	str	r1, [sp, #36]	@ 0x24
 800976c:	921e      	str	r2, [sp, #120]	@ 0x78
 800976e:	911d      	str	r1, [sp, #116]	@ 0x74
 8009770:	780a      	ldrb	r2, [r1, #0]
 8009772:	2a2b      	cmp	r2, #43	@ 0x2b
 8009774:	d053      	beq.n	800981e <_strtod_l+0xc2>
 8009776:	d83f      	bhi.n	80097f8 <_strtod_l+0x9c>
 8009778:	2a0d      	cmp	r2, #13
 800977a:	d839      	bhi.n	80097f0 <_strtod_l+0x94>
 800977c:	2a08      	cmp	r2, #8
 800977e:	d839      	bhi.n	80097f4 <_strtod_l+0x98>
 8009780:	2a00      	cmp	r2, #0
 8009782:	d042      	beq.n	800980a <_strtod_l+0xae>
 8009784:	2200      	movs	r2, #0
 8009786:	9212      	str	r2, [sp, #72]	@ 0x48
 8009788:	2100      	movs	r1, #0
 800978a:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800978c:	910c      	str	r1, [sp, #48]	@ 0x30
 800978e:	782a      	ldrb	r2, [r5, #0]
 8009790:	2a30      	cmp	r2, #48	@ 0x30
 8009792:	d000      	beq.n	8009796 <_strtod_l+0x3a>
 8009794:	e083      	b.n	800989e <_strtod_l+0x142>
 8009796:	786a      	ldrb	r2, [r5, #1]
 8009798:	3120      	adds	r1, #32
 800979a:	438a      	bics	r2, r1
 800979c:	2a58      	cmp	r2, #88	@ 0x58
 800979e:	d000      	beq.n	80097a2 <_strtod_l+0x46>
 80097a0:	e073      	b.n	800988a <_strtod_l+0x12e>
 80097a2:	9302      	str	r3, [sp, #8]
 80097a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80097a6:	4a9b      	ldr	r2, [pc, #620]	@ (8009a14 <_strtod_l+0x2b8>)
 80097a8:	9301      	str	r3, [sp, #4]
 80097aa:	ab1e      	add	r3, sp, #120	@ 0x78
 80097ac:	9300      	str	r3, [sp, #0]
 80097ae:	9805      	ldr	r0, [sp, #20]
 80097b0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80097b2:	a91d      	add	r1, sp, #116	@ 0x74
 80097b4:	f001 fd06 	bl	800b1c4 <__gethex>
 80097b8:	230f      	movs	r3, #15
 80097ba:	0002      	movs	r2, r0
 80097bc:	401a      	ands	r2, r3
 80097be:	0004      	movs	r4, r0
 80097c0:	9206      	str	r2, [sp, #24]
 80097c2:	4218      	tst	r0, r3
 80097c4:	d005      	beq.n	80097d2 <_strtod_l+0x76>
 80097c6:	2a06      	cmp	r2, #6
 80097c8:	d12b      	bne.n	8009822 <_strtod_l+0xc6>
 80097ca:	2300      	movs	r3, #0
 80097cc:	3501      	adds	r5, #1
 80097ce:	951d      	str	r5, [sp, #116]	@ 0x74
 80097d0:	9312      	str	r3, [sp, #72]	@ 0x48
 80097d2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d002      	beq.n	80097de <_strtod_l+0x82>
 80097d8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80097da:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80097dc:	6013      	str	r3, [r2, #0]
 80097de:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d019      	beq.n	8009818 <_strtod_l+0xbc>
 80097e4:	2380      	movs	r3, #128	@ 0x80
 80097e6:	0030      	movs	r0, r6
 80097e8:	061b      	lsls	r3, r3, #24
 80097ea:	18f9      	adds	r1, r7, r3
 80097ec:	b023      	add	sp, #140	@ 0x8c
 80097ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097f0:	2a20      	cmp	r2, #32
 80097f2:	d1c7      	bne.n	8009784 <_strtod_l+0x28>
 80097f4:	3101      	adds	r1, #1
 80097f6:	e7ba      	b.n	800976e <_strtod_l+0x12>
 80097f8:	2a2d      	cmp	r2, #45	@ 0x2d
 80097fa:	d1c3      	bne.n	8009784 <_strtod_l+0x28>
 80097fc:	3a2c      	subs	r2, #44	@ 0x2c
 80097fe:	9212      	str	r2, [sp, #72]	@ 0x48
 8009800:	1c4a      	adds	r2, r1, #1
 8009802:	921d      	str	r2, [sp, #116]	@ 0x74
 8009804:	784a      	ldrb	r2, [r1, #1]
 8009806:	2a00      	cmp	r2, #0
 8009808:	d1be      	bne.n	8009788 <_strtod_l+0x2c>
 800980a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800980c:	931d      	str	r3, [sp, #116]	@ 0x74
 800980e:	2300      	movs	r3, #0
 8009810:	9312      	str	r3, [sp, #72]	@ 0x48
 8009812:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009814:	2b00      	cmp	r3, #0
 8009816:	d1df      	bne.n	80097d8 <_strtod_l+0x7c>
 8009818:	0030      	movs	r0, r6
 800981a:	0039      	movs	r1, r7
 800981c:	e7e6      	b.n	80097ec <_strtod_l+0x90>
 800981e:	2200      	movs	r2, #0
 8009820:	e7ed      	b.n	80097fe <_strtod_l+0xa2>
 8009822:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8009824:	2a00      	cmp	r2, #0
 8009826:	d007      	beq.n	8009838 <_strtod_l+0xdc>
 8009828:	2135      	movs	r1, #53	@ 0x35
 800982a:	a820      	add	r0, sp, #128	@ 0x80
 800982c:	f7ff ff3a 	bl	80096a4 <__copybits>
 8009830:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009832:	9805      	ldr	r0, [sp, #20]
 8009834:	f7ff fafc 	bl	8008e30 <_Bfree>
 8009838:	9806      	ldr	r0, [sp, #24]
 800983a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800983c:	3801      	subs	r0, #1
 800983e:	2804      	cmp	r0, #4
 8009840:	d806      	bhi.n	8009850 <_strtod_l+0xf4>
 8009842:	f7f6 fc67 	bl	8000114 <__gnu_thumb1_case_uqi>
 8009846:	0312      	.short	0x0312
 8009848:	1e1c      	.short	0x1e1c
 800984a:	12          	.byte	0x12
 800984b:	00          	.byte	0x00
 800984c:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800984e:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8009850:	05e4      	lsls	r4, r4, #23
 8009852:	d502      	bpl.n	800985a <_strtod_l+0xfe>
 8009854:	2380      	movs	r3, #128	@ 0x80
 8009856:	061b      	lsls	r3, r3, #24
 8009858:	431f      	orrs	r7, r3
 800985a:	4b6f      	ldr	r3, [pc, #444]	@ (8009a18 <_strtod_l+0x2bc>)
 800985c:	423b      	tst	r3, r7
 800985e:	d1b8      	bne.n	80097d2 <_strtod_l+0x76>
 8009860:	f7fe faea 	bl	8007e38 <__errno>
 8009864:	2322      	movs	r3, #34	@ 0x22
 8009866:	6003      	str	r3, [r0, #0]
 8009868:	e7b3      	b.n	80097d2 <_strtod_l+0x76>
 800986a:	496c      	ldr	r1, [pc, #432]	@ (8009a1c <_strtod_l+0x2c0>)
 800986c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800986e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009870:	400a      	ands	r2, r1
 8009872:	496b      	ldr	r1, [pc, #428]	@ (8009a20 <_strtod_l+0x2c4>)
 8009874:	185b      	adds	r3, r3, r1
 8009876:	051b      	lsls	r3, r3, #20
 8009878:	431a      	orrs	r2, r3
 800987a:	0017      	movs	r7, r2
 800987c:	e7e8      	b.n	8009850 <_strtod_l+0xf4>
 800987e:	4f66      	ldr	r7, [pc, #408]	@ (8009a18 <_strtod_l+0x2bc>)
 8009880:	e7e6      	b.n	8009850 <_strtod_l+0xf4>
 8009882:	2601      	movs	r6, #1
 8009884:	4f67      	ldr	r7, [pc, #412]	@ (8009a24 <_strtod_l+0x2c8>)
 8009886:	4276      	negs	r6, r6
 8009888:	e7e2      	b.n	8009850 <_strtod_l+0xf4>
 800988a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800988c:	1c5a      	adds	r2, r3, #1
 800988e:	921d      	str	r2, [sp, #116]	@ 0x74
 8009890:	785b      	ldrb	r3, [r3, #1]
 8009892:	2b30      	cmp	r3, #48	@ 0x30
 8009894:	d0f9      	beq.n	800988a <_strtod_l+0x12e>
 8009896:	2b00      	cmp	r3, #0
 8009898:	d09b      	beq.n	80097d2 <_strtod_l+0x76>
 800989a:	2301      	movs	r3, #1
 800989c:	930c      	str	r3, [sp, #48]	@ 0x30
 800989e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80098a0:	220a      	movs	r2, #10
 80098a2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80098a4:	2300      	movs	r3, #0
 80098a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80098a8:	930d      	str	r3, [sp, #52]	@ 0x34
 80098aa:	9308      	str	r3, [sp, #32]
 80098ac:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80098ae:	7804      	ldrb	r4, [r0, #0]
 80098b0:	0023      	movs	r3, r4
 80098b2:	3b30      	subs	r3, #48	@ 0x30
 80098b4:	b2d9      	uxtb	r1, r3
 80098b6:	2909      	cmp	r1, #9
 80098b8:	d927      	bls.n	800990a <_strtod_l+0x1ae>
 80098ba:	2201      	movs	r2, #1
 80098bc:	495a      	ldr	r1, [pc, #360]	@ (8009a28 <_strtod_l+0x2cc>)
 80098be:	f001 fb99 	bl	800aff4 <strncmp>
 80098c2:	2800      	cmp	r0, #0
 80098c4:	d033      	beq.n	800992e <_strtod_l+0x1d2>
 80098c6:	2000      	movs	r0, #0
 80098c8:	0023      	movs	r3, r4
 80098ca:	4684      	mov	ip, r0
 80098cc:	9a08      	ldr	r2, [sp, #32]
 80098ce:	900e      	str	r0, [sp, #56]	@ 0x38
 80098d0:	9206      	str	r2, [sp, #24]
 80098d2:	2220      	movs	r2, #32
 80098d4:	0019      	movs	r1, r3
 80098d6:	4391      	bics	r1, r2
 80098d8:	000a      	movs	r2, r1
 80098da:	2100      	movs	r1, #0
 80098dc:	9107      	str	r1, [sp, #28]
 80098de:	2a45      	cmp	r2, #69	@ 0x45
 80098e0:	d000      	beq.n	80098e4 <_strtod_l+0x188>
 80098e2:	e0cb      	b.n	8009a7c <_strtod_l+0x320>
 80098e4:	9b06      	ldr	r3, [sp, #24]
 80098e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80098e8:	4303      	orrs	r3, r0
 80098ea:	4313      	orrs	r3, r2
 80098ec:	428b      	cmp	r3, r1
 80098ee:	d08c      	beq.n	800980a <_strtod_l+0xae>
 80098f0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80098f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80098f4:	3301      	adds	r3, #1
 80098f6:	931d      	str	r3, [sp, #116]	@ 0x74
 80098f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098fa:	785b      	ldrb	r3, [r3, #1]
 80098fc:	2b2b      	cmp	r3, #43	@ 0x2b
 80098fe:	d07b      	beq.n	80099f8 <_strtod_l+0x29c>
 8009900:	000c      	movs	r4, r1
 8009902:	2b2d      	cmp	r3, #45	@ 0x2d
 8009904:	d17e      	bne.n	8009a04 <_strtod_l+0x2a8>
 8009906:	2401      	movs	r4, #1
 8009908:	e077      	b.n	80099fa <_strtod_l+0x29e>
 800990a:	9908      	ldr	r1, [sp, #32]
 800990c:	2908      	cmp	r1, #8
 800990e:	dc09      	bgt.n	8009924 <_strtod_l+0x1c8>
 8009910:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009912:	4351      	muls	r1, r2
 8009914:	185b      	adds	r3, r3, r1
 8009916:	930d      	str	r3, [sp, #52]	@ 0x34
 8009918:	9b08      	ldr	r3, [sp, #32]
 800991a:	3001      	adds	r0, #1
 800991c:	3301      	adds	r3, #1
 800991e:	9308      	str	r3, [sp, #32]
 8009920:	901d      	str	r0, [sp, #116]	@ 0x74
 8009922:	e7c3      	b.n	80098ac <_strtod_l+0x150>
 8009924:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8009926:	4355      	muls	r5, r2
 8009928:	195b      	adds	r3, r3, r5
 800992a:	9310      	str	r3, [sp, #64]	@ 0x40
 800992c:	e7f4      	b.n	8009918 <_strtod_l+0x1bc>
 800992e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009930:	1c5a      	adds	r2, r3, #1
 8009932:	921d      	str	r2, [sp, #116]	@ 0x74
 8009934:	9a08      	ldr	r2, [sp, #32]
 8009936:	785b      	ldrb	r3, [r3, #1]
 8009938:	2a00      	cmp	r2, #0
 800993a:	d03e      	beq.n	80099ba <_strtod_l+0x25e>
 800993c:	900e      	str	r0, [sp, #56]	@ 0x38
 800993e:	9206      	str	r2, [sp, #24]
 8009940:	001a      	movs	r2, r3
 8009942:	3a30      	subs	r2, #48	@ 0x30
 8009944:	2a09      	cmp	r2, #9
 8009946:	d912      	bls.n	800996e <_strtod_l+0x212>
 8009948:	2201      	movs	r2, #1
 800994a:	4694      	mov	ip, r2
 800994c:	e7c1      	b.n	80098d2 <_strtod_l+0x176>
 800994e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009950:	3001      	adds	r0, #1
 8009952:	1c5a      	adds	r2, r3, #1
 8009954:	921d      	str	r2, [sp, #116]	@ 0x74
 8009956:	785b      	ldrb	r3, [r3, #1]
 8009958:	2b30      	cmp	r3, #48	@ 0x30
 800995a:	d0f8      	beq.n	800994e <_strtod_l+0x1f2>
 800995c:	001a      	movs	r2, r3
 800995e:	3a31      	subs	r2, #49	@ 0x31
 8009960:	2a08      	cmp	r2, #8
 8009962:	d844      	bhi.n	80099ee <_strtod_l+0x292>
 8009964:	900e      	str	r0, [sp, #56]	@ 0x38
 8009966:	2000      	movs	r0, #0
 8009968:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800996a:	9006      	str	r0, [sp, #24]
 800996c:	9213      	str	r2, [sp, #76]	@ 0x4c
 800996e:	001c      	movs	r4, r3
 8009970:	1c42      	adds	r2, r0, #1
 8009972:	3c30      	subs	r4, #48	@ 0x30
 8009974:	2b30      	cmp	r3, #48	@ 0x30
 8009976:	d01a      	beq.n	80099ae <_strtod_l+0x252>
 8009978:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800997a:	9906      	ldr	r1, [sp, #24]
 800997c:	189b      	adds	r3, r3, r2
 800997e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009980:	230a      	movs	r3, #10
 8009982:	469c      	mov	ip, r3
 8009984:	9d06      	ldr	r5, [sp, #24]
 8009986:	1c4b      	adds	r3, r1, #1
 8009988:	1b5d      	subs	r5, r3, r5
 800998a:	42aa      	cmp	r2, r5
 800998c:	dc17      	bgt.n	80099be <_strtod_l+0x262>
 800998e:	43c3      	mvns	r3, r0
 8009990:	9a06      	ldr	r2, [sp, #24]
 8009992:	17db      	asrs	r3, r3, #31
 8009994:	4003      	ands	r3, r0
 8009996:	18d1      	adds	r1, r2, r3
 8009998:	3201      	adds	r2, #1
 800999a:	18d3      	adds	r3, r2, r3
 800999c:	9306      	str	r3, [sp, #24]
 800999e:	2908      	cmp	r1, #8
 80099a0:	dc1c      	bgt.n	80099dc <_strtod_l+0x280>
 80099a2:	230a      	movs	r3, #10
 80099a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80099a6:	4353      	muls	r3, r2
 80099a8:	2200      	movs	r2, #0
 80099aa:	18e3      	adds	r3, r4, r3
 80099ac:	930d      	str	r3, [sp, #52]	@ 0x34
 80099ae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80099b0:	0010      	movs	r0, r2
 80099b2:	1c59      	adds	r1, r3, #1
 80099b4:	911d      	str	r1, [sp, #116]	@ 0x74
 80099b6:	785b      	ldrb	r3, [r3, #1]
 80099b8:	e7c2      	b.n	8009940 <_strtod_l+0x1e4>
 80099ba:	9808      	ldr	r0, [sp, #32]
 80099bc:	e7cc      	b.n	8009958 <_strtod_l+0x1fc>
 80099be:	2908      	cmp	r1, #8
 80099c0:	dc05      	bgt.n	80099ce <_strtod_l+0x272>
 80099c2:	4665      	mov	r5, ip
 80099c4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80099c6:	4369      	muls	r1, r5
 80099c8:	910d      	str	r1, [sp, #52]	@ 0x34
 80099ca:	0019      	movs	r1, r3
 80099cc:	e7da      	b.n	8009984 <_strtod_l+0x228>
 80099ce:	2b10      	cmp	r3, #16
 80099d0:	dcfb      	bgt.n	80099ca <_strtod_l+0x26e>
 80099d2:	4661      	mov	r1, ip
 80099d4:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80099d6:	434d      	muls	r5, r1
 80099d8:	9510      	str	r5, [sp, #64]	@ 0x40
 80099da:	e7f6      	b.n	80099ca <_strtod_l+0x26e>
 80099dc:	2200      	movs	r2, #0
 80099de:	290f      	cmp	r1, #15
 80099e0:	dce5      	bgt.n	80099ae <_strtod_l+0x252>
 80099e2:	230a      	movs	r3, #10
 80099e4:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80099e6:	435d      	muls	r5, r3
 80099e8:	1963      	adds	r3, r4, r5
 80099ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80099ec:	e7df      	b.n	80099ae <_strtod_l+0x252>
 80099ee:	2200      	movs	r2, #0
 80099f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80099f2:	9206      	str	r2, [sp, #24]
 80099f4:	3201      	adds	r2, #1
 80099f6:	e7a8      	b.n	800994a <_strtod_l+0x1ee>
 80099f8:	2400      	movs	r4, #0
 80099fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099fc:	3302      	adds	r3, #2
 80099fe:	931d      	str	r3, [sp, #116]	@ 0x74
 8009a00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a02:	789b      	ldrb	r3, [r3, #2]
 8009a04:	001a      	movs	r2, r3
 8009a06:	3a30      	subs	r2, #48	@ 0x30
 8009a08:	2a09      	cmp	r2, #9
 8009a0a:	d913      	bls.n	8009a34 <_strtod_l+0x2d8>
 8009a0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a0e:	921d      	str	r2, [sp, #116]	@ 0x74
 8009a10:	2200      	movs	r2, #0
 8009a12:	e032      	b.n	8009a7a <_strtod_l+0x31e>
 8009a14:	0800c384 	.word	0x0800c384
 8009a18:	7ff00000 	.word	0x7ff00000
 8009a1c:	ffefffff 	.word	0xffefffff
 8009a20:	00000433 	.word	0x00000433
 8009a24:	7fffffff 	.word	0x7fffffff
 8009a28:	0800c19d 	.word	0x0800c19d
 8009a2c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a2e:	1c5a      	adds	r2, r3, #1
 8009a30:	921d      	str	r2, [sp, #116]	@ 0x74
 8009a32:	785b      	ldrb	r3, [r3, #1]
 8009a34:	2b30      	cmp	r3, #48	@ 0x30
 8009a36:	d0f9      	beq.n	8009a2c <_strtod_l+0x2d0>
 8009a38:	2200      	movs	r2, #0
 8009a3a:	9207      	str	r2, [sp, #28]
 8009a3c:	001a      	movs	r2, r3
 8009a3e:	3a31      	subs	r2, #49	@ 0x31
 8009a40:	2a08      	cmp	r2, #8
 8009a42:	d81b      	bhi.n	8009a7c <_strtod_l+0x320>
 8009a44:	3b30      	subs	r3, #48	@ 0x30
 8009a46:	001a      	movs	r2, r3
 8009a48:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a4a:	9307      	str	r3, [sp, #28]
 8009a4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009a4e:	1c59      	adds	r1, r3, #1
 8009a50:	911d      	str	r1, [sp, #116]	@ 0x74
 8009a52:	785b      	ldrb	r3, [r3, #1]
 8009a54:	001d      	movs	r5, r3
 8009a56:	3d30      	subs	r5, #48	@ 0x30
 8009a58:	2d09      	cmp	r5, #9
 8009a5a:	d93a      	bls.n	8009ad2 <_strtod_l+0x376>
 8009a5c:	9d07      	ldr	r5, [sp, #28]
 8009a5e:	1b49      	subs	r1, r1, r5
 8009a60:	000d      	movs	r5, r1
 8009a62:	49b3      	ldr	r1, [pc, #716]	@ (8009d30 <_strtod_l+0x5d4>)
 8009a64:	9107      	str	r1, [sp, #28]
 8009a66:	2d08      	cmp	r5, #8
 8009a68:	dc03      	bgt.n	8009a72 <_strtod_l+0x316>
 8009a6a:	9207      	str	r2, [sp, #28]
 8009a6c:	428a      	cmp	r2, r1
 8009a6e:	dd00      	ble.n	8009a72 <_strtod_l+0x316>
 8009a70:	9107      	str	r1, [sp, #28]
 8009a72:	2c00      	cmp	r4, #0
 8009a74:	d002      	beq.n	8009a7c <_strtod_l+0x320>
 8009a76:	9a07      	ldr	r2, [sp, #28]
 8009a78:	4252      	negs	r2, r2
 8009a7a:	9207      	str	r2, [sp, #28]
 8009a7c:	9a06      	ldr	r2, [sp, #24]
 8009a7e:	2a00      	cmp	r2, #0
 8009a80:	d14b      	bne.n	8009b1a <_strtod_l+0x3be>
 8009a82:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009a84:	4310      	orrs	r0, r2
 8009a86:	d000      	beq.n	8009a8a <_strtod_l+0x32e>
 8009a88:	e6a3      	b.n	80097d2 <_strtod_l+0x76>
 8009a8a:	4662      	mov	r2, ip
 8009a8c:	2a00      	cmp	r2, #0
 8009a8e:	d000      	beq.n	8009a92 <_strtod_l+0x336>
 8009a90:	e6bb      	b.n	800980a <_strtod_l+0xae>
 8009a92:	2b69      	cmp	r3, #105	@ 0x69
 8009a94:	d025      	beq.n	8009ae2 <_strtod_l+0x386>
 8009a96:	dc21      	bgt.n	8009adc <_strtod_l+0x380>
 8009a98:	2b49      	cmp	r3, #73	@ 0x49
 8009a9a:	d022      	beq.n	8009ae2 <_strtod_l+0x386>
 8009a9c:	2b4e      	cmp	r3, #78	@ 0x4e
 8009a9e:	d000      	beq.n	8009aa2 <_strtod_l+0x346>
 8009aa0:	e6b3      	b.n	800980a <_strtod_l+0xae>
 8009aa2:	49a4      	ldr	r1, [pc, #656]	@ (8009d34 <_strtod_l+0x5d8>)
 8009aa4:	a81d      	add	r0, sp, #116	@ 0x74
 8009aa6:	f001 fdc3 	bl	800b630 <__match>
 8009aaa:	2800      	cmp	r0, #0
 8009aac:	d100      	bne.n	8009ab0 <_strtod_l+0x354>
 8009aae:	e6ac      	b.n	800980a <_strtod_l+0xae>
 8009ab0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	2b28      	cmp	r3, #40	@ 0x28
 8009ab6:	d12a      	bne.n	8009b0e <_strtod_l+0x3b2>
 8009ab8:	499f      	ldr	r1, [pc, #636]	@ (8009d38 <_strtod_l+0x5dc>)
 8009aba:	aa20      	add	r2, sp, #128	@ 0x80
 8009abc:	a81d      	add	r0, sp, #116	@ 0x74
 8009abe:	f001 fdcb 	bl	800b658 <__hexnan>
 8009ac2:	2805      	cmp	r0, #5
 8009ac4:	d123      	bne.n	8009b0e <_strtod_l+0x3b2>
 8009ac6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ac8:	4a9c      	ldr	r2, [pc, #624]	@ (8009d3c <_strtod_l+0x5e0>)
 8009aca:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009acc:	431a      	orrs	r2, r3
 8009ace:	0017      	movs	r7, r2
 8009ad0:	e67f      	b.n	80097d2 <_strtod_l+0x76>
 8009ad2:	210a      	movs	r1, #10
 8009ad4:	434a      	muls	r2, r1
 8009ad6:	18d2      	adds	r2, r2, r3
 8009ad8:	3a30      	subs	r2, #48	@ 0x30
 8009ada:	e7b7      	b.n	8009a4c <_strtod_l+0x2f0>
 8009adc:	2b6e      	cmp	r3, #110	@ 0x6e
 8009ade:	d0e0      	beq.n	8009aa2 <_strtod_l+0x346>
 8009ae0:	e693      	b.n	800980a <_strtod_l+0xae>
 8009ae2:	4997      	ldr	r1, [pc, #604]	@ (8009d40 <_strtod_l+0x5e4>)
 8009ae4:	a81d      	add	r0, sp, #116	@ 0x74
 8009ae6:	f001 fda3 	bl	800b630 <__match>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	d100      	bne.n	8009af0 <_strtod_l+0x394>
 8009aee:	e68c      	b.n	800980a <_strtod_l+0xae>
 8009af0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009af2:	4994      	ldr	r1, [pc, #592]	@ (8009d44 <_strtod_l+0x5e8>)
 8009af4:	3b01      	subs	r3, #1
 8009af6:	a81d      	add	r0, sp, #116	@ 0x74
 8009af8:	931d      	str	r3, [sp, #116]	@ 0x74
 8009afa:	f001 fd99 	bl	800b630 <__match>
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d102      	bne.n	8009b08 <_strtod_l+0x3ac>
 8009b02:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009b04:	3301      	adds	r3, #1
 8009b06:	931d      	str	r3, [sp, #116]	@ 0x74
 8009b08:	2600      	movs	r6, #0
 8009b0a:	4f8c      	ldr	r7, [pc, #560]	@ (8009d3c <_strtod_l+0x5e0>)
 8009b0c:	e661      	b.n	80097d2 <_strtod_l+0x76>
 8009b0e:	488e      	ldr	r0, [pc, #568]	@ (8009d48 <_strtod_l+0x5ec>)
 8009b10:	f001 fa9e 	bl	800b050 <nan>
 8009b14:	0006      	movs	r6, r0
 8009b16:	000f      	movs	r7, r1
 8009b18:	e65b      	b.n	80097d2 <_strtod_l+0x76>
 8009b1a:	9b07      	ldr	r3, [sp, #28]
 8009b1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b1e:	1a9b      	subs	r3, r3, r2
 8009b20:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b22:	9b08      	ldr	r3, [sp, #32]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d101      	bne.n	8009b2c <_strtod_l+0x3d0>
 8009b28:	9b06      	ldr	r3, [sp, #24]
 8009b2a:	9308      	str	r3, [sp, #32]
 8009b2c:	9c06      	ldr	r4, [sp, #24]
 8009b2e:	2c10      	cmp	r4, #16
 8009b30:	dd00      	ble.n	8009b34 <_strtod_l+0x3d8>
 8009b32:	2410      	movs	r4, #16
 8009b34:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009b36:	f7f9 f8e3 	bl	8002d00 <__aeabi_ui2d>
 8009b3a:	9b06      	ldr	r3, [sp, #24]
 8009b3c:	0006      	movs	r6, r0
 8009b3e:	000f      	movs	r7, r1
 8009b40:	2b09      	cmp	r3, #9
 8009b42:	dc13      	bgt.n	8009b6c <_strtod_l+0x410>
 8009b44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d100      	bne.n	8009b4c <_strtod_l+0x3f0>
 8009b4a:	e642      	b.n	80097d2 <_strtod_l+0x76>
 8009b4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	dc00      	bgt.n	8009b54 <_strtod_l+0x3f8>
 8009b52:	e07e      	b.n	8009c52 <_strtod_l+0x4f6>
 8009b54:	2b16      	cmp	r3, #22
 8009b56:	dc63      	bgt.n	8009c20 <_strtod_l+0x4c4>
 8009b58:	497c      	ldr	r1, [pc, #496]	@ (8009d4c <_strtod_l+0x5f0>)
 8009b5a:	00db      	lsls	r3, r3, #3
 8009b5c:	18c9      	adds	r1, r1, r3
 8009b5e:	0032      	movs	r2, r6
 8009b60:	6808      	ldr	r0, [r1, #0]
 8009b62:	6849      	ldr	r1, [r1, #4]
 8009b64:	003b      	movs	r3, r7
 8009b66:	f7f8 f94f 	bl	8001e08 <__aeabi_dmul>
 8009b6a:	e7d3      	b.n	8009b14 <_strtod_l+0x3b8>
 8009b6c:	0022      	movs	r2, r4
 8009b6e:	4b77      	ldr	r3, [pc, #476]	@ (8009d4c <_strtod_l+0x5f0>)
 8009b70:	3a09      	subs	r2, #9
 8009b72:	00d2      	lsls	r2, r2, #3
 8009b74:	189b      	adds	r3, r3, r2
 8009b76:	681a      	ldr	r2, [r3, #0]
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	f7f8 f945 	bl	8001e08 <__aeabi_dmul>
 8009b7e:	0006      	movs	r6, r0
 8009b80:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009b82:	000f      	movs	r7, r1
 8009b84:	f7f9 f8bc 	bl	8002d00 <__aeabi_ui2d>
 8009b88:	000b      	movs	r3, r1
 8009b8a:	0002      	movs	r2, r0
 8009b8c:	0039      	movs	r1, r7
 8009b8e:	0030      	movs	r0, r6
 8009b90:	f7f7 f93a 	bl	8000e08 <__aeabi_dadd>
 8009b94:	9b06      	ldr	r3, [sp, #24]
 8009b96:	0006      	movs	r6, r0
 8009b98:	000f      	movs	r7, r1
 8009b9a:	2b0f      	cmp	r3, #15
 8009b9c:	ddd2      	ble.n	8009b44 <_strtod_l+0x3e8>
 8009b9e:	9b06      	ldr	r3, [sp, #24]
 8009ba0:	1b1c      	subs	r4, r3, r4
 8009ba2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ba4:	18e4      	adds	r4, r4, r3
 8009ba6:	2c00      	cmp	r4, #0
 8009ba8:	dc00      	bgt.n	8009bac <_strtod_l+0x450>
 8009baa:	e09b      	b.n	8009ce4 <_strtod_l+0x588>
 8009bac:	220f      	movs	r2, #15
 8009bae:	0023      	movs	r3, r4
 8009bb0:	4013      	ands	r3, r2
 8009bb2:	4214      	tst	r4, r2
 8009bb4:	d00a      	beq.n	8009bcc <_strtod_l+0x470>
 8009bb6:	4965      	ldr	r1, [pc, #404]	@ (8009d4c <_strtod_l+0x5f0>)
 8009bb8:	00db      	lsls	r3, r3, #3
 8009bba:	18c9      	adds	r1, r1, r3
 8009bbc:	0032      	movs	r2, r6
 8009bbe:	6808      	ldr	r0, [r1, #0]
 8009bc0:	6849      	ldr	r1, [r1, #4]
 8009bc2:	003b      	movs	r3, r7
 8009bc4:	f7f8 f920 	bl	8001e08 <__aeabi_dmul>
 8009bc8:	0006      	movs	r6, r0
 8009bca:	000f      	movs	r7, r1
 8009bcc:	230f      	movs	r3, #15
 8009bce:	439c      	bics	r4, r3
 8009bd0:	d073      	beq.n	8009cba <_strtod_l+0x55e>
 8009bd2:	3326      	adds	r3, #38	@ 0x26
 8009bd4:	33ff      	adds	r3, #255	@ 0xff
 8009bd6:	429c      	cmp	r4, r3
 8009bd8:	dd4b      	ble.n	8009c72 <_strtod_l+0x516>
 8009bda:	2300      	movs	r3, #0
 8009bdc:	9306      	str	r3, [sp, #24]
 8009bde:	9307      	str	r3, [sp, #28]
 8009be0:	930d      	str	r3, [sp, #52]	@ 0x34
 8009be2:	9308      	str	r3, [sp, #32]
 8009be4:	2322      	movs	r3, #34	@ 0x22
 8009be6:	2600      	movs	r6, #0
 8009be8:	9a05      	ldr	r2, [sp, #20]
 8009bea:	4f54      	ldr	r7, [pc, #336]	@ (8009d3c <_strtod_l+0x5e0>)
 8009bec:	6013      	str	r3, [r2, #0]
 8009bee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009bf0:	42b3      	cmp	r3, r6
 8009bf2:	d100      	bne.n	8009bf6 <_strtod_l+0x49a>
 8009bf4:	e5ed      	b.n	80097d2 <_strtod_l+0x76>
 8009bf6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009bf8:	9805      	ldr	r0, [sp, #20]
 8009bfa:	f7ff f919 	bl	8008e30 <_Bfree>
 8009bfe:	9908      	ldr	r1, [sp, #32]
 8009c00:	9805      	ldr	r0, [sp, #20]
 8009c02:	f7ff f915 	bl	8008e30 <_Bfree>
 8009c06:	9907      	ldr	r1, [sp, #28]
 8009c08:	9805      	ldr	r0, [sp, #20]
 8009c0a:	f7ff f911 	bl	8008e30 <_Bfree>
 8009c0e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009c10:	9805      	ldr	r0, [sp, #20]
 8009c12:	f7ff f90d 	bl	8008e30 <_Bfree>
 8009c16:	9906      	ldr	r1, [sp, #24]
 8009c18:	9805      	ldr	r0, [sp, #20]
 8009c1a:	f7ff f909 	bl	8008e30 <_Bfree>
 8009c1e:	e5d8      	b.n	80097d2 <_strtod_l+0x76>
 8009c20:	2325      	movs	r3, #37	@ 0x25
 8009c22:	9a06      	ldr	r2, [sp, #24]
 8009c24:	1a9b      	subs	r3, r3, r2
 8009c26:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	dbb8      	blt.n	8009b9e <_strtod_l+0x442>
 8009c2c:	240f      	movs	r4, #15
 8009c2e:	9b06      	ldr	r3, [sp, #24]
 8009c30:	4d46      	ldr	r5, [pc, #280]	@ (8009d4c <_strtod_l+0x5f0>)
 8009c32:	1ae4      	subs	r4, r4, r3
 8009c34:	00e1      	lsls	r1, r4, #3
 8009c36:	1869      	adds	r1, r5, r1
 8009c38:	0032      	movs	r2, r6
 8009c3a:	6808      	ldr	r0, [r1, #0]
 8009c3c:	6849      	ldr	r1, [r1, #4]
 8009c3e:	003b      	movs	r3, r7
 8009c40:	f7f8 f8e2 	bl	8001e08 <__aeabi_dmul>
 8009c44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c46:	1b1c      	subs	r4, r3, r4
 8009c48:	00e4      	lsls	r4, r4, #3
 8009c4a:	192d      	adds	r5, r5, r4
 8009c4c:	682a      	ldr	r2, [r5, #0]
 8009c4e:	686b      	ldr	r3, [r5, #4]
 8009c50:	e789      	b.n	8009b66 <_strtod_l+0x40a>
 8009c52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c54:	3316      	adds	r3, #22
 8009c56:	dba2      	blt.n	8009b9e <_strtod_l+0x442>
 8009c58:	9907      	ldr	r1, [sp, #28]
 8009c5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c5c:	4b3b      	ldr	r3, [pc, #236]	@ (8009d4c <_strtod_l+0x5f0>)
 8009c5e:	1a52      	subs	r2, r2, r1
 8009c60:	00d2      	lsls	r2, r2, #3
 8009c62:	189b      	adds	r3, r3, r2
 8009c64:	0030      	movs	r0, r6
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	0039      	movs	r1, r7
 8009c6c:	f7f7 fc92 	bl	8001594 <__aeabi_ddiv>
 8009c70:	e750      	b.n	8009b14 <_strtod_l+0x3b8>
 8009c72:	2300      	movs	r3, #0
 8009c74:	0030      	movs	r0, r6
 8009c76:	0039      	movs	r1, r7
 8009c78:	4d35      	ldr	r5, [pc, #212]	@ (8009d50 <_strtod_l+0x5f4>)
 8009c7a:	1124      	asrs	r4, r4, #4
 8009c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c7e:	2c01      	cmp	r4, #1
 8009c80:	dc1e      	bgt.n	8009cc0 <_strtod_l+0x564>
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d001      	beq.n	8009c8a <_strtod_l+0x52e>
 8009c86:	0006      	movs	r6, r0
 8009c88:	000f      	movs	r7, r1
 8009c8a:	4b32      	ldr	r3, [pc, #200]	@ (8009d54 <_strtod_l+0x5f8>)
 8009c8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c8e:	18ff      	adds	r7, r7, r3
 8009c90:	4b2f      	ldr	r3, [pc, #188]	@ (8009d50 <_strtod_l+0x5f4>)
 8009c92:	00d5      	lsls	r5, r2, #3
 8009c94:	195d      	adds	r5, r3, r5
 8009c96:	0032      	movs	r2, r6
 8009c98:	6828      	ldr	r0, [r5, #0]
 8009c9a:	6869      	ldr	r1, [r5, #4]
 8009c9c:	003b      	movs	r3, r7
 8009c9e:	f7f8 f8b3 	bl	8001e08 <__aeabi_dmul>
 8009ca2:	4b26      	ldr	r3, [pc, #152]	@ (8009d3c <_strtod_l+0x5e0>)
 8009ca4:	4a2c      	ldr	r2, [pc, #176]	@ (8009d58 <_strtod_l+0x5fc>)
 8009ca6:	0006      	movs	r6, r0
 8009ca8:	400b      	ands	r3, r1
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d895      	bhi.n	8009bda <_strtod_l+0x47e>
 8009cae:	4a2b      	ldr	r2, [pc, #172]	@ (8009d5c <_strtod_l+0x600>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d913      	bls.n	8009cdc <_strtod_l+0x580>
 8009cb4:	2601      	movs	r6, #1
 8009cb6:	4f2a      	ldr	r7, [pc, #168]	@ (8009d60 <_strtod_l+0x604>)
 8009cb8:	4276      	negs	r6, r6
 8009cba:	2300      	movs	r3, #0
 8009cbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cbe:	e086      	b.n	8009dce <_strtod_l+0x672>
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	4214      	tst	r4, r2
 8009cc4:	d004      	beq.n	8009cd0 <_strtod_l+0x574>
 8009cc6:	682a      	ldr	r2, [r5, #0]
 8009cc8:	686b      	ldr	r3, [r5, #4]
 8009cca:	f7f8 f89d 	bl	8001e08 <__aeabi_dmul>
 8009cce:	2301      	movs	r3, #1
 8009cd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cd2:	1064      	asrs	r4, r4, #1
 8009cd4:	3201      	adds	r2, #1
 8009cd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009cd8:	3508      	adds	r5, #8
 8009cda:	e7d0      	b.n	8009c7e <_strtod_l+0x522>
 8009cdc:	23d4      	movs	r3, #212	@ 0xd4
 8009cde:	049b      	lsls	r3, r3, #18
 8009ce0:	18cf      	adds	r7, r1, r3
 8009ce2:	e7ea      	b.n	8009cba <_strtod_l+0x55e>
 8009ce4:	2c00      	cmp	r4, #0
 8009ce6:	d0e8      	beq.n	8009cba <_strtod_l+0x55e>
 8009ce8:	4264      	negs	r4, r4
 8009cea:	230f      	movs	r3, #15
 8009cec:	0022      	movs	r2, r4
 8009cee:	401a      	ands	r2, r3
 8009cf0:	421c      	tst	r4, r3
 8009cf2:	d00a      	beq.n	8009d0a <_strtod_l+0x5ae>
 8009cf4:	4b15      	ldr	r3, [pc, #84]	@ (8009d4c <_strtod_l+0x5f0>)
 8009cf6:	00d2      	lsls	r2, r2, #3
 8009cf8:	189b      	adds	r3, r3, r2
 8009cfa:	0030      	movs	r0, r6
 8009cfc:	681a      	ldr	r2, [r3, #0]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	0039      	movs	r1, r7
 8009d02:	f7f7 fc47 	bl	8001594 <__aeabi_ddiv>
 8009d06:	0006      	movs	r6, r0
 8009d08:	000f      	movs	r7, r1
 8009d0a:	1124      	asrs	r4, r4, #4
 8009d0c:	d0d5      	beq.n	8009cba <_strtod_l+0x55e>
 8009d0e:	2c1f      	cmp	r4, #31
 8009d10:	dd28      	ble.n	8009d64 <_strtod_l+0x608>
 8009d12:	2300      	movs	r3, #0
 8009d14:	9306      	str	r3, [sp, #24]
 8009d16:	9307      	str	r3, [sp, #28]
 8009d18:	930d      	str	r3, [sp, #52]	@ 0x34
 8009d1a:	9308      	str	r3, [sp, #32]
 8009d1c:	2322      	movs	r3, #34	@ 0x22
 8009d1e:	9a05      	ldr	r2, [sp, #20]
 8009d20:	2600      	movs	r6, #0
 8009d22:	6013      	str	r3, [r2, #0]
 8009d24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d26:	2700      	movs	r7, #0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d000      	beq.n	8009d2e <_strtod_l+0x5d2>
 8009d2c:	e763      	b.n	8009bf6 <_strtod_l+0x49a>
 8009d2e:	e550      	b.n	80097d2 <_strtod_l+0x76>
 8009d30:	00004e1f 	.word	0x00004e1f
 8009d34:	0800c08d 	.word	0x0800c08d
 8009d38:	0800c370 	.word	0x0800c370
 8009d3c:	7ff00000 	.word	0x7ff00000
 8009d40:	0800c085 	.word	0x0800c085
 8009d44:	0800c0ba 	.word	0x0800c0ba
 8009d48:	0800c20e 	.word	0x0800c20e
 8009d4c:	0800c2a8 	.word	0x0800c2a8
 8009d50:	0800c280 	.word	0x0800c280
 8009d54:	fcb00000 	.word	0xfcb00000
 8009d58:	7ca00000 	.word	0x7ca00000
 8009d5c:	7c900000 	.word	0x7c900000
 8009d60:	7fefffff 	.word	0x7fefffff
 8009d64:	2310      	movs	r3, #16
 8009d66:	0022      	movs	r2, r4
 8009d68:	401a      	ands	r2, r3
 8009d6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d6c:	421c      	tst	r4, r3
 8009d6e:	d001      	beq.n	8009d74 <_strtod_l+0x618>
 8009d70:	335a      	adds	r3, #90	@ 0x5a
 8009d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d74:	0030      	movs	r0, r6
 8009d76:	0039      	movs	r1, r7
 8009d78:	2300      	movs	r3, #0
 8009d7a:	4dc0      	ldr	r5, [pc, #768]	@ (800a07c <_strtod_l+0x920>)
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	4214      	tst	r4, r2
 8009d80:	d004      	beq.n	8009d8c <_strtod_l+0x630>
 8009d82:	682a      	ldr	r2, [r5, #0]
 8009d84:	686b      	ldr	r3, [r5, #4]
 8009d86:	f7f8 f83f 	bl	8001e08 <__aeabi_dmul>
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	1064      	asrs	r4, r4, #1
 8009d8e:	3508      	adds	r5, #8
 8009d90:	2c00      	cmp	r4, #0
 8009d92:	d1f3      	bne.n	8009d7c <_strtod_l+0x620>
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d001      	beq.n	8009d9c <_strtod_l+0x640>
 8009d98:	0006      	movs	r6, r0
 8009d9a:	000f      	movs	r7, r1
 8009d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d00d      	beq.n	8009dbe <_strtod_l+0x662>
 8009da2:	236b      	movs	r3, #107	@ 0x6b
 8009da4:	007a      	lsls	r2, r7, #1
 8009da6:	0d52      	lsrs	r2, r2, #21
 8009da8:	0039      	movs	r1, r7
 8009daa:	1a9b      	subs	r3, r3, r2
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	dd06      	ble.n	8009dbe <_strtod_l+0x662>
 8009db0:	2b1f      	cmp	r3, #31
 8009db2:	dd5c      	ble.n	8009e6e <_strtod_l+0x712>
 8009db4:	2600      	movs	r6, #0
 8009db6:	2b34      	cmp	r3, #52	@ 0x34
 8009db8:	dd52      	ble.n	8009e60 <_strtod_l+0x704>
 8009dba:	27dc      	movs	r7, #220	@ 0xdc
 8009dbc:	04bf      	lsls	r7, r7, #18
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	0030      	movs	r0, r6
 8009dc4:	0039      	movs	r1, r7
 8009dc6:	f7f6 fb3f 	bl	8000448 <__aeabi_dcmpeq>
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	d1a1      	bne.n	8009d12 <_strtod_l+0x5b6>
 8009dce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009dd0:	9a08      	ldr	r2, [sp, #32]
 8009dd2:	9300      	str	r3, [sp, #0]
 8009dd4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009dd6:	9b06      	ldr	r3, [sp, #24]
 8009dd8:	9805      	ldr	r0, [sp, #20]
 8009dda:	f7ff f891 	bl	8008f00 <__s2b>
 8009dde:	900d      	str	r0, [sp, #52]	@ 0x34
 8009de0:	2800      	cmp	r0, #0
 8009de2:	d100      	bne.n	8009de6 <_strtod_l+0x68a>
 8009de4:	e6f9      	b.n	8009bda <_strtod_l+0x47e>
 8009de6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009de8:	9907      	ldr	r1, [sp, #28]
 8009dea:	43db      	mvns	r3, r3
 8009dec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dee:	17db      	asrs	r3, r3, #31
 8009df0:	1a52      	subs	r2, r2, r1
 8009df2:	9214      	str	r2, [sp, #80]	@ 0x50
 8009df4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009df6:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8009df8:	17d2      	asrs	r2, r2, #31
 8009dfa:	4011      	ands	r1, r2
 8009dfc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009dfe:	9114      	str	r1, [sp, #80]	@ 0x50
 8009e00:	401a      	ands	r2, r3
 8009e02:	2300      	movs	r3, #0
 8009e04:	921a      	str	r2, [sp, #104]	@ 0x68
 8009e06:	9306      	str	r3, [sp, #24]
 8009e08:	9307      	str	r3, [sp, #28]
 8009e0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e0c:	9805      	ldr	r0, [sp, #20]
 8009e0e:	6859      	ldr	r1, [r3, #4]
 8009e10:	f7fe ffca 	bl	8008da8 <_Balloc>
 8009e14:	9008      	str	r0, [sp, #32]
 8009e16:	2800      	cmp	r0, #0
 8009e18:	d100      	bne.n	8009e1c <_strtod_l+0x6c0>
 8009e1a:	e6e3      	b.n	8009be4 <_strtod_l+0x488>
 8009e1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e1e:	300c      	adds	r0, #12
 8009e20:	0019      	movs	r1, r3
 8009e22:	691a      	ldr	r2, [r3, #16]
 8009e24:	310c      	adds	r1, #12
 8009e26:	3202      	adds	r2, #2
 8009e28:	0092      	lsls	r2, r2, #2
 8009e2a:	f001 f907 	bl	800b03c <memcpy>
 8009e2e:	ab20      	add	r3, sp, #128	@ 0x80
 8009e30:	9301      	str	r3, [sp, #4]
 8009e32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	0032      	movs	r2, r6
 8009e38:	003b      	movs	r3, r7
 8009e3a:	9805      	ldr	r0, [sp, #20]
 8009e3c:	9610      	str	r6, [sp, #64]	@ 0x40
 8009e3e:	9711      	str	r7, [sp, #68]	@ 0x44
 8009e40:	f7ff fba6 	bl	8009590 <__d2b>
 8009e44:	901e      	str	r0, [sp, #120]	@ 0x78
 8009e46:	2800      	cmp	r0, #0
 8009e48:	d100      	bne.n	8009e4c <_strtod_l+0x6f0>
 8009e4a:	e6cb      	b.n	8009be4 <_strtod_l+0x488>
 8009e4c:	2101      	movs	r1, #1
 8009e4e:	9805      	ldr	r0, [sp, #20]
 8009e50:	f7ff f8f2 	bl	8009038 <__i2b>
 8009e54:	9007      	str	r0, [sp, #28]
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d10e      	bne.n	8009e78 <_strtod_l+0x71c>
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	9307      	str	r3, [sp, #28]
 8009e5e:	e6c1      	b.n	8009be4 <_strtod_l+0x488>
 8009e60:	234b      	movs	r3, #75	@ 0x4b
 8009e62:	1a9a      	subs	r2, r3, r2
 8009e64:	3b4c      	subs	r3, #76	@ 0x4c
 8009e66:	4093      	lsls	r3, r2
 8009e68:	4019      	ands	r1, r3
 8009e6a:	000f      	movs	r7, r1
 8009e6c:	e7a7      	b.n	8009dbe <_strtod_l+0x662>
 8009e6e:	2201      	movs	r2, #1
 8009e70:	4252      	negs	r2, r2
 8009e72:	409a      	lsls	r2, r3
 8009e74:	4016      	ands	r6, r2
 8009e76:	e7a2      	b.n	8009dbe <_strtod_l+0x662>
 8009e78:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8009e7a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009e7c:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009e7e:	1ad4      	subs	r4, r2, r3
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	db01      	blt.n	8009e88 <_strtod_l+0x72c>
 8009e84:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8009e86:	195d      	adds	r5, r3, r5
 8009e88:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009e8a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009e8c:	1a5b      	subs	r3, r3, r1
 8009e8e:	2136      	movs	r1, #54	@ 0x36
 8009e90:	189b      	adds	r3, r3, r2
 8009e92:	1a8a      	subs	r2, r1, r2
 8009e94:	497a      	ldr	r1, [pc, #488]	@ (800a080 <_strtod_l+0x924>)
 8009e96:	2001      	movs	r0, #1
 8009e98:	468c      	mov	ip, r1
 8009e9a:	2100      	movs	r1, #0
 8009e9c:	3b01      	subs	r3, #1
 8009e9e:	9115      	str	r1, [sp, #84]	@ 0x54
 8009ea0:	9016      	str	r0, [sp, #88]	@ 0x58
 8009ea2:	4563      	cmp	r3, ip
 8009ea4:	da06      	bge.n	8009eb4 <_strtod_l+0x758>
 8009ea6:	4661      	mov	r1, ip
 8009ea8:	1ac9      	subs	r1, r1, r3
 8009eaa:	1a52      	subs	r2, r2, r1
 8009eac:	291f      	cmp	r1, #31
 8009eae:	dc3f      	bgt.n	8009f30 <_strtod_l+0x7d4>
 8009eb0:	4088      	lsls	r0, r1
 8009eb2:	9016      	str	r0, [sp, #88]	@ 0x58
 8009eb4:	18ab      	adds	r3, r5, r2
 8009eb6:	930e      	str	r3, [sp, #56]	@ 0x38
 8009eb8:	18a4      	adds	r4, r4, r2
 8009eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ebc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ebe:	191c      	adds	r4, r3, r4
 8009ec0:	002b      	movs	r3, r5
 8009ec2:	4295      	cmp	r5, r2
 8009ec4:	dd00      	ble.n	8009ec8 <_strtod_l+0x76c>
 8009ec6:	0013      	movs	r3, r2
 8009ec8:	42a3      	cmp	r3, r4
 8009eca:	dd00      	ble.n	8009ece <_strtod_l+0x772>
 8009ecc:	0023      	movs	r3, r4
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	dd04      	ble.n	8009edc <_strtod_l+0x780>
 8009ed2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ed4:	1ae4      	subs	r4, r4, r3
 8009ed6:	1ad2      	subs	r2, r2, r3
 8009ed8:	920e      	str	r2, [sp, #56]	@ 0x38
 8009eda:	1aed      	subs	r5, r5, r3
 8009edc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	dd16      	ble.n	8009f10 <_strtod_l+0x7b4>
 8009ee2:	001a      	movs	r2, r3
 8009ee4:	9907      	ldr	r1, [sp, #28]
 8009ee6:	9805      	ldr	r0, [sp, #20]
 8009ee8:	f7ff f968 	bl	80091bc <__pow5mult>
 8009eec:	9007      	str	r0, [sp, #28]
 8009eee:	2800      	cmp	r0, #0
 8009ef0:	d0b3      	beq.n	8009e5a <_strtod_l+0x6fe>
 8009ef2:	0001      	movs	r1, r0
 8009ef4:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8009ef6:	9805      	ldr	r0, [sp, #20]
 8009ef8:	f7ff f8b6 	bl	8009068 <__multiply>
 8009efc:	9013      	str	r0, [sp, #76]	@ 0x4c
 8009efe:	2800      	cmp	r0, #0
 8009f00:	d100      	bne.n	8009f04 <_strtod_l+0x7a8>
 8009f02:	e66f      	b.n	8009be4 <_strtod_l+0x488>
 8009f04:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009f06:	9805      	ldr	r0, [sp, #20]
 8009f08:	f7fe ff92 	bl	8008e30 <_Bfree>
 8009f0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f0e:	931e      	str	r3, [sp, #120]	@ 0x78
 8009f10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	dc12      	bgt.n	8009f3c <_strtod_l+0x7e0>
 8009f16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	dd18      	ble.n	8009f4e <_strtod_l+0x7f2>
 8009f1c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009f1e:	9908      	ldr	r1, [sp, #32]
 8009f20:	9805      	ldr	r0, [sp, #20]
 8009f22:	f7ff f94b 	bl	80091bc <__pow5mult>
 8009f26:	9008      	str	r0, [sp, #32]
 8009f28:	2800      	cmp	r0, #0
 8009f2a:	d110      	bne.n	8009f4e <_strtod_l+0x7f2>
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	e658      	b.n	8009be2 <_strtod_l+0x486>
 8009f30:	4954      	ldr	r1, [pc, #336]	@ (800a084 <_strtod_l+0x928>)
 8009f32:	1acb      	subs	r3, r1, r3
 8009f34:	0001      	movs	r1, r0
 8009f36:	4099      	lsls	r1, r3
 8009f38:	9115      	str	r1, [sp, #84]	@ 0x54
 8009f3a:	e7ba      	b.n	8009eb2 <_strtod_l+0x756>
 8009f3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f3e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009f40:	9805      	ldr	r0, [sp, #20]
 8009f42:	f7ff f997 	bl	8009274 <__lshift>
 8009f46:	901e      	str	r0, [sp, #120]	@ 0x78
 8009f48:	2800      	cmp	r0, #0
 8009f4a:	d1e4      	bne.n	8009f16 <_strtod_l+0x7ba>
 8009f4c:	e64a      	b.n	8009be4 <_strtod_l+0x488>
 8009f4e:	2c00      	cmp	r4, #0
 8009f50:	dd07      	ble.n	8009f62 <_strtod_l+0x806>
 8009f52:	0022      	movs	r2, r4
 8009f54:	9908      	ldr	r1, [sp, #32]
 8009f56:	9805      	ldr	r0, [sp, #20]
 8009f58:	f7ff f98c 	bl	8009274 <__lshift>
 8009f5c:	9008      	str	r0, [sp, #32]
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	d0e4      	beq.n	8009f2c <_strtod_l+0x7d0>
 8009f62:	2d00      	cmp	r5, #0
 8009f64:	dd08      	ble.n	8009f78 <_strtod_l+0x81c>
 8009f66:	002a      	movs	r2, r5
 8009f68:	9907      	ldr	r1, [sp, #28]
 8009f6a:	9805      	ldr	r0, [sp, #20]
 8009f6c:	f7ff f982 	bl	8009274 <__lshift>
 8009f70:	9007      	str	r0, [sp, #28]
 8009f72:	2800      	cmp	r0, #0
 8009f74:	d100      	bne.n	8009f78 <_strtod_l+0x81c>
 8009f76:	e635      	b.n	8009be4 <_strtod_l+0x488>
 8009f78:	9a08      	ldr	r2, [sp, #32]
 8009f7a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009f7c:	9805      	ldr	r0, [sp, #20]
 8009f7e:	f7ff fa01 	bl	8009384 <__mdiff>
 8009f82:	9006      	str	r0, [sp, #24]
 8009f84:	2800      	cmp	r0, #0
 8009f86:	d100      	bne.n	8009f8a <_strtod_l+0x82e>
 8009f88:	e62c      	b.n	8009be4 <_strtod_l+0x488>
 8009f8a:	68c3      	ldr	r3, [r0, #12]
 8009f8c:	9907      	ldr	r1, [sp, #28]
 8009f8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f90:	2300      	movs	r3, #0
 8009f92:	60c3      	str	r3, [r0, #12]
 8009f94:	f7ff f9da 	bl	800934c <__mcmp>
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	da3b      	bge.n	800a014 <_strtod_l+0x8b8>
 8009f9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f9e:	4333      	orrs	r3, r6
 8009fa0:	d167      	bne.n	800a072 <_strtod_l+0x916>
 8009fa2:	033b      	lsls	r3, r7, #12
 8009fa4:	d165      	bne.n	800a072 <_strtod_l+0x916>
 8009fa6:	22d6      	movs	r2, #214	@ 0xd6
 8009fa8:	4b37      	ldr	r3, [pc, #220]	@ (800a088 <_strtod_l+0x92c>)
 8009faa:	04d2      	lsls	r2, r2, #19
 8009fac:	403b      	ands	r3, r7
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d95f      	bls.n	800a072 <_strtod_l+0x916>
 8009fb2:	9b06      	ldr	r3, [sp, #24]
 8009fb4:	695b      	ldr	r3, [r3, #20]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d103      	bne.n	8009fc2 <_strtod_l+0x866>
 8009fba:	9b06      	ldr	r3, [sp, #24]
 8009fbc:	691b      	ldr	r3, [r3, #16]
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	dd57      	ble.n	800a072 <_strtod_l+0x916>
 8009fc2:	9906      	ldr	r1, [sp, #24]
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	9805      	ldr	r0, [sp, #20]
 8009fc8:	f7ff f954 	bl	8009274 <__lshift>
 8009fcc:	9907      	ldr	r1, [sp, #28]
 8009fce:	9006      	str	r0, [sp, #24]
 8009fd0:	f7ff f9bc 	bl	800934c <__mcmp>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	dd4c      	ble.n	800a072 <_strtod_l+0x916>
 8009fd8:	4b2b      	ldr	r3, [pc, #172]	@ (800a088 <_strtod_l+0x92c>)
 8009fda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fdc:	403b      	ands	r3, r7
 8009fde:	2a00      	cmp	r2, #0
 8009fe0:	d074      	beq.n	800a0cc <_strtod_l+0x970>
 8009fe2:	22d6      	movs	r2, #214	@ 0xd6
 8009fe4:	04d2      	lsls	r2, r2, #19
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d870      	bhi.n	800a0cc <_strtod_l+0x970>
 8009fea:	22dc      	movs	r2, #220	@ 0xdc
 8009fec:	0492      	lsls	r2, r2, #18
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d800      	bhi.n	8009ff4 <_strtod_l+0x898>
 8009ff2:	e693      	b.n	8009d1c <_strtod_l+0x5c0>
 8009ff4:	0030      	movs	r0, r6
 8009ff6:	0039      	movs	r1, r7
 8009ff8:	4b24      	ldr	r3, [pc, #144]	@ (800a08c <_strtod_l+0x930>)
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f7f7 ff04 	bl	8001e08 <__aeabi_dmul>
 800a000:	4b21      	ldr	r3, [pc, #132]	@ (800a088 <_strtod_l+0x92c>)
 800a002:	0006      	movs	r6, r0
 800a004:	000f      	movs	r7, r1
 800a006:	420b      	tst	r3, r1
 800a008:	d000      	beq.n	800a00c <_strtod_l+0x8b0>
 800a00a:	e5f4      	b.n	8009bf6 <_strtod_l+0x49a>
 800a00c:	2322      	movs	r3, #34	@ 0x22
 800a00e:	9a05      	ldr	r2, [sp, #20]
 800a010:	6013      	str	r3, [r2, #0]
 800a012:	e5f0      	b.n	8009bf6 <_strtod_l+0x49a>
 800a014:	970e      	str	r7, [sp, #56]	@ 0x38
 800a016:	2800      	cmp	r0, #0
 800a018:	d175      	bne.n	800a106 <_strtod_l+0x9aa>
 800a01a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a01c:	033b      	lsls	r3, r7, #12
 800a01e:	0b1b      	lsrs	r3, r3, #12
 800a020:	2a00      	cmp	r2, #0
 800a022:	d039      	beq.n	800a098 <_strtod_l+0x93c>
 800a024:	4a1a      	ldr	r2, [pc, #104]	@ (800a090 <_strtod_l+0x934>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d138      	bne.n	800a09c <_strtod_l+0x940>
 800a02a:	2101      	movs	r1, #1
 800a02c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a02e:	4249      	negs	r1, r1
 800a030:	0032      	movs	r2, r6
 800a032:	0008      	movs	r0, r1
 800a034:	2b00      	cmp	r3, #0
 800a036:	d00b      	beq.n	800a050 <_strtod_l+0x8f4>
 800a038:	24d4      	movs	r4, #212	@ 0xd4
 800a03a:	4b13      	ldr	r3, [pc, #76]	@ (800a088 <_strtod_l+0x92c>)
 800a03c:	0008      	movs	r0, r1
 800a03e:	403b      	ands	r3, r7
 800a040:	04e4      	lsls	r4, r4, #19
 800a042:	42a3      	cmp	r3, r4
 800a044:	d804      	bhi.n	800a050 <_strtod_l+0x8f4>
 800a046:	306c      	adds	r0, #108	@ 0x6c
 800a048:	0d1b      	lsrs	r3, r3, #20
 800a04a:	1ac3      	subs	r3, r0, r3
 800a04c:	4099      	lsls	r1, r3
 800a04e:	0008      	movs	r0, r1
 800a050:	4282      	cmp	r2, r0
 800a052:	d123      	bne.n	800a09c <_strtod_l+0x940>
 800a054:	4b0f      	ldr	r3, [pc, #60]	@ (800a094 <_strtod_l+0x938>)
 800a056:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a058:	4299      	cmp	r1, r3
 800a05a:	d102      	bne.n	800a062 <_strtod_l+0x906>
 800a05c:	3201      	adds	r2, #1
 800a05e:	d100      	bne.n	800a062 <_strtod_l+0x906>
 800a060:	e5c0      	b.n	8009be4 <_strtod_l+0x488>
 800a062:	4b09      	ldr	r3, [pc, #36]	@ (800a088 <_strtod_l+0x92c>)
 800a064:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a066:	2600      	movs	r6, #0
 800a068:	401a      	ands	r2, r3
 800a06a:	0013      	movs	r3, r2
 800a06c:	2280      	movs	r2, #128	@ 0x80
 800a06e:	0352      	lsls	r2, r2, #13
 800a070:	189f      	adds	r7, r3, r2
 800a072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a074:	2b00      	cmp	r3, #0
 800a076:	d1bd      	bne.n	8009ff4 <_strtod_l+0x898>
 800a078:	e5bd      	b.n	8009bf6 <_strtod_l+0x49a>
 800a07a:	46c0      	nop			@ (mov r8, r8)
 800a07c:	0800c398 	.word	0x0800c398
 800a080:	fffffc02 	.word	0xfffffc02
 800a084:	fffffbe2 	.word	0xfffffbe2
 800a088:	7ff00000 	.word	0x7ff00000
 800a08c:	39500000 	.word	0x39500000
 800a090:	000fffff 	.word	0x000fffff
 800a094:	7fefffff 	.word	0x7fefffff
 800a098:	4333      	orrs	r3, r6
 800a09a:	d09d      	beq.n	8009fd8 <_strtod_l+0x87c>
 800a09c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d01c      	beq.n	800a0dc <_strtod_l+0x980>
 800a0a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0a4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a0a6:	4213      	tst	r3, r2
 800a0a8:	d0e3      	beq.n	800a072 <_strtod_l+0x916>
 800a0aa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0ac:	0030      	movs	r0, r6
 800a0ae:	0039      	movs	r1, r7
 800a0b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d016      	beq.n	800a0e4 <_strtod_l+0x988>
 800a0b6:	f7ff fb39 	bl	800972c <sulp>
 800a0ba:	0002      	movs	r2, r0
 800a0bc:	000b      	movs	r3, r1
 800a0be:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a0c0:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a0c2:	f7f6 fea1 	bl	8000e08 <__aeabi_dadd>
 800a0c6:	0006      	movs	r6, r0
 800a0c8:	000f      	movs	r7, r1
 800a0ca:	e7d2      	b.n	800a072 <_strtod_l+0x916>
 800a0cc:	2601      	movs	r6, #1
 800a0ce:	4a92      	ldr	r2, [pc, #584]	@ (800a318 <_strtod_l+0xbbc>)
 800a0d0:	4276      	negs	r6, r6
 800a0d2:	189b      	adds	r3, r3, r2
 800a0d4:	4a91      	ldr	r2, [pc, #580]	@ (800a31c <_strtod_l+0xbc0>)
 800a0d6:	431a      	orrs	r2, r3
 800a0d8:	0017      	movs	r7, r2
 800a0da:	e7ca      	b.n	800a072 <_strtod_l+0x916>
 800a0dc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a0de:	4233      	tst	r3, r6
 800a0e0:	d0c7      	beq.n	800a072 <_strtod_l+0x916>
 800a0e2:	e7e2      	b.n	800a0aa <_strtod_l+0x94e>
 800a0e4:	f7ff fb22 	bl	800972c <sulp>
 800a0e8:	0002      	movs	r2, r0
 800a0ea:	000b      	movs	r3, r1
 800a0ec:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a0ee:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a0f0:	f7f8 f970 	bl	80023d4 <__aeabi_dsub>
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	0006      	movs	r6, r0
 800a0fa:	000f      	movs	r7, r1
 800a0fc:	f7f6 f9a4 	bl	8000448 <__aeabi_dcmpeq>
 800a100:	2800      	cmp	r0, #0
 800a102:	d0b6      	beq.n	800a072 <_strtod_l+0x916>
 800a104:	e60a      	b.n	8009d1c <_strtod_l+0x5c0>
 800a106:	9907      	ldr	r1, [sp, #28]
 800a108:	9806      	ldr	r0, [sp, #24]
 800a10a:	f7ff faa1 	bl	8009650 <__ratio>
 800a10e:	2380      	movs	r3, #128	@ 0x80
 800a110:	2200      	movs	r2, #0
 800a112:	05db      	lsls	r3, r3, #23
 800a114:	0004      	movs	r4, r0
 800a116:	000d      	movs	r5, r1
 800a118:	f7f6 f9a6 	bl	8000468 <__aeabi_dcmple>
 800a11c:	2800      	cmp	r0, #0
 800a11e:	d06c      	beq.n	800a1fa <_strtod_l+0xa9e>
 800a120:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a122:	2b00      	cmp	r3, #0
 800a124:	d177      	bne.n	800a216 <_strtod_l+0xaba>
 800a126:	2e00      	cmp	r6, #0
 800a128:	d157      	bne.n	800a1da <_strtod_l+0xa7e>
 800a12a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a12c:	031b      	lsls	r3, r3, #12
 800a12e:	d15a      	bne.n	800a1e6 <_strtod_l+0xa8a>
 800a130:	2200      	movs	r2, #0
 800a132:	0020      	movs	r0, r4
 800a134:	0029      	movs	r1, r5
 800a136:	4b7a      	ldr	r3, [pc, #488]	@ (800a320 <_strtod_l+0xbc4>)
 800a138:	f7f6 f98c 	bl	8000454 <__aeabi_dcmplt>
 800a13c:	2800      	cmp	r0, #0
 800a13e:	d159      	bne.n	800a1f4 <_strtod_l+0xa98>
 800a140:	0020      	movs	r0, r4
 800a142:	0029      	movs	r1, r5
 800a144:	2200      	movs	r2, #0
 800a146:	4b77      	ldr	r3, [pc, #476]	@ (800a324 <_strtod_l+0xbc8>)
 800a148:	f7f7 fe5e 	bl	8001e08 <__aeabi_dmul>
 800a14c:	0004      	movs	r4, r0
 800a14e:	000d      	movs	r5, r1
 800a150:	2380      	movs	r3, #128	@ 0x80
 800a152:	061b      	lsls	r3, r3, #24
 800a154:	18eb      	adds	r3, r5, r3
 800a156:	940a      	str	r4, [sp, #40]	@ 0x28
 800a158:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a15a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a15c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a15e:	9216      	str	r2, [sp, #88]	@ 0x58
 800a160:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a162:	4a71      	ldr	r2, [pc, #452]	@ (800a328 <_strtod_l+0xbcc>)
 800a164:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a166:	4013      	ands	r3, r2
 800a168:	9315      	str	r3, [sp, #84]	@ 0x54
 800a16a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a16c:	4b6f      	ldr	r3, [pc, #444]	@ (800a32c <_strtod_l+0xbd0>)
 800a16e:	429a      	cmp	r2, r3
 800a170:	d000      	beq.n	800a174 <_strtod_l+0xa18>
 800a172:	e087      	b.n	800a284 <_strtod_l+0xb28>
 800a174:	4a6e      	ldr	r2, [pc, #440]	@ (800a330 <_strtod_l+0xbd4>)
 800a176:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a178:	4694      	mov	ip, r2
 800a17a:	4463      	add	r3, ip
 800a17c:	001f      	movs	r7, r3
 800a17e:	0030      	movs	r0, r6
 800a180:	0019      	movs	r1, r3
 800a182:	f7ff f999 	bl	80094b8 <__ulp>
 800a186:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a188:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a18a:	f7f7 fe3d 	bl	8001e08 <__aeabi_dmul>
 800a18e:	0032      	movs	r2, r6
 800a190:	003b      	movs	r3, r7
 800a192:	f7f6 fe39 	bl	8000e08 <__aeabi_dadd>
 800a196:	4a64      	ldr	r2, [pc, #400]	@ (800a328 <_strtod_l+0xbcc>)
 800a198:	4b66      	ldr	r3, [pc, #408]	@ (800a334 <_strtod_l+0xbd8>)
 800a19a:	0006      	movs	r6, r0
 800a19c:	400a      	ands	r2, r1
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d940      	bls.n	800a224 <_strtod_l+0xac8>
 800a1a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1a4:	4a64      	ldr	r2, [pc, #400]	@ (800a338 <_strtod_l+0xbdc>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d103      	bne.n	800a1b2 <_strtod_l+0xa56>
 800a1aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	d100      	bne.n	800a1b2 <_strtod_l+0xa56>
 800a1b0:	e518      	b.n	8009be4 <_strtod_l+0x488>
 800a1b2:	2601      	movs	r6, #1
 800a1b4:	4f60      	ldr	r7, [pc, #384]	@ (800a338 <_strtod_l+0xbdc>)
 800a1b6:	4276      	negs	r6, r6
 800a1b8:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a1ba:	9805      	ldr	r0, [sp, #20]
 800a1bc:	f7fe fe38 	bl	8008e30 <_Bfree>
 800a1c0:	9908      	ldr	r1, [sp, #32]
 800a1c2:	9805      	ldr	r0, [sp, #20]
 800a1c4:	f7fe fe34 	bl	8008e30 <_Bfree>
 800a1c8:	9907      	ldr	r1, [sp, #28]
 800a1ca:	9805      	ldr	r0, [sp, #20]
 800a1cc:	f7fe fe30 	bl	8008e30 <_Bfree>
 800a1d0:	9906      	ldr	r1, [sp, #24]
 800a1d2:	9805      	ldr	r0, [sp, #20]
 800a1d4:	f7fe fe2c 	bl	8008e30 <_Bfree>
 800a1d8:	e617      	b.n	8009e0a <_strtod_l+0x6ae>
 800a1da:	2e01      	cmp	r6, #1
 800a1dc:	d103      	bne.n	800a1e6 <_strtod_l+0xa8a>
 800a1de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d100      	bne.n	800a1e6 <_strtod_l+0xa8a>
 800a1e4:	e59a      	b.n	8009d1c <_strtod_l+0x5c0>
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	4c54      	ldr	r4, [pc, #336]	@ (800a33c <_strtod_l+0xbe0>)
 800a1ea:	4d4d      	ldr	r5, [pc, #308]	@ (800a320 <_strtod_l+0xbc4>)
 800a1ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1ee:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a1f0:	2400      	movs	r4, #0
 800a1f2:	e7b2      	b.n	800a15a <_strtod_l+0x9fe>
 800a1f4:	2400      	movs	r4, #0
 800a1f6:	4d4b      	ldr	r5, [pc, #300]	@ (800a324 <_strtod_l+0xbc8>)
 800a1f8:	e7aa      	b.n	800a150 <_strtod_l+0x9f4>
 800a1fa:	0020      	movs	r0, r4
 800a1fc:	0029      	movs	r1, r5
 800a1fe:	4b49      	ldr	r3, [pc, #292]	@ (800a324 <_strtod_l+0xbc8>)
 800a200:	2200      	movs	r2, #0
 800a202:	f7f7 fe01 	bl	8001e08 <__aeabi_dmul>
 800a206:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a208:	0004      	movs	r4, r0
 800a20a:	000d      	movs	r5, r1
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d09f      	beq.n	800a150 <_strtod_l+0x9f4>
 800a210:	940a      	str	r4, [sp, #40]	@ 0x28
 800a212:	950b      	str	r5, [sp, #44]	@ 0x2c
 800a214:	e7a1      	b.n	800a15a <_strtod_l+0x9fe>
 800a216:	2300      	movs	r3, #0
 800a218:	4c41      	ldr	r4, [pc, #260]	@ (800a320 <_strtod_l+0xbc4>)
 800a21a:	0025      	movs	r5, r4
 800a21c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a21e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a220:	001c      	movs	r4, r3
 800a222:	e79a      	b.n	800a15a <_strtod_l+0x9fe>
 800a224:	23d4      	movs	r3, #212	@ 0xd4
 800a226:	049b      	lsls	r3, r3, #18
 800a228:	18cf      	adds	r7, r1, r3
 800a22a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a22c:	9710      	str	r7, [sp, #64]	@ 0x40
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d1c2      	bne.n	800a1b8 <_strtod_l+0xa5c>
 800a232:	4b3d      	ldr	r3, [pc, #244]	@ (800a328 <_strtod_l+0xbcc>)
 800a234:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a236:	403b      	ands	r3, r7
 800a238:	429a      	cmp	r2, r3
 800a23a:	d1bd      	bne.n	800a1b8 <_strtod_l+0xa5c>
 800a23c:	0020      	movs	r0, r4
 800a23e:	0029      	movs	r1, r5
 800a240:	f7f6 f96e 	bl	8000520 <__aeabi_d2lz>
 800a244:	f7f6 f9a6 	bl	8000594 <__aeabi_l2d>
 800a248:	0002      	movs	r2, r0
 800a24a:	000b      	movs	r3, r1
 800a24c:	0020      	movs	r0, r4
 800a24e:	0029      	movs	r1, r5
 800a250:	f7f8 f8c0 	bl	80023d4 <__aeabi_dsub>
 800a254:	033c      	lsls	r4, r7, #12
 800a256:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a258:	0b24      	lsrs	r4, r4, #12
 800a25a:	4334      	orrs	r4, r6
 800a25c:	900e      	str	r0, [sp, #56]	@ 0x38
 800a25e:	910f      	str	r1, [sp, #60]	@ 0x3c
 800a260:	4a37      	ldr	r2, [pc, #220]	@ (800a340 <_strtod_l+0xbe4>)
 800a262:	431c      	orrs	r4, r3
 800a264:	d052      	beq.n	800a30c <_strtod_l+0xbb0>
 800a266:	4b37      	ldr	r3, [pc, #220]	@ (800a344 <_strtod_l+0xbe8>)
 800a268:	f7f6 f8f4 	bl	8000454 <__aeabi_dcmplt>
 800a26c:	2800      	cmp	r0, #0
 800a26e:	d000      	beq.n	800a272 <_strtod_l+0xb16>
 800a270:	e4c1      	b.n	8009bf6 <_strtod_l+0x49a>
 800a272:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a274:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a276:	4a34      	ldr	r2, [pc, #208]	@ (800a348 <_strtod_l+0xbec>)
 800a278:	4b2a      	ldr	r3, [pc, #168]	@ (800a324 <_strtod_l+0xbc8>)
 800a27a:	f7f6 f8ff 	bl	800047c <__aeabi_dcmpgt>
 800a27e:	2800      	cmp	r0, #0
 800a280:	d09a      	beq.n	800a1b8 <_strtod_l+0xa5c>
 800a282:	e4b8      	b.n	8009bf6 <_strtod_l+0x49a>
 800a284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a286:	2b00      	cmp	r3, #0
 800a288:	d02a      	beq.n	800a2e0 <_strtod_l+0xb84>
 800a28a:	23d4      	movs	r3, #212	@ 0xd4
 800a28c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a28e:	04db      	lsls	r3, r3, #19
 800a290:	429a      	cmp	r2, r3
 800a292:	d825      	bhi.n	800a2e0 <_strtod_l+0xb84>
 800a294:	0020      	movs	r0, r4
 800a296:	0029      	movs	r1, r5
 800a298:	4a2c      	ldr	r2, [pc, #176]	@ (800a34c <_strtod_l+0xbf0>)
 800a29a:	4b2d      	ldr	r3, [pc, #180]	@ (800a350 <_strtod_l+0xbf4>)
 800a29c:	f7f6 f8e4 	bl	8000468 <__aeabi_dcmple>
 800a2a0:	2800      	cmp	r0, #0
 800a2a2:	d016      	beq.n	800a2d2 <_strtod_l+0xb76>
 800a2a4:	0020      	movs	r0, r4
 800a2a6:	0029      	movs	r1, r5
 800a2a8:	f7f6 f91c 	bl	80004e4 <__aeabi_d2uiz>
 800a2ac:	2800      	cmp	r0, #0
 800a2ae:	d100      	bne.n	800a2b2 <_strtod_l+0xb56>
 800a2b0:	3001      	adds	r0, #1
 800a2b2:	f7f8 fd25 	bl	8002d00 <__aeabi_ui2d>
 800a2b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a2b8:	0004      	movs	r4, r0
 800a2ba:	000d      	movs	r5, r1
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d122      	bne.n	800a306 <_strtod_l+0xbaa>
 800a2c0:	2380      	movs	r3, #128	@ 0x80
 800a2c2:	061b      	lsls	r3, r3, #24
 800a2c4:	18cb      	adds	r3, r1, r3
 800a2c6:	9018      	str	r0, [sp, #96]	@ 0x60
 800a2c8:	9319      	str	r3, [sp, #100]	@ 0x64
 800a2ca:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a2cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2ce:	9216      	str	r2, [sp, #88]	@ 0x58
 800a2d0:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a2d2:	22d6      	movs	r2, #214	@ 0xd6
 800a2d4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a2d6:	04d2      	lsls	r2, r2, #19
 800a2d8:	189b      	adds	r3, r3, r2
 800a2da:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a2dc:	1a9b      	subs	r3, r3, r2
 800a2de:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a2e0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a2e2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a2e4:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800a2e6:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800a2e8:	f7ff f8e6 	bl	80094b8 <__ulp>
 800a2ec:	0002      	movs	r2, r0
 800a2ee:	000b      	movs	r3, r1
 800a2f0:	0030      	movs	r0, r6
 800a2f2:	0039      	movs	r1, r7
 800a2f4:	f7f7 fd88 	bl	8001e08 <__aeabi_dmul>
 800a2f8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a2fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a2fc:	f7f6 fd84 	bl	8000e08 <__aeabi_dadd>
 800a300:	0006      	movs	r6, r0
 800a302:	000f      	movs	r7, r1
 800a304:	e791      	b.n	800a22a <_strtod_l+0xace>
 800a306:	9418      	str	r4, [sp, #96]	@ 0x60
 800a308:	9519      	str	r5, [sp, #100]	@ 0x64
 800a30a:	e7de      	b.n	800a2ca <_strtod_l+0xb6e>
 800a30c:	4b11      	ldr	r3, [pc, #68]	@ (800a354 <_strtod_l+0xbf8>)
 800a30e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a310:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a312:	f7f6 f89f 	bl	8000454 <__aeabi_dcmplt>
 800a316:	e7b2      	b.n	800a27e <_strtod_l+0xb22>
 800a318:	fff00000 	.word	0xfff00000
 800a31c:	000fffff 	.word	0x000fffff
 800a320:	3ff00000 	.word	0x3ff00000
 800a324:	3fe00000 	.word	0x3fe00000
 800a328:	7ff00000 	.word	0x7ff00000
 800a32c:	7fe00000 	.word	0x7fe00000
 800a330:	fcb00000 	.word	0xfcb00000
 800a334:	7c9fffff 	.word	0x7c9fffff
 800a338:	7fefffff 	.word	0x7fefffff
 800a33c:	bff00000 	.word	0xbff00000
 800a340:	94a03595 	.word	0x94a03595
 800a344:	3fdfffff 	.word	0x3fdfffff
 800a348:	35afe535 	.word	0x35afe535
 800a34c:	ffc00000 	.word	0xffc00000
 800a350:	41dfffff 	.word	0x41dfffff
 800a354:	3fcfffff 	.word	0x3fcfffff

0800a358 <_strtod_r>:
 800a358:	b510      	push	{r4, lr}
 800a35a:	4b02      	ldr	r3, [pc, #8]	@ (800a364 <_strtod_r+0xc>)
 800a35c:	f7ff f9fe 	bl	800975c <_strtod_l>
 800a360:	bd10      	pop	{r4, pc}
 800a362:	46c0      	nop			@ (mov r8, r8)
 800a364:	20000068 	.word	0x20000068

0800a368 <_strtol_l.isra.0>:
 800a368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a36a:	b085      	sub	sp, #20
 800a36c:	0017      	movs	r7, r2
 800a36e:	001e      	movs	r6, r3
 800a370:	9003      	str	r0, [sp, #12]
 800a372:	9101      	str	r1, [sp, #4]
 800a374:	2b24      	cmp	r3, #36	@ 0x24
 800a376:	d823      	bhi.n	800a3c0 <_strtol_l.isra.0+0x58>
 800a378:	000c      	movs	r4, r1
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d020      	beq.n	800a3c0 <_strtol_l.isra.0+0x58>
 800a37e:	4b3d      	ldr	r3, [pc, #244]	@ (800a474 <_strtol_l.isra.0+0x10c>)
 800a380:	2208      	movs	r2, #8
 800a382:	469c      	mov	ip, r3
 800a384:	0023      	movs	r3, r4
 800a386:	4661      	mov	r1, ip
 800a388:	781d      	ldrb	r5, [r3, #0]
 800a38a:	3401      	adds	r4, #1
 800a38c:	5d48      	ldrb	r0, [r1, r5]
 800a38e:	0001      	movs	r1, r0
 800a390:	4011      	ands	r1, r2
 800a392:	4210      	tst	r0, r2
 800a394:	d1f6      	bne.n	800a384 <_strtol_l.isra.0+0x1c>
 800a396:	2d2d      	cmp	r5, #45	@ 0x2d
 800a398:	d119      	bne.n	800a3ce <_strtol_l.isra.0+0x66>
 800a39a:	7825      	ldrb	r5, [r4, #0]
 800a39c:	1c9c      	adds	r4, r3, #2
 800a39e:	2301      	movs	r3, #1
 800a3a0:	9300      	str	r3, [sp, #0]
 800a3a2:	2210      	movs	r2, #16
 800a3a4:	0033      	movs	r3, r6
 800a3a6:	4393      	bics	r3, r2
 800a3a8:	d11d      	bne.n	800a3e6 <_strtol_l.isra.0+0x7e>
 800a3aa:	2d30      	cmp	r5, #48	@ 0x30
 800a3ac:	d115      	bne.n	800a3da <_strtol_l.isra.0+0x72>
 800a3ae:	2120      	movs	r1, #32
 800a3b0:	7823      	ldrb	r3, [r4, #0]
 800a3b2:	438b      	bics	r3, r1
 800a3b4:	2b58      	cmp	r3, #88	@ 0x58
 800a3b6:	d110      	bne.n	800a3da <_strtol_l.isra.0+0x72>
 800a3b8:	7865      	ldrb	r5, [r4, #1]
 800a3ba:	3402      	adds	r4, #2
 800a3bc:	2610      	movs	r6, #16
 800a3be:	e012      	b.n	800a3e6 <_strtol_l.isra.0+0x7e>
 800a3c0:	f7fd fd3a 	bl	8007e38 <__errno>
 800a3c4:	2316      	movs	r3, #22
 800a3c6:	6003      	str	r3, [r0, #0]
 800a3c8:	2000      	movs	r0, #0
 800a3ca:	b005      	add	sp, #20
 800a3cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3ce:	9100      	str	r1, [sp, #0]
 800a3d0:	2d2b      	cmp	r5, #43	@ 0x2b
 800a3d2:	d1e6      	bne.n	800a3a2 <_strtol_l.isra.0+0x3a>
 800a3d4:	7825      	ldrb	r5, [r4, #0]
 800a3d6:	1c9c      	adds	r4, r3, #2
 800a3d8:	e7e3      	b.n	800a3a2 <_strtol_l.isra.0+0x3a>
 800a3da:	2e00      	cmp	r6, #0
 800a3dc:	d1ee      	bne.n	800a3bc <_strtol_l.isra.0+0x54>
 800a3de:	360a      	adds	r6, #10
 800a3e0:	2d30      	cmp	r5, #48	@ 0x30
 800a3e2:	d100      	bne.n	800a3e6 <_strtol_l.isra.0+0x7e>
 800a3e4:	3e02      	subs	r6, #2
 800a3e6:	4a24      	ldr	r2, [pc, #144]	@ (800a478 <_strtol_l.isra.0+0x110>)
 800a3e8:	9b00      	ldr	r3, [sp, #0]
 800a3ea:	4694      	mov	ip, r2
 800a3ec:	4463      	add	r3, ip
 800a3ee:	0031      	movs	r1, r6
 800a3f0:	0018      	movs	r0, r3
 800a3f2:	9302      	str	r3, [sp, #8]
 800a3f4:	f7f5 ff28 	bl	8000248 <__aeabi_uidivmod>
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	4684      	mov	ip, r0
 800a3fc:	0010      	movs	r0, r2
 800a3fe:	002b      	movs	r3, r5
 800a400:	3b30      	subs	r3, #48	@ 0x30
 800a402:	2b09      	cmp	r3, #9
 800a404:	d811      	bhi.n	800a42a <_strtol_l.isra.0+0xc2>
 800a406:	001d      	movs	r5, r3
 800a408:	42ae      	cmp	r6, r5
 800a40a:	dd1d      	ble.n	800a448 <_strtol_l.isra.0+0xe0>
 800a40c:	1c53      	adds	r3, r2, #1
 800a40e:	d009      	beq.n	800a424 <_strtol_l.isra.0+0xbc>
 800a410:	2201      	movs	r2, #1
 800a412:	4252      	negs	r2, r2
 800a414:	4584      	cmp	ip, r0
 800a416:	d305      	bcc.n	800a424 <_strtol_l.isra.0+0xbc>
 800a418:	d101      	bne.n	800a41e <_strtol_l.isra.0+0xb6>
 800a41a:	42a9      	cmp	r1, r5
 800a41c:	db11      	blt.n	800a442 <_strtol_l.isra.0+0xda>
 800a41e:	2201      	movs	r2, #1
 800a420:	4370      	muls	r0, r6
 800a422:	1828      	adds	r0, r5, r0
 800a424:	7825      	ldrb	r5, [r4, #0]
 800a426:	3401      	adds	r4, #1
 800a428:	e7e9      	b.n	800a3fe <_strtol_l.isra.0+0x96>
 800a42a:	002b      	movs	r3, r5
 800a42c:	3b41      	subs	r3, #65	@ 0x41
 800a42e:	2b19      	cmp	r3, #25
 800a430:	d801      	bhi.n	800a436 <_strtol_l.isra.0+0xce>
 800a432:	3d37      	subs	r5, #55	@ 0x37
 800a434:	e7e8      	b.n	800a408 <_strtol_l.isra.0+0xa0>
 800a436:	002b      	movs	r3, r5
 800a438:	3b61      	subs	r3, #97	@ 0x61
 800a43a:	2b19      	cmp	r3, #25
 800a43c:	d804      	bhi.n	800a448 <_strtol_l.isra.0+0xe0>
 800a43e:	3d57      	subs	r5, #87	@ 0x57
 800a440:	e7e2      	b.n	800a408 <_strtol_l.isra.0+0xa0>
 800a442:	2201      	movs	r2, #1
 800a444:	4252      	negs	r2, r2
 800a446:	e7ed      	b.n	800a424 <_strtol_l.isra.0+0xbc>
 800a448:	1c53      	adds	r3, r2, #1
 800a44a:	d108      	bne.n	800a45e <_strtol_l.isra.0+0xf6>
 800a44c:	2322      	movs	r3, #34	@ 0x22
 800a44e:	9a03      	ldr	r2, [sp, #12]
 800a450:	9802      	ldr	r0, [sp, #8]
 800a452:	6013      	str	r3, [r2, #0]
 800a454:	2f00      	cmp	r7, #0
 800a456:	d0b8      	beq.n	800a3ca <_strtol_l.isra.0+0x62>
 800a458:	1e63      	subs	r3, r4, #1
 800a45a:	9301      	str	r3, [sp, #4]
 800a45c:	e007      	b.n	800a46e <_strtol_l.isra.0+0x106>
 800a45e:	9b00      	ldr	r3, [sp, #0]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d000      	beq.n	800a466 <_strtol_l.isra.0+0xfe>
 800a464:	4240      	negs	r0, r0
 800a466:	2f00      	cmp	r7, #0
 800a468:	d0af      	beq.n	800a3ca <_strtol_l.isra.0+0x62>
 800a46a:	2a00      	cmp	r2, #0
 800a46c:	d1f4      	bne.n	800a458 <_strtol_l.isra.0+0xf0>
 800a46e:	9b01      	ldr	r3, [sp, #4]
 800a470:	603b      	str	r3, [r7, #0]
 800a472:	e7aa      	b.n	800a3ca <_strtol_l.isra.0+0x62>
 800a474:	0800c3c1 	.word	0x0800c3c1
 800a478:	7fffffff 	.word	0x7fffffff

0800a47c <_strtol_r>:
 800a47c:	b510      	push	{r4, lr}
 800a47e:	f7ff ff73 	bl	800a368 <_strtol_l.isra.0>
 800a482:	bd10      	pop	{r4, pc}

0800a484 <__ssputs_r>:
 800a484:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a486:	688e      	ldr	r6, [r1, #8]
 800a488:	b085      	sub	sp, #20
 800a48a:	001f      	movs	r7, r3
 800a48c:	000c      	movs	r4, r1
 800a48e:	680b      	ldr	r3, [r1, #0]
 800a490:	9002      	str	r0, [sp, #8]
 800a492:	9203      	str	r2, [sp, #12]
 800a494:	42be      	cmp	r6, r7
 800a496:	d830      	bhi.n	800a4fa <__ssputs_r+0x76>
 800a498:	210c      	movs	r1, #12
 800a49a:	5e62      	ldrsh	r2, [r4, r1]
 800a49c:	2190      	movs	r1, #144	@ 0x90
 800a49e:	00c9      	lsls	r1, r1, #3
 800a4a0:	420a      	tst	r2, r1
 800a4a2:	d028      	beq.n	800a4f6 <__ssputs_r+0x72>
 800a4a4:	2003      	movs	r0, #3
 800a4a6:	6921      	ldr	r1, [r4, #16]
 800a4a8:	1a5b      	subs	r3, r3, r1
 800a4aa:	9301      	str	r3, [sp, #4]
 800a4ac:	6963      	ldr	r3, [r4, #20]
 800a4ae:	4343      	muls	r3, r0
 800a4b0:	9801      	ldr	r0, [sp, #4]
 800a4b2:	0fdd      	lsrs	r5, r3, #31
 800a4b4:	18ed      	adds	r5, r5, r3
 800a4b6:	1c7b      	adds	r3, r7, #1
 800a4b8:	181b      	adds	r3, r3, r0
 800a4ba:	106d      	asrs	r5, r5, #1
 800a4bc:	42ab      	cmp	r3, r5
 800a4be:	d900      	bls.n	800a4c2 <__ssputs_r+0x3e>
 800a4c0:	001d      	movs	r5, r3
 800a4c2:	0552      	lsls	r2, r2, #21
 800a4c4:	d528      	bpl.n	800a518 <__ssputs_r+0x94>
 800a4c6:	0029      	movs	r1, r5
 800a4c8:	9802      	ldr	r0, [sp, #8]
 800a4ca:	f7fe fbdd 	bl	8008c88 <_malloc_r>
 800a4ce:	1e06      	subs	r6, r0, #0
 800a4d0:	d02c      	beq.n	800a52c <__ssputs_r+0xa8>
 800a4d2:	9a01      	ldr	r2, [sp, #4]
 800a4d4:	6921      	ldr	r1, [r4, #16]
 800a4d6:	f000 fdb1 	bl	800b03c <memcpy>
 800a4da:	89a2      	ldrh	r2, [r4, #12]
 800a4dc:	4b18      	ldr	r3, [pc, #96]	@ (800a540 <__ssputs_r+0xbc>)
 800a4de:	401a      	ands	r2, r3
 800a4e0:	2380      	movs	r3, #128	@ 0x80
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	81a3      	strh	r3, [r4, #12]
 800a4e6:	9b01      	ldr	r3, [sp, #4]
 800a4e8:	6126      	str	r6, [r4, #16]
 800a4ea:	18f6      	adds	r6, r6, r3
 800a4ec:	6026      	str	r6, [r4, #0]
 800a4ee:	003e      	movs	r6, r7
 800a4f0:	6165      	str	r5, [r4, #20]
 800a4f2:	1aed      	subs	r5, r5, r3
 800a4f4:	60a5      	str	r5, [r4, #8]
 800a4f6:	42be      	cmp	r6, r7
 800a4f8:	d900      	bls.n	800a4fc <__ssputs_r+0x78>
 800a4fa:	003e      	movs	r6, r7
 800a4fc:	0032      	movs	r2, r6
 800a4fe:	9903      	ldr	r1, [sp, #12]
 800a500:	6820      	ldr	r0, [r4, #0]
 800a502:	f000 fd65 	bl	800afd0 <memmove>
 800a506:	2000      	movs	r0, #0
 800a508:	68a3      	ldr	r3, [r4, #8]
 800a50a:	1b9b      	subs	r3, r3, r6
 800a50c:	60a3      	str	r3, [r4, #8]
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	199b      	adds	r3, r3, r6
 800a512:	6023      	str	r3, [r4, #0]
 800a514:	b005      	add	sp, #20
 800a516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a518:	002a      	movs	r2, r5
 800a51a:	9802      	ldr	r0, [sp, #8]
 800a51c:	f001 f956 	bl	800b7cc <_realloc_r>
 800a520:	1e06      	subs	r6, r0, #0
 800a522:	d1e0      	bne.n	800a4e6 <__ssputs_r+0x62>
 800a524:	6921      	ldr	r1, [r4, #16]
 800a526:	9802      	ldr	r0, [sp, #8]
 800a528:	f7fe fb38 	bl	8008b9c <_free_r>
 800a52c:	230c      	movs	r3, #12
 800a52e:	2001      	movs	r0, #1
 800a530:	9a02      	ldr	r2, [sp, #8]
 800a532:	4240      	negs	r0, r0
 800a534:	6013      	str	r3, [r2, #0]
 800a536:	89a2      	ldrh	r2, [r4, #12]
 800a538:	3334      	adds	r3, #52	@ 0x34
 800a53a:	4313      	orrs	r3, r2
 800a53c:	81a3      	strh	r3, [r4, #12]
 800a53e:	e7e9      	b.n	800a514 <__ssputs_r+0x90>
 800a540:	fffffb7f 	.word	0xfffffb7f

0800a544 <_svfiprintf_r>:
 800a544:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a546:	b0a1      	sub	sp, #132	@ 0x84
 800a548:	9003      	str	r0, [sp, #12]
 800a54a:	001d      	movs	r5, r3
 800a54c:	898b      	ldrh	r3, [r1, #12]
 800a54e:	000f      	movs	r7, r1
 800a550:	0016      	movs	r6, r2
 800a552:	061b      	lsls	r3, r3, #24
 800a554:	d511      	bpl.n	800a57a <_svfiprintf_r+0x36>
 800a556:	690b      	ldr	r3, [r1, #16]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d10e      	bne.n	800a57a <_svfiprintf_r+0x36>
 800a55c:	2140      	movs	r1, #64	@ 0x40
 800a55e:	f7fe fb93 	bl	8008c88 <_malloc_r>
 800a562:	6038      	str	r0, [r7, #0]
 800a564:	6138      	str	r0, [r7, #16]
 800a566:	2800      	cmp	r0, #0
 800a568:	d105      	bne.n	800a576 <_svfiprintf_r+0x32>
 800a56a:	230c      	movs	r3, #12
 800a56c:	9a03      	ldr	r2, [sp, #12]
 800a56e:	6013      	str	r3, [r2, #0]
 800a570:	2001      	movs	r0, #1
 800a572:	4240      	negs	r0, r0
 800a574:	e0cf      	b.n	800a716 <_svfiprintf_r+0x1d2>
 800a576:	2340      	movs	r3, #64	@ 0x40
 800a578:	617b      	str	r3, [r7, #20]
 800a57a:	2300      	movs	r3, #0
 800a57c:	ac08      	add	r4, sp, #32
 800a57e:	6163      	str	r3, [r4, #20]
 800a580:	3320      	adds	r3, #32
 800a582:	7663      	strb	r3, [r4, #25]
 800a584:	3310      	adds	r3, #16
 800a586:	76a3      	strb	r3, [r4, #26]
 800a588:	9507      	str	r5, [sp, #28]
 800a58a:	0035      	movs	r5, r6
 800a58c:	782b      	ldrb	r3, [r5, #0]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d001      	beq.n	800a596 <_svfiprintf_r+0x52>
 800a592:	2b25      	cmp	r3, #37	@ 0x25
 800a594:	d148      	bne.n	800a628 <_svfiprintf_r+0xe4>
 800a596:	1bab      	subs	r3, r5, r6
 800a598:	9305      	str	r3, [sp, #20]
 800a59a:	42b5      	cmp	r5, r6
 800a59c:	d00b      	beq.n	800a5b6 <_svfiprintf_r+0x72>
 800a59e:	0032      	movs	r2, r6
 800a5a0:	0039      	movs	r1, r7
 800a5a2:	9803      	ldr	r0, [sp, #12]
 800a5a4:	f7ff ff6e 	bl	800a484 <__ssputs_r>
 800a5a8:	3001      	adds	r0, #1
 800a5aa:	d100      	bne.n	800a5ae <_svfiprintf_r+0x6a>
 800a5ac:	e0ae      	b.n	800a70c <_svfiprintf_r+0x1c8>
 800a5ae:	6963      	ldr	r3, [r4, #20]
 800a5b0:	9a05      	ldr	r2, [sp, #20]
 800a5b2:	189b      	adds	r3, r3, r2
 800a5b4:	6163      	str	r3, [r4, #20]
 800a5b6:	782b      	ldrb	r3, [r5, #0]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d100      	bne.n	800a5be <_svfiprintf_r+0x7a>
 800a5bc:	e0a6      	b.n	800a70c <_svfiprintf_r+0x1c8>
 800a5be:	2201      	movs	r2, #1
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	4252      	negs	r2, r2
 800a5c4:	6062      	str	r2, [r4, #4]
 800a5c6:	a904      	add	r1, sp, #16
 800a5c8:	3254      	adds	r2, #84	@ 0x54
 800a5ca:	1852      	adds	r2, r2, r1
 800a5cc:	1c6e      	adds	r6, r5, #1
 800a5ce:	6023      	str	r3, [r4, #0]
 800a5d0:	60e3      	str	r3, [r4, #12]
 800a5d2:	60a3      	str	r3, [r4, #8]
 800a5d4:	7013      	strb	r3, [r2, #0]
 800a5d6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a5d8:	4b54      	ldr	r3, [pc, #336]	@ (800a72c <_svfiprintf_r+0x1e8>)
 800a5da:	2205      	movs	r2, #5
 800a5dc:	0018      	movs	r0, r3
 800a5de:	7831      	ldrb	r1, [r6, #0]
 800a5e0:	9305      	str	r3, [sp, #20]
 800a5e2:	f7fd fc56 	bl	8007e92 <memchr>
 800a5e6:	1c75      	adds	r5, r6, #1
 800a5e8:	2800      	cmp	r0, #0
 800a5ea:	d11f      	bne.n	800a62c <_svfiprintf_r+0xe8>
 800a5ec:	6822      	ldr	r2, [r4, #0]
 800a5ee:	06d3      	lsls	r3, r2, #27
 800a5f0:	d504      	bpl.n	800a5fc <_svfiprintf_r+0xb8>
 800a5f2:	2353      	movs	r3, #83	@ 0x53
 800a5f4:	a904      	add	r1, sp, #16
 800a5f6:	185b      	adds	r3, r3, r1
 800a5f8:	2120      	movs	r1, #32
 800a5fa:	7019      	strb	r1, [r3, #0]
 800a5fc:	0713      	lsls	r3, r2, #28
 800a5fe:	d504      	bpl.n	800a60a <_svfiprintf_r+0xc6>
 800a600:	2353      	movs	r3, #83	@ 0x53
 800a602:	a904      	add	r1, sp, #16
 800a604:	185b      	adds	r3, r3, r1
 800a606:	212b      	movs	r1, #43	@ 0x2b
 800a608:	7019      	strb	r1, [r3, #0]
 800a60a:	7833      	ldrb	r3, [r6, #0]
 800a60c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a60e:	d016      	beq.n	800a63e <_svfiprintf_r+0xfa>
 800a610:	0035      	movs	r5, r6
 800a612:	2100      	movs	r1, #0
 800a614:	200a      	movs	r0, #10
 800a616:	68e3      	ldr	r3, [r4, #12]
 800a618:	782a      	ldrb	r2, [r5, #0]
 800a61a:	1c6e      	adds	r6, r5, #1
 800a61c:	3a30      	subs	r2, #48	@ 0x30
 800a61e:	2a09      	cmp	r2, #9
 800a620:	d950      	bls.n	800a6c4 <_svfiprintf_r+0x180>
 800a622:	2900      	cmp	r1, #0
 800a624:	d111      	bne.n	800a64a <_svfiprintf_r+0x106>
 800a626:	e017      	b.n	800a658 <_svfiprintf_r+0x114>
 800a628:	3501      	adds	r5, #1
 800a62a:	e7af      	b.n	800a58c <_svfiprintf_r+0x48>
 800a62c:	9b05      	ldr	r3, [sp, #20]
 800a62e:	6822      	ldr	r2, [r4, #0]
 800a630:	1ac0      	subs	r0, r0, r3
 800a632:	2301      	movs	r3, #1
 800a634:	4083      	lsls	r3, r0
 800a636:	4313      	orrs	r3, r2
 800a638:	002e      	movs	r6, r5
 800a63a:	6023      	str	r3, [r4, #0]
 800a63c:	e7cc      	b.n	800a5d8 <_svfiprintf_r+0x94>
 800a63e:	9b07      	ldr	r3, [sp, #28]
 800a640:	1d19      	adds	r1, r3, #4
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	9107      	str	r1, [sp, #28]
 800a646:	2b00      	cmp	r3, #0
 800a648:	db01      	blt.n	800a64e <_svfiprintf_r+0x10a>
 800a64a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a64c:	e004      	b.n	800a658 <_svfiprintf_r+0x114>
 800a64e:	425b      	negs	r3, r3
 800a650:	60e3      	str	r3, [r4, #12]
 800a652:	2302      	movs	r3, #2
 800a654:	4313      	orrs	r3, r2
 800a656:	6023      	str	r3, [r4, #0]
 800a658:	782b      	ldrb	r3, [r5, #0]
 800a65a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a65c:	d10c      	bne.n	800a678 <_svfiprintf_r+0x134>
 800a65e:	786b      	ldrb	r3, [r5, #1]
 800a660:	2b2a      	cmp	r3, #42	@ 0x2a
 800a662:	d134      	bne.n	800a6ce <_svfiprintf_r+0x18a>
 800a664:	9b07      	ldr	r3, [sp, #28]
 800a666:	3502      	adds	r5, #2
 800a668:	1d1a      	adds	r2, r3, #4
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	9207      	str	r2, [sp, #28]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	da01      	bge.n	800a676 <_svfiprintf_r+0x132>
 800a672:	2301      	movs	r3, #1
 800a674:	425b      	negs	r3, r3
 800a676:	9309      	str	r3, [sp, #36]	@ 0x24
 800a678:	4e2d      	ldr	r6, [pc, #180]	@ (800a730 <_svfiprintf_r+0x1ec>)
 800a67a:	2203      	movs	r2, #3
 800a67c:	0030      	movs	r0, r6
 800a67e:	7829      	ldrb	r1, [r5, #0]
 800a680:	f7fd fc07 	bl	8007e92 <memchr>
 800a684:	2800      	cmp	r0, #0
 800a686:	d006      	beq.n	800a696 <_svfiprintf_r+0x152>
 800a688:	2340      	movs	r3, #64	@ 0x40
 800a68a:	1b80      	subs	r0, r0, r6
 800a68c:	4083      	lsls	r3, r0
 800a68e:	6822      	ldr	r2, [r4, #0]
 800a690:	3501      	adds	r5, #1
 800a692:	4313      	orrs	r3, r2
 800a694:	6023      	str	r3, [r4, #0]
 800a696:	7829      	ldrb	r1, [r5, #0]
 800a698:	2206      	movs	r2, #6
 800a69a:	4826      	ldr	r0, [pc, #152]	@ (800a734 <_svfiprintf_r+0x1f0>)
 800a69c:	1c6e      	adds	r6, r5, #1
 800a69e:	7621      	strb	r1, [r4, #24]
 800a6a0:	f7fd fbf7 	bl	8007e92 <memchr>
 800a6a4:	2800      	cmp	r0, #0
 800a6a6:	d038      	beq.n	800a71a <_svfiprintf_r+0x1d6>
 800a6a8:	4b23      	ldr	r3, [pc, #140]	@ (800a738 <_svfiprintf_r+0x1f4>)
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d122      	bne.n	800a6f4 <_svfiprintf_r+0x1b0>
 800a6ae:	2207      	movs	r2, #7
 800a6b0:	9b07      	ldr	r3, [sp, #28]
 800a6b2:	3307      	adds	r3, #7
 800a6b4:	4393      	bics	r3, r2
 800a6b6:	3308      	adds	r3, #8
 800a6b8:	9307      	str	r3, [sp, #28]
 800a6ba:	6963      	ldr	r3, [r4, #20]
 800a6bc:	9a04      	ldr	r2, [sp, #16]
 800a6be:	189b      	adds	r3, r3, r2
 800a6c0:	6163      	str	r3, [r4, #20]
 800a6c2:	e762      	b.n	800a58a <_svfiprintf_r+0x46>
 800a6c4:	4343      	muls	r3, r0
 800a6c6:	0035      	movs	r5, r6
 800a6c8:	2101      	movs	r1, #1
 800a6ca:	189b      	adds	r3, r3, r2
 800a6cc:	e7a4      	b.n	800a618 <_svfiprintf_r+0xd4>
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	200a      	movs	r0, #10
 800a6d2:	0019      	movs	r1, r3
 800a6d4:	3501      	adds	r5, #1
 800a6d6:	6063      	str	r3, [r4, #4]
 800a6d8:	782a      	ldrb	r2, [r5, #0]
 800a6da:	1c6e      	adds	r6, r5, #1
 800a6dc:	3a30      	subs	r2, #48	@ 0x30
 800a6de:	2a09      	cmp	r2, #9
 800a6e0:	d903      	bls.n	800a6ea <_svfiprintf_r+0x1a6>
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d0c8      	beq.n	800a678 <_svfiprintf_r+0x134>
 800a6e6:	9109      	str	r1, [sp, #36]	@ 0x24
 800a6e8:	e7c6      	b.n	800a678 <_svfiprintf_r+0x134>
 800a6ea:	4341      	muls	r1, r0
 800a6ec:	0035      	movs	r5, r6
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	1889      	adds	r1, r1, r2
 800a6f2:	e7f1      	b.n	800a6d8 <_svfiprintf_r+0x194>
 800a6f4:	aa07      	add	r2, sp, #28
 800a6f6:	9200      	str	r2, [sp, #0]
 800a6f8:	0021      	movs	r1, r4
 800a6fa:	003a      	movs	r2, r7
 800a6fc:	4b0f      	ldr	r3, [pc, #60]	@ (800a73c <_svfiprintf_r+0x1f8>)
 800a6fe:	9803      	ldr	r0, [sp, #12]
 800a700:	f7fc fc1c 	bl	8006f3c <_printf_float>
 800a704:	9004      	str	r0, [sp, #16]
 800a706:	9b04      	ldr	r3, [sp, #16]
 800a708:	3301      	adds	r3, #1
 800a70a:	d1d6      	bne.n	800a6ba <_svfiprintf_r+0x176>
 800a70c:	89bb      	ldrh	r3, [r7, #12]
 800a70e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a710:	065b      	lsls	r3, r3, #25
 800a712:	d500      	bpl.n	800a716 <_svfiprintf_r+0x1d2>
 800a714:	e72c      	b.n	800a570 <_svfiprintf_r+0x2c>
 800a716:	b021      	add	sp, #132	@ 0x84
 800a718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a71a:	aa07      	add	r2, sp, #28
 800a71c:	9200      	str	r2, [sp, #0]
 800a71e:	0021      	movs	r1, r4
 800a720:	003a      	movs	r2, r7
 800a722:	4b06      	ldr	r3, [pc, #24]	@ (800a73c <_svfiprintf_r+0x1f8>)
 800a724:	9803      	ldr	r0, [sp, #12]
 800a726:	f7fc feb7 	bl	8007498 <_printf_i>
 800a72a:	e7eb      	b.n	800a704 <_svfiprintf_r+0x1c0>
 800a72c:	0800c19f 	.word	0x0800c19f
 800a730:	0800c1a5 	.word	0x0800c1a5
 800a734:	0800c1a9 	.word	0x0800c1a9
 800a738:	08006f3d 	.word	0x08006f3d
 800a73c:	0800a485 	.word	0x0800a485

0800a740 <_sungetc_r>:
 800a740:	b570      	push	{r4, r5, r6, lr}
 800a742:	0014      	movs	r4, r2
 800a744:	1c4b      	adds	r3, r1, #1
 800a746:	d103      	bne.n	800a750 <_sungetc_r+0x10>
 800a748:	2501      	movs	r5, #1
 800a74a:	426d      	negs	r5, r5
 800a74c:	0028      	movs	r0, r5
 800a74e:	bd70      	pop	{r4, r5, r6, pc}
 800a750:	8993      	ldrh	r3, [r2, #12]
 800a752:	2220      	movs	r2, #32
 800a754:	4393      	bics	r3, r2
 800a756:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800a758:	81a3      	strh	r3, [r4, #12]
 800a75a:	b2ce      	uxtb	r6, r1
 800a75c:	6863      	ldr	r3, [r4, #4]
 800a75e:	b2cd      	uxtb	r5, r1
 800a760:	2a00      	cmp	r2, #0
 800a762:	d010      	beq.n	800a786 <_sungetc_r+0x46>
 800a764:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a766:	429a      	cmp	r2, r3
 800a768:	dd07      	ble.n	800a77a <_sungetc_r+0x3a>
 800a76a:	6823      	ldr	r3, [r4, #0]
 800a76c:	3b01      	subs	r3, #1
 800a76e:	6023      	str	r3, [r4, #0]
 800a770:	701e      	strb	r6, [r3, #0]
 800a772:	6863      	ldr	r3, [r4, #4]
 800a774:	3301      	adds	r3, #1
 800a776:	6063      	str	r3, [r4, #4]
 800a778:	e7e8      	b.n	800a74c <_sungetc_r+0xc>
 800a77a:	0021      	movs	r1, r4
 800a77c:	f000 fbea 	bl	800af54 <__submore>
 800a780:	2800      	cmp	r0, #0
 800a782:	d0f2      	beq.n	800a76a <_sungetc_r+0x2a>
 800a784:	e7e0      	b.n	800a748 <_sungetc_r+0x8>
 800a786:	6921      	ldr	r1, [r4, #16]
 800a788:	6822      	ldr	r2, [r4, #0]
 800a78a:	2900      	cmp	r1, #0
 800a78c:	d007      	beq.n	800a79e <_sungetc_r+0x5e>
 800a78e:	4291      	cmp	r1, r2
 800a790:	d205      	bcs.n	800a79e <_sungetc_r+0x5e>
 800a792:	1e51      	subs	r1, r2, #1
 800a794:	7808      	ldrb	r0, [r1, #0]
 800a796:	42a8      	cmp	r0, r5
 800a798:	d101      	bne.n	800a79e <_sungetc_r+0x5e>
 800a79a:	6021      	str	r1, [r4, #0]
 800a79c:	e7ea      	b.n	800a774 <_sungetc_r+0x34>
 800a79e:	6423      	str	r3, [r4, #64]	@ 0x40
 800a7a0:	0023      	movs	r3, r4
 800a7a2:	3344      	adds	r3, #68	@ 0x44
 800a7a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7a6:	2303      	movs	r3, #3
 800a7a8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a7aa:	0023      	movs	r3, r4
 800a7ac:	3346      	adds	r3, #70	@ 0x46
 800a7ae:	63e2      	str	r2, [r4, #60]	@ 0x3c
 800a7b0:	701e      	strb	r6, [r3, #0]
 800a7b2:	6023      	str	r3, [r4, #0]
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e7de      	b.n	800a776 <_sungetc_r+0x36>

0800a7b8 <__ssrefill_r>:
 800a7b8:	b510      	push	{r4, lr}
 800a7ba:	000c      	movs	r4, r1
 800a7bc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a7be:	2900      	cmp	r1, #0
 800a7c0:	d00e      	beq.n	800a7e0 <__ssrefill_r+0x28>
 800a7c2:	0023      	movs	r3, r4
 800a7c4:	3344      	adds	r3, #68	@ 0x44
 800a7c6:	4299      	cmp	r1, r3
 800a7c8:	d001      	beq.n	800a7ce <__ssrefill_r+0x16>
 800a7ca:	f7fe f9e7 	bl	8008b9c <_free_r>
 800a7ce:	2000      	movs	r0, #0
 800a7d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a7d2:	6360      	str	r0, [r4, #52]	@ 0x34
 800a7d4:	6063      	str	r3, [r4, #4]
 800a7d6:	4283      	cmp	r3, r0
 800a7d8:	d002      	beq.n	800a7e0 <__ssrefill_r+0x28>
 800a7da:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a7dc:	6023      	str	r3, [r4, #0]
 800a7de:	bd10      	pop	{r4, pc}
 800a7e0:	6923      	ldr	r3, [r4, #16]
 800a7e2:	2001      	movs	r0, #1
 800a7e4:	6023      	str	r3, [r4, #0]
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	89a2      	ldrh	r2, [r4, #12]
 800a7ea:	6063      	str	r3, [r4, #4]
 800a7ec:	3320      	adds	r3, #32
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	81a3      	strh	r3, [r4, #12]
 800a7f2:	4240      	negs	r0, r0
 800a7f4:	e7f3      	b.n	800a7de <__ssrefill_r+0x26>
	...

0800a7f8 <__ssvfiscanf_r>:
 800a7f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7fa:	4cab      	ldr	r4, [pc, #684]	@ (800aaa8 <__ssvfiscanf_r+0x2b0>)
 800a7fc:	44a5      	add	sp, r4
 800a7fe:	000c      	movs	r4, r1
 800a800:	2100      	movs	r1, #0
 800a802:	9000      	str	r0, [sp, #0]
 800a804:	20be      	movs	r0, #190	@ 0xbe
 800a806:	9146      	str	r1, [sp, #280]	@ 0x118
 800a808:	9147      	str	r1, [sp, #284]	@ 0x11c
 800a80a:	a903      	add	r1, sp, #12
 800a80c:	9148      	str	r1, [sp, #288]	@ 0x120
 800a80e:	49a7      	ldr	r1, [pc, #668]	@ (800aaac <__ssvfiscanf_r+0x2b4>)
 800a810:	0040      	lsls	r0, r0, #1
 800a812:	ad43      	add	r5, sp, #268	@ 0x10c
 800a814:	5029      	str	r1, [r5, r0]
 800a816:	49a6      	ldr	r1, [pc, #664]	@ (800aab0 <__ssvfiscanf_r+0x2b8>)
 800a818:	3004      	adds	r0, #4
 800a81a:	ad43      	add	r5, sp, #268	@ 0x10c
 800a81c:	5029      	str	r1, [r5, r0]
 800a81e:	9302      	str	r3, [sp, #8]
 800a820:	7816      	ldrb	r6, [r2, #0]
 800a822:	2e00      	cmp	r6, #0
 800a824:	d100      	bne.n	800a828 <__ssvfiscanf_r+0x30>
 800a826:	e13c      	b.n	800aaa2 <__ssvfiscanf_r+0x2aa>
 800a828:	2308      	movs	r3, #8
 800a82a:	2008      	movs	r0, #8
 800a82c:	4da1      	ldr	r5, [pc, #644]	@ (800aab4 <__ssvfiscanf_r+0x2bc>)
 800a82e:	1c57      	adds	r7, r2, #1
 800a830:	5da9      	ldrb	r1, [r5, r6]
 800a832:	400b      	ands	r3, r1
 800a834:	4201      	tst	r1, r0
 800a836:	d01d      	beq.n	800a874 <__ssvfiscanf_r+0x7c>
 800a838:	0006      	movs	r6, r0
 800a83a:	6863      	ldr	r3, [r4, #4]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	dd0f      	ble.n	800a860 <__ssvfiscanf_r+0x68>
 800a840:	6823      	ldr	r3, [r4, #0]
 800a842:	781a      	ldrb	r2, [r3, #0]
 800a844:	5caa      	ldrb	r2, [r5, r2]
 800a846:	4232      	tst	r2, r6
 800a848:	d101      	bne.n	800a84e <__ssvfiscanf_r+0x56>
 800a84a:	003a      	movs	r2, r7
 800a84c:	e7e8      	b.n	800a820 <__ssvfiscanf_r+0x28>
 800a84e:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800a850:	3301      	adds	r3, #1
 800a852:	3201      	adds	r2, #1
 800a854:	9247      	str	r2, [sp, #284]	@ 0x11c
 800a856:	6862      	ldr	r2, [r4, #4]
 800a858:	6023      	str	r3, [r4, #0]
 800a85a:	3a01      	subs	r2, #1
 800a85c:	6062      	str	r2, [r4, #4]
 800a85e:	e7ec      	b.n	800a83a <__ssvfiscanf_r+0x42>
 800a860:	22c0      	movs	r2, #192	@ 0xc0
 800a862:	ab43      	add	r3, sp, #268	@ 0x10c
 800a864:	0052      	lsls	r2, r2, #1
 800a866:	0021      	movs	r1, r4
 800a868:	589b      	ldr	r3, [r3, r2]
 800a86a:	9800      	ldr	r0, [sp, #0]
 800a86c:	4798      	blx	r3
 800a86e:	2800      	cmp	r0, #0
 800a870:	d0e6      	beq.n	800a840 <__ssvfiscanf_r+0x48>
 800a872:	e7ea      	b.n	800a84a <__ssvfiscanf_r+0x52>
 800a874:	2e25      	cmp	r6, #37	@ 0x25
 800a876:	d162      	bne.n	800a93e <__ssvfiscanf_r+0x146>
 800a878:	9345      	str	r3, [sp, #276]	@ 0x114
 800a87a:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a87c:	7853      	ldrb	r3, [r2, #1]
 800a87e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a880:	d102      	bne.n	800a888 <__ssvfiscanf_r+0x90>
 800a882:	3b1a      	subs	r3, #26
 800a884:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a886:	1c97      	adds	r7, r2, #2
 800a888:	003d      	movs	r5, r7
 800a88a:	220a      	movs	r2, #10
 800a88c:	7829      	ldrb	r1, [r5, #0]
 800a88e:	1c6f      	adds	r7, r5, #1
 800a890:	000b      	movs	r3, r1
 800a892:	3b30      	subs	r3, #48	@ 0x30
 800a894:	2b09      	cmp	r3, #9
 800a896:	d91f      	bls.n	800a8d8 <__ssvfiscanf_r+0xe0>
 800a898:	4b87      	ldr	r3, [pc, #540]	@ (800aab8 <__ssvfiscanf_r+0x2c0>)
 800a89a:	2203      	movs	r2, #3
 800a89c:	0018      	movs	r0, r3
 800a89e:	9301      	str	r3, [sp, #4]
 800a8a0:	f7fd faf7 	bl	8007e92 <memchr>
 800a8a4:	2800      	cmp	r0, #0
 800a8a6:	d007      	beq.n	800a8b8 <__ssvfiscanf_r+0xc0>
 800a8a8:	9b01      	ldr	r3, [sp, #4]
 800a8aa:	003d      	movs	r5, r7
 800a8ac:	1ac0      	subs	r0, r0, r3
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	4083      	lsls	r3, r0
 800a8b2:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a8b8:	782b      	ldrb	r3, [r5, #0]
 800a8ba:	1c6f      	adds	r7, r5, #1
 800a8bc:	2b78      	cmp	r3, #120	@ 0x78
 800a8be:	d806      	bhi.n	800a8ce <__ssvfiscanf_r+0xd6>
 800a8c0:	2b57      	cmp	r3, #87	@ 0x57
 800a8c2:	d810      	bhi.n	800a8e6 <__ssvfiscanf_r+0xee>
 800a8c4:	2b25      	cmp	r3, #37	@ 0x25
 800a8c6:	d03a      	beq.n	800a93e <__ssvfiscanf_r+0x146>
 800a8c8:	d834      	bhi.n	800a934 <__ssvfiscanf_r+0x13c>
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d055      	beq.n	800a97a <__ssvfiscanf_r+0x182>
 800a8ce:	2303      	movs	r3, #3
 800a8d0:	9349      	str	r3, [sp, #292]	@ 0x124
 800a8d2:	3307      	adds	r3, #7
 800a8d4:	9344      	str	r3, [sp, #272]	@ 0x110
 800a8d6:	e069      	b.n	800a9ac <__ssvfiscanf_r+0x1b4>
 800a8d8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a8da:	003d      	movs	r5, r7
 800a8dc:	4353      	muls	r3, r2
 800a8de:	3b30      	subs	r3, #48	@ 0x30
 800a8e0:	185b      	adds	r3, r3, r1
 800a8e2:	9345      	str	r3, [sp, #276]	@ 0x114
 800a8e4:	e7d2      	b.n	800a88c <__ssvfiscanf_r+0x94>
 800a8e6:	0018      	movs	r0, r3
 800a8e8:	3858      	subs	r0, #88	@ 0x58
 800a8ea:	2820      	cmp	r0, #32
 800a8ec:	d8ef      	bhi.n	800a8ce <__ssvfiscanf_r+0xd6>
 800a8ee:	f7f5 fc1b 	bl	8000128 <__gnu_thumb1_case_shi>
 800a8f2:	004b      	.short	0x004b
 800a8f4:	ffeeffee 	.word	0xffeeffee
 800a8f8:	ffee007d 	.word	0xffee007d
 800a8fc:	ffeeffee 	.word	0xffeeffee
 800a900:	ffeeffee 	.word	0xffeeffee
 800a904:	ffeeffee 	.word	0xffeeffee
 800a908:	007b0088 	.word	0x007b0088
 800a90c:	00240024 	.word	0x00240024
 800a910:	ffee0024 	.word	0xffee0024
 800a914:	ffee0055 	.word	0xffee0055
 800a918:	ffeeffee 	.word	0xffeeffee
 800a91c:	0090ffee 	.word	0x0090ffee
 800a920:	00470059 	.word	0x00470059
 800a924:	ffeeffee 	.word	0xffeeffee
 800a928:	ffee008e 	.word	0xffee008e
 800a92c:	ffee007b 	.word	0xffee007b
 800a930:	004bffee 	.word	0x004bffee
 800a934:	3b45      	subs	r3, #69	@ 0x45
 800a936:	2b02      	cmp	r3, #2
 800a938:	d8c9      	bhi.n	800a8ce <__ssvfiscanf_r+0xd6>
 800a93a:	2305      	movs	r3, #5
 800a93c:	e035      	b.n	800a9aa <__ssvfiscanf_r+0x1b2>
 800a93e:	6863      	ldr	r3, [r4, #4]
 800a940:	2b00      	cmp	r3, #0
 800a942:	dd0d      	ble.n	800a960 <__ssvfiscanf_r+0x168>
 800a944:	6823      	ldr	r3, [r4, #0]
 800a946:	781a      	ldrb	r2, [r3, #0]
 800a948:	42b2      	cmp	r2, r6
 800a94a:	d000      	beq.n	800a94e <__ssvfiscanf_r+0x156>
 800a94c:	e0a9      	b.n	800aaa2 <__ssvfiscanf_r+0x2aa>
 800a94e:	3301      	adds	r3, #1
 800a950:	6862      	ldr	r2, [r4, #4]
 800a952:	6023      	str	r3, [r4, #0]
 800a954:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a956:	3a01      	subs	r2, #1
 800a958:	3301      	adds	r3, #1
 800a95a:	6062      	str	r2, [r4, #4]
 800a95c:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a95e:	e774      	b.n	800a84a <__ssvfiscanf_r+0x52>
 800a960:	23c0      	movs	r3, #192	@ 0xc0
 800a962:	aa43      	add	r2, sp, #268	@ 0x10c
 800a964:	005b      	lsls	r3, r3, #1
 800a966:	0021      	movs	r1, r4
 800a968:	58d3      	ldr	r3, [r2, r3]
 800a96a:	9800      	ldr	r0, [sp, #0]
 800a96c:	4798      	blx	r3
 800a96e:	2800      	cmp	r0, #0
 800a970:	d0e8      	beq.n	800a944 <__ssvfiscanf_r+0x14c>
 800a972:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800a974:	2800      	cmp	r0, #0
 800a976:	d000      	beq.n	800a97a <__ssvfiscanf_r+0x182>
 800a978:	e08b      	b.n	800aa92 <__ssvfiscanf_r+0x29a>
 800a97a:	2001      	movs	r0, #1
 800a97c:	4240      	negs	r0, r0
 800a97e:	e08c      	b.n	800aa9a <__ssvfiscanf_r+0x2a2>
 800a980:	2220      	movs	r2, #32
 800a982:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800a984:	430a      	orrs	r2, r1
 800a986:	9243      	str	r2, [sp, #268]	@ 0x10c
 800a988:	2280      	movs	r2, #128	@ 0x80
 800a98a:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800a98c:	0092      	lsls	r2, r2, #2
 800a98e:	430a      	orrs	r2, r1
 800a990:	9243      	str	r2, [sp, #268]	@ 0x10c
 800a992:	2210      	movs	r2, #16
 800a994:	9244      	str	r2, [sp, #272]	@ 0x110
 800a996:	2b6e      	cmp	r3, #110	@ 0x6e
 800a998:	d902      	bls.n	800a9a0 <__ssvfiscanf_r+0x1a8>
 800a99a:	e005      	b.n	800a9a8 <__ssvfiscanf_r+0x1b0>
 800a99c:	2300      	movs	r3, #0
 800a99e:	9344      	str	r3, [sp, #272]	@ 0x110
 800a9a0:	2303      	movs	r3, #3
 800a9a2:	e002      	b.n	800a9aa <__ssvfiscanf_r+0x1b2>
 800a9a4:	2308      	movs	r3, #8
 800a9a6:	9344      	str	r3, [sp, #272]	@ 0x110
 800a9a8:	2304      	movs	r3, #4
 800a9aa:	9349      	str	r3, [sp, #292]	@ 0x124
 800a9ac:	6863      	ldr	r3, [r4, #4]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	dd3e      	ble.n	800aa30 <__ssvfiscanf_r+0x238>
 800a9b2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a9b4:	065b      	lsls	r3, r3, #25
 800a9b6:	d408      	bmi.n	800a9ca <__ssvfiscanf_r+0x1d2>
 800a9b8:	26c0      	movs	r6, #192	@ 0xc0
 800a9ba:	2508      	movs	r5, #8
 800a9bc:	0076      	lsls	r6, r6, #1
 800a9be:	6823      	ldr	r3, [r4, #0]
 800a9c0:	493c      	ldr	r1, [pc, #240]	@ (800aab4 <__ssvfiscanf_r+0x2bc>)
 800a9c2:	781a      	ldrb	r2, [r3, #0]
 800a9c4:	5c8a      	ldrb	r2, [r1, r2]
 800a9c6:	422a      	tst	r2, r5
 800a9c8:	d13c      	bne.n	800aa44 <__ssvfiscanf_r+0x24c>
 800a9ca:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 800a9cc:	2b02      	cmp	r3, #2
 800a9ce:	dc4c      	bgt.n	800aa6a <__ssvfiscanf_r+0x272>
 800a9d0:	0022      	movs	r2, r4
 800a9d2:	9800      	ldr	r0, [sp, #0]
 800a9d4:	ab02      	add	r3, sp, #8
 800a9d6:	a943      	add	r1, sp, #268	@ 0x10c
 800a9d8:	f000 f872 	bl	800aac0 <_scanf_chars>
 800a9dc:	2801      	cmp	r0, #1
 800a9de:	d060      	beq.n	800aaa2 <__ssvfiscanf_r+0x2aa>
 800a9e0:	2802      	cmp	r0, #2
 800a9e2:	d000      	beq.n	800a9e6 <__ssvfiscanf_r+0x1ee>
 800a9e4:	e731      	b.n	800a84a <__ssvfiscanf_r+0x52>
 800a9e6:	e7c4      	b.n	800a972 <__ssvfiscanf_r+0x17a>
 800a9e8:	220a      	movs	r2, #10
 800a9ea:	e7d3      	b.n	800a994 <__ssvfiscanf_r+0x19c>
 800a9ec:	0039      	movs	r1, r7
 800a9ee:	a803      	add	r0, sp, #12
 800a9f0:	f000 fa77 	bl	800aee2 <__sccl>
 800a9f4:	2340      	movs	r3, #64	@ 0x40
 800a9f6:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800a9f8:	0007      	movs	r7, r0
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e7d3      	b.n	800a9aa <__ssvfiscanf_r+0x1b2>
 800aa02:	2340      	movs	r3, #64	@ 0x40
 800aa04:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800aa06:	4313      	orrs	r3, r2
 800aa08:	9343      	str	r3, [sp, #268]	@ 0x10c
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	e7cd      	b.n	800a9aa <__ssvfiscanf_r+0x1b2>
 800aa0e:	2302      	movs	r3, #2
 800aa10:	e7cb      	b.n	800a9aa <__ssvfiscanf_r+0x1b2>
 800aa12:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800aa14:	06d3      	lsls	r3, r2, #27
 800aa16:	d500      	bpl.n	800aa1a <__ssvfiscanf_r+0x222>
 800aa18:	e717      	b.n	800a84a <__ssvfiscanf_r+0x52>
 800aa1a:	9b02      	ldr	r3, [sp, #8]
 800aa1c:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 800aa1e:	1d18      	adds	r0, r3, #4
 800aa20:	9002      	str	r0, [sp, #8]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	07d5      	lsls	r5, r2, #31
 800aa26:	d501      	bpl.n	800aa2c <__ssvfiscanf_r+0x234>
 800aa28:	8019      	strh	r1, [r3, #0]
 800aa2a:	e70e      	b.n	800a84a <__ssvfiscanf_r+0x52>
 800aa2c:	6019      	str	r1, [r3, #0]
 800aa2e:	e70c      	b.n	800a84a <__ssvfiscanf_r+0x52>
 800aa30:	23c0      	movs	r3, #192	@ 0xc0
 800aa32:	aa43      	add	r2, sp, #268	@ 0x10c
 800aa34:	005b      	lsls	r3, r3, #1
 800aa36:	0021      	movs	r1, r4
 800aa38:	58d3      	ldr	r3, [r2, r3]
 800aa3a:	9800      	ldr	r0, [sp, #0]
 800aa3c:	4798      	blx	r3
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	d0b7      	beq.n	800a9b2 <__ssvfiscanf_r+0x1ba>
 800aa42:	e796      	b.n	800a972 <__ssvfiscanf_r+0x17a>
 800aa44:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800aa46:	3201      	adds	r2, #1
 800aa48:	9247      	str	r2, [sp, #284]	@ 0x11c
 800aa4a:	6862      	ldr	r2, [r4, #4]
 800aa4c:	3a01      	subs	r2, #1
 800aa4e:	6062      	str	r2, [r4, #4]
 800aa50:	2a00      	cmp	r2, #0
 800aa52:	dd02      	ble.n	800aa5a <__ssvfiscanf_r+0x262>
 800aa54:	3301      	adds	r3, #1
 800aa56:	6023      	str	r3, [r4, #0]
 800aa58:	e7b1      	b.n	800a9be <__ssvfiscanf_r+0x1c6>
 800aa5a:	ab43      	add	r3, sp, #268	@ 0x10c
 800aa5c:	0021      	movs	r1, r4
 800aa5e:	599b      	ldr	r3, [r3, r6]
 800aa60:	9800      	ldr	r0, [sp, #0]
 800aa62:	4798      	blx	r3
 800aa64:	2800      	cmp	r0, #0
 800aa66:	d0aa      	beq.n	800a9be <__ssvfiscanf_r+0x1c6>
 800aa68:	e783      	b.n	800a972 <__ssvfiscanf_r+0x17a>
 800aa6a:	2b04      	cmp	r3, #4
 800aa6c:	dc06      	bgt.n	800aa7c <__ssvfiscanf_r+0x284>
 800aa6e:	0022      	movs	r2, r4
 800aa70:	9800      	ldr	r0, [sp, #0]
 800aa72:	ab02      	add	r3, sp, #8
 800aa74:	a943      	add	r1, sp, #268	@ 0x10c
 800aa76:	f000 f883 	bl	800ab80 <_scanf_i>
 800aa7a:	e7af      	b.n	800a9dc <__ssvfiscanf_r+0x1e4>
 800aa7c:	4b0f      	ldr	r3, [pc, #60]	@ (800aabc <__ssvfiscanf_r+0x2c4>)
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d100      	bne.n	800aa84 <__ssvfiscanf_r+0x28c>
 800aa82:	e6e2      	b.n	800a84a <__ssvfiscanf_r+0x52>
 800aa84:	0022      	movs	r2, r4
 800aa86:	9800      	ldr	r0, [sp, #0]
 800aa88:	ab02      	add	r3, sp, #8
 800aa8a:	a943      	add	r1, sp, #268	@ 0x10c
 800aa8c:	f7fc fe10 	bl	80076b0 <_scanf_float>
 800aa90:	e7a4      	b.n	800a9dc <__ssvfiscanf_r+0x1e4>
 800aa92:	89a3      	ldrh	r3, [r4, #12]
 800aa94:	065b      	lsls	r3, r3, #25
 800aa96:	d500      	bpl.n	800aa9a <__ssvfiscanf_r+0x2a2>
 800aa98:	e76f      	b.n	800a97a <__ssvfiscanf_r+0x182>
 800aa9a:	23a5      	movs	r3, #165	@ 0xa5
 800aa9c:	009b      	lsls	r3, r3, #2
 800aa9e:	449d      	add	sp, r3
 800aaa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aaa2:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800aaa4:	e7f9      	b.n	800aa9a <__ssvfiscanf_r+0x2a2>
 800aaa6:	46c0      	nop			@ (mov r8, r8)
 800aaa8:	fffffd6c 	.word	0xfffffd6c
 800aaac:	0800a741 	.word	0x0800a741
 800aab0:	0800a7b9 	.word	0x0800a7b9
 800aab4:	0800c3c1 	.word	0x0800c3c1
 800aab8:	0800c1a5 	.word	0x0800c1a5
 800aabc:	080076b1 	.word	0x080076b1

0800aac0 <_scanf_chars>:
 800aac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aac2:	0015      	movs	r5, r2
 800aac4:	688a      	ldr	r2, [r1, #8]
 800aac6:	000c      	movs	r4, r1
 800aac8:	9001      	str	r0, [sp, #4]
 800aaca:	2a00      	cmp	r2, #0
 800aacc:	d104      	bne.n	800aad8 <_scanf_chars+0x18>
 800aace:	698a      	ldr	r2, [r1, #24]
 800aad0:	2a00      	cmp	r2, #0
 800aad2:	d117      	bne.n	800ab04 <_scanf_chars+0x44>
 800aad4:	3201      	adds	r2, #1
 800aad6:	60a2      	str	r2, [r4, #8]
 800aad8:	6822      	ldr	r2, [r4, #0]
 800aada:	06d2      	lsls	r2, r2, #27
 800aadc:	d403      	bmi.n	800aae6 <_scanf_chars+0x26>
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	1d11      	adds	r1, r2, #4
 800aae2:	6019      	str	r1, [r3, #0]
 800aae4:	6817      	ldr	r7, [r2, #0]
 800aae6:	2600      	movs	r6, #0
 800aae8:	69a0      	ldr	r0, [r4, #24]
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d016      	beq.n	800ab1c <_scanf_chars+0x5c>
 800aaee:	2801      	cmp	r0, #1
 800aaf0:	d10b      	bne.n	800ab0a <_scanf_chars+0x4a>
 800aaf2:	682b      	ldr	r3, [r5, #0]
 800aaf4:	6962      	ldr	r2, [r4, #20]
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	5cd3      	ldrb	r3, [r2, r3]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d10e      	bne.n	800ab1c <_scanf_chars+0x5c>
 800aafe:	2e00      	cmp	r6, #0
 800ab00:	d03b      	beq.n	800ab7a <_scanf_chars+0xba>
 800ab02:	e029      	b.n	800ab58 <_scanf_chars+0x98>
 800ab04:	2201      	movs	r2, #1
 800ab06:	4252      	negs	r2, r2
 800ab08:	e7e5      	b.n	800aad6 <_scanf_chars+0x16>
 800ab0a:	2802      	cmp	r0, #2
 800ab0c:	d124      	bne.n	800ab58 <_scanf_chars+0x98>
 800ab0e:	682b      	ldr	r3, [r5, #0]
 800ab10:	4a1a      	ldr	r2, [pc, #104]	@ (800ab7c <_scanf_chars+0xbc>)
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	5cd3      	ldrb	r3, [r2, r3]
 800ab16:	2208      	movs	r2, #8
 800ab18:	4213      	tst	r3, r2
 800ab1a:	d11d      	bne.n	800ab58 <_scanf_chars+0x98>
 800ab1c:	2210      	movs	r2, #16
 800ab1e:	6823      	ldr	r3, [r4, #0]
 800ab20:	3601      	adds	r6, #1
 800ab22:	4213      	tst	r3, r2
 800ab24:	d103      	bne.n	800ab2e <_scanf_chars+0x6e>
 800ab26:	682b      	ldr	r3, [r5, #0]
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	703b      	strb	r3, [r7, #0]
 800ab2c:	3701      	adds	r7, #1
 800ab2e:	682a      	ldr	r2, [r5, #0]
 800ab30:	686b      	ldr	r3, [r5, #4]
 800ab32:	3201      	adds	r2, #1
 800ab34:	602a      	str	r2, [r5, #0]
 800ab36:	68a2      	ldr	r2, [r4, #8]
 800ab38:	3b01      	subs	r3, #1
 800ab3a:	3a01      	subs	r2, #1
 800ab3c:	606b      	str	r3, [r5, #4]
 800ab3e:	60a2      	str	r2, [r4, #8]
 800ab40:	2a00      	cmp	r2, #0
 800ab42:	d009      	beq.n	800ab58 <_scanf_chars+0x98>
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	dccf      	bgt.n	800aae8 <_scanf_chars+0x28>
 800ab48:	23c0      	movs	r3, #192	@ 0xc0
 800ab4a:	005b      	lsls	r3, r3, #1
 800ab4c:	0029      	movs	r1, r5
 800ab4e:	58e3      	ldr	r3, [r4, r3]
 800ab50:	9801      	ldr	r0, [sp, #4]
 800ab52:	4798      	blx	r3
 800ab54:	2800      	cmp	r0, #0
 800ab56:	d0c7      	beq.n	800aae8 <_scanf_chars+0x28>
 800ab58:	6822      	ldr	r2, [r4, #0]
 800ab5a:	2310      	movs	r3, #16
 800ab5c:	0011      	movs	r1, r2
 800ab5e:	4019      	ands	r1, r3
 800ab60:	421a      	tst	r2, r3
 800ab62:	d106      	bne.n	800ab72 <_scanf_chars+0xb2>
 800ab64:	68e3      	ldr	r3, [r4, #12]
 800ab66:	3301      	adds	r3, #1
 800ab68:	60e3      	str	r3, [r4, #12]
 800ab6a:	69a3      	ldr	r3, [r4, #24]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d000      	beq.n	800ab72 <_scanf_chars+0xb2>
 800ab70:	7039      	strb	r1, [r7, #0]
 800ab72:	2000      	movs	r0, #0
 800ab74:	6923      	ldr	r3, [r4, #16]
 800ab76:	199b      	adds	r3, r3, r6
 800ab78:	6123      	str	r3, [r4, #16]
 800ab7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ab7c:	0800c3c1 	.word	0x0800c3c1

0800ab80 <_scanf_i>:
 800ab80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab82:	b08b      	sub	sp, #44	@ 0x2c
 800ab84:	9301      	str	r3, [sp, #4]
 800ab86:	4b78      	ldr	r3, [pc, #480]	@ (800ad68 <_scanf_i+0x1e8>)
 800ab88:	0016      	movs	r6, r2
 800ab8a:	9004      	str	r0, [sp, #16]
 800ab8c:	aa07      	add	r2, sp, #28
 800ab8e:	cba1      	ldmia	r3!, {r0, r5, r7}
 800ab90:	c2a1      	stmia	r2!, {r0, r5, r7}
 800ab92:	4a76      	ldr	r2, [pc, #472]	@ (800ad6c <_scanf_i+0x1ec>)
 800ab94:	698b      	ldr	r3, [r1, #24]
 800ab96:	000c      	movs	r4, r1
 800ab98:	9205      	str	r2, [sp, #20]
 800ab9a:	2b03      	cmp	r3, #3
 800ab9c:	d101      	bne.n	800aba2 <_scanf_i+0x22>
 800ab9e:	4b74      	ldr	r3, [pc, #464]	@ (800ad70 <_scanf_i+0x1f0>)
 800aba0:	9305      	str	r3, [sp, #20]
 800aba2:	22ae      	movs	r2, #174	@ 0xae
 800aba4:	2000      	movs	r0, #0
 800aba6:	68a3      	ldr	r3, [r4, #8]
 800aba8:	0052      	lsls	r2, r2, #1
 800abaa:	1e59      	subs	r1, r3, #1
 800abac:	9003      	str	r0, [sp, #12]
 800abae:	4291      	cmp	r1, r2
 800abb0:	d905      	bls.n	800abbe <_scanf_i+0x3e>
 800abb2:	3b5e      	subs	r3, #94	@ 0x5e
 800abb4:	3bff      	subs	r3, #255	@ 0xff
 800abb6:	9303      	str	r3, [sp, #12]
 800abb8:	235e      	movs	r3, #94	@ 0x5e
 800abba:	33ff      	adds	r3, #255	@ 0xff
 800abbc:	60a3      	str	r3, [r4, #8]
 800abbe:	0023      	movs	r3, r4
 800abc0:	331c      	adds	r3, #28
 800abc2:	9300      	str	r3, [sp, #0]
 800abc4:	23d0      	movs	r3, #208	@ 0xd0
 800abc6:	2700      	movs	r7, #0
 800abc8:	6822      	ldr	r2, [r4, #0]
 800abca:	011b      	lsls	r3, r3, #4
 800abcc:	4313      	orrs	r3, r2
 800abce:	6023      	str	r3, [r4, #0]
 800abd0:	9b00      	ldr	r3, [sp, #0]
 800abd2:	9302      	str	r3, [sp, #8]
 800abd4:	6833      	ldr	r3, [r6, #0]
 800abd6:	a807      	add	r0, sp, #28
 800abd8:	7819      	ldrb	r1, [r3, #0]
 800abda:	00bb      	lsls	r3, r7, #2
 800abdc:	2202      	movs	r2, #2
 800abde:	5818      	ldr	r0, [r3, r0]
 800abe0:	f7fd f957 	bl	8007e92 <memchr>
 800abe4:	2800      	cmp	r0, #0
 800abe6:	d029      	beq.n	800ac3c <_scanf_i+0xbc>
 800abe8:	2f01      	cmp	r7, #1
 800abea:	d15e      	bne.n	800acaa <_scanf_i+0x12a>
 800abec:	6863      	ldr	r3, [r4, #4]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d106      	bne.n	800ac00 <_scanf_i+0x80>
 800abf2:	3308      	adds	r3, #8
 800abf4:	6822      	ldr	r2, [r4, #0]
 800abf6:	6063      	str	r3, [r4, #4]
 800abf8:	33f9      	adds	r3, #249	@ 0xf9
 800abfa:	33ff      	adds	r3, #255	@ 0xff
 800abfc:	4313      	orrs	r3, r2
 800abfe:	6023      	str	r3, [r4, #0]
 800ac00:	6823      	ldr	r3, [r4, #0]
 800ac02:	4a5c      	ldr	r2, [pc, #368]	@ (800ad74 <_scanf_i+0x1f4>)
 800ac04:	4013      	ands	r3, r2
 800ac06:	6023      	str	r3, [r4, #0]
 800ac08:	68a3      	ldr	r3, [r4, #8]
 800ac0a:	1e5a      	subs	r2, r3, #1
 800ac0c:	60a2      	str	r2, [r4, #8]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d014      	beq.n	800ac3c <_scanf_i+0xbc>
 800ac12:	6833      	ldr	r3, [r6, #0]
 800ac14:	1c5a      	adds	r2, r3, #1
 800ac16:	6032      	str	r2, [r6, #0]
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	9a02      	ldr	r2, [sp, #8]
 800ac1c:	7013      	strb	r3, [r2, #0]
 800ac1e:	6873      	ldr	r3, [r6, #4]
 800ac20:	1c55      	adds	r5, r2, #1
 800ac22:	3b01      	subs	r3, #1
 800ac24:	6073      	str	r3, [r6, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	dc07      	bgt.n	800ac3a <_scanf_i+0xba>
 800ac2a:	23c0      	movs	r3, #192	@ 0xc0
 800ac2c:	005b      	lsls	r3, r3, #1
 800ac2e:	0031      	movs	r1, r6
 800ac30:	58e3      	ldr	r3, [r4, r3]
 800ac32:	9804      	ldr	r0, [sp, #16]
 800ac34:	4798      	blx	r3
 800ac36:	2800      	cmp	r0, #0
 800ac38:	d17e      	bne.n	800ad38 <_scanf_i+0x1b8>
 800ac3a:	9502      	str	r5, [sp, #8]
 800ac3c:	3701      	adds	r7, #1
 800ac3e:	2f03      	cmp	r7, #3
 800ac40:	d1c8      	bne.n	800abd4 <_scanf_i+0x54>
 800ac42:	6863      	ldr	r3, [r4, #4]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d101      	bne.n	800ac4c <_scanf_i+0xcc>
 800ac48:	330a      	adds	r3, #10
 800ac4a:	6063      	str	r3, [r4, #4]
 800ac4c:	2700      	movs	r7, #0
 800ac4e:	6863      	ldr	r3, [r4, #4]
 800ac50:	4949      	ldr	r1, [pc, #292]	@ (800ad78 <_scanf_i+0x1f8>)
 800ac52:	6960      	ldr	r0, [r4, #20]
 800ac54:	1ac9      	subs	r1, r1, r3
 800ac56:	f000 f944 	bl	800aee2 <__sccl>
 800ac5a:	9d02      	ldr	r5, [sp, #8]
 800ac5c:	68a3      	ldr	r3, [r4, #8]
 800ac5e:	6820      	ldr	r0, [r4, #0]
 800ac60:	9302      	str	r3, [sp, #8]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d03f      	beq.n	800ace6 <_scanf_i+0x166>
 800ac66:	6831      	ldr	r1, [r6, #0]
 800ac68:	6963      	ldr	r3, [r4, #20]
 800ac6a:	780a      	ldrb	r2, [r1, #0]
 800ac6c:	5c9b      	ldrb	r3, [r3, r2]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d039      	beq.n	800ace6 <_scanf_i+0x166>
 800ac72:	2a30      	cmp	r2, #48	@ 0x30
 800ac74:	d128      	bne.n	800acc8 <_scanf_i+0x148>
 800ac76:	2380      	movs	r3, #128	@ 0x80
 800ac78:	011b      	lsls	r3, r3, #4
 800ac7a:	4218      	tst	r0, r3
 800ac7c:	d024      	beq.n	800acc8 <_scanf_i+0x148>
 800ac7e:	9b03      	ldr	r3, [sp, #12]
 800ac80:	3701      	adds	r7, #1
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d005      	beq.n	800ac92 <_scanf_i+0x112>
 800ac86:	001a      	movs	r2, r3
 800ac88:	9b02      	ldr	r3, [sp, #8]
 800ac8a:	3a01      	subs	r2, #1
 800ac8c:	3301      	adds	r3, #1
 800ac8e:	9203      	str	r2, [sp, #12]
 800ac90:	60a3      	str	r3, [r4, #8]
 800ac92:	6873      	ldr	r3, [r6, #4]
 800ac94:	3b01      	subs	r3, #1
 800ac96:	6073      	str	r3, [r6, #4]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	dd1c      	ble.n	800acd6 <_scanf_i+0x156>
 800ac9c:	6833      	ldr	r3, [r6, #0]
 800ac9e:	3301      	adds	r3, #1
 800aca0:	6033      	str	r3, [r6, #0]
 800aca2:	68a3      	ldr	r3, [r4, #8]
 800aca4:	3b01      	subs	r3, #1
 800aca6:	60a3      	str	r3, [r4, #8]
 800aca8:	e7d8      	b.n	800ac5c <_scanf_i+0xdc>
 800acaa:	2f02      	cmp	r7, #2
 800acac:	d1ac      	bne.n	800ac08 <_scanf_i+0x88>
 800acae:	23c0      	movs	r3, #192	@ 0xc0
 800acb0:	2180      	movs	r1, #128	@ 0x80
 800acb2:	6822      	ldr	r2, [r4, #0]
 800acb4:	00db      	lsls	r3, r3, #3
 800acb6:	4013      	ands	r3, r2
 800acb8:	0089      	lsls	r1, r1, #2
 800acba:	428b      	cmp	r3, r1
 800acbc:	d1c1      	bne.n	800ac42 <_scanf_i+0xc2>
 800acbe:	2310      	movs	r3, #16
 800acc0:	6063      	str	r3, [r4, #4]
 800acc2:	33f0      	adds	r3, #240	@ 0xf0
 800acc4:	4313      	orrs	r3, r2
 800acc6:	e79e      	b.n	800ac06 <_scanf_i+0x86>
 800acc8:	4b2c      	ldr	r3, [pc, #176]	@ (800ad7c <_scanf_i+0x1fc>)
 800acca:	4003      	ands	r3, r0
 800accc:	6023      	str	r3, [r4, #0]
 800acce:	780b      	ldrb	r3, [r1, #0]
 800acd0:	702b      	strb	r3, [r5, #0]
 800acd2:	3501      	adds	r5, #1
 800acd4:	e7dd      	b.n	800ac92 <_scanf_i+0x112>
 800acd6:	23c0      	movs	r3, #192	@ 0xc0
 800acd8:	005b      	lsls	r3, r3, #1
 800acda:	0031      	movs	r1, r6
 800acdc:	58e3      	ldr	r3, [r4, r3]
 800acde:	9804      	ldr	r0, [sp, #16]
 800ace0:	4798      	blx	r3
 800ace2:	2800      	cmp	r0, #0
 800ace4:	d0dd      	beq.n	800aca2 <_scanf_i+0x122>
 800ace6:	6823      	ldr	r3, [r4, #0]
 800ace8:	05db      	lsls	r3, r3, #23
 800acea:	d50e      	bpl.n	800ad0a <_scanf_i+0x18a>
 800acec:	9b00      	ldr	r3, [sp, #0]
 800acee:	429d      	cmp	r5, r3
 800acf0:	d907      	bls.n	800ad02 <_scanf_i+0x182>
 800acf2:	23be      	movs	r3, #190	@ 0xbe
 800acf4:	3d01      	subs	r5, #1
 800acf6:	005b      	lsls	r3, r3, #1
 800acf8:	0032      	movs	r2, r6
 800acfa:	7829      	ldrb	r1, [r5, #0]
 800acfc:	58e3      	ldr	r3, [r4, r3]
 800acfe:	9804      	ldr	r0, [sp, #16]
 800ad00:	4798      	blx	r3
 800ad02:	9b00      	ldr	r3, [sp, #0]
 800ad04:	2001      	movs	r0, #1
 800ad06:	429d      	cmp	r5, r3
 800ad08:	d029      	beq.n	800ad5e <_scanf_i+0x1de>
 800ad0a:	6821      	ldr	r1, [r4, #0]
 800ad0c:	2310      	movs	r3, #16
 800ad0e:	000a      	movs	r2, r1
 800ad10:	401a      	ands	r2, r3
 800ad12:	4219      	tst	r1, r3
 800ad14:	d11c      	bne.n	800ad50 <_scanf_i+0x1d0>
 800ad16:	702a      	strb	r2, [r5, #0]
 800ad18:	6863      	ldr	r3, [r4, #4]
 800ad1a:	9900      	ldr	r1, [sp, #0]
 800ad1c:	9804      	ldr	r0, [sp, #16]
 800ad1e:	9e05      	ldr	r6, [sp, #20]
 800ad20:	47b0      	blx	r6
 800ad22:	9b01      	ldr	r3, [sp, #4]
 800ad24:	6822      	ldr	r2, [r4, #0]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	0691      	lsls	r1, r2, #26
 800ad2a:	d507      	bpl.n	800ad3c <_scanf_i+0x1bc>
 800ad2c:	9901      	ldr	r1, [sp, #4]
 800ad2e:	1d1a      	adds	r2, r3, #4
 800ad30:	600a      	str	r2, [r1, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	6018      	str	r0, [r3, #0]
 800ad36:	e008      	b.n	800ad4a <_scanf_i+0x1ca>
 800ad38:	2700      	movs	r7, #0
 800ad3a:	e7d4      	b.n	800ace6 <_scanf_i+0x166>
 800ad3c:	1d19      	adds	r1, r3, #4
 800ad3e:	07d6      	lsls	r6, r2, #31
 800ad40:	d50f      	bpl.n	800ad62 <_scanf_i+0x1e2>
 800ad42:	9a01      	ldr	r2, [sp, #4]
 800ad44:	6011      	str	r1, [r2, #0]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	8018      	strh	r0, [r3, #0]
 800ad4a:	68e3      	ldr	r3, [r4, #12]
 800ad4c:	3301      	adds	r3, #1
 800ad4e:	60e3      	str	r3, [r4, #12]
 800ad50:	2000      	movs	r0, #0
 800ad52:	9b00      	ldr	r3, [sp, #0]
 800ad54:	1aed      	subs	r5, r5, r3
 800ad56:	6923      	ldr	r3, [r4, #16]
 800ad58:	19ed      	adds	r5, r5, r7
 800ad5a:	195b      	adds	r3, r3, r5
 800ad5c:	6123      	str	r3, [r4, #16]
 800ad5e:	b00b      	add	sp, #44	@ 0x2c
 800ad60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad62:	9a01      	ldr	r2, [sp, #4]
 800ad64:	6011      	str	r1, [r2, #0]
 800ad66:	e7e4      	b.n	800ad32 <_scanf_i+0x1b2>
 800ad68:	0800bf30 	.word	0x0800bf30
 800ad6c:	0800b931 	.word	0x0800b931
 800ad70:	0800a47d 	.word	0x0800a47d
 800ad74:	fffffaff 	.word	0xfffffaff
 800ad78:	0800c1c0 	.word	0x0800c1c0
 800ad7c:	fffff6ff 	.word	0xfffff6ff

0800ad80 <__sflush_r>:
 800ad80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad82:	220c      	movs	r2, #12
 800ad84:	5e8b      	ldrsh	r3, [r1, r2]
 800ad86:	0005      	movs	r5, r0
 800ad88:	000c      	movs	r4, r1
 800ad8a:	071a      	lsls	r2, r3, #28
 800ad8c:	d456      	bmi.n	800ae3c <__sflush_r+0xbc>
 800ad8e:	684a      	ldr	r2, [r1, #4]
 800ad90:	2a00      	cmp	r2, #0
 800ad92:	dc02      	bgt.n	800ad9a <__sflush_r+0x1a>
 800ad94:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800ad96:	2a00      	cmp	r2, #0
 800ad98:	dd4e      	ble.n	800ae38 <__sflush_r+0xb8>
 800ad9a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800ad9c:	2f00      	cmp	r7, #0
 800ad9e:	d04b      	beq.n	800ae38 <__sflush_r+0xb8>
 800ada0:	2200      	movs	r2, #0
 800ada2:	2080      	movs	r0, #128	@ 0x80
 800ada4:	682e      	ldr	r6, [r5, #0]
 800ada6:	602a      	str	r2, [r5, #0]
 800ada8:	001a      	movs	r2, r3
 800adaa:	0140      	lsls	r0, r0, #5
 800adac:	6a21      	ldr	r1, [r4, #32]
 800adae:	4002      	ands	r2, r0
 800adb0:	4203      	tst	r3, r0
 800adb2:	d033      	beq.n	800ae1c <__sflush_r+0x9c>
 800adb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800adb6:	89a3      	ldrh	r3, [r4, #12]
 800adb8:	075b      	lsls	r3, r3, #29
 800adba:	d506      	bpl.n	800adca <__sflush_r+0x4a>
 800adbc:	6863      	ldr	r3, [r4, #4]
 800adbe:	1ad2      	subs	r2, r2, r3
 800adc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d001      	beq.n	800adca <__sflush_r+0x4a>
 800adc6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800adc8:	1ad2      	subs	r2, r2, r3
 800adca:	2300      	movs	r3, #0
 800adcc:	0028      	movs	r0, r5
 800adce:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800add0:	6a21      	ldr	r1, [r4, #32]
 800add2:	47b8      	blx	r7
 800add4:	89a2      	ldrh	r2, [r4, #12]
 800add6:	1c43      	adds	r3, r0, #1
 800add8:	d106      	bne.n	800ade8 <__sflush_r+0x68>
 800adda:	6829      	ldr	r1, [r5, #0]
 800addc:	291d      	cmp	r1, #29
 800adde:	d846      	bhi.n	800ae6e <__sflush_r+0xee>
 800ade0:	4b29      	ldr	r3, [pc, #164]	@ (800ae88 <__sflush_r+0x108>)
 800ade2:	40cb      	lsrs	r3, r1
 800ade4:	07db      	lsls	r3, r3, #31
 800ade6:	d542      	bpl.n	800ae6e <__sflush_r+0xee>
 800ade8:	2300      	movs	r3, #0
 800adea:	6063      	str	r3, [r4, #4]
 800adec:	6923      	ldr	r3, [r4, #16]
 800adee:	6023      	str	r3, [r4, #0]
 800adf0:	04d2      	lsls	r2, r2, #19
 800adf2:	d505      	bpl.n	800ae00 <__sflush_r+0x80>
 800adf4:	1c43      	adds	r3, r0, #1
 800adf6:	d102      	bne.n	800adfe <__sflush_r+0x7e>
 800adf8:	682b      	ldr	r3, [r5, #0]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d100      	bne.n	800ae00 <__sflush_r+0x80>
 800adfe:	6560      	str	r0, [r4, #84]	@ 0x54
 800ae00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae02:	602e      	str	r6, [r5, #0]
 800ae04:	2900      	cmp	r1, #0
 800ae06:	d017      	beq.n	800ae38 <__sflush_r+0xb8>
 800ae08:	0023      	movs	r3, r4
 800ae0a:	3344      	adds	r3, #68	@ 0x44
 800ae0c:	4299      	cmp	r1, r3
 800ae0e:	d002      	beq.n	800ae16 <__sflush_r+0x96>
 800ae10:	0028      	movs	r0, r5
 800ae12:	f7fd fec3 	bl	8008b9c <_free_r>
 800ae16:	2300      	movs	r3, #0
 800ae18:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae1a:	e00d      	b.n	800ae38 <__sflush_r+0xb8>
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	0028      	movs	r0, r5
 800ae20:	47b8      	blx	r7
 800ae22:	0002      	movs	r2, r0
 800ae24:	1c43      	adds	r3, r0, #1
 800ae26:	d1c6      	bne.n	800adb6 <__sflush_r+0x36>
 800ae28:	682b      	ldr	r3, [r5, #0]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d0c3      	beq.n	800adb6 <__sflush_r+0x36>
 800ae2e:	2b1d      	cmp	r3, #29
 800ae30:	d001      	beq.n	800ae36 <__sflush_r+0xb6>
 800ae32:	2b16      	cmp	r3, #22
 800ae34:	d11a      	bne.n	800ae6c <__sflush_r+0xec>
 800ae36:	602e      	str	r6, [r5, #0]
 800ae38:	2000      	movs	r0, #0
 800ae3a:	e01e      	b.n	800ae7a <__sflush_r+0xfa>
 800ae3c:	690e      	ldr	r6, [r1, #16]
 800ae3e:	2e00      	cmp	r6, #0
 800ae40:	d0fa      	beq.n	800ae38 <__sflush_r+0xb8>
 800ae42:	680f      	ldr	r7, [r1, #0]
 800ae44:	600e      	str	r6, [r1, #0]
 800ae46:	1bba      	subs	r2, r7, r6
 800ae48:	9201      	str	r2, [sp, #4]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	079b      	lsls	r3, r3, #30
 800ae4e:	d100      	bne.n	800ae52 <__sflush_r+0xd2>
 800ae50:	694a      	ldr	r2, [r1, #20]
 800ae52:	60a2      	str	r2, [r4, #8]
 800ae54:	9b01      	ldr	r3, [sp, #4]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	ddee      	ble.n	800ae38 <__sflush_r+0xb8>
 800ae5a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ae5c:	0032      	movs	r2, r6
 800ae5e:	001f      	movs	r7, r3
 800ae60:	0028      	movs	r0, r5
 800ae62:	9b01      	ldr	r3, [sp, #4]
 800ae64:	6a21      	ldr	r1, [r4, #32]
 800ae66:	47b8      	blx	r7
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	dc07      	bgt.n	800ae7c <__sflush_r+0xfc>
 800ae6c:	89a2      	ldrh	r2, [r4, #12]
 800ae6e:	2340      	movs	r3, #64	@ 0x40
 800ae70:	2001      	movs	r0, #1
 800ae72:	4313      	orrs	r3, r2
 800ae74:	b21b      	sxth	r3, r3
 800ae76:	81a3      	strh	r3, [r4, #12]
 800ae78:	4240      	negs	r0, r0
 800ae7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae7c:	9b01      	ldr	r3, [sp, #4]
 800ae7e:	1836      	adds	r6, r6, r0
 800ae80:	1a1b      	subs	r3, r3, r0
 800ae82:	9301      	str	r3, [sp, #4]
 800ae84:	e7e6      	b.n	800ae54 <__sflush_r+0xd4>
 800ae86:	46c0      	nop			@ (mov r8, r8)
 800ae88:	20400001 	.word	0x20400001

0800ae8c <_fflush_r>:
 800ae8c:	690b      	ldr	r3, [r1, #16]
 800ae8e:	b570      	push	{r4, r5, r6, lr}
 800ae90:	0005      	movs	r5, r0
 800ae92:	000c      	movs	r4, r1
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d102      	bne.n	800ae9e <_fflush_r+0x12>
 800ae98:	2500      	movs	r5, #0
 800ae9a:	0028      	movs	r0, r5
 800ae9c:	bd70      	pop	{r4, r5, r6, pc}
 800ae9e:	2800      	cmp	r0, #0
 800aea0:	d004      	beq.n	800aeac <_fflush_r+0x20>
 800aea2:	6a03      	ldr	r3, [r0, #32]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d101      	bne.n	800aeac <_fflush_r+0x20>
 800aea8:	f7fc fe9e 	bl	8007be8 <__sinit>
 800aeac:	220c      	movs	r2, #12
 800aeae:	5ea3      	ldrsh	r3, [r4, r2]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d0f1      	beq.n	800ae98 <_fflush_r+0xc>
 800aeb4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aeb6:	07d2      	lsls	r2, r2, #31
 800aeb8:	d404      	bmi.n	800aec4 <_fflush_r+0x38>
 800aeba:	059b      	lsls	r3, r3, #22
 800aebc:	d402      	bmi.n	800aec4 <_fflush_r+0x38>
 800aebe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aec0:	f7fc ffe5 	bl	8007e8e <__retarget_lock_acquire_recursive>
 800aec4:	0028      	movs	r0, r5
 800aec6:	0021      	movs	r1, r4
 800aec8:	f7ff ff5a 	bl	800ad80 <__sflush_r>
 800aecc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aece:	0005      	movs	r5, r0
 800aed0:	07db      	lsls	r3, r3, #31
 800aed2:	d4e2      	bmi.n	800ae9a <_fflush_r+0xe>
 800aed4:	89a3      	ldrh	r3, [r4, #12]
 800aed6:	059b      	lsls	r3, r3, #22
 800aed8:	d4df      	bmi.n	800ae9a <_fflush_r+0xe>
 800aeda:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aedc:	f7fc ffd8 	bl	8007e90 <__retarget_lock_release_recursive>
 800aee0:	e7db      	b.n	800ae9a <_fflush_r+0xe>

0800aee2 <__sccl>:
 800aee2:	b570      	push	{r4, r5, r6, lr}
 800aee4:	780b      	ldrb	r3, [r1, #0]
 800aee6:	0004      	movs	r4, r0
 800aee8:	2b5e      	cmp	r3, #94	@ 0x5e
 800aeea:	d019      	beq.n	800af20 <__sccl+0x3e>
 800aeec:	1c4d      	adds	r5, r1, #1
 800aeee:	2100      	movs	r1, #0
 800aef0:	0022      	movs	r2, r4
 800aef2:	1c60      	adds	r0, r4, #1
 800aef4:	30ff      	adds	r0, #255	@ 0xff
 800aef6:	7011      	strb	r1, [r2, #0]
 800aef8:	3201      	adds	r2, #1
 800aefa:	4282      	cmp	r2, r0
 800aefc:	d1fb      	bne.n	800aef6 <__sccl+0x14>
 800aefe:	1e68      	subs	r0, r5, #1
 800af00:	2b00      	cmp	r3, #0
 800af02:	d026      	beq.n	800af52 <__sccl+0x70>
 800af04:	2601      	movs	r6, #1
 800af06:	404e      	eors	r6, r1
 800af08:	0028      	movs	r0, r5
 800af0a:	54e6      	strb	r6, [r4, r3]
 800af0c:	7801      	ldrb	r1, [r0, #0]
 800af0e:	1c45      	adds	r5, r0, #1
 800af10:	292d      	cmp	r1, #45	@ 0x2d
 800af12:	d009      	beq.n	800af28 <__sccl+0x46>
 800af14:	295d      	cmp	r1, #93	@ 0x5d
 800af16:	d01b      	beq.n	800af50 <__sccl+0x6e>
 800af18:	2900      	cmp	r1, #0
 800af1a:	d01a      	beq.n	800af52 <__sccl+0x70>
 800af1c:	000b      	movs	r3, r1
 800af1e:	e7f3      	b.n	800af08 <__sccl+0x26>
 800af20:	784b      	ldrb	r3, [r1, #1]
 800af22:	1c8d      	adds	r5, r1, #2
 800af24:	2101      	movs	r1, #1
 800af26:	e7e3      	b.n	800aef0 <__sccl+0xe>
 800af28:	7842      	ldrb	r2, [r0, #1]
 800af2a:	2a5d      	cmp	r2, #93	@ 0x5d
 800af2c:	d0f6      	beq.n	800af1c <__sccl+0x3a>
 800af2e:	4293      	cmp	r3, r2
 800af30:	dcf4      	bgt.n	800af1c <__sccl+0x3a>
 800af32:	0019      	movs	r1, r3
 800af34:	3002      	adds	r0, #2
 800af36:	3101      	adds	r1, #1
 800af38:	5466      	strb	r6, [r4, r1]
 800af3a:	428a      	cmp	r2, r1
 800af3c:	dcfb      	bgt.n	800af36 <__sccl+0x54>
 800af3e:	1c59      	adds	r1, r3, #1
 800af40:	4293      	cmp	r3, r2
 800af42:	db02      	blt.n	800af4a <__sccl+0x68>
 800af44:	2200      	movs	r2, #0
 800af46:	188b      	adds	r3, r1, r2
 800af48:	e7e0      	b.n	800af0c <__sccl+0x2a>
 800af4a:	1ad2      	subs	r2, r2, r3
 800af4c:	3a01      	subs	r2, #1
 800af4e:	e7fa      	b.n	800af46 <__sccl+0x64>
 800af50:	0028      	movs	r0, r5
 800af52:	bd70      	pop	{r4, r5, r6, pc}

0800af54 <__submore>:
 800af54:	000b      	movs	r3, r1
 800af56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af58:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 800af5a:	3344      	adds	r3, #68	@ 0x44
 800af5c:	000c      	movs	r4, r1
 800af5e:	429d      	cmp	r5, r3
 800af60:	d11c      	bne.n	800af9c <__submore+0x48>
 800af62:	2680      	movs	r6, #128	@ 0x80
 800af64:	00f6      	lsls	r6, r6, #3
 800af66:	0031      	movs	r1, r6
 800af68:	f7fd fe8e 	bl	8008c88 <_malloc_r>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	d102      	bne.n	800af76 <__submore+0x22>
 800af70:	2001      	movs	r0, #1
 800af72:	4240      	negs	r0, r0
 800af74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800af76:	0023      	movs	r3, r4
 800af78:	6360      	str	r0, [r4, #52]	@ 0x34
 800af7a:	63a6      	str	r6, [r4, #56]	@ 0x38
 800af7c:	3346      	adds	r3, #70	@ 0x46
 800af7e:	781a      	ldrb	r2, [r3, #0]
 800af80:	4b10      	ldr	r3, [pc, #64]	@ (800afc4 <__submore+0x70>)
 800af82:	54c2      	strb	r2, [r0, r3]
 800af84:	0023      	movs	r3, r4
 800af86:	3345      	adds	r3, #69	@ 0x45
 800af88:	781a      	ldrb	r2, [r3, #0]
 800af8a:	4b0f      	ldr	r3, [pc, #60]	@ (800afc8 <__submore+0x74>)
 800af8c:	54c2      	strb	r2, [r0, r3]
 800af8e:	782a      	ldrb	r2, [r5, #0]
 800af90:	4b0e      	ldr	r3, [pc, #56]	@ (800afcc <__submore+0x78>)
 800af92:	54c2      	strb	r2, [r0, r3]
 800af94:	18c0      	adds	r0, r0, r3
 800af96:	6020      	str	r0, [r4, #0]
 800af98:	2000      	movs	r0, #0
 800af9a:	e7eb      	b.n	800af74 <__submore+0x20>
 800af9c:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 800af9e:	0029      	movs	r1, r5
 800afa0:	0073      	lsls	r3, r6, #1
 800afa2:	001a      	movs	r2, r3
 800afa4:	9301      	str	r3, [sp, #4]
 800afa6:	f000 fc11 	bl	800b7cc <_realloc_r>
 800afaa:	1e05      	subs	r5, r0, #0
 800afac:	d0e0      	beq.n	800af70 <__submore+0x1c>
 800afae:	1987      	adds	r7, r0, r6
 800afb0:	0001      	movs	r1, r0
 800afb2:	0032      	movs	r2, r6
 800afb4:	0038      	movs	r0, r7
 800afb6:	f000 f841 	bl	800b03c <memcpy>
 800afba:	9b01      	ldr	r3, [sp, #4]
 800afbc:	6027      	str	r7, [r4, #0]
 800afbe:	6365      	str	r5, [r4, #52]	@ 0x34
 800afc0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800afc2:	e7e9      	b.n	800af98 <__submore+0x44>
 800afc4:	000003ff 	.word	0x000003ff
 800afc8:	000003fe 	.word	0x000003fe
 800afcc:	000003fd 	.word	0x000003fd

0800afd0 <memmove>:
 800afd0:	b510      	push	{r4, lr}
 800afd2:	4288      	cmp	r0, r1
 800afd4:	d902      	bls.n	800afdc <memmove+0xc>
 800afd6:	188b      	adds	r3, r1, r2
 800afd8:	4298      	cmp	r0, r3
 800afda:	d308      	bcc.n	800afee <memmove+0x1e>
 800afdc:	2300      	movs	r3, #0
 800afde:	429a      	cmp	r2, r3
 800afe0:	d007      	beq.n	800aff2 <memmove+0x22>
 800afe2:	5ccc      	ldrb	r4, [r1, r3]
 800afe4:	54c4      	strb	r4, [r0, r3]
 800afe6:	3301      	adds	r3, #1
 800afe8:	e7f9      	b.n	800afde <memmove+0xe>
 800afea:	5c8b      	ldrb	r3, [r1, r2]
 800afec:	5483      	strb	r3, [r0, r2]
 800afee:	3a01      	subs	r2, #1
 800aff0:	d2fb      	bcs.n	800afea <memmove+0x1a>
 800aff2:	bd10      	pop	{r4, pc}

0800aff4 <strncmp>:
 800aff4:	b530      	push	{r4, r5, lr}
 800aff6:	0005      	movs	r5, r0
 800aff8:	1e10      	subs	r0, r2, #0
 800affa:	d00b      	beq.n	800b014 <strncmp+0x20>
 800affc:	2400      	movs	r4, #0
 800affe:	3a01      	subs	r2, #1
 800b000:	5d2b      	ldrb	r3, [r5, r4]
 800b002:	5d08      	ldrb	r0, [r1, r4]
 800b004:	4283      	cmp	r3, r0
 800b006:	d104      	bne.n	800b012 <strncmp+0x1e>
 800b008:	4294      	cmp	r4, r2
 800b00a:	d002      	beq.n	800b012 <strncmp+0x1e>
 800b00c:	3401      	adds	r4, #1
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d1f6      	bne.n	800b000 <strncmp+0xc>
 800b012:	1a18      	subs	r0, r3, r0
 800b014:	bd30      	pop	{r4, r5, pc}
	...

0800b018 <_sbrk_r>:
 800b018:	2300      	movs	r3, #0
 800b01a:	b570      	push	{r4, r5, r6, lr}
 800b01c:	4d06      	ldr	r5, [pc, #24]	@ (800b038 <_sbrk_r+0x20>)
 800b01e:	0004      	movs	r4, r0
 800b020:	0008      	movs	r0, r1
 800b022:	602b      	str	r3, [r5, #0]
 800b024:	f7f8 fbcc 	bl	80037c0 <_sbrk>
 800b028:	1c43      	adds	r3, r0, #1
 800b02a:	d103      	bne.n	800b034 <_sbrk_r+0x1c>
 800b02c:	682b      	ldr	r3, [r5, #0]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d000      	beq.n	800b034 <_sbrk_r+0x1c>
 800b032:	6023      	str	r3, [r4, #0]
 800b034:	bd70      	pop	{r4, r5, r6, pc}
 800b036:	46c0      	nop			@ (mov r8, r8)
 800b038:	20000514 	.word	0x20000514

0800b03c <memcpy>:
 800b03c:	2300      	movs	r3, #0
 800b03e:	b510      	push	{r4, lr}
 800b040:	429a      	cmp	r2, r3
 800b042:	d100      	bne.n	800b046 <memcpy+0xa>
 800b044:	bd10      	pop	{r4, pc}
 800b046:	5ccc      	ldrb	r4, [r1, r3]
 800b048:	54c4      	strb	r4, [r0, r3]
 800b04a:	3301      	adds	r3, #1
 800b04c:	e7f8      	b.n	800b040 <memcpy+0x4>
	...

0800b050 <nan>:
 800b050:	2000      	movs	r0, #0
 800b052:	4901      	ldr	r1, [pc, #4]	@ (800b058 <nan+0x8>)
 800b054:	4770      	bx	lr
 800b056:	46c0      	nop			@ (mov r8, r8)
 800b058:	7ff80000 	.word	0x7ff80000

0800b05c <__assert_func>:
 800b05c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b05e:	0014      	movs	r4, r2
 800b060:	001a      	movs	r2, r3
 800b062:	4b09      	ldr	r3, [pc, #36]	@ (800b088 <__assert_func+0x2c>)
 800b064:	0005      	movs	r5, r0
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	000e      	movs	r6, r1
 800b06a:	68d8      	ldr	r0, [r3, #12]
 800b06c:	4b07      	ldr	r3, [pc, #28]	@ (800b08c <__assert_func+0x30>)
 800b06e:	2c00      	cmp	r4, #0
 800b070:	d101      	bne.n	800b076 <__assert_func+0x1a>
 800b072:	4b07      	ldr	r3, [pc, #28]	@ (800b090 <__assert_func+0x34>)
 800b074:	001c      	movs	r4, r3
 800b076:	4907      	ldr	r1, [pc, #28]	@ (800b094 <__assert_func+0x38>)
 800b078:	9301      	str	r3, [sp, #4]
 800b07a:	9402      	str	r4, [sp, #8]
 800b07c:	002b      	movs	r3, r5
 800b07e:	9600      	str	r6, [sp, #0]
 800b080:	f000 fc68 	bl	800b954 <fiprintf>
 800b084:	f000 fc76 	bl	800b974 <abort>
 800b088:	20000018 	.word	0x20000018
 800b08c:	0800c1d3 	.word	0x0800c1d3
 800b090:	0800c20e 	.word	0x0800c20e
 800b094:	0800c1e0 	.word	0x0800c1e0

0800b098 <_calloc_r>:
 800b098:	b570      	push	{r4, r5, r6, lr}
 800b09a:	0c0b      	lsrs	r3, r1, #16
 800b09c:	0c15      	lsrs	r5, r2, #16
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d11e      	bne.n	800b0e0 <_calloc_r+0x48>
 800b0a2:	2d00      	cmp	r5, #0
 800b0a4:	d10c      	bne.n	800b0c0 <_calloc_r+0x28>
 800b0a6:	b289      	uxth	r1, r1
 800b0a8:	b294      	uxth	r4, r2
 800b0aa:	434c      	muls	r4, r1
 800b0ac:	0021      	movs	r1, r4
 800b0ae:	f7fd fdeb 	bl	8008c88 <_malloc_r>
 800b0b2:	1e05      	subs	r5, r0, #0
 800b0b4:	d01b      	beq.n	800b0ee <_calloc_r+0x56>
 800b0b6:	0022      	movs	r2, r4
 800b0b8:	2100      	movs	r1, #0
 800b0ba:	f7fc fe63 	bl	8007d84 <memset>
 800b0be:	e016      	b.n	800b0ee <_calloc_r+0x56>
 800b0c0:	1c2b      	adds	r3, r5, #0
 800b0c2:	1c0c      	adds	r4, r1, #0
 800b0c4:	b289      	uxth	r1, r1
 800b0c6:	b292      	uxth	r2, r2
 800b0c8:	434a      	muls	r2, r1
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	b2a1      	uxth	r1, r4
 800b0ce:	4359      	muls	r1, r3
 800b0d0:	0c14      	lsrs	r4, r2, #16
 800b0d2:	190c      	adds	r4, r1, r4
 800b0d4:	0c23      	lsrs	r3, r4, #16
 800b0d6:	d107      	bne.n	800b0e8 <_calloc_r+0x50>
 800b0d8:	0424      	lsls	r4, r4, #16
 800b0da:	b292      	uxth	r2, r2
 800b0dc:	4314      	orrs	r4, r2
 800b0de:	e7e5      	b.n	800b0ac <_calloc_r+0x14>
 800b0e0:	2d00      	cmp	r5, #0
 800b0e2:	d101      	bne.n	800b0e8 <_calloc_r+0x50>
 800b0e4:	1c14      	adds	r4, r2, #0
 800b0e6:	e7ed      	b.n	800b0c4 <_calloc_r+0x2c>
 800b0e8:	230c      	movs	r3, #12
 800b0ea:	2500      	movs	r5, #0
 800b0ec:	6003      	str	r3, [r0, #0]
 800b0ee:	0028      	movs	r0, r5
 800b0f0:	bd70      	pop	{r4, r5, r6, pc}

0800b0f2 <rshift>:
 800b0f2:	0002      	movs	r2, r0
 800b0f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0f6:	6904      	ldr	r4, [r0, #16]
 800b0f8:	b085      	sub	sp, #20
 800b0fa:	3214      	adds	r2, #20
 800b0fc:	114b      	asrs	r3, r1, #5
 800b0fe:	0016      	movs	r6, r2
 800b100:	9302      	str	r3, [sp, #8]
 800b102:	429c      	cmp	r4, r3
 800b104:	dd31      	ble.n	800b16a <rshift+0x78>
 800b106:	261f      	movs	r6, #31
 800b108:	000f      	movs	r7, r1
 800b10a:	009b      	lsls	r3, r3, #2
 800b10c:	00a5      	lsls	r5, r4, #2
 800b10e:	18d3      	adds	r3, r2, r3
 800b110:	4037      	ands	r7, r6
 800b112:	1955      	adds	r5, r2, r5
 800b114:	9300      	str	r3, [sp, #0]
 800b116:	9701      	str	r7, [sp, #4]
 800b118:	4231      	tst	r1, r6
 800b11a:	d10d      	bne.n	800b138 <rshift+0x46>
 800b11c:	0016      	movs	r6, r2
 800b11e:	0019      	movs	r1, r3
 800b120:	428d      	cmp	r5, r1
 800b122:	d836      	bhi.n	800b192 <rshift+0xa0>
 800b124:	9b00      	ldr	r3, [sp, #0]
 800b126:	2600      	movs	r6, #0
 800b128:	3b03      	subs	r3, #3
 800b12a:	429d      	cmp	r5, r3
 800b12c:	d302      	bcc.n	800b134 <rshift+0x42>
 800b12e:	9b02      	ldr	r3, [sp, #8]
 800b130:	1ae4      	subs	r4, r4, r3
 800b132:	00a6      	lsls	r6, r4, #2
 800b134:	1996      	adds	r6, r2, r6
 800b136:	e018      	b.n	800b16a <rshift+0x78>
 800b138:	2120      	movs	r1, #32
 800b13a:	9e01      	ldr	r6, [sp, #4]
 800b13c:	9f01      	ldr	r7, [sp, #4]
 800b13e:	1b89      	subs	r1, r1, r6
 800b140:	9e00      	ldr	r6, [sp, #0]
 800b142:	9103      	str	r1, [sp, #12]
 800b144:	ce02      	ldmia	r6!, {r1}
 800b146:	4694      	mov	ip, r2
 800b148:	40f9      	lsrs	r1, r7
 800b14a:	42b5      	cmp	r5, r6
 800b14c:	d816      	bhi.n	800b17c <rshift+0x8a>
 800b14e:	9b00      	ldr	r3, [sp, #0]
 800b150:	2600      	movs	r6, #0
 800b152:	3301      	adds	r3, #1
 800b154:	429d      	cmp	r5, r3
 800b156:	d303      	bcc.n	800b160 <rshift+0x6e>
 800b158:	9b02      	ldr	r3, [sp, #8]
 800b15a:	1ae4      	subs	r4, r4, r3
 800b15c:	00a6      	lsls	r6, r4, #2
 800b15e:	3e04      	subs	r6, #4
 800b160:	1996      	adds	r6, r2, r6
 800b162:	6031      	str	r1, [r6, #0]
 800b164:	2900      	cmp	r1, #0
 800b166:	d000      	beq.n	800b16a <rshift+0x78>
 800b168:	3604      	adds	r6, #4
 800b16a:	1ab1      	subs	r1, r6, r2
 800b16c:	1089      	asrs	r1, r1, #2
 800b16e:	6101      	str	r1, [r0, #16]
 800b170:	4296      	cmp	r6, r2
 800b172:	d101      	bne.n	800b178 <rshift+0x86>
 800b174:	2300      	movs	r3, #0
 800b176:	6143      	str	r3, [r0, #20]
 800b178:	b005      	add	sp, #20
 800b17a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b17c:	6837      	ldr	r7, [r6, #0]
 800b17e:	9b03      	ldr	r3, [sp, #12]
 800b180:	409f      	lsls	r7, r3
 800b182:	430f      	orrs	r7, r1
 800b184:	4661      	mov	r1, ip
 800b186:	c180      	stmia	r1!, {r7}
 800b188:	468c      	mov	ip, r1
 800b18a:	9b01      	ldr	r3, [sp, #4]
 800b18c:	ce02      	ldmia	r6!, {r1}
 800b18e:	40d9      	lsrs	r1, r3
 800b190:	e7db      	b.n	800b14a <rshift+0x58>
 800b192:	c980      	ldmia	r1!, {r7}
 800b194:	c680      	stmia	r6!, {r7}
 800b196:	e7c3      	b.n	800b120 <rshift+0x2e>

0800b198 <__hexdig_fun>:
 800b198:	0002      	movs	r2, r0
 800b19a:	3a30      	subs	r2, #48	@ 0x30
 800b19c:	0003      	movs	r3, r0
 800b19e:	2a09      	cmp	r2, #9
 800b1a0:	d802      	bhi.n	800b1a8 <__hexdig_fun+0x10>
 800b1a2:	3b20      	subs	r3, #32
 800b1a4:	b2d8      	uxtb	r0, r3
 800b1a6:	4770      	bx	lr
 800b1a8:	0002      	movs	r2, r0
 800b1aa:	3a61      	subs	r2, #97	@ 0x61
 800b1ac:	2a05      	cmp	r2, #5
 800b1ae:	d801      	bhi.n	800b1b4 <__hexdig_fun+0x1c>
 800b1b0:	3b47      	subs	r3, #71	@ 0x47
 800b1b2:	e7f7      	b.n	800b1a4 <__hexdig_fun+0xc>
 800b1b4:	001a      	movs	r2, r3
 800b1b6:	3a41      	subs	r2, #65	@ 0x41
 800b1b8:	2000      	movs	r0, #0
 800b1ba:	2a05      	cmp	r2, #5
 800b1bc:	d8f3      	bhi.n	800b1a6 <__hexdig_fun+0xe>
 800b1be:	3b27      	subs	r3, #39	@ 0x27
 800b1c0:	e7f0      	b.n	800b1a4 <__hexdig_fun+0xc>
	...

0800b1c4 <__gethex>:
 800b1c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1c6:	b089      	sub	sp, #36	@ 0x24
 800b1c8:	9307      	str	r3, [sp, #28]
 800b1ca:	680b      	ldr	r3, [r1, #0]
 800b1cc:	9201      	str	r2, [sp, #4]
 800b1ce:	9003      	str	r0, [sp, #12]
 800b1d0:	9106      	str	r1, [sp, #24]
 800b1d2:	1c9a      	adds	r2, r3, #2
 800b1d4:	0011      	movs	r1, r2
 800b1d6:	3201      	adds	r2, #1
 800b1d8:	1e50      	subs	r0, r2, #1
 800b1da:	7800      	ldrb	r0, [r0, #0]
 800b1dc:	2830      	cmp	r0, #48	@ 0x30
 800b1de:	d0f9      	beq.n	800b1d4 <__gethex+0x10>
 800b1e0:	1acb      	subs	r3, r1, r3
 800b1e2:	3b02      	subs	r3, #2
 800b1e4:	9305      	str	r3, [sp, #20]
 800b1e6:	9100      	str	r1, [sp, #0]
 800b1e8:	f7ff ffd6 	bl	800b198 <__hexdig_fun>
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	001d      	movs	r5, r3
 800b1f0:	9302      	str	r3, [sp, #8]
 800b1f2:	4298      	cmp	r0, r3
 800b1f4:	d11e      	bne.n	800b234 <__gethex+0x70>
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	49a6      	ldr	r1, [pc, #664]	@ (800b494 <__gethex+0x2d0>)
 800b1fa:	9800      	ldr	r0, [sp, #0]
 800b1fc:	f7ff fefa 	bl	800aff4 <strncmp>
 800b200:	0007      	movs	r7, r0
 800b202:	42a8      	cmp	r0, r5
 800b204:	d000      	beq.n	800b208 <__gethex+0x44>
 800b206:	e06a      	b.n	800b2de <__gethex+0x11a>
 800b208:	9b00      	ldr	r3, [sp, #0]
 800b20a:	7858      	ldrb	r0, [r3, #1]
 800b20c:	1c5c      	adds	r4, r3, #1
 800b20e:	f7ff ffc3 	bl	800b198 <__hexdig_fun>
 800b212:	2301      	movs	r3, #1
 800b214:	9302      	str	r3, [sp, #8]
 800b216:	42a8      	cmp	r0, r5
 800b218:	d02f      	beq.n	800b27a <__gethex+0xb6>
 800b21a:	9400      	str	r4, [sp, #0]
 800b21c:	9b00      	ldr	r3, [sp, #0]
 800b21e:	7818      	ldrb	r0, [r3, #0]
 800b220:	2830      	cmp	r0, #48	@ 0x30
 800b222:	d009      	beq.n	800b238 <__gethex+0x74>
 800b224:	f7ff ffb8 	bl	800b198 <__hexdig_fun>
 800b228:	4242      	negs	r2, r0
 800b22a:	4142      	adcs	r2, r0
 800b22c:	2301      	movs	r3, #1
 800b22e:	0025      	movs	r5, r4
 800b230:	9202      	str	r2, [sp, #8]
 800b232:	9305      	str	r3, [sp, #20]
 800b234:	9c00      	ldr	r4, [sp, #0]
 800b236:	e004      	b.n	800b242 <__gethex+0x7e>
 800b238:	9b00      	ldr	r3, [sp, #0]
 800b23a:	3301      	adds	r3, #1
 800b23c:	9300      	str	r3, [sp, #0]
 800b23e:	e7ed      	b.n	800b21c <__gethex+0x58>
 800b240:	3401      	adds	r4, #1
 800b242:	7820      	ldrb	r0, [r4, #0]
 800b244:	f7ff ffa8 	bl	800b198 <__hexdig_fun>
 800b248:	1e07      	subs	r7, r0, #0
 800b24a:	d1f9      	bne.n	800b240 <__gethex+0x7c>
 800b24c:	2201      	movs	r2, #1
 800b24e:	0020      	movs	r0, r4
 800b250:	4990      	ldr	r1, [pc, #576]	@ (800b494 <__gethex+0x2d0>)
 800b252:	f7ff fecf 	bl	800aff4 <strncmp>
 800b256:	2800      	cmp	r0, #0
 800b258:	d10d      	bne.n	800b276 <__gethex+0xb2>
 800b25a:	2d00      	cmp	r5, #0
 800b25c:	d106      	bne.n	800b26c <__gethex+0xa8>
 800b25e:	3401      	adds	r4, #1
 800b260:	0025      	movs	r5, r4
 800b262:	7820      	ldrb	r0, [r4, #0]
 800b264:	f7ff ff98 	bl	800b198 <__hexdig_fun>
 800b268:	2800      	cmp	r0, #0
 800b26a:	d102      	bne.n	800b272 <__gethex+0xae>
 800b26c:	1b2d      	subs	r5, r5, r4
 800b26e:	00af      	lsls	r7, r5, #2
 800b270:	e003      	b.n	800b27a <__gethex+0xb6>
 800b272:	3401      	adds	r4, #1
 800b274:	e7f5      	b.n	800b262 <__gethex+0x9e>
 800b276:	2d00      	cmp	r5, #0
 800b278:	d1f8      	bne.n	800b26c <__gethex+0xa8>
 800b27a:	2220      	movs	r2, #32
 800b27c:	7823      	ldrb	r3, [r4, #0]
 800b27e:	0026      	movs	r6, r4
 800b280:	4393      	bics	r3, r2
 800b282:	2b50      	cmp	r3, #80	@ 0x50
 800b284:	d11d      	bne.n	800b2c2 <__gethex+0xfe>
 800b286:	7863      	ldrb	r3, [r4, #1]
 800b288:	2b2b      	cmp	r3, #43	@ 0x2b
 800b28a:	d02d      	beq.n	800b2e8 <__gethex+0x124>
 800b28c:	2b2d      	cmp	r3, #45	@ 0x2d
 800b28e:	d02f      	beq.n	800b2f0 <__gethex+0x12c>
 800b290:	2300      	movs	r3, #0
 800b292:	1c66      	adds	r6, r4, #1
 800b294:	9304      	str	r3, [sp, #16]
 800b296:	7830      	ldrb	r0, [r6, #0]
 800b298:	f7ff ff7e 	bl	800b198 <__hexdig_fun>
 800b29c:	1e43      	subs	r3, r0, #1
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	0005      	movs	r5, r0
 800b2a2:	2b18      	cmp	r3, #24
 800b2a4:	d82a      	bhi.n	800b2fc <__gethex+0x138>
 800b2a6:	7870      	ldrb	r0, [r6, #1]
 800b2a8:	f7ff ff76 	bl	800b198 <__hexdig_fun>
 800b2ac:	1e43      	subs	r3, r0, #1
 800b2ae:	b2db      	uxtb	r3, r3
 800b2b0:	3601      	adds	r6, #1
 800b2b2:	3d10      	subs	r5, #16
 800b2b4:	2b18      	cmp	r3, #24
 800b2b6:	d91d      	bls.n	800b2f4 <__gethex+0x130>
 800b2b8:	9b04      	ldr	r3, [sp, #16]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d000      	beq.n	800b2c0 <__gethex+0xfc>
 800b2be:	426d      	negs	r5, r5
 800b2c0:	197f      	adds	r7, r7, r5
 800b2c2:	9b06      	ldr	r3, [sp, #24]
 800b2c4:	601e      	str	r6, [r3, #0]
 800b2c6:	9b02      	ldr	r3, [sp, #8]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d019      	beq.n	800b300 <__gethex+0x13c>
 800b2cc:	9b05      	ldr	r3, [sp, #20]
 800b2ce:	2606      	movs	r6, #6
 800b2d0:	425a      	negs	r2, r3
 800b2d2:	4153      	adcs	r3, r2
 800b2d4:	425b      	negs	r3, r3
 800b2d6:	401e      	ands	r6, r3
 800b2d8:	0030      	movs	r0, r6
 800b2da:	b009      	add	sp, #36	@ 0x24
 800b2dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2de:	2301      	movs	r3, #1
 800b2e0:	2700      	movs	r7, #0
 800b2e2:	9c00      	ldr	r4, [sp, #0]
 800b2e4:	9302      	str	r3, [sp, #8]
 800b2e6:	e7c8      	b.n	800b27a <__gethex+0xb6>
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	9304      	str	r3, [sp, #16]
 800b2ec:	1ca6      	adds	r6, r4, #2
 800b2ee:	e7d2      	b.n	800b296 <__gethex+0xd2>
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	e7fa      	b.n	800b2ea <__gethex+0x126>
 800b2f4:	230a      	movs	r3, #10
 800b2f6:	435d      	muls	r5, r3
 800b2f8:	182d      	adds	r5, r5, r0
 800b2fa:	e7d4      	b.n	800b2a6 <__gethex+0xe2>
 800b2fc:	0026      	movs	r6, r4
 800b2fe:	e7e0      	b.n	800b2c2 <__gethex+0xfe>
 800b300:	9b00      	ldr	r3, [sp, #0]
 800b302:	9902      	ldr	r1, [sp, #8]
 800b304:	1ae3      	subs	r3, r4, r3
 800b306:	3b01      	subs	r3, #1
 800b308:	2b07      	cmp	r3, #7
 800b30a:	dc0a      	bgt.n	800b322 <__gethex+0x15e>
 800b30c:	9803      	ldr	r0, [sp, #12]
 800b30e:	f7fd fd4b 	bl	8008da8 <_Balloc>
 800b312:	1e05      	subs	r5, r0, #0
 800b314:	d108      	bne.n	800b328 <__gethex+0x164>
 800b316:	002a      	movs	r2, r5
 800b318:	21e4      	movs	r1, #228	@ 0xe4
 800b31a:	4b5f      	ldr	r3, [pc, #380]	@ (800b498 <__gethex+0x2d4>)
 800b31c:	485f      	ldr	r0, [pc, #380]	@ (800b49c <__gethex+0x2d8>)
 800b31e:	f7ff fe9d 	bl	800b05c <__assert_func>
 800b322:	3101      	adds	r1, #1
 800b324:	105b      	asrs	r3, r3, #1
 800b326:	e7ef      	b.n	800b308 <__gethex+0x144>
 800b328:	0003      	movs	r3, r0
 800b32a:	3314      	adds	r3, #20
 800b32c:	9302      	str	r3, [sp, #8]
 800b32e:	9305      	str	r3, [sp, #20]
 800b330:	2300      	movs	r3, #0
 800b332:	001e      	movs	r6, r3
 800b334:	9304      	str	r3, [sp, #16]
 800b336:	9b00      	ldr	r3, [sp, #0]
 800b338:	42a3      	cmp	r3, r4
 800b33a:	d338      	bcc.n	800b3ae <__gethex+0x1ea>
 800b33c:	9c05      	ldr	r4, [sp, #20]
 800b33e:	9b02      	ldr	r3, [sp, #8]
 800b340:	c440      	stmia	r4!, {r6}
 800b342:	1ae4      	subs	r4, r4, r3
 800b344:	10a4      	asrs	r4, r4, #2
 800b346:	0030      	movs	r0, r6
 800b348:	612c      	str	r4, [r5, #16]
 800b34a:	f7fd fe25 	bl	8008f98 <__hi0bits>
 800b34e:	9b01      	ldr	r3, [sp, #4]
 800b350:	0164      	lsls	r4, r4, #5
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	1a26      	subs	r6, r4, r0
 800b356:	9300      	str	r3, [sp, #0]
 800b358:	429e      	cmp	r6, r3
 800b35a:	dd52      	ble.n	800b402 <__gethex+0x23e>
 800b35c:	1af6      	subs	r6, r6, r3
 800b35e:	0031      	movs	r1, r6
 800b360:	0028      	movs	r0, r5
 800b362:	f7fe f9c0 	bl	80096e6 <__any_on>
 800b366:	1e04      	subs	r4, r0, #0
 800b368:	d00f      	beq.n	800b38a <__gethex+0x1c6>
 800b36a:	2401      	movs	r4, #1
 800b36c:	211f      	movs	r1, #31
 800b36e:	0020      	movs	r0, r4
 800b370:	1e73      	subs	r3, r6, #1
 800b372:	4019      	ands	r1, r3
 800b374:	4088      	lsls	r0, r1
 800b376:	0001      	movs	r1, r0
 800b378:	115a      	asrs	r2, r3, #5
 800b37a:	9802      	ldr	r0, [sp, #8]
 800b37c:	0092      	lsls	r2, r2, #2
 800b37e:	5812      	ldr	r2, [r2, r0]
 800b380:	420a      	tst	r2, r1
 800b382:	d002      	beq.n	800b38a <__gethex+0x1c6>
 800b384:	42a3      	cmp	r3, r4
 800b386:	dc34      	bgt.n	800b3f2 <__gethex+0x22e>
 800b388:	2402      	movs	r4, #2
 800b38a:	0031      	movs	r1, r6
 800b38c:	0028      	movs	r0, r5
 800b38e:	f7ff feb0 	bl	800b0f2 <rshift>
 800b392:	19bf      	adds	r7, r7, r6
 800b394:	9b01      	ldr	r3, [sp, #4]
 800b396:	689b      	ldr	r3, [r3, #8]
 800b398:	42bb      	cmp	r3, r7
 800b39a:	da42      	bge.n	800b422 <__gethex+0x25e>
 800b39c:	0029      	movs	r1, r5
 800b39e:	9803      	ldr	r0, [sp, #12]
 800b3a0:	f7fd fd46 	bl	8008e30 <_Bfree>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3a8:	26a3      	movs	r6, #163	@ 0xa3
 800b3aa:	6013      	str	r3, [r2, #0]
 800b3ac:	e794      	b.n	800b2d8 <__gethex+0x114>
 800b3ae:	3c01      	subs	r4, #1
 800b3b0:	7823      	ldrb	r3, [r4, #0]
 800b3b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3b4:	d012      	beq.n	800b3dc <__gethex+0x218>
 800b3b6:	9b04      	ldr	r3, [sp, #16]
 800b3b8:	2b20      	cmp	r3, #32
 800b3ba:	d104      	bne.n	800b3c6 <__gethex+0x202>
 800b3bc:	9b05      	ldr	r3, [sp, #20]
 800b3be:	c340      	stmia	r3!, {r6}
 800b3c0:	2600      	movs	r6, #0
 800b3c2:	9305      	str	r3, [sp, #20]
 800b3c4:	9604      	str	r6, [sp, #16]
 800b3c6:	7820      	ldrb	r0, [r4, #0]
 800b3c8:	f7ff fee6 	bl	800b198 <__hexdig_fun>
 800b3cc:	230f      	movs	r3, #15
 800b3ce:	4018      	ands	r0, r3
 800b3d0:	9b04      	ldr	r3, [sp, #16]
 800b3d2:	4098      	lsls	r0, r3
 800b3d4:	3304      	adds	r3, #4
 800b3d6:	4306      	orrs	r6, r0
 800b3d8:	9304      	str	r3, [sp, #16]
 800b3da:	e7ac      	b.n	800b336 <__gethex+0x172>
 800b3dc:	9b00      	ldr	r3, [sp, #0]
 800b3de:	42a3      	cmp	r3, r4
 800b3e0:	d8e9      	bhi.n	800b3b6 <__gethex+0x1f2>
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	0020      	movs	r0, r4
 800b3e6:	492b      	ldr	r1, [pc, #172]	@ (800b494 <__gethex+0x2d0>)
 800b3e8:	f7ff fe04 	bl	800aff4 <strncmp>
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	d1e2      	bne.n	800b3b6 <__gethex+0x1f2>
 800b3f0:	e7a1      	b.n	800b336 <__gethex+0x172>
 800b3f2:	0028      	movs	r0, r5
 800b3f4:	1eb1      	subs	r1, r6, #2
 800b3f6:	f7fe f976 	bl	80096e6 <__any_on>
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	d0c4      	beq.n	800b388 <__gethex+0x1c4>
 800b3fe:	2403      	movs	r4, #3
 800b400:	e7c3      	b.n	800b38a <__gethex+0x1c6>
 800b402:	9b00      	ldr	r3, [sp, #0]
 800b404:	2400      	movs	r4, #0
 800b406:	429e      	cmp	r6, r3
 800b408:	dac4      	bge.n	800b394 <__gethex+0x1d0>
 800b40a:	1b9e      	subs	r6, r3, r6
 800b40c:	0029      	movs	r1, r5
 800b40e:	0032      	movs	r2, r6
 800b410:	9803      	ldr	r0, [sp, #12]
 800b412:	f7fd ff2f 	bl	8009274 <__lshift>
 800b416:	0003      	movs	r3, r0
 800b418:	3314      	adds	r3, #20
 800b41a:	0005      	movs	r5, r0
 800b41c:	1bbf      	subs	r7, r7, r6
 800b41e:	9302      	str	r3, [sp, #8]
 800b420:	e7b8      	b.n	800b394 <__gethex+0x1d0>
 800b422:	9b01      	ldr	r3, [sp, #4]
 800b424:	685e      	ldr	r6, [r3, #4]
 800b426:	42be      	cmp	r6, r7
 800b428:	dd6f      	ble.n	800b50a <__gethex+0x346>
 800b42a:	9b00      	ldr	r3, [sp, #0]
 800b42c:	1bf6      	subs	r6, r6, r7
 800b42e:	42b3      	cmp	r3, r6
 800b430:	dc36      	bgt.n	800b4a0 <__gethex+0x2dc>
 800b432:	9b01      	ldr	r3, [sp, #4]
 800b434:	68db      	ldr	r3, [r3, #12]
 800b436:	2b02      	cmp	r3, #2
 800b438:	d024      	beq.n	800b484 <__gethex+0x2c0>
 800b43a:	2b03      	cmp	r3, #3
 800b43c:	d026      	beq.n	800b48c <__gethex+0x2c8>
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d117      	bne.n	800b472 <__gethex+0x2ae>
 800b442:	9b00      	ldr	r3, [sp, #0]
 800b444:	42b3      	cmp	r3, r6
 800b446:	d114      	bne.n	800b472 <__gethex+0x2ae>
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d10b      	bne.n	800b464 <__gethex+0x2a0>
 800b44c:	9b01      	ldr	r3, [sp, #4]
 800b44e:	9a07      	ldr	r2, [sp, #28]
 800b450:	685b      	ldr	r3, [r3, #4]
 800b452:	2662      	movs	r6, #98	@ 0x62
 800b454:	6013      	str	r3, [r2, #0]
 800b456:	2301      	movs	r3, #1
 800b458:	9a02      	ldr	r2, [sp, #8]
 800b45a:	612b      	str	r3, [r5, #16]
 800b45c:	6013      	str	r3, [r2, #0]
 800b45e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b460:	601d      	str	r5, [r3, #0]
 800b462:	e739      	b.n	800b2d8 <__gethex+0x114>
 800b464:	9900      	ldr	r1, [sp, #0]
 800b466:	0028      	movs	r0, r5
 800b468:	3901      	subs	r1, #1
 800b46a:	f7fe f93c 	bl	80096e6 <__any_on>
 800b46e:	2800      	cmp	r0, #0
 800b470:	d1ec      	bne.n	800b44c <__gethex+0x288>
 800b472:	0029      	movs	r1, r5
 800b474:	9803      	ldr	r0, [sp, #12]
 800b476:	f7fd fcdb 	bl	8008e30 <_Bfree>
 800b47a:	2300      	movs	r3, #0
 800b47c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b47e:	2650      	movs	r6, #80	@ 0x50
 800b480:	6013      	str	r3, [r2, #0]
 800b482:	e729      	b.n	800b2d8 <__gethex+0x114>
 800b484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b486:	2b00      	cmp	r3, #0
 800b488:	d1f3      	bne.n	800b472 <__gethex+0x2ae>
 800b48a:	e7df      	b.n	800b44c <__gethex+0x288>
 800b48c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d1dc      	bne.n	800b44c <__gethex+0x288>
 800b492:	e7ee      	b.n	800b472 <__gethex+0x2ae>
 800b494:	0800c19d 	.word	0x0800c19d
 800b498:	0800c133 	.word	0x0800c133
 800b49c:	0800c20f 	.word	0x0800c20f
 800b4a0:	1e77      	subs	r7, r6, #1
 800b4a2:	2c00      	cmp	r4, #0
 800b4a4:	d12f      	bne.n	800b506 <__gethex+0x342>
 800b4a6:	2f00      	cmp	r7, #0
 800b4a8:	d004      	beq.n	800b4b4 <__gethex+0x2f0>
 800b4aa:	0039      	movs	r1, r7
 800b4ac:	0028      	movs	r0, r5
 800b4ae:	f7fe f91a 	bl	80096e6 <__any_on>
 800b4b2:	0004      	movs	r4, r0
 800b4b4:	231f      	movs	r3, #31
 800b4b6:	117a      	asrs	r2, r7, #5
 800b4b8:	401f      	ands	r7, r3
 800b4ba:	3b1e      	subs	r3, #30
 800b4bc:	40bb      	lsls	r3, r7
 800b4be:	9902      	ldr	r1, [sp, #8]
 800b4c0:	0092      	lsls	r2, r2, #2
 800b4c2:	5852      	ldr	r2, [r2, r1]
 800b4c4:	421a      	tst	r2, r3
 800b4c6:	d001      	beq.n	800b4cc <__gethex+0x308>
 800b4c8:	2302      	movs	r3, #2
 800b4ca:	431c      	orrs	r4, r3
 800b4cc:	9b00      	ldr	r3, [sp, #0]
 800b4ce:	0031      	movs	r1, r6
 800b4d0:	1b9b      	subs	r3, r3, r6
 800b4d2:	2602      	movs	r6, #2
 800b4d4:	0028      	movs	r0, r5
 800b4d6:	9300      	str	r3, [sp, #0]
 800b4d8:	f7ff fe0b 	bl	800b0f2 <rshift>
 800b4dc:	9b01      	ldr	r3, [sp, #4]
 800b4de:	685f      	ldr	r7, [r3, #4]
 800b4e0:	2c00      	cmp	r4, #0
 800b4e2:	d03f      	beq.n	800b564 <__gethex+0x3a0>
 800b4e4:	9b01      	ldr	r3, [sp, #4]
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	2b02      	cmp	r3, #2
 800b4ea:	d010      	beq.n	800b50e <__gethex+0x34a>
 800b4ec:	2b03      	cmp	r3, #3
 800b4ee:	d012      	beq.n	800b516 <__gethex+0x352>
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d106      	bne.n	800b502 <__gethex+0x33e>
 800b4f4:	07a2      	lsls	r2, r4, #30
 800b4f6:	d504      	bpl.n	800b502 <__gethex+0x33e>
 800b4f8:	9a02      	ldr	r2, [sp, #8]
 800b4fa:	6812      	ldr	r2, [r2, #0]
 800b4fc:	4314      	orrs	r4, r2
 800b4fe:	421c      	tst	r4, r3
 800b500:	d10c      	bne.n	800b51c <__gethex+0x358>
 800b502:	2310      	movs	r3, #16
 800b504:	e02d      	b.n	800b562 <__gethex+0x39e>
 800b506:	2401      	movs	r4, #1
 800b508:	e7d4      	b.n	800b4b4 <__gethex+0x2f0>
 800b50a:	2601      	movs	r6, #1
 800b50c:	e7e8      	b.n	800b4e0 <__gethex+0x31c>
 800b50e:	2301      	movs	r3, #1
 800b510:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b512:	1a9b      	subs	r3, r3, r2
 800b514:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b516:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d0f2      	beq.n	800b502 <__gethex+0x33e>
 800b51c:	692b      	ldr	r3, [r5, #16]
 800b51e:	2000      	movs	r0, #0
 800b520:	9302      	str	r3, [sp, #8]
 800b522:	009b      	lsls	r3, r3, #2
 800b524:	9304      	str	r3, [sp, #16]
 800b526:	002b      	movs	r3, r5
 800b528:	9a04      	ldr	r2, [sp, #16]
 800b52a:	3314      	adds	r3, #20
 800b52c:	1899      	adds	r1, r3, r2
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	1c54      	adds	r4, r2, #1
 800b532:	d01c      	beq.n	800b56e <__gethex+0x3aa>
 800b534:	3201      	adds	r2, #1
 800b536:	601a      	str	r2, [r3, #0]
 800b538:	002b      	movs	r3, r5
 800b53a:	3314      	adds	r3, #20
 800b53c:	2e02      	cmp	r6, #2
 800b53e:	d13f      	bne.n	800b5c0 <__gethex+0x3fc>
 800b540:	9a01      	ldr	r2, [sp, #4]
 800b542:	9900      	ldr	r1, [sp, #0]
 800b544:	6812      	ldr	r2, [r2, #0]
 800b546:	3a01      	subs	r2, #1
 800b548:	428a      	cmp	r2, r1
 800b54a:	d109      	bne.n	800b560 <__gethex+0x39c>
 800b54c:	000a      	movs	r2, r1
 800b54e:	201f      	movs	r0, #31
 800b550:	4010      	ands	r0, r2
 800b552:	2201      	movs	r2, #1
 800b554:	4082      	lsls	r2, r0
 800b556:	1149      	asrs	r1, r1, #5
 800b558:	0089      	lsls	r1, r1, #2
 800b55a:	58cb      	ldr	r3, [r1, r3]
 800b55c:	4213      	tst	r3, r2
 800b55e:	d13d      	bne.n	800b5dc <__gethex+0x418>
 800b560:	2320      	movs	r3, #32
 800b562:	431e      	orrs	r6, r3
 800b564:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b566:	601d      	str	r5, [r3, #0]
 800b568:	9b07      	ldr	r3, [sp, #28]
 800b56a:	601f      	str	r7, [r3, #0]
 800b56c:	e6b4      	b.n	800b2d8 <__gethex+0x114>
 800b56e:	c301      	stmia	r3!, {r0}
 800b570:	4299      	cmp	r1, r3
 800b572:	d8dc      	bhi.n	800b52e <__gethex+0x36a>
 800b574:	68ab      	ldr	r3, [r5, #8]
 800b576:	9a02      	ldr	r2, [sp, #8]
 800b578:	429a      	cmp	r2, r3
 800b57a:	db18      	blt.n	800b5ae <__gethex+0x3ea>
 800b57c:	6869      	ldr	r1, [r5, #4]
 800b57e:	9803      	ldr	r0, [sp, #12]
 800b580:	3101      	adds	r1, #1
 800b582:	f7fd fc11 	bl	8008da8 <_Balloc>
 800b586:	1e04      	subs	r4, r0, #0
 800b588:	d104      	bne.n	800b594 <__gethex+0x3d0>
 800b58a:	0022      	movs	r2, r4
 800b58c:	2184      	movs	r1, #132	@ 0x84
 800b58e:	4b1d      	ldr	r3, [pc, #116]	@ (800b604 <__gethex+0x440>)
 800b590:	481d      	ldr	r0, [pc, #116]	@ (800b608 <__gethex+0x444>)
 800b592:	e6c4      	b.n	800b31e <__gethex+0x15a>
 800b594:	0029      	movs	r1, r5
 800b596:	692a      	ldr	r2, [r5, #16]
 800b598:	310c      	adds	r1, #12
 800b59a:	3202      	adds	r2, #2
 800b59c:	0092      	lsls	r2, r2, #2
 800b59e:	300c      	adds	r0, #12
 800b5a0:	f7ff fd4c 	bl	800b03c <memcpy>
 800b5a4:	0029      	movs	r1, r5
 800b5a6:	9803      	ldr	r0, [sp, #12]
 800b5a8:	f7fd fc42 	bl	8008e30 <_Bfree>
 800b5ac:	0025      	movs	r5, r4
 800b5ae:	692b      	ldr	r3, [r5, #16]
 800b5b0:	1c5a      	adds	r2, r3, #1
 800b5b2:	612a      	str	r2, [r5, #16]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	3304      	adds	r3, #4
 800b5b8:	009b      	lsls	r3, r3, #2
 800b5ba:	18eb      	adds	r3, r5, r3
 800b5bc:	605a      	str	r2, [r3, #4]
 800b5be:	e7bb      	b.n	800b538 <__gethex+0x374>
 800b5c0:	692a      	ldr	r2, [r5, #16]
 800b5c2:	9902      	ldr	r1, [sp, #8]
 800b5c4:	428a      	cmp	r2, r1
 800b5c6:	dd0b      	ble.n	800b5e0 <__gethex+0x41c>
 800b5c8:	2101      	movs	r1, #1
 800b5ca:	0028      	movs	r0, r5
 800b5cc:	f7ff fd91 	bl	800b0f2 <rshift>
 800b5d0:	9b01      	ldr	r3, [sp, #4]
 800b5d2:	3701      	adds	r7, #1
 800b5d4:	689b      	ldr	r3, [r3, #8]
 800b5d6:	42bb      	cmp	r3, r7
 800b5d8:	da00      	bge.n	800b5dc <__gethex+0x418>
 800b5da:	e6df      	b.n	800b39c <__gethex+0x1d8>
 800b5dc:	2601      	movs	r6, #1
 800b5de:	e7bf      	b.n	800b560 <__gethex+0x39c>
 800b5e0:	221f      	movs	r2, #31
 800b5e2:	9c00      	ldr	r4, [sp, #0]
 800b5e4:	9900      	ldr	r1, [sp, #0]
 800b5e6:	4014      	ands	r4, r2
 800b5e8:	4211      	tst	r1, r2
 800b5ea:	d0f7      	beq.n	800b5dc <__gethex+0x418>
 800b5ec:	9a04      	ldr	r2, [sp, #16]
 800b5ee:	189b      	adds	r3, r3, r2
 800b5f0:	3b04      	subs	r3, #4
 800b5f2:	6818      	ldr	r0, [r3, #0]
 800b5f4:	f7fd fcd0 	bl	8008f98 <__hi0bits>
 800b5f8:	2320      	movs	r3, #32
 800b5fa:	1b1b      	subs	r3, r3, r4
 800b5fc:	4298      	cmp	r0, r3
 800b5fe:	dbe3      	blt.n	800b5c8 <__gethex+0x404>
 800b600:	e7ec      	b.n	800b5dc <__gethex+0x418>
 800b602:	46c0      	nop			@ (mov r8, r8)
 800b604:	0800c133 	.word	0x0800c133
 800b608:	0800c20f 	.word	0x0800c20f

0800b60c <L_shift>:
 800b60c:	2308      	movs	r3, #8
 800b60e:	b570      	push	{r4, r5, r6, lr}
 800b610:	2520      	movs	r5, #32
 800b612:	1a9a      	subs	r2, r3, r2
 800b614:	0092      	lsls	r2, r2, #2
 800b616:	1aad      	subs	r5, r5, r2
 800b618:	6843      	ldr	r3, [r0, #4]
 800b61a:	6804      	ldr	r4, [r0, #0]
 800b61c:	001e      	movs	r6, r3
 800b61e:	40ae      	lsls	r6, r5
 800b620:	40d3      	lsrs	r3, r2
 800b622:	4334      	orrs	r4, r6
 800b624:	6004      	str	r4, [r0, #0]
 800b626:	6043      	str	r3, [r0, #4]
 800b628:	3004      	adds	r0, #4
 800b62a:	4288      	cmp	r0, r1
 800b62c:	d3f4      	bcc.n	800b618 <L_shift+0xc>
 800b62e:	bd70      	pop	{r4, r5, r6, pc}

0800b630 <__match>:
 800b630:	b530      	push	{r4, r5, lr}
 800b632:	6803      	ldr	r3, [r0, #0]
 800b634:	780c      	ldrb	r4, [r1, #0]
 800b636:	3301      	adds	r3, #1
 800b638:	2c00      	cmp	r4, #0
 800b63a:	d102      	bne.n	800b642 <__match+0x12>
 800b63c:	6003      	str	r3, [r0, #0]
 800b63e:	2001      	movs	r0, #1
 800b640:	bd30      	pop	{r4, r5, pc}
 800b642:	781a      	ldrb	r2, [r3, #0]
 800b644:	0015      	movs	r5, r2
 800b646:	3d41      	subs	r5, #65	@ 0x41
 800b648:	2d19      	cmp	r5, #25
 800b64a:	d800      	bhi.n	800b64e <__match+0x1e>
 800b64c:	3220      	adds	r2, #32
 800b64e:	3101      	adds	r1, #1
 800b650:	42a2      	cmp	r2, r4
 800b652:	d0ef      	beq.n	800b634 <__match+0x4>
 800b654:	2000      	movs	r0, #0
 800b656:	e7f3      	b.n	800b640 <__match+0x10>

0800b658 <__hexnan>:
 800b658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b65a:	680b      	ldr	r3, [r1, #0]
 800b65c:	b08b      	sub	sp, #44	@ 0x2c
 800b65e:	9201      	str	r2, [sp, #4]
 800b660:	9901      	ldr	r1, [sp, #4]
 800b662:	115a      	asrs	r2, r3, #5
 800b664:	0092      	lsls	r2, r2, #2
 800b666:	188a      	adds	r2, r1, r2
 800b668:	9202      	str	r2, [sp, #8]
 800b66a:	0019      	movs	r1, r3
 800b66c:	221f      	movs	r2, #31
 800b66e:	4011      	ands	r1, r2
 800b670:	9008      	str	r0, [sp, #32]
 800b672:	9106      	str	r1, [sp, #24]
 800b674:	4213      	tst	r3, r2
 800b676:	d002      	beq.n	800b67e <__hexnan+0x26>
 800b678:	9b02      	ldr	r3, [sp, #8]
 800b67a:	3304      	adds	r3, #4
 800b67c:	9302      	str	r3, [sp, #8]
 800b67e:	9b02      	ldr	r3, [sp, #8]
 800b680:	2500      	movs	r5, #0
 800b682:	1f1f      	subs	r7, r3, #4
 800b684:	003e      	movs	r6, r7
 800b686:	003c      	movs	r4, r7
 800b688:	9b08      	ldr	r3, [sp, #32]
 800b68a:	603d      	str	r5, [r7, #0]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	9507      	str	r5, [sp, #28]
 800b690:	9305      	str	r3, [sp, #20]
 800b692:	9503      	str	r5, [sp, #12]
 800b694:	9b05      	ldr	r3, [sp, #20]
 800b696:	3301      	adds	r3, #1
 800b698:	9309      	str	r3, [sp, #36]	@ 0x24
 800b69a:	9b05      	ldr	r3, [sp, #20]
 800b69c:	785b      	ldrb	r3, [r3, #1]
 800b69e:	9304      	str	r3, [sp, #16]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d028      	beq.n	800b6f6 <__hexnan+0x9e>
 800b6a4:	9804      	ldr	r0, [sp, #16]
 800b6a6:	f7ff fd77 	bl	800b198 <__hexdig_fun>
 800b6aa:	2800      	cmp	r0, #0
 800b6ac:	d155      	bne.n	800b75a <__hexnan+0x102>
 800b6ae:	9b04      	ldr	r3, [sp, #16]
 800b6b0:	2b20      	cmp	r3, #32
 800b6b2:	d819      	bhi.n	800b6e8 <__hexnan+0x90>
 800b6b4:	9b03      	ldr	r3, [sp, #12]
 800b6b6:	9a07      	ldr	r2, [sp, #28]
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	dd12      	ble.n	800b6e2 <__hexnan+0x8a>
 800b6bc:	42b4      	cmp	r4, r6
 800b6be:	d206      	bcs.n	800b6ce <__hexnan+0x76>
 800b6c0:	2d07      	cmp	r5, #7
 800b6c2:	dc04      	bgt.n	800b6ce <__hexnan+0x76>
 800b6c4:	002a      	movs	r2, r5
 800b6c6:	0031      	movs	r1, r6
 800b6c8:	0020      	movs	r0, r4
 800b6ca:	f7ff ff9f 	bl	800b60c <L_shift>
 800b6ce:	9b01      	ldr	r3, [sp, #4]
 800b6d0:	2508      	movs	r5, #8
 800b6d2:	429c      	cmp	r4, r3
 800b6d4:	d905      	bls.n	800b6e2 <__hexnan+0x8a>
 800b6d6:	1f26      	subs	r6, r4, #4
 800b6d8:	2500      	movs	r5, #0
 800b6da:	0034      	movs	r4, r6
 800b6dc:	9b03      	ldr	r3, [sp, #12]
 800b6de:	6035      	str	r5, [r6, #0]
 800b6e0:	9307      	str	r3, [sp, #28]
 800b6e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6e4:	9305      	str	r3, [sp, #20]
 800b6e6:	e7d5      	b.n	800b694 <__hexnan+0x3c>
 800b6e8:	9b04      	ldr	r3, [sp, #16]
 800b6ea:	2b29      	cmp	r3, #41	@ 0x29
 800b6ec:	d15a      	bne.n	800b7a4 <__hexnan+0x14c>
 800b6ee:	9b05      	ldr	r3, [sp, #20]
 800b6f0:	9a08      	ldr	r2, [sp, #32]
 800b6f2:	3302      	adds	r3, #2
 800b6f4:	6013      	str	r3, [r2, #0]
 800b6f6:	9b03      	ldr	r3, [sp, #12]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d053      	beq.n	800b7a4 <__hexnan+0x14c>
 800b6fc:	42b4      	cmp	r4, r6
 800b6fe:	d206      	bcs.n	800b70e <__hexnan+0xb6>
 800b700:	2d07      	cmp	r5, #7
 800b702:	dc04      	bgt.n	800b70e <__hexnan+0xb6>
 800b704:	002a      	movs	r2, r5
 800b706:	0031      	movs	r1, r6
 800b708:	0020      	movs	r0, r4
 800b70a:	f7ff ff7f 	bl	800b60c <L_shift>
 800b70e:	9b01      	ldr	r3, [sp, #4]
 800b710:	429c      	cmp	r4, r3
 800b712:	d936      	bls.n	800b782 <__hexnan+0x12a>
 800b714:	001a      	movs	r2, r3
 800b716:	0023      	movs	r3, r4
 800b718:	cb02      	ldmia	r3!, {r1}
 800b71a:	c202      	stmia	r2!, {r1}
 800b71c:	429f      	cmp	r7, r3
 800b71e:	d2fb      	bcs.n	800b718 <__hexnan+0xc0>
 800b720:	9b02      	ldr	r3, [sp, #8]
 800b722:	1c62      	adds	r2, r4, #1
 800b724:	1ed9      	subs	r1, r3, #3
 800b726:	2304      	movs	r3, #4
 800b728:	4291      	cmp	r1, r2
 800b72a:	d305      	bcc.n	800b738 <__hexnan+0xe0>
 800b72c:	9b02      	ldr	r3, [sp, #8]
 800b72e:	3b04      	subs	r3, #4
 800b730:	1b1b      	subs	r3, r3, r4
 800b732:	089b      	lsrs	r3, r3, #2
 800b734:	3301      	adds	r3, #1
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	9a01      	ldr	r2, [sp, #4]
 800b73a:	18d3      	adds	r3, r2, r3
 800b73c:	2200      	movs	r2, #0
 800b73e:	c304      	stmia	r3!, {r2}
 800b740:	429f      	cmp	r7, r3
 800b742:	d2fc      	bcs.n	800b73e <__hexnan+0xe6>
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d104      	bne.n	800b754 <__hexnan+0xfc>
 800b74a:	9b01      	ldr	r3, [sp, #4]
 800b74c:	429f      	cmp	r7, r3
 800b74e:	d127      	bne.n	800b7a0 <__hexnan+0x148>
 800b750:	2301      	movs	r3, #1
 800b752:	603b      	str	r3, [r7, #0]
 800b754:	2005      	movs	r0, #5
 800b756:	b00b      	add	sp, #44	@ 0x2c
 800b758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b75a:	9b03      	ldr	r3, [sp, #12]
 800b75c:	3501      	adds	r5, #1
 800b75e:	3301      	adds	r3, #1
 800b760:	9303      	str	r3, [sp, #12]
 800b762:	2d08      	cmp	r5, #8
 800b764:	dd06      	ble.n	800b774 <__hexnan+0x11c>
 800b766:	9b01      	ldr	r3, [sp, #4]
 800b768:	429c      	cmp	r4, r3
 800b76a:	d9ba      	bls.n	800b6e2 <__hexnan+0x8a>
 800b76c:	2300      	movs	r3, #0
 800b76e:	2501      	movs	r5, #1
 800b770:	3c04      	subs	r4, #4
 800b772:	6023      	str	r3, [r4, #0]
 800b774:	220f      	movs	r2, #15
 800b776:	6823      	ldr	r3, [r4, #0]
 800b778:	4010      	ands	r0, r2
 800b77a:	011b      	lsls	r3, r3, #4
 800b77c:	4303      	orrs	r3, r0
 800b77e:	6023      	str	r3, [r4, #0]
 800b780:	e7af      	b.n	800b6e2 <__hexnan+0x8a>
 800b782:	9b06      	ldr	r3, [sp, #24]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d0dd      	beq.n	800b744 <__hexnan+0xec>
 800b788:	2320      	movs	r3, #32
 800b78a:	9a06      	ldr	r2, [sp, #24]
 800b78c:	9902      	ldr	r1, [sp, #8]
 800b78e:	1a9b      	subs	r3, r3, r2
 800b790:	2201      	movs	r2, #1
 800b792:	4252      	negs	r2, r2
 800b794:	40da      	lsrs	r2, r3
 800b796:	3904      	subs	r1, #4
 800b798:	680b      	ldr	r3, [r1, #0]
 800b79a:	4013      	ands	r3, r2
 800b79c:	600b      	str	r3, [r1, #0]
 800b79e:	e7d1      	b.n	800b744 <__hexnan+0xec>
 800b7a0:	3f04      	subs	r7, #4
 800b7a2:	e7cf      	b.n	800b744 <__hexnan+0xec>
 800b7a4:	2004      	movs	r0, #4
 800b7a6:	e7d6      	b.n	800b756 <__hexnan+0xfe>

0800b7a8 <__ascii_mbtowc>:
 800b7a8:	b082      	sub	sp, #8
 800b7aa:	2900      	cmp	r1, #0
 800b7ac:	d100      	bne.n	800b7b0 <__ascii_mbtowc+0x8>
 800b7ae:	a901      	add	r1, sp, #4
 800b7b0:	1e10      	subs	r0, r2, #0
 800b7b2:	d006      	beq.n	800b7c2 <__ascii_mbtowc+0x1a>
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d006      	beq.n	800b7c6 <__ascii_mbtowc+0x1e>
 800b7b8:	7813      	ldrb	r3, [r2, #0]
 800b7ba:	600b      	str	r3, [r1, #0]
 800b7bc:	7810      	ldrb	r0, [r2, #0]
 800b7be:	1e43      	subs	r3, r0, #1
 800b7c0:	4198      	sbcs	r0, r3
 800b7c2:	b002      	add	sp, #8
 800b7c4:	4770      	bx	lr
 800b7c6:	2002      	movs	r0, #2
 800b7c8:	4240      	negs	r0, r0
 800b7ca:	e7fa      	b.n	800b7c2 <__ascii_mbtowc+0x1a>

0800b7cc <_realloc_r>:
 800b7cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7ce:	0006      	movs	r6, r0
 800b7d0:	000c      	movs	r4, r1
 800b7d2:	0015      	movs	r5, r2
 800b7d4:	2900      	cmp	r1, #0
 800b7d6:	d105      	bne.n	800b7e4 <_realloc_r+0x18>
 800b7d8:	0011      	movs	r1, r2
 800b7da:	f7fd fa55 	bl	8008c88 <_malloc_r>
 800b7de:	0004      	movs	r4, r0
 800b7e0:	0020      	movs	r0, r4
 800b7e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b7e4:	2a00      	cmp	r2, #0
 800b7e6:	d103      	bne.n	800b7f0 <_realloc_r+0x24>
 800b7e8:	f7fd f9d8 	bl	8008b9c <_free_r>
 800b7ec:	002c      	movs	r4, r5
 800b7ee:	e7f7      	b.n	800b7e0 <_realloc_r+0x14>
 800b7f0:	f000 f8c7 	bl	800b982 <_malloc_usable_size_r>
 800b7f4:	0007      	movs	r7, r0
 800b7f6:	4285      	cmp	r5, r0
 800b7f8:	d802      	bhi.n	800b800 <_realloc_r+0x34>
 800b7fa:	0843      	lsrs	r3, r0, #1
 800b7fc:	42ab      	cmp	r3, r5
 800b7fe:	d3ef      	bcc.n	800b7e0 <_realloc_r+0x14>
 800b800:	0029      	movs	r1, r5
 800b802:	0030      	movs	r0, r6
 800b804:	f7fd fa40 	bl	8008c88 <_malloc_r>
 800b808:	9001      	str	r0, [sp, #4]
 800b80a:	2800      	cmp	r0, #0
 800b80c:	d101      	bne.n	800b812 <_realloc_r+0x46>
 800b80e:	9c01      	ldr	r4, [sp, #4]
 800b810:	e7e6      	b.n	800b7e0 <_realloc_r+0x14>
 800b812:	002a      	movs	r2, r5
 800b814:	42bd      	cmp	r5, r7
 800b816:	d900      	bls.n	800b81a <_realloc_r+0x4e>
 800b818:	003a      	movs	r2, r7
 800b81a:	0021      	movs	r1, r4
 800b81c:	9801      	ldr	r0, [sp, #4]
 800b81e:	f7ff fc0d 	bl	800b03c <memcpy>
 800b822:	0021      	movs	r1, r4
 800b824:	0030      	movs	r0, r6
 800b826:	f7fd f9b9 	bl	8008b9c <_free_r>
 800b82a:	e7f0      	b.n	800b80e <_realloc_r+0x42>

0800b82c <_strtoul_l.isra.0>:
 800b82c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b82e:	001e      	movs	r6, r3
 800b830:	4b3e      	ldr	r3, [pc, #248]	@ (800b92c <_strtoul_l.isra.0+0x100>)
 800b832:	0017      	movs	r7, r2
 800b834:	000c      	movs	r4, r1
 800b836:	469c      	mov	ip, r3
 800b838:	2208      	movs	r2, #8
 800b83a:	b085      	sub	sp, #20
 800b83c:	9003      	str	r0, [sp, #12]
 800b83e:	9100      	str	r1, [sp, #0]
 800b840:	0023      	movs	r3, r4
 800b842:	4661      	mov	r1, ip
 800b844:	781d      	ldrb	r5, [r3, #0]
 800b846:	3401      	adds	r4, #1
 800b848:	5d48      	ldrb	r0, [r1, r5]
 800b84a:	0001      	movs	r1, r0
 800b84c:	4011      	ands	r1, r2
 800b84e:	4210      	tst	r0, r2
 800b850:	d1f6      	bne.n	800b840 <_strtoul_l.isra.0+0x14>
 800b852:	2d2d      	cmp	r5, #45	@ 0x2d
 800b854:	d112      	bne.n	800b87c <_strtoul_l.isra.0+0x50>
 800b856:	7825      	ldrb	r5, [r4, #0]
 800b858:	1c9c      	adds	r4, r3, #2
 800b85a:	2301      	movs	r3, #1
 800b85c:	9302      	str	r3, [sp, #8]
 800b85e:	2210      	movs	r2, #16
 800b860:	0033      	movs	r3, r6
 800b862:	4393      	bics	r3, r2
 800b864:	d116      	bne.n	800b894 <_strtoul_l.isra.0+0x68>
 800b866:	2d30      	cmp	r5, #48	@ 0x30
 800b868:	d10e      	bne.n	800b888 <_strtoul_l.isra.0+0x5c>
 800b86a:	2120      	movs	r1, #32
 800b86c:	7823      	ldrb	r3, [r4, #0]
 800b86e:	438b      	bics	r3, r1
 800b870:	2b58      	cmp	r3, #88	@ 0x58
 800b872:	d109      	bne.n	800b888 <_strtoul_l.isra.0+0x5c>
 800b874:	7865      	ldrb	r5, [r4, #1]
 800b876:	3402      	adds	r4, #2
 800b878:	2610      	movs	r6, #16
 800b87a:	e00b      	b.n	800b894 <_strtoul_l.isra.0+0x68>
 800b87c:	9102      	str	r1, [sp, #8]
 800b87e:	2d2b      	cmp	r5, #43	@ 0x2b
 800b880:	d1ed      	bne.n	800b85e <_strtoul_l.isra.0+0x32>
 800b882:	7825      	ldrb	r5, [r4, #0]
 800b884:	1c9c      	adds	r4, r3, #2
 800b886:	e7ea      	b.n	800b85e <_strtoul_l.isra.0+0x32>
 800b888:	2e00      	cmp	r6, #0
 800b88a:	d1f5      	bne.n	800b878 <_strtoul_l.isra.0+0x4c>
 800b88c:	360a      	adds	r6, #10
 800b88e:	2d30      	cmp	r5, #48	@ 0x30
 800b890:	d100      	bne.n	800b894 <_strtoul_l.isra.0+0x68>
 800b892:	3e02      	subs	r6, #2
 800b894:	2001      	movs	r0, #1
 800b896:	0031      	movs	r1, r6
 800b898:	4240      	negs	r0, r0
 800b89a:	f7f4 fc4f 	bl	800013c <__udivsi3>
 800b89e:	9001      	str	r0, [sp, #4]
 800b8a0:	2001      	movs	r0, #1
 800b8a2:	0031      	movs	r1, r6
 800b8a4:	4240      	negs	r0, r0
 800b8a6:	f7f4 fccf 	bl	8000248 <__aeabi_uidivmod>
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	2201      	movs	r2, #1
 800b8ae:	0018      	movs	r0, r3
 800b8b0:	4694      	mov	ip, r2
 800b8b2:	002a      	movs	r2, r5
 800b8b4:	3a30      	subs	r2, #48	@ 0x30
 800b8b6:	2a09      	cmp	r2, #9
 800b8b8:	d812      	bhi.n	800b8e0 <_strtoul_l.isra.0+0xb4>
 800b8ba:	0015      	movs	r5, r2
 800b8bc:	42ae      	cmp	r6, r5
 800b8be:	dd1e      	ble.n	800b8fe <_strtoul_l.isra.0+0xd2>
 800b8c0:	1c5a      	adds	r2, r3, #1
 800b8c2:	d00a      	beq.n	800b8da <_strtoul_l.isra.0+0xae>
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	9a01      	ldr	r2, [sp, #4]
 800b8c8:	425b      	negs	r3, r3
 800b8ca:	4282      	cmp	r2, r0
 800b8cc:	d305      	bcc.n	800b8da <_strtoul_l.isra.0+0xae>
 800b8ce:	d101      	bne.n	800b8d4 <_strtoul_l.isra.0+0xa8>
 800b8d0:	42a9      	cmp	r1, r5
 800b8d2:	db11      	blt.n	800b8f8 <_strtoul_l.isra.0+0xcc>
 800b8d4:	4663      	mov	r3, ip
 800b8d6:	4370      	muls	r0, r6
 800b8d8:	1828      	adds	r0, r5, r0
 800b8da:	7825      	ldrb	r5, [r4, #0]
 800b8dc:	3401      	adds	r4, #1
 800b8de:	e7e8      	b.n	800b8b2 <_strtoul_l.isra.0+0x86>
 800b8e0:	002a      	movs	r2, r5
 800b8e2:	3a41      	subs	r2, #65	@ 0x41
 800b8e4:	2a19      	cmp	r2, #25
 800b8e6:	d801      	bhi.n	800b8ec <_strtoul_l.isra.0+0xc0>
 800b8e8:	3d37      	subs	r5, #55	@ 0x37
 800b8ea:	e7e7      	b.n	800b8bc <_strtoul_l.isra.0+0x90>
 800b8ec:	002a      	movs	r2, r5
 800b8ee:	3a61      	subs	r2, #97	@ 0x61
 800b8f0:	2a19      	cmp	r2, #25
 800b8f2:	d804      	bhi.n	800b8fe <_strtoul_l.isra.0+0xd2>
 800b8f4:	3d57      	subs	r5, #87	@ 0x57
 800b8f6:	e7e1      	b.n	800b8bc <_strtoul_l.isra.0+0x90>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	425b      	negs	r3, r3
 800b8fc:	e7ed      	b.n	800b8da <_strtoul_l.isra.0+0xae>
 800b8fe:	1c5a      	adds	r2, r3, #1
 800b900:	d107      	bne.n	800b912 <_strtoul_l.isra.0+0xe6>
 800b902:	2222      	movs	r2, #34	@ 0x22
 800b904:	9903      	ldr	r1, [sp, #12]
 800b906:	0018      	movs	r0, r3
 800b908:	600a      	str	r2, [r1, #0]
 800b90a:	2f00      	cmp	r7, #0
 800b90c:	d109      	bne.n	800b922 <_strtoul_l.isra.0+0xf6>
 800b90e:	b005      	add	sp, #20
 800b910:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b912:	9a02      	ldr	r2, [sp, #8]
 800b914:	2a00      	cmp	r2, #0
 800b916:	d000      	beq.n	800b91a <_strtoul_l.isra.0+0xee>
 800b918:	4240      	negs	r0, r0
 800b91a:	2f00      	cmp	r7, #0
 800b91c:	d0f7      	beq.n	800b90e <_strtoul_l.isra.0+0xe2>
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d001      	beq.n	800b926 <_strtoul_l.isra.0+0xfa>
 800b922:	1e63      	subs	r3, r4, #1
 800b924:	9300      	str	r3, [sp, #0]
 800b926:	9b00      	ldr	r3, [sp, #0]
 800b928:	603b      	str	r3, [r7, #0]
 800b92a:	e7f0      	b.n	800b90e <_strtoul_l.isra.0+0xe2>
 800b92c:	0800c3c1 	.word	0x0800c3c1

0800b930 <_strtoul_r>:
 800b930:	b510      	push	{r4, lr}
 800b932:	f7ff ff7b 	bl	800b82c <_strtoul_l.isra.0>
 800b936:	bd10      	pop	{r4, pc}

0800b938 <__ascii_wctomb>:
 800b938:	0003      	movs	r3, r0
 800b93a:	1e08      	subs	r0, r1, #0
 800b93c:	d005      	beq.n	800b94a <__ascii_wctomb+0x12>
 800b93e:	2aff      	cmp	r2, #255	@ 0xff
 800b940:	d904      	bls.n	800b94c <__ascii_wctomb+0x14>
 800b942:	228a      	movs	r2, #138	@ 0x8a
 800b944:	2001      	movs	r0, #1
 800b946:	601a      	str	r2, [r3, #0]
 800b948:	4240      	negs	r0, r0
 800b94a:	4770      	bx	lr
 800b94c:	2001      	movs	r0, #1
 800b94e:	700a      	strb	r2, [r1, #0]
 800b950:	e7fb      	b.n	800b94a <__ascii_wctomb+0x12>
	...

0800b954 <fiprintf>:
 800b954:	b40e      	push	{r1, r2, r3}
 800b956:	b517      	push	{r0, r1, r2, r4, lr}
 800b958:	4c05      	ldr	r4, [pc, #20]	@ (800b970 <fiprintf+0x1c>)
 800b95a:	ab05      	add	r3, sp, #20
 800b95c:	cb04      	ldmia	r3!, {r2}
 800b95e:	0001      	movs	r1, r0
 800b960:	6820      	ldr	r0, [r4, #0]
 800b962:	9301      	str	r3, [sp, #4]
 800b964:	f000 f83c 	bl	800b9e0 <_vfiprintf_r>
 800b968:	bc1e      	pop	{r1, r2, r3, r4}
 800b96a:	bc08      	pop	{r3}
 800b96c:	b003      	add	sp, #12
 800b96e:	4718      	bx	r3
 800b970:	20000018 	.word	0x20000018

0800b974 <abort>:
 800b974:	2006      	movs	r0, #6
 800b976:	b510      	push	{r4, lr}
 800b978:	f000 fa18 	bl	800bdac <raise>
 800b97c:	2001      	movs	r0, #1
 800b97e:	f7f7 fead 	bl	80036dc <_exit>

0800b982 <_malloc_usable_size_r>:
 800b982:	1f0b      	subs	r3, r1, #4
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	1f18      	subs	r0, r3, #4
 800b988:	2b00      	cmp	r3, #0
 800b98a:	da01      	bge.n	800b990 <_malloc_usable_size_r+0xe>
 800b98c:	580b      	ldr	r3, [r1, r0]
 800b98e:	18c0      	adds	r0, r0, r3
 800b990:	4770      	bx	lr

0800b992 <__sfputc_r>:
 800b992:	6893      	ldr	r3, [r2, #8]
 800b994:	b510      	push	{r4, lr}
 800b996:	3b01      	subs	r3, #1
 800b998:	6093      	str	r3, [r2, #8]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	da04      	bge.n	800b9a8 <__sfputc_r+0x16>
 800b99e:	6994      	ldr	r4, [r2, #24]
 800b9a0:	42a3      	cmp	r3, r4
 800b9a2:	db07      	blt.n	800b9b4 <__sfputc_r+0x22>
 800b9a4:	290a      	cmp	r1, #10
 800b9a6:	d005      	beq.n	800b9b4 <__sfputc_r+0x22>
 800b9a8:	6813      	ldr	r3, [r2, #0]
 800b9aa:	1c58      	adds	r0, r3, #1
 800b9ac:	6010      	str	r0, [r2, #0]
 800b9ae:	7019      	strb	r1, [r3, #0]
 800b9b0:	0008      	movs	r0, r1
 800b9b2:	bd10      	pop	{r4, pc}
 800b9b4:	f000 f930 	bl	800bc18 <__swbuf_r>
 800b9b8:	0001      	movs	r1, r0
 800b9ba:	e7f9      	b.n	800b9b0 <__sfputc_r+0x1e>

0800b9bc <__sfputs_r>:
 800b9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9be:	0006      	movs	r6, r0
 800b9c0:	000f      	movs	r7, r1
 800b9c2:	0014      	movs	r4, r2
 800b9c4:	18d5      	adds	r5, r2, r3
 800b9c6:	42ac      	cmp	r4, r5
 800b9c8:	d101      	bne.n	800b9ce <__sfputs_r+0x12>
 800b9ca:	2000      	movs	r0, #0
 800b9cc:	e007      	b.n	800b9de <__sfputs_r+0x22>
 800b9ce:	7821      	ldrb	r1, [r4, #0]
 800b9d0:	003a      	movs	r2, r7
 800b9d2:	0030      	movs	r0, r6
 800b9d4:	f7ff ffdd 	bl	800b992 <__sfputc_r>
 800b9d8:	3401      	adds	r4, #1
 800b9da:	1c43      	adds	r3, r0, #1
 800b9dc:	d1f3      	bne.n	800b9c6 <__sfputs_r+0xa>
 800b9de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b9e0 <_vfiprintf_r>:
 800b9e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9e2:	b0a1      	sub	sp, #132	@ 0x84
 800b9e4:	000f      	movs	r7, r1
 800b9e6:	0015      	movs	r5, r2
 800b9e8:	001e      	movs	r6, r3
 800b9ea:	9003      	str	r0, [sp, #12]
 800b9ec:	2800      	cmp	r0, #0
 800b9ee:	d004      	beq.n	800b9fa <_vfiprintf_r+0x1a>
 800b9f0:	6a03      	ldr	r3, [r0, #32]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d101      	bne.n	800b9fa <_vfiprintf_r+0x1a>
 800b9f6:	f7fc f8f7 	bl	8007be8 <__sinit>
 800b9fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b9fc:	07db      	lsls	r3, r3, #31
 800b9fe:	d405      	bmi.n	800ba0c <_vfiprintf_r+0x2c>
 800ba00:	89bb      	ldrh	r3, [r7, #12]
 800ba02:	059b      	lsls	r3, r3, #22
 800ba04:	d402      	bmi.n	800ba0c <_vfiprintf_r+0x2c>
 800ba06:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ba08:	f7fc fa41 	bl	8007e8e <__retarget_lock_acquire_recursive>
 800ba0c:	89bb      	ldrh	r3, [r7, #12]
 800ba0e:	071b      	lsls	r3, r3, #28
 800ba10:	d502      	bpl.n	800ba18 <_vfiprintf_r+0x38>
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d113      	bne.n	800ba40 <_vfiprintf_r+0x60>
 800ba18:	0039      	movs	r1, r7
 800ba1a:	9803      	ldr	r0, [sp, #12]
 800ba1c:	f000 f93e 	bl	800bc9c <__swsetup_r>
 800ba20:	2800      	cmp	r0, #0
 800ba22:	d00d      	beq.n	800ba40 <_vfiprintf_r+0x60>
 800ba24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba26:	07db      	lsls	r3, r3, #31
 800ba28:	d503      	bpl.n	800ba32 <_vfiprintf_r+0x52>
 800ba2a:	2001      	movs	r0, #1
 800ba2c:	4240      	negs	r0, r0
 800ba2e:	b021      	add	sp, #132	@ 0x84
 800ba30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba32:	89bb      	ldrh	r3, [r7, #12]
 800ba34:	059b      	lsls	r3, r3, #22
 800ba36:	d4f8      	bmi.n	800ba2a <_vfiprintf_r+0x4a>
 800ba38:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ba3a:	f7fc fa29 	bl	8007e90 <__retarget_lock_release_recursive>
 800ba3e:	e7f4      	b.n	800ba2a <_vfiprintf_r+0x4a>
 800ba40:	2300      	movs	r3, #0
 800ba42:	ac08      	add	r4, sp, #32
 800ba44:	6163      	str	r3, [r4, #20]
 800ba46:	3320      	adds	r3, #32
 800ba48:	7663      	strb	r3, [r4, #25]
 800ba4a:	3310      	adds	r3, #16
 800ba4c:	76a3      	strb	r3, [r4, #26]
 800ba4e:	9607      	str	r6, [sp, #28]
 800ba50:	002e      	movs	r6, r5
 800ba52:	7833      	ldrb	r3, [r6, #0]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d001      	beq.n	800ba5c <_vfiprintf_r+0x7c>
 800ba58:	2b25      	cmp	r3, #37	@ 0x25
 800ba5a:	d148      	bne.n	800baee <_vfiprintf_r+0x10e>
 800ba5c:	1b73      	subs	r3, r6, r5
 800ba5e:	9305      	str	r3, [sp, #20]
 800ba60:	42ae      	cmp	r6, r5
 800ba62:	d00b      	beq.n	800ba7c <_vfiprintf_r+0x9c>
 800ba64:	002a      	movs	r2, r5
 800ba66:	0039      	movs	r1, r7
 800ba68:	9803      	ldr	r0, [sp, #12]
 800ba6a:	f7ff ffa7 	bl	800b9bc <__sfputs_r>
 800ba6e:	3001      	adds	r0, #1
 800ba70:	d100      	bne.n	800ba74 <_vfiprintf_r+0x94>
 800ba72:	e0ae      	b.n	800bbd2 <_vfiprintf_r+0x1f2>
 800ba74:	6963      	ldr	r3, [r4, #20]
 800ba76:	9a05      	ldr	r2, [sp, #20]
 800ba78:	189b      	adds	r3, r3, r2
 800ba7a:	6163      	str	r3, [r4, #20]
 800ba7c:	7833      	ldrb	r3, [r6, #0]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d100      	bne.n	800ba84 <_vfiprintf_r+0xa4>
 800ba82:	e0a6      	b.n	800bbd2 <_vfiprintf_r+0x1f2>
 800ba84:	2201      	movs	r2, #1
 800ba86:	2300      	movs	r3, #0
 800ba88:	4252      	negs	r2, r2
 800ba8a:	6062      	str	r2, [r4, #4]
 800ba8c:	a904      	add	r1, sp, #16
 800ba8e:	3254      	adds	r2, #84	@ 0x54
 800ba90:	1852      	adds	r2, r2, r1
 800ba92:	1c75      	adds	r5, r6, #1
 800ba94:	6023      	str	r3, [r4, #0]
 800ba96:	60e3      	str	r3, [r4, #12]
 800ba98:	60a3      	str	r3, [r4, #8]
 800ba9a:	7013      	strb	r3, [r2, #0]
 800ba9c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800ba9e:	4b59      	ldr	r3, [pc, #356]	@ (800bc04 <_vfiprintf_r+0x224>)
 800baa0:	2205      	movs	r2, #5
 800baa2:	0018      	movs	r0, r3
 800baa4:	7829      	ldrb	r1, [r5, #0]
 800baa6:	9305      	str	r3, [sp, #20]
 800baa8:	f7fc f9f3 	bl	8007e92 <memchr>
 800baac:	1c6e      	adds	r6, r5, #1
 800baae:	2800      	cmp	r0, #0
 800bab0:	d11f      	bne.n	800baf2 <_vfiprintf_r+0x112>
 800bab2:	6822      	ldr	r2, [r4, #0]
 800bab4:	06d3      	lsls	r3, r2, #27
 800bab6:	d504      	bpl.n	800bac2 <_vfiprintf_r+0xe2>
 800bab8:	2353      	movs	r3, #83	@ 0x53
 800baba:	a904      	add	r1, sp, #16
 800babc:	185b      	adds	r3, r3, r1
 800babe:	2120      	movs	r1, #32
 800bac0:	7019      	strb	r1, [r3, #0]
 800bac2:	0713      	lsls	r3, r2, #28
 800bac4:	d504      	bpl.n	800bad0 <_vfiprintf_r+0xf0>
 800bac6:	2353      	movs	r3, #83	@ 0x53
 800bac8:	a904      	add	r1, sp, #16
 800baca:	185b      	adds	r3, r3, r1
 800bacc:	212b      	movs	r1, #43	@ 0x2b
 800bace:	7019      	strb	r1, [r3, #0]
 800bad0:	782b      	ldrb	r3, [r5, #0]
 800bad2:	2b2a      	cmp	r3, #42	@ 0x2a
 800bad4:	d016      	beq.n	800bb04 <_vfiprintf_r+0x124>
 800bad6:	002e      	movs	r6, r5
 800bad8:	2100      	movs	r1, #0
 800bada:	200a      	movs	r0, #10
 800badc:	68e3      	ldr	r3, [r4, #12]
 800bade:	7832      	ldrb	r2, [r6, #0]
 800bae0:	1c75      	adds	r5, r6, #1
 800bae2:	3a30      	subs	r2, #48	@ 0x30
 800bae4:	2a09      	cmp	r2, #9
 800bae6:	d950      	bls.n	800bb8a <_vfiprintf_r+0x1aa>
 800bae8:	2900      	cmp	r1, #0
 800baea:	d111      	bne.n	800bb10 <_vfiprintf_r+0x130>
 800baec:	e017      	b.n	800bb1e <_vfiprintf_r+0x13e>
 800baee:	3601      	adds	r6, #1
 800baf0:	e7af      	b.n	800ba52 <_vfiprintf_r+0x72>
 800baf2:	9b05      	ldr	r3, [sp, #20]
 800baf4:	6822      	ldr	r2, [r4, #0]
 800baf6:	1ac0      	subs	r0, r0, r3
 800baf8:	2301      	movs	r3, #1
 800bafa:	4083      	lsls	r3, r0
 800bafc:	4313      	orrs	r3, r2
 800bafe:	0035      	movs	r5, r6
 800bb00:	6023      	str	r3, [r4, #0]
 800bb02:	e7cc      	b.n	800ba9e <_vfiprintf_r+0xbe>
 800bb04:	9b07      	ldr	r3, [sp, #28]
 800bb06:	1d19      	adds	r1, r3, #4
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	9107      	str	r1, [sp, #28]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	db01      	blt.n	800bb14 <_vfiprintf_r+0x134>
 800bb10:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb12:	e004      	b.n	800bb1e <_vfiprintf_r+0x13e>
 800bb14:	425b      	negs	r3, r3
 800bb16:	60e3      	str	r3, [r4, #12]
 800bb18:	2302      	movs	r3, #2
 800bb1a:	4313      	orrs	r3, r2
 800bb1c:	6023      	str	r3, [r4, #0]
 800bb1e:	7833      	ldrb	r3, [r6, #0]
 800bb20:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb22:	d10c      	bne.n	800bb3e <_vfiprintf_r+0x15e>
 800bb24:	7873      	ldrb	r3, [r6, #1]
 800bb26:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb28:	d134      	bne.n	800bb94 <_vfiprintf_r+0x1b4>
 800bb2a:	9b07      	ldr	r3, [sp, #28]
 800bb2c:	3602      	adds	r6, #2
 800bb2e:	1d1a      	adds	r2, r3, #4
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	9207      	str	r2, [sp, #28]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	da01      	bge.n	800bb3c <_vfiprintf_r+0x15c>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	425b      	negs	r3, r3
 800bb3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb3e:	4d32      	ldr	r5, [pc, #200]	@ (800bc08 <_vfiprintf_r+0x228>)
 800bb40:	2203      	movs	r2, #3
 800bb42:	0028      	movs	r0, r5
 800bb44:	7831      	ldrb	r1, [r6, #0]
 800bb46:	f7fc f9a4 	bl	8007e92 <memchr>
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	d006      	beq.n	800bb5c <_vfiprintf_r+0x17c>
 800bb4e:	2340      	movs	r3, #64	@ 0x40
 800bb50:	1b40      	subs	r0, r0, r5
 800bb52:	4083      	lsls	r3, r0
 800bb54:	6822      	ldr	r2, [r4, #0]
 800bb56:	3601      	adds	r6, #1
 800bb58:	4313      	orrs	r3, r2
 800bb5a:	6023      	str	r3, [r4, #0]
 800bb5c:	7831      	ldrb	r1, [r6, #0]
 800bb5e:	2206      	movs	r2, #6
 800bb60:	482a      	ldr	r0, [pc, #168]	@ (800bc0c <_vfiprintf_r+0x22c>)
 800bb62:	1c75      	adds	r5, r6, #1
 800bb64:	7621      	strb	r1, [r4, #24]
 800bb66:	f7fc f994 	bl	8007e92 <memchr>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	d040      	beq.n	800bbf0 <_vfiprintf_r+0x210>
 800bb6e:	4b28      	ldr	r3, [pc, #160]	@ (800bc10 <_vfiprintf_r+0x230>)
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d122      	bne.n	800bbba <_vfiprintf_r+0x1da>
 800bb74:	2207      	movs	r2, #7
 800bb76:	9b07      	ldr	r3, [sp, #28]
 800bb78:	3307      	adds	r3, #7
 800bb7a:	4393      	bics	r3, r2
 800bb7c:	3308      	adds	r3, #8
 800bb7e:	9307      	str	r3, [sp, #28]
 800bb80:	6963      	ldr	r3, [r4, #20]
 800bb82:	9a04      	ldr	r2, [sp, #16]
 800bb84:	189b      	adds	r3, r3, r2
 800bb86:	6163      	str	r3, [r4, #20]
 800bb88:	e762      	b.n	800ba50 <_vfiprintf_r+0x70>
 800bb8a:	4343      	muls	r3, r0
 800bb8c:	002e      	movs	r6, r5
 800bb8e:	2101      	movs	r1, #1
 800bb90:	189b      	adds	r3, r3, r2
 800bb92:	e7a4      	b.n	800bade <_vfiprintf_r+0xfe>
 800bb94:	2300      	movs	r3, #0
 800bb96:	200a      	movs	r0, #10
 800bb98:	0019      	movs	r1, r3
 800bb9a:	3601      	adds	r6, #1
 800bb9c:	6063      	str	r3, [r4, #4]
 800bb9e:	7832      	ldrb	r2, [r6, #0]
 800bba0:	1c75      	adds	r5, r6, #1
 800bba2:	3a30      	subs	r2, #48	@ 0x30
 800bba4:	2a09      	cmp	r2, #9
 800bba6:	d903      	bls.n	800bbb0 <_vfiprintf_r+0x1d0>
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d0c8      	beq.n	800bb3e <_vfiprintf_r+0x15e>
 800bbac:	9109      	str	r1, [sp, #36]	@ 0x24
 800bbae:	e7c6      	b.n	800bb3e <_vfiprintf_r+0x15e>
 800bbb0:	4341      	muls	r1, r0
 800bbb2:	002e      	movs	r6, r5
 800bbb4:	2301      	movs	r3, #1
 800bbb6:	1889      	adds	r1, r1, r2
 800bbb8:	e7f1      	b.n	800bb9e <_vfiprintf_r+0x1be>
 800bbba:	aa07      	add	r2, sp, #28
 800bbbc:	9200      	str	r2, [sp, #0]
 800bbbe:	0021      	movs	r1, r4
 800bbc0:	003a      	movs	r2, r7
 800bbc2:	4b14      	ldr	r3, [pc, #80]	@ (800bc14 <_vfiprintf_r+0x234>)
 800bbc4:	9803      	ldr	r0, [sp, #12]
 800bbc6:	f7fb f9b9 	bl	8006f3c <_printf_float>
 800bbca:	9004      	str	r0, [sp, #16]
 800bbcc:	9b04      	ldr	r3, [sp, #16]
 800bbce:	3301      	adds	r3, #1
 800bbd0:	d1d6      	bne.n	800bb80 <_vfiprintf_r+0x1a0>
 800bbd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbd4:	07db      	lsls	r3, r3, #31
 800bbd6:	d405      	bmi.n	800bbe4 <_vfiprintf_r+0x204>
 800bbd8:	89bb      	ldrh	r3, [r7, #12]
 800bbda:	059b      	lsls	r3, r3, #22
 800bbdc:	d402      	bmi.n	800bbe4 <_vfiprintf_r+0x204>
 800bbde:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800bbe0:	f7fc f956 	bl	8007e90 <__retarget_lock_release_recursive>
 800bbe4:	89bb      	ldrh	r3, [r7, #12]
 800bbe6:	065b      	lsls	r3, r3, #25
 800bbe8:	d500      	bpl.n	800bbec <_vfiprintf_r+0x20c>
 800bbea:	e71e      	b.n	800ba2a <_vfiprintf_r+0x4a>
 800bbec:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800bbee:	e71e      	b.n	800ba2e <_vfiprintf_r+0x4e>
 800bbf0:	aa07      	add	r2, sp, #28
 800bbf2:	9200      	str	r2, [sp, #0]
 800bbf4:	0021      	movs	r1, r4
 800bbf6:	003a      	movs	r2, r7
 800bbf8:	4b06      	ldr	r3, [pc, #24]	@ (800bc14 <_vfiprintf_r+0x234>)
 800bbfa:	9803      	ldr	r0, [sp, #12]
 800bbfc:	f7fb fc4c 	bl	8007498 <_printf_i>
 800bc00:	e7e3      	b.n	800bbca <_vfiprintf_r+0x1ea>
 800bc02:	46c0      	nop			@ (mov r8, r8)
 800bc04:	0800c19f 	.word	0x0800c19f
 800bc08:	0800c1a5 	.word	0x0800c1a5
 800bc0c:	0800c1a9 	.word	0x0800c1a9
 800bc10:	08006f3d 	.word	0x08006f3d
 800bc14:	0800b9bd 	.word	0x0800b9bd

0800bc18 <__swbuf_r>:
 800bc18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc1a:	0006      	movs	r6, r0
 800bc1c:	000d      	movs	r5, r1
 800bc1e:	0014      	movs	r4, r2
 800bc20:	2800      	cmp	r0, #0
 800bc22:	d004      	beq.n	800bc2e <__swbuf_r+0x16>
 800bc24:	6a03      	ldr	r3, [r0, #32]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d101      	bne.n	800bc2e <__swbuf_r+0x16>
 800bc2a:	f7fb ffdd 	bl	8007be8 <__sinit>
 800bc2e:	69a3      	ldr	r3, [r4, #24]
 800bc30:	60a3      	str	r3, [r4, #8]
 800bc32:	89a3      	ldrh	r3, [r4, #12]
 800bc34:	071b      	lsls	r3, r3, #28
 800bc36:	d502      	bpl.n	800bc3e <__swbuf_r+0x26>
 800bc38:	6923      	ldr	r3, [r4, #16]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d109      	bne.n	800bc52 <__swbuf_r+0x3a>
 800bc3e:	0021      	movs	r1, r4
 800bc40:	0030      	movs	r0, r6
 800bc42:	f000 f82b 	bl	800bc9c <__swsetup_r>
 800bc46:	2800      	cmp	r0, #0
 800bc48:	d003      	beq.n	800bc52 <__swbuf_r+0x3a>
 800bc4a:	2501      	movs	r5, #1
 800bc4c:	426d      	negs	r5, r5
 800bc4e:	0028      	movs	r0, r5
 800bc50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc52:	6923      	ldr	r3, [r4, #16]
 800bc54:	6820      	ldr	r0, [r4, #0]
 800bc56:	b2ef      	uxtb	r7, r5
 800bc58:	1ac0      	subs	r0, r0, r3
 800bc5a:	6963      	ldr	r3, [r4, #20]
 800bc5c:	b2ed      	uxtb	r5, r5
 800bc5e:	4283      	cmp	r3, r0
 800bc60:	dc05      	bgt.n	800bc6e <__swbuf_r+0x56>
 800bc62:	0021      	movs	r1, r4
 800bc64:	0030      	movs	r0, r6
 800bc66:	f7ff f911 	bl	800ae8c <_fflush_r>
 800bc6a:	2800      	cmp	r0, #0
 800bc6c:	d1ed      	bne.n	800bc4a <__swbuf_r+0x32>
 800bc6e:	68a3      	ldr	r3, [r4, #8]
 800bc70:	3001      	adds	r0, #1
 800bc72:	3b01      	subs	r3, #1
 800bc74:	60a3      	str	r3, [r4, #8]
 800bc76:	6823      	ldr	r3, [r4, #0]
 800bc78:	1c5a      	adds	r2, r3, #1
 800bc7a:	6022      	str	r2, [r4, #0]
 800bc7c:	701f      	strb	r7, [r3, #0]
 800bc7e:	6963      	ldr	r3, [r4, #20]
 800bc80:	4283      	cmp	r3, r0
 800bc82:	d004      	beq.n	800bc8e <__swbuf_r+0x76>
 800bc84:	89a3      	ldrh	r3, [r4, #12]
 800bc86:	07db      	lsls	r3, r3, #31
 800bc88:	d5e1      	bpl.n	800bc4e <__swbuf_r+0x36>
 800bc8a:	2d0a      	cmp	r5, #10
 800bc8c:	d1df      	bne.n	800bc4e <__swbuf_r+0x36>
 800bc8e:	0021      	movs	r1, r4
 800bc90:	0030      	movs	r0, r6
 800bc92:	f7ff f8fb 	bl	800ae8c <_fflush_r>
 800bc96:	2800      	cmp	r0, #0
 800bc98:	d0d9      	beq.n	800bc4e <__swbuf_r+0x36>
 800bc9a:	e7d6      	b.n	800bc4a <__swbuf_r+0x32>

0800bc9c <__swsetup_r>:
 800bc9c:	4b2d      	ldr	r3, [pc, #180]	@ (800bd54 <__swsetup_r+0xb8>)
 800bc9e:	b570      	push	{r4, r5, r6, lr}
 800bca0:	0005      	movs	r5, r0
 800bca2:	6818      	ldr	r0, [r3, #0]
 800bca4:	000c      	movs	r4, r1
 800bca6:	2800      	cmp	r0, #0
 800bca8:	d004      	beq.n	800bcb4 <__swsetup_r+0x18>
 800bcaa:	6a03      	ldr	r3, [r0, #32]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d101      	bne.n	800bcb4 <__swsetup_r+0x18>
 800bcb0:	f7fb ff9a 	bl	8007be8 <__sinit>
 800bcb4:	220c      	movs	r2, #12
 800bcb6:	5ea3      	ldrsh	r3, [r4, r2]
 800bcb8:	071a      	lsls	r2, r3, #28
 800bcba:	d423      	bmi.n	800bd04 <__swsetup_r+0x68>
 800bcbc:	06da      	lsls	r2, r3, #27
 800bcbe:	d407      	bmi.n	800bcd0 <__swsetup_r+0x34>
 800bcc0:	2209      	movs	r2, #9
 800bcc2:	602a      	str	r2, [r5, #0]
 800bcc4:	2240      	movs	r2, #64	@ 0x40
 800bcc6:	2001      	movs	r0, #1
 800bcc8:	4313      	orrs	r3, r2
 800bcca:	81a3      	strh	r3, [r4, #12]
 800bccc:	4240      	negs	r0, r0
 800bcce:	e03a      	b.n	800bd46 <__swsetup_r+0xaa>
 800bcd0:	075b      	lsls	r3, r3, #29
 800bcd2:	d513      	bpl.n	800bcfc <__swsetup_r+0x60>
 800bcd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bcd6:	2900      	cmp	r1, #0
 800bcd8:	d008      	beq.n	800bcec <__swsetup_r+0x50>
 800bcda:	0023      	movs	r3, r4
 800bcdc:	3344      	adds	r3, #68	@ 0x44
 800bcde:	4299      	cmp	r1, r3
 800bce0:	d002      	beq.n	800bce8 <__swsetup_r+0x4c>
 800bce2:	0028      	movs	r0, r5
 800bce4:	f7fc ff5a 	bl	8008b9c <_free_r>
 800bce8:	2300      	movs	r3, #0
 800bcea:	6363      	str	r3, [r4, #52]	@ 0x34
 800bcec:	2224      	movs	r2, #36	@ 0x24
 800bcee:	89a3      	ldrh	r3, [r4, #12]
 800bcf0:	4393      	bics	r3, r2
 800bcf2:	81a3      	strh	r3, [r4, #12]
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	6063      	str	r3, [r4, #4]
 800bcf8:	6923      	ldr	r3, [r4, #16]
 800bcfa:	6023      	str	r3, [r4, #0]
 800bcfc:	2308      	movs	r3, #8
 800bcfe:	89a2      	ldrh	r2, [r4, #12]
 800bd00:	4313      	orrs	r3, r2
 800bd02:	81a3      	strh	r3, [r4, #12]
 800bd04:	6923      	ldr	r3, [r4, #16]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d10b      	bne.n	800bd22 <__swsetup_r+0x86>
 800bd0a:	21a0      	movs	r1, #160	@ 0xa0
 800bd0c:	2280      	movs	r2, #128	@ 0x80
 800bd0e:	89a3      	ldrh	r3, [r4, #12]
 800bd10:	0089      	lsls	r1, r1, #2
 800bd12:	0092      	lsls	r2, r2, #2
 800bd14:	400b      	ands	r3, r1
 800bd16:	4293      	cmp	r3, r2
 800bd18:	d003      	beq.n	800bd22 <__swsetup_r+0x86>
 800bd1a:	0021      	movs	r1, r4
 800bd1c:	0028      	movs	r0, r5
 800bd1e:	f000 f88f 	bl	800be40 <__smakebuf_r>
 800bd22:	220c      	movs	r2, #12
 800bd24:	5ea3      	ldrsh	r3, [r4, r2]
 800bd26:	2101      	movs	r1, #1
 800bd28:	001a      	movs	r2, r3
 800bd2a:	400a      	ands	r2, r1
 800bd2c:	420b      	tst	r3, r1
 800bd2e:	d00b      	beq.n	800bd48 <__swsetup_r+0xac>
 800bd30:	2200      	movs	r2, #0
 800bd32:	60a2      	str	r2, [r4, #8]
 800bd34:	6962      	ldr	r2, [r4, #20]
 800bd36:	4252      	negs	r2, r2
 800bd38:	61a2      	str	r2, [r4, #24]
 800bd3a:	2000      	movs	r0, #0
 800bd3c:	6922      	ldr	r2, [r4, #16]
 800bd3e:	4282      	cmp	r2, r0
 800bd40:	d101      	bne.n	800bd46 <__swsetup_r+0xaa>
 800bd42:	061a      	lsls	r2, r3, #24
 800bd44:	d4be      	bmi.n	800bcc4 <__swsetup_r+0x28>
 800bd46:	bd70      	pop	{r4, r5, r6, pc}
 800bd48:	0799      	lsls	r1, r3, #30
 800bd4a:	d400      	bmi.n	800bd4e <__swsetup_r+0xb2>
 800bd4c:	6962      	ldr	r2, [r4, #20]
 800bd4e:	60a2      	str	r2, [r4, #8]
 800bd50:	e7f3      	b.n	800bd3a <__swsetup_r+0x9e>
 800bd52:	46c0      	nop			@ (mov r8, r8)
 800bd54:	20000018 	.word	0x20000018

0800bd58 <_raise_r>:
 800bd58:	b570      	push	{r4, r5, r6, lr}
 800bd5a:	0004      	movs	r4, r0
 800bd5c:	000d      	movs	r5, r1
 800bd5e:	291f      	cmp	r1, #31
 800bd60:	d904      	bls.n	800bd6c <_raise_r+0x14>
 800bd62:	2316      	movs	r3, #22
 800bd64:	6003      	str	r3, [r0, #0]
 800bd66:	2001      	movs	r0, #1
 800bd68:	4240      	negs	r0, r0
 800bd6a:	bd70      	pop	{r4, r5, r6, pc}
 800bd6c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d004      	beq.n	800bd7c <_raise_r+0x24>
 800bd72:	008a      	lsls	r2, r1, #2
 800bd74:	189b      	adds	r3, r3, r2
 800bd76:	681a      	ldr	r2, [r3, #0]
 800bd78:	2a00      	cmp	r2, #0
 800bd7a:	d108      	bne.n	800bd8e <_raise_r+0x36>
 800bd7c:	0020      	movs	r0, r4
 800bd7e:	f000 f831 	bl	800bde4 <_getpid_r>
 800bd82:	002a      	movs	r2, r5
 800bd84:	0001      	movs	r1, r0
 800bd86:	0020      	movs	r0, r4
 800bd88:	f000 f81a 	bl	800bdc0 <_kill_r>
 800bd8c:	e7ed      	b.n	800bd6a <_raise_r+0x12>
 800bd8e:	2a01      	cmp	r2, #1
 800bd90:	d009      	beq.n	800bda6 <_raise_r+0x4e>
 800bd92:	1c51      	adds	r1, r2, #1
 800bd94:	d103      	bne.n	800bd9e <_raise_r+0x46>
 800bd96:	2316      	movs	r3, #22
 800bd98:	6003      	str	r3, [r0, #0]
 800bd9a:	2001      	movs	r0, #1
 800bd9c:	e7e5      	b.n	800bd6a <_raise_r+0x12>
 800bd9e:	2100      	movs	r1, #0
 800bda0:	0028      	movs	r0, r5
 800bda2:	6019      	str	r1, [r3, #0]
 800bda4:	4790      	blx	r2
 800bda6:	2000      	movs	r0, #0
 800bda8:	e7df      	b.n	800bd6a <_raise_r+0x12>
	...

0800bdac <raise>:
 800bdac:	b510      	push	{r4, lr}
 800bdae:	4b03      	ldr	r3, [pc, #12]	@ (800bdbc <raise+0x10>)
 800bdb0:	0001      	movs	r1, r0
 800bdb2:	6818      	ldr	r0, [r3, #0]
 800bdb4:	f7ff ffd0 	bl	800bd58 <_raise_r>
 800bdb8:	bd10      	pop	{r4, pc}
 800bdba:	46c0      	nop			@ (mov r8, r8)
 800bdbc:	20000018 	.word	0x20000018

0800bdc0 <_kill_r>:
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	b570      	push	{r4, r5, r6, lr}
 800bdc4:	4d06      	ldr	r5, [pc, #24]	@ (800bde0 <_kill_r+0x20>)
 800bdc6:	0004      	movs	r4, r0
 800bdc8:	0008      	movs	r0, r1
 800bdca:	0011      	movs	r1, r2
 800bdcc:	602b      	str	r3, [r5, #0]
 800bdce:	f7f7 fc75 	bl	80036bc <_kill>
 800bdd2:	1c43      	adds	r3, r0, #1
 800bdd4:	d103      	bne.n	800bdde <_kill_r+0x1e>
 800bdd6:	682b      	ldr	r3, [r5, #0]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d000      	beq.n	800bdde <_kill_r+0x1e>
 800bddc:	6023      	str	r3, [r4, #0]
 800bdde:	bd70      	pop	{r4, r5, r6, pc}
 800bde0:	20000514 	.word	0x20000514

0800bde4 <_getpid_r>:
 800bde4:	b510      	push	{r4, lr}
 800bde6:	f7f7 fc63 	bl	80036b0 <_getpid>
 800bdea:	bd10      	pop	{r4, pc}

0800bdec <__swhatbuf_r>:
 800bdec:	b570      	push	{r4, r5, r6, lr}
 800bdee:	000e      	movs	r6, r1
 800bdf0:	001d      	movs	r5, r3
 800bdf2:	230e      	movs	r3, #14
 800bdf4:	5ec9      	ldrsh	r1, [r1, r3]
 800bdf6:	0014      	movs	r4, r2
 800bdf8:	b096      	sub	sp, #88	@ 0x58
 800bdfa:	2900      	cmp	r1, #0
 800bdfc:	da0c      	bge.n	800be18 <__swhatbuf_r+0x2c>
 800bdfe:	89b2      	ldrh	r2, [r6, #12]
 800be00:	2380      	movs	r3, #128	@ 0x80
 800be02:	0011      	movs	r1, r2
 800be04:	4019      	ands	r1, r3
 800be06:	421a      	tst	r2, r3
 800be08:	d114      	bne.n	800be34 <__swhatbuf_r+0x48>
 800be0a:	2380      	movs	r3, #128	@ 0x80
 800be0c:	00db      	lsls	r3, r3, #3
 800be0e:	2000      	movs	r0, #0
 800be10:	6029      	str	r1, [r5, #0]
 800be12:	6023      	str	r3, [r4, #0]
 800be14:	b016      	add	sp, #88	@ 0x58
 800be16:	bd70      	pop	{r4, r5, r6, pc}
 800be18:	466a      	mov	r2, sp
 800be1a:	f000 f853 	bl	800bec4 <_fstat_r>
 800be1e:	2800      	cmp	r0, #0
 800be20:	dbed      	blt.n	800bdfe <__swhatbuf_r+0x12>
 800be22:	23f0      	movs	r3, #240	@ 0xf0
 800be24:	9901      	ldr	r1, [sp, #4]
 800be26:	021b      	lsls	r3, r3, #8
 800be28:	4019      	ands	r1, r3
 800be2a:	4b04      	ldr	r3, [pc, #16]	@ (800be3c <__swhatbuf_r+0x50>)
 800be2c:	18c9      	adds	r1, r1, r3
 800be2e:	424b      	negs	r3, r1
 800be30:	4159      	adcs	r1, r3
 800be32:	e7ea      	b.n	800be0a <__swhatbuf_r+0x1e>
 800be34:	2100      	movs	r1, #0
 800be36:	2340      	movs	r3, #64	@ 0x40
 800be38:	e7e9      	b.n	800be0e <__swhatbuf_r+0x22>
 800be3a:	46c0      	nop			@ (mov r8, r8)
 800be3c:	ffffe000 	.word	0xffffe000

0800be40 <__smakebuf_r>:
 800be40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be42:	2602      	movs	r6, #2
 800be44:	898b      	ldrh	r3, [r1, #12]
 800be46:	0005      	movs	r5, r0
 800be48:	000c      	movs	r4, r1
 800be4a:	b085      	sub	sp, #20
 800be4c:	4233      	tst	r3, r6
 800be4e:	d007      	beq.n	800be60 <__smakebuf_r+0x20>
 800be50:	0023      	movs	r3, r4
 800be52:	3347      	adds	r3, #71	@ 0x47
 800be54:	6023      	str	r3, [r4, #0]
 800be56:	6123      	str	r3, [r4, #16]
 800be58:	2301      	movs	r3, #1
 800be5a:	6163      	str	r3, [r4, #20]
 800be5c:	b005      	add	sp, #20
 800be5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be60:	ab03      	add	r3, sp, #12
 800be62:	aa02      	add	r2, sp, #8
 800be64:	f7ff ffc2 	bl	800bdec <__swhatbuf_r>
 800be68:	9f02      	ldr	r7, [sp, #8]
 800be6a:	9001      	str	r0, [sp, #4]
 800be6c:	0039      	movs	r1, r7
 800be6e:	0028      	movs	r0, r5
 800be70:	f7fc ff0a 	bl	8008c88 <_malloc_r>
 800be74:	2800      	cmp	r0, #0
 800be76:	d108      	bne.n	800be8a <__smakebuf_r+0x4a>
 800be78:	220c      	movs	r2, #12
 800be7a:	5ea3      	ldrsh	r3, [r4, r2]
 800be7c:	059a      	lsls	r2, r3, #22
 800be7e:	d4ed      	bmi.n	800be5c <__smakebuf_r+0x1c>
 800be80:	2203      	movs	r2, #3
 800be82:	4393      	bics	r3, r2
 800be84:	431e      	orrs	r6, r3
 800be86:	81a6      	strh	r6, [r4, #12]
 800be88:	e7e2      	b.n	800be50 <__smakebuf_r+0x10>
 800be8a:	2380      	movs	r3, #128	@ 0x80
 800be8c:	89a2      	ldrh	r2, [r4, #12]
 800be8e:	6020      	str	r0, [r4, #0]
 800be90:	4313      	orrs	r3, r2
 800be92:	81a3      	strh	r3, [r4, #12]
 800be94:	9b03      	ldr	r3, [sp, #12]
 800be96:	6120      	str	r0, [r4, #16]
 800be98:	6167      	str	r7, [r4, #20]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d00c      	beq.n	800beb8 <__smakebuf_r+0x78>
 800be9e:	0028      	movs	r0, r5
 800bea0:	230e      	movs	r3, #14
 800bea2:	5ee1      	ldrsh	r1, [r4, r3]
 800bea4:	f000 f820 	bl	800bee8 <_isatty_r>
 800bea8:	2800      	cmp	r0, #0
 800beaa:	d005      	beq.n	800beb8 <__smakebuf_r+0x78>
 800beac:	2303      	movs	r3, #3
 800beae:	89a2      	ldrh	r2, [r4, #12]
 800beb0:	439a      	bics	r2, r3
 800beb2:	3b02      	subs	r3, #2
 800beb4:	4313      	orrs	r3, r2
 800beb6:	81a3      	strh	r3, [r4, #12]
 800beb8:	89a3      	ldrh	r3, [r4, #12]
 800beba:	9a01      	ldr	r2, [sp, #4]
 800bebc:	4313      	orrs	r3, r2
 800bebe:	81a3      	strh	r3, [r4, #12]
 800bec0:	e7cc      	b.n	800be5c <__smakebuf_r+0x1c>
	...

0800bec4 <_fstat_r>:
 800bec4:	2300      	movs	r3, #0
 800bec6:	b570      	push	{r4, r5, r6, lr}
 800bec8:	4d06      	ldr	r5, [pc, #24]	@ (800bee4 <_fstat_r+0x20>)
 800beca:	0004      	movs	r4, r0
 800becc:	0008      	movs	r0, r1
 800bece:	0011      	movs	r1, r2
 800bed0:	602b      	str	r3, [r5, #0]
 800bed2:	f7f7 fc53 	bl	800377c <_fstat>
 800bed6:	1c43      	adds	r3, r0, #1
 800bed8:	d103      	bne.n	800bee2 <_fstat_r+0x1e>
 800beda:	682b      	ldr	r3, [r5, #0]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d000      	beq.n	800bee2 <_fstat_r+0x1e>
 800bee0:	6023      	str	r3, [r4, #0]
 800bee2:	bd70      	pop	{r4, r5, r6, pc}
 800bee4:	20000514 	.word	0x20000514

0800bee8 <_isatty_r>:
 800bee8:	2300      	movs	r3, #0
 800beea:	b570      	push	{r4, r5, r6, lr}
 800beec:	4d06      	ldr	r5, [pc, #24]	@ (800bf08 <_isatty_r+0x20>)
 800beee:	0004      	movs	r4, r0
 800bef0:	0008      	movs	r0, r1
 800bef2:	602b      	str	r3, [r5, #0]
 800bef4:	f7f7 fc50 	bl	8003798 <_isatty>
 800bef8:	1c43      	adds	r3, r0, #1
 800befa:	d103      	bne.n	800bf04 <_isatty_r+0x1c>
 800befc:	682b      	ldr	r3, [r5, #0]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d000      	beq.n	800bf04 <_isatty_r+0x1c>
 800bf02:	6023      	str	r3, [r4, #0]
 800bf04:	bd70      	pop	{r4, r5, r6, pc}
 800bf06:	46c0      	nop			@ (mov r8, r8)
 800bf08:	20000514 	.word	0x20000514

0800bf0c <_init>:
 800bf0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf0e:	46c0      	nop			@ (mov r8, r8)
 800bf10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf12:	bc08      	pop	{r3}
 800bf14:	469e      	mov	lr, r3
 800bf16:	4770      	bx	lr

0800bf18 <_fini>:
 800bf18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf1a:	46c0      	nop			@ (mov r8, r8)
 800bf1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf1e:	bc08      	pop	{r3}
 800bf20:	469e      	mov	lr, r3
 800bf22:	4770      	bx	lr
