{
  "processor": "GI CP1600",
  "manufacturer": "General Instrument",
  "year": 1975,
  "schema_version": "1.0",
  "source": "CP1600 Microprocessor datasheet, General Instrument 1975",
  "instruction_count": 88,
  "instructions": [
    {"mnemonic": "MVO", "bytes": 2, "cycles": 11, "category": "data_transfer", "addressing_mode": "register,direct", "flags_affected": "none", "notes": "Move out register to direct address; 11 DECLE times"},
    {"mnemonic": "MVO@", "bytes": 1, "cycles": 9, "category": "data_transfer", "addressing_mode": "register,indirect", "flags_affected": "none", "notes": "Move out register via indirect address register"},
    {"mnemonic": "MVOI", "bytes": 1, "cycles": 9, "category": "data_transfer", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Move out register (auto-increment addressing)"},
    {"mnemonic": "MVI", "bytes": 2, "cycles": 10, "category": "data_transfer", "addressing_mode": "direct,register", "flags_affected": "none", "notes": "Move in from direct address to register; 10 DECLE times"},
    {"mnemonic": "MVI@", "bytes": 1, "cycles": 8, "category": "data_transfer", "addressing_mode": "indirect,register", "flags_affected": "none", "notes": "Move in from indirect address to register"},
    {"mnemonic": "MVII", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "immediate,register", "flags_affected": "none", "notes": "Move in immediate to register"},
    {"mnemonic": "ADD", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "direct,register", "flags_affected": "S,Z,O,C", "notes": "Add direct address to register"},
    {"mnemonic": "ADD@", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "indirect,register", "flags_affected": "S,Z,O,C", "notes": "Add indirect to register"},
    {"mnemonic": "ADDI", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate,register", "flags_affected": "S,Z,O,C", "notes": "Add immediate to register"},
    {"mnemonic": "SUB", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "direct,register", "flags_affected": "S,Z,O,C", "notes": "Subtract direct from register"},
    {"mnemonic": "SUB@", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "indirect,register", "flags_affected": "S,Z,O,C", "notes": "Subtract indirect from register"},
    {"mnemonic": "SUBI", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate,register", "flags_affected": "S,Z,O,C", "notes": "Subtract immediate from register"},
    {"mnemonic": "CMP", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "direct,register", "flags_affected": "S,Z,O,C", "notes": "Compare direct with register"},
    {"mnemonic": "CMP@", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "indirect,register", "flags_affected": "S,Z,O,C", "notes": "Compare indirect with register"},
    {"mnemonic": "CMPI", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate,register", "flags_affected": "S,Z,O,C", "notes": "Compare immediate with register"},
    {"mnemonic": "AND", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "direct,register", "flags_affected": "S,Z", "notes": "AND direct with register"},
    {"mnemonic": "AND@", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "indirect,register", "flags_affected": "S,Z", "notes": "AND indirect with register"},
    {"mnemonic": "ANDI", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate,register", "flags_affected": "S,Z", "notes": "AND immediate with register"},
    {"mnemonic": "XOR", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "direct,register", "flags_affected": "S,Z", "notes": "XOR direct with register"},
    {"mnemonic": "XOR@", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "indirect,register", "flags_affected": "S,Z", "notes": "XOR indirect with register"},
    {"mnemonic": "XORI", "bytes": 2, "cycles": 8, "category": "alu", "addressing_mode": "immediate,register", "flags_affected": "S,Z", "notes": "XOR immediate with register"},
    {"mnemonic": "INCR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Increment register"},
    {"mnemonic": "DECR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Decrement register"},
    {"mnemonic": "COMR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Complement register (one's complement)"},
    {"mnemonic": "NEGR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,O,C", "notes": "Negate register (two's complement)"},
    {"mnemonic": "ADCR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,O,C", "notes": "Add carry to register"},
    {"mnemonic": "SWAP", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Swap bytes (double-byte swap)"},
    {"mnemonic": "SWAP", "bytes": 1, "cycles": 8, "category": "data_transfer", "addressing_mode": "register_double", "flags_affected": "S,Z", "notes": "Swap nibbles within bytes (single-byte swap)"},
    {"mnemonic": "SLL", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Shift logical left by 1"},
    {"mnemonic": "SLL", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register,2", "flags_affected": "S,Z", "notes": "Shift logical left by 2"},
    {"mnemonic": "SLR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Shift logical right by 1"},
    {"mnemonic": "SLR", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register,2", "flags_affected": "S,Z", "notes": "Shift logical right by 2"},
    {"mnemonic": "SAR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Shift arithmetic right by 1"},
    {"mnemonic": "SAR", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register,2", "flags_affected": "S,Z", "notes": "Shift arithmetic right by 2"},
    {"mnemonic": "RLC", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,O,C", "notes": "Rotate left through carry by 1"},
    {"mnemonic": "RLC", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register,2", "flags_affected": "S,Z,O,C", "notes": "Rotate left through carry by 2"},
    {"mnemonic": "RRC", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,O,C", "notes": "Rotate right through carry by 1"},
    {"mnemonic": "RRC", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register,2", "flags_affected": "S,Z,O,C", "notes": "Rotate right through carry by 2"},
    {"mnemonic": "SARC", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,O,C", "notes": "Shift arithmetic right through carry by 1"},
    {"mnemonic": "SARC", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register,2", "flags_affected": "S,Z,O,C", "notes": "Shift arithmetic right through carry by 2"},
    {"mnemonic": "MOVR", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "S,Z", "notes": "Move register to register"},
    {"mnemonic": "ADDR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register,register", "flags_affected": "S,Z,O,C", "notes": "Add register to register"},
    {"mnemonic": "SUBR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register,register", "flags_affected": "S,Z,O,C", "notes": "Subtract register from register"},
    {"mnemonic": "CMPR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register,register", "flags_affected": "S,Z,O,C", "notes": "Compare register to register"},
    {"mnemonic": "ANDR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register,register", "flags_affected": "S,Z", "notes": "AND register to register"},
    {"mnemonic": "XORR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register,register", "flags_affected": "S,Z", "notes": "XOR register to register"},
    {"mnemonic": "B", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Branch to direct address; 9 DECLE times"},
    {"mnemonic": "B", "bytes": 1, "cycles": 7, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Branch via indirect register"},
    {"mnemonic": "BC", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if carry set; 9 taken, 7 not taken"},
    {"mnemonic": "BOV", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if overflow set"},
    {"mnemonic": "BPL", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if plus (sign clear)"},
    {"mnemonic": "BEQ", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if equal (zero set)"},
    {"mnemonic": "BLT", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if less than (sign XOR overflow)"},
    {"mnemonic": "BLE", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if less or equal"},
    {"mnemonic": "BUSC", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if unequal sign and carry"},
    {"mnemonic": "BNC", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if no carry"},
    {"mnemonic": "BNOV", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if no overflow"},
    {"mnemonic": "BMI", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if minus (sign set)"},
    {"mnemonic": "BNE", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if not equal (zero clear)"},
    {"mnemonic": "BGE", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if greater or equal"},
    {"mnemonic": "BGT", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if greater than"},
    {"mnemonic": "BESC", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if equal sign and carry"},
    {"mnemonic": "BEXT", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "external_condition", "flags_affected": "none", "notes": "Branch on external condition"},
    {"mnemonic": "NOPP", "bytes": 2, "cycles": 7, "category": "nop", "addressing_mode": "displacement", "flags_affected": "none", "notes": "No-op (branch never taken); 7 DECLE times"},
    {"mnemonic": "JSR", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "register,direct", "flags_affected": "none", "notes": "Jump to subroutine; return addr saved in register"},
    {"mnemonic": "JSRE", "bytes": 3, "cycles": 15, "category": "control", "addressing_mode": "register,direct_extended", "flags_affected": "none", "notes": "Jump to subroutine, extended address range"},
    {"mnemonic": "JSRD", "bytes": 3, "cycles": 15, "category": "control", "addressing_mode": "register,direct_extended", "flags_affected": "none", "notes": "Jump to subroutine, displaced address"},
    {"mnemonic": "PULR", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pull (pop) from stack to register via R6"},
    {"mnemonic": "PSHR", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register to stack via R6"},
    {"mnemonic": "CLRR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Clear register (XOR with itself)"},
    {"mnemonic": "TSTR", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z", "notes": "Test register (MOVR Rx,Rx - sets flags)"},
    {"mnemonic": "SDBD", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "prefix", "flags_affected": "none", "notes": "Set double byte data prefix (next instruction uses 2 DECLEs for data)"},
    {"mnemonic": "HLT", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "EIS", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "I", "notes": "Enable interrupt system"},
    {"mnemonic": "DIS", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "I", "notes": "Disable interrupt system"},
    {"mnemonic": "TCI", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Terminate current interrupt"},
    {"mnemonic": "CLRC", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "C", "notes": "Clear carry flag"},
    {"mnemonic": "SETC", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "C", "notes": "Set carry flag"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 6, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "SIN", "bytes": 1, "cycles": 6, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "Software interrupt (not typically used)"},
    {"mnemonic": "GSWD", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Get status word into register (flags duplicated in both bytes)"},
    {"mnemonic": "RSWD", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "S,Z,O,C,I,D", "notes": "Restore status word from register"},
    {"mnemonic": "J", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump to direct address (alias for B)"},
    {"mnemonic": "JE", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "direct_extended", "flags_affected": "none", "notes": "Jump, extended address range"},
    {"mnemonic": "JD", "bytes": 2, "cycles": 9, "category": "control", "addressing_mode": "direct_displaced", "flags_affected": "none", "notes": "Jump, displaced addressing"},
    {"mnemonic": "CALL", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine (alias for JSR R5)"},
    {"mnemonic": "BEGIN", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Begin subroutine (push R5 to stack)"},
    {"mnemonic": "RETURN", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine (pop R5 then jump via R5)"}
  ]
}
