===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.7131 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2834 ( 10.0%)    0.2834 ( 16.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2346 (  8.3%)    0.2346 ( 13.7%)    Parse modules
    0.0452 (  1.6%)    0.0452 (  2.6%)    Verify circuit
    2.4148 ( 84.9%)    1.2842 ( 75.0%)  'firrtl.circuit' Pipeline
    0.0452 (  1.6%)    0.0452 (  2.6%)    LowerFIRRTLAnnotations
    0.2230 (  7.8%)    0.1191 (  7.0%)    'firrtl.module' Pipeline
    0.0876 (  3.1%)    0.0481 (  2.8%)      DropName
    0.1354 (  4.8%)    0.0709 (  4.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0107 (  0.4%)    0.0060 (  0.3%)    'firrtl.module' Pipeline
    0.0107 (  0.4%)    0.0059 (  0.3%)      LowerCHIRRTLPass
    0.0162 (  0.6%)    0.0162 (  0.9%)    InferWidths
    0.0436 (  1.5%)    0.0436 (  2.5%)    MemToRegOfVec
    0.0888 (  3.1%)    0.0888 (  5.2%)    InferResets
    0.0064 (  0.2%)    0.0064 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0134 (  0.5%)    0.0134 (  0.8%)    WireDFT
    0.0903 (  3.2%)    0.0903 (  5.3%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0901 (  3.2%)    0.0491 (  2.9%)    'firrtl.module' Pipeline
    0.0880 (  3.1%)    0.0480 (  2.8%)      ExpandWhens
    0.0020 (  0.1%)    0.0011 (  0.1%)      SFCCompat
    0.0213 (  0.7%)    0.0213 (  1.2%)    CheckCombCycles
    0.0065 (  0.2%)    0.0065 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.8067 ( 28.4%)    0.4428 ( 25.8%)    'firrtl.module' Pipeline
    0.7678 ( 27.0%)    0.4218 ( 24.6%)      Canonicalizer
    0.0389 (  1.4%)    0.0210 (  1.2%)      InferReadWrite
    0.0169 (  0.6%)    0.0169 (  1.0%)    PrefixModules
    0.0050 (  0.2%)    0.0050 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0309 (  1.1%)    0.0309 (  1.8%)    Inliner
    0.0381 (  1.3%)    0.0381 (  2.2%)    IMConstProp
    0.0013 (  0.0%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.0%)    0.0012 (  0.1%)    AddSeqMemPorts
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0146 (  0.5%)    0.0146 (  0.9%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1686 (  5.9%)    0.1686 (  9.8%)    'firrtl.module' Pipeline
    0.0116 (  0.4%)    0.0116 (  0.7%)      DropName
    0.1569 (  5.5%)    0.1569 (  9.2%)      Canonicalizer
    0.0166 (  0.6%)    0.0166 (  1.0%)    IMDeadCodeElim
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0530 (  1.9%)    0.0530 (  3.1%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0500 (  1.8%)    0.0500 (  2.9%)  'hw.module' Pipeline
    0.0134 (  0.5%)    0.0134 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0242 (  0.9%)    0.0242 (  1.4%)    Canonicalizer
    0.0090 (  0.3%)    0.0090 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0034 (  0.1%)    0.0034 (  0.2%)    HWCleanup
    0.0053 (  0.2%)    0.0053 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0051 (  0.2%)    0.0051 (  0.3%)    PrettifyVerilog
    0.0051 (  0.2%)    0.0051 (  0.3%)  StripDebugInfoWithPred
    0.0295 (  1.0%)    0.0295 (  1.7%)  ExportVerilog
    0.0013 (  0.0%)    0.0013 (  0.1%)  Rest
    2.8436 (100.0%)    1.7131 (100.0%)  Total

{
  totalTime: 1.726,
  maxMemory: 75448320
}
