# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do dds_generator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS {C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Apr 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS" C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v 
# -- Compiling module mem_read_file
# 
# Top level modules:
# 	mem_read_file
# End time: 18:31:14 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS {C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:14 on Apr 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS" C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v 
# -- Compiling module mem_read_file
# 
# Top level modules:
# 	mem_read_file
# End time: 18:31:14 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mem_read_file
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mem_read_file 
# Start time: 18:31:15 on Apr 02,2022
# Loading work.mem_read_file
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "../signal_source/SIGNAL.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v(24)
#    Time: 0 ps  Iteration: 0  Instance: /mem_read_file
do dds_gen.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS {C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:16 on Apr 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS" C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v 
# -- Compiling module mem_read_file
# 
# Top level modules:
# 	mem_read_file
# End time: 19:39:16 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS {C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:16 on Apr 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS" C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v 
# -- Compiling module mem_read_file
# 
# Top level modules:
# 	mem_read_file
# End time: 19:39:16 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mem_read_file
# End time: 19:39:21 on Apr 02,2022, Elapsed time: 1:08:06
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mem_read_file 
# Start time: 19:39:21 on Apr 02,2022
# Loading work.mem_read_file
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "../signal_source/SIGNAL.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/Madera/Documents/Quartus_Workspace/dds_generator/DDS/mem_read_file.v(24)
#    Time: 0 ps  Iteration: 0  Instance: /mem_read_file
# End time: 20:56:13 on Apr 05,2022, Elapsed time: 72:16:52
# Errors: 0, Warnings: 1
