<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item value="C:\Users\runne\Desktop\Soc_FPGA\nexys4_sv_vanilla\nexys4_sv_vanilla.sdk" key="com.xilinx.sdk.hw.ui.hwspec.last"/>
	<item value="C:\Users\runne\Desktop\Soc_FPGA\nexys4_sv_vanilla\nexys4_sv_vanilla.srcs\sources_1\imports\code_listing_sv\build\elf" key="fpga_elf_mem_selection"/>
	<item value="C:\Users\runne\Desktop\Soc_FPGA\nexys4_sv_vanilla\nexys4_sv_vanilla.runs\impl_1" key="program_fpga_view_bit_bmm_browse_key"/>
	<item value="C:\Users\runne\Desktop\Soc_FPGA\nexys4_sv_vanilla\nexys4_sv_vanilla.srcs\sources_1\imports\code_listing_sv\build\elf" key="last_stored_selection"/>
</section>
