{"Source Block": ["oh/elink/hdl/etx_protocol.v@114:125@HdlStmAssign", "\t  end // else: !if(reset)\t\n     end // always @ ( posedge txlclk_p or posedge reset )\n\n\n   //First/second cycle select\n   assign tx_data_par[63:0] = etx_cycle ? tx_data_reg[127:64]:\n\t\t\t                  tx_data_reg[63:0];\n      \n   //#############################\n   //# Wait signals (async)\n   //#############################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[119, "   assign tx_data_par[63:0] = etx_cycle ? tx_data_reg[127:64]:\n"], [120, "\t\t\t                  tx_data_reg[63:0];\n"]], "Add": [[120, "   assign tx_data_par[63:0] = ~etx_sample ? tx_data_reg[63:0] : //first cycle\n"], [120, "                                            tx_data_reg[127:64];//all others, 0 or upper\n"]]}}