// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2020 iWave System Technologies Pvt Ltd.
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx8mm.dtsi"

/ {

	aliases { /* SD/MMC: eMMC/SD slot numbering fix */
		mmc0 = &usdhc3;
		mmc1 = &usdhc2;
		mmc2 = &usdhc1;
	};

	memory@40000000 { /* RAM: 1GB Memory support */
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x40000000>;
	};

	reserved-memory { /* RAM: 1GB Memory support */
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* global autoconfigured region for contiguous allocations */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x14000000>;
			alloc-ranges = <0 0x40000000 0 0x30000000>;
			linux,cma-default;
		};
		
		rpmsg_reserved: rpmsg@0x78000000{
                        no-map;
                        reg = <0 0x78000000 0 0x400000>;
                };

                m4_reserved: m4@0x60000000 {
                        no-map;
                        reg = <0 0x60000000 0 0x1000000>;
                };

                vdev0vring0: vdev0vring0@78000000 {
                        compatible = "shared-dma-pool";
                        reg = <0 0x78000000 0 0x8000>;
                        no-map;
                };

                vdev0vring1: vdev0vring1@78008000 {
                        compatible = "shared-dma-pool";
                        reg = <0 0x78008000 0 0x8000>;
                        no-map;
                };

                vdevbuffer: vdevbuffer@78400000 {
                        compatible = "shared-dma-pool";
                        reg = <0 0x78400000 0 0x100000>;
                        no-map;
		};
	};

	chosen {
		stdout-path = &uart4;
	};

	modem_reset: modem-reset { /* BT: BT reset */
		compatible = "gpio-reset";
		reset-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
		reset-delay-us = <2000>;
		reset-post-delay-ms = <40>;
		#reset-cells = <0>;
	};

	pcie0_refclk: pcie0-refclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	usdhc1_pwrseq: usdhc1_pwrseq { /* WIFI: WIFI power sequence */
		compatible = "mmc-pwrseq-simple";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usdhc1_gpio>;
		reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
	};

	reg_usdhc2_vmmc: regulator-usdhc2 { /* USDHC2: Carrier Micro SD: Fixed Regulator */
		compatible = "regulator-fixed";
		regulator-name = "VMMC_SD2_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	iwg34m_common { /* SoC Board Setttings : Board Configuration GPIOs */
		compatible = "iw,iwg34m-com";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_board_cfg>;
		som-rev-gpios = <&gpio1 9 0 &gpio5 1 0 &gpio4 25 0 &gpio4 26 0 
				&gpio4 27 0 &gpio2 19 0 &gpio2 20 0 >;
		status = "okay";
	};

	imx8mm-cm4 {
                compatible = "fsl,imx8mm-cm4";
                rsc-da = <0x78000000>;
                clocks = <&clk IMX8MM_CLK_M4_DIV>;
                mbox-names = "tx", "rx", "rxdb";
                mboxes = <&mu 0 1
                          &mu 1 1
                          &mu 3 1>;
                memory-region = <&vdev0vring0>, <&vdev0vring1>, <&vdevbuffer>;
                syscon = <&src>;
        };
};

&A53_0 {
	cpu-supply = <&buck2_reg>;
};

&clk {
        init-on-array = <IMX8MM_CLK_UART3_ROOT
        IMX8MM_CLK_AHB IMX8MM_CLK_DRAM_CORE
        IMX8MM_CLK_NOC IMX8MM_CLK_NOC_APB
        IMX8MM_CLK_USB_BUS
        IMX8MM_CLK_MAIN_AXI IMX8MM_CLK_AUDIO_AHB
        IMX8MM_CLK_DRAM_APB IMX8MM_CLK_A53_DIV
        IMX8MM_ARM_PLL_OUT IMX8MM_CLK_DISP_AXI
        IMX8MM_CLK_DISP_APB
        >;
};

&rpmsg{
        /*
         * 64K for one rpmsg instance:
         * --0x78000000~0x7800ffff: pingpong
         */
        vdev-nums = <1>;
        reg = <0x0 0x78000000 0x0 0x10000>;
        memory-region = <&vdevbuffer>;
        status = "okay";
};

&fec1 { /* FEC1: AR8031 PHY ENET */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
			at803x,led-act-blind-workaround;
			at803x,eee-okay;
			at803x,vddio-1p8v;
		};
	};
};

&pcie0{ /* PCIE: PCIe0 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie0>;
	disable-gpio = <&gpio1 11 GPIO_ACTIVE_LOW>;
	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>,
		 <&clk IMX8MM_CLK_PCIE1_AUX>,
		 <&clk IMX8MM_CLK_PCIE1_PHY>,
		 <&pcie0_refclk>;
	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
	ext_osc = <1>;
	reserved-region = <&rpmsg_reserved>;
	status = "okay";
};

&uart1 { /* UART1: Bluetooth */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MM_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	fsl,uart-has-rtscts;
	resets = <&modem_reset>;
	status = "okay";
};

&uart4 { /* UART4: Debug UART */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usbotg1 { /* USB1: USB OTG */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usbotg>;
	otg-pwr-gpio = <&gpio1 12 GPIO_ACTIVE_LOW>;
	dr_mode = "otg";
	status = "okay";
};

&usbotg2 { /* USB2: USB Host (2 ports via HUB) */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usb>;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 { /* USDHC1: WiFi */
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_wlan>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_wlan>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_wlan>;
	mmc-pwrseq = <&usdhc1_pwrseq>;
	bus-width = <4>;
	cap-power-off-card;
	non-removable;
	wifi-host;
	status = "okay";

	brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
		interrupt-parent = <&gpio2>;
		interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "host-wake";
		status = "okay";
	};
};

&usdhc2 {  /*USDHC2: Carrier Micro SD */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	no-1-8-v;
	status = "okay";
};

&usdhc3 {  /*USDHC3: EMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&i2c1 { /* I2C: I2C1 Bus */
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
	
	rtc: rtc@51 { /* RTC: PCF85263 RTC */
		compatible = "nxp,pcf85263";
		reg = <0x51>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rtc>;
		interrupt-parent = <&gpio3>;
		interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "INTA";
		status = "okay";
	};

	pmic: pmic@4b { /* PMIC: PMIC BD71847MWV */
		compatible = "rohm,bd71847";
		reg = <0x4b>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio3>;
		interrupts = <14 GPIO_ACTIVE_LOW>;
		interrupt-names = "irq";
		#clock-cells = <0>;
		clocks = <&osc 0>;
		clock-output-names = "bd71837-32k-out";
		rohm,reset-snvs-powered;

		regulators {
			buck1_reg: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck2_reg: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
				rohm,dvs-run-voltage = <1000000>;
				rohm,dvs-idle-voltage = <900000>;
			};

			buck3_reg: BUCK3 {
				// BUCK5 in datasheet
				regulator-name = "BUCK3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck4_reg: BUCK4 {
				// BUCK6 in datasheet
				regulator-name = "BUCK4";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5_reg: BUCK5 {
				// BUCK7 in datasheet
				regulator-name = "BUCK5";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: BUCK6 {
				// BUCK8 in datasheet
				regulator-name = "BUCK6";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <1900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: LDO2 {
				regulator-name = "LDO2";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: LDO3 {
				regulator-name = "LDO3";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo6_reg: LDO6 {
				regulator-name = "LDO6";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&iomuxc {
	pinctrl-names = "default";

	imx8mm-iwg34m {
	
		pinctrl_fec1: fec1grp { /* Ethernet: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_ENET_MDC_ENET1_MDC			0x3
				MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO		0x3
				MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
				MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
				MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
				MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
				MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
				MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
				MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
				MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
				MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28		0x19 /* Ethernet Reset GPIO */
			>;
		};

		pinctrl_i2c1: i2c1grp { /* I2C1: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
			>;
		};

		pinctrl_pcie0: pcie0grp { /* PCIe1: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B		0x61 /* open drain, pull up */
				MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11		0x41 /* Disable GPIO */
			>;
		};

		pinctrl_pmic: pmicirq { /* PMIC: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_NAND_DQS_GPIO3_IO14		0x41 /* PMIC Interrupt GPIO */
			>;
		};

		pinctrl_rtc: rtcirq { /* RTC: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_NAND_DATA03_GPIO3_IO9		0x41 /* RTC Interrupt GPIO */
			>;
		};

		pinctrl_uart1: uart1grp { /* UART1: Bluetooth: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_SAI2_RXFS_UART1_TX			0x140
				MX8MM_IOMUXC_SAI2_RXC_UART1_RX			0x140
				MX8MM_IOMUXC_SAI2_RXD0_UART1_RTS_B		0x140
				MX8MM_IOMUXC_SAI2_TXFS_UART1_CTS_B		0x140
				MX8MM_IOMUXC_SD1_DATA4_GPIO2_IO6		0x19 /* Bluetooth Reset GPIO */
			>;
		};

		pinctrl_uart4: uart4grp { /* UART4: Debug UART: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX		0x140
				MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX		0x140
			>;
		};

		pinctrl_usdhc1: usdhc1grp { /* USDHC1: SOM Micro SD/WiFi: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK         	0x190
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD         	0x1d0
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0     	0x1d0
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1     	0x1d0
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2     	0x1d0
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3     	0x1d0
				MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11      	0x159
				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3       	0x016
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK         	0x194
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD         	0x1d4
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0     	0x1d4
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1     	0x1d4
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2     	0x1d4
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3     	0x1d4
				MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11      	0x159
				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3       	0x016
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK			0x196
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD			0x1d6
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x1d6
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x1d6
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x1d6
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x1d6
				MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11		0x159
				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x016
			>;
		};
	
		pinctrl_usdhc1_gpio: usdhc1grpgpio { /* USDHC1: WiFi: Reset GPIO IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10		0x41 /* WIFI Reset GPIO */
			>;
		};

		pinctrl_usdhc2: usdhc2grp { /* USDHC2: Carrier Micro SD: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK			0x190
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d0
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d0
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d0
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d0
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d0
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT  	0x1d0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK			0x194
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d4
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d4
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d4
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d4
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d4
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT  	0x1d0
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK			0x196
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d6
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d6
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d6
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d6
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d6
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT  	0x1d0
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio { /* USDHC2: Carrier Micro SD: Card Detect GPIO IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12		0x1c4 /* SD2 Card Detect GPIO */
			>;
		};

		pinctrl_usdhc3: usdhc3grp { /* USDHC3: EMMC: IOMUX Pin Configuration*/
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
				MX8MM_IOMUXC_NAND_READY_B_USDHC3_RESET_B	0x1d0	
				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x190
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x194
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
				MX8MM_IOMUXC_NAND_READY_B_USDHC3_RESET_B        0x1d4
				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x194
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x196
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
				MX8MM_IOMUXC_NAND_READY_B_USDHC3_RESET_B        0x1d6
				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x196
			>;
		};

		pinctrl_board_cfg: brd_cfg { /* SoC Board Settings: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9		0x1d0   
				MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1			0x1d5
				MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25		0x1d5
				MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26		0x1d5
				MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27		0x1d5   
				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19		0x1d5
				MX8MM_IOMUXC_SD2_WP_GPIO2_IO20			0x1d5
			>;
		};

		pinctrl_usb: usb1grp { /* USB2: USB Hub IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14		0x41
                                MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15		0x41
                        >;
                };

                pinctrl_usbotg: usb2grp { /* USB1: USB OTG IOMUX Pin COnfiguration */
                        fsl,pins = <
                                MX8MM_IOMUXC_GPIO1_IO13_GPIO1_IO13      	0x41
                                MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12     		0x41
                        >;
                };
	};
};

&vpu_g1 {
	status = "okay";
};

&vpu_g2 {
	status = "okay";
};

&vpu_h1 {
	status = "okay";
};

&gpu { /* GPU */
	reg = <0x0 0x38000000 0x0 0x8000>, <0x0 0x38008000 0x0 0x8000>,
	      <0x0 0x40000000 0x0 0x40000000>, <0x0 0x0 0x0 0x8000000>;
	reg-names = "iobase_3d", "iobase_2d",
		    "phys_baseaddr", "contiguous_mem";
	status = "okay";
};
