Design a circuit in SystemVerilog that generates a 20Hz square wave output signal. Assume
that the circuit operates at a system frequency of 50MHz.
