C:/Efinity/2019.3/bin/efx_map --project DEMO --root top --write-efx-verilog F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/outflow/DEMO.map.v --binary-db F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/DEMO.vdb --device T20F256 --family Trion --syn_options mode=speed --veri_option verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/work_syn --output-dir F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/outflow --v F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/top.v,t:verilog_2k --v F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/spi_slave.v,t:verilog_2k --I F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3