-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/seamas/FPGA_Projects/USRP/UCHE/usrp2/top/E1x0/build-E100/backoff_gen_tb_isim_beh.exe" -prj "/home/seamas/FPGA_Projects/USRP/UCHE/usrp2/top/E1x0/build-E100/backoff_gen_tb_beh.prj" "work.backoff_gen_tb" "work.glbl" 
