// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2.h"
#include "conv_1.h"
#include "soft_max.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64sc4.h"
#include "cnn_mac_muladd_10tde.h"
#include "cnn_mac_muladd_10udo.h"
#include "cnn_mac_muladd_14vdy.h"
#include "cnn_dense_1_weighmb6.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_2_weighncg.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weiocq.h"
#include "cnn_dense_out_biapcA.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_ouqcK.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_ourcU.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_output_Addr_A;
    sc_out< sc_logic > prediction_output_EN_A;
    sc_out< sc_lv<4> > prediction_output_WEN_A;
    sc_out< sc_lv<32> > prediction_output_Din_A;
    sc_in< sc_lv<32> > prediction_output_Dout_A;
    sc_out< sc_logic > prediction_output_Clk_A;
    sc_out< sc_logic > prediction_output_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_weighmb6* dense_1_weights_V_U;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_2_weighncg* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weiocq* dense_out_weights_V_U;
    cnn_dense_out_biapcA* dense_out_bias_V_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_ourcU* max_pool_2_out_V_U;
    cnn_max_pool_2_ourcU* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_array_V* prediction_V_U;
    conv_2* grp_conv_2_fu_728;
    conv_1* grp_conv_1_fu_738;
    soft_max* grp_soft_max_fu_748;
    max_pool_1* grp_max_pool_1_fu_760;
    max_pool_2* grp_max_pool_2_fu_766;
    flat* grp_flat_fu_772;
    cnn_fpext_32ns_64sc4<1,2,32,64>* cnn_fpext_32ns_64sc4_U30;
    cnn_mac_muladd_10tde<1,1,10,15,24,24>* cnn_mac_muladd_10tde_U31;
    cnn_mac_muladd_10udo<1,1,10,14,24,24>* cnn_mac_muladd_10udo_U32;
    cnn_mac_muladd_14vdy<1,1,14,10,24,24>* cnn_mac_muladd_14vdy_U33;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<10> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<7> > dense_1_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<10> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<10> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<10> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_out_bias_V_q0;
    sc_signal< sc_lv<5> > i_fu_788_p2;
    sc_signal< sc_lv<5> > i_reg_1882;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_794_p2;
    sc_signal< sc_lv<10> > ix_in_reg_1887;
    sc_signal< sc_lv<1> > icmp_ln23_fu_782_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_824_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_1892;
    sc_signal< sc_lv<5> > j_fu_836_p2;
    sc_signal< sc_lv<5> > j_reg_1900;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_8_fu_846_p2;
    sc_signal< sc_lv<11> > add_ln203_8_reg_1905;
    sc_signal< sc_lv<1> > icmp_ln25_fu_830_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_856_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_1915;
    sc_signal< sc_lv<32> > cnn_input_load_reg_1920;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<15> > select_ln603_3_fu_1137_p3;
    sc_signal< sc_lv<15> > select_ln603_3_reg_1926;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > i_1_fu_1155_p2;
    sc_signal< sc_lv<6> > i_1_reg_1934;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln14_fu_1161_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_1939;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1149_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_1165_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_1945;
    sc_signal< sc_lv<9> > j_1_fu_1175_p2;
    sc_signal< sc_lv<9> > j_1_reg_1953;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<15> > add_ln1117_3_fu_1186_p2;
    sc_signal< sc_lv<15> > add_ln1117_3_reg_1958;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1169_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<5> > i_2_fu_1274_p2;
    sc_signal< sc_lv<5> > i_2_reg_1986;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<64> > zext_ln14_1_fu_1280_p1;
    sc_signal< sc_lv<64> > zext_ln14_1_reg_1991;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1268_p2;
    sc_signal< sc_lv<12> > zext_ln13_3_fu_1284_p1;
    sc_signal< sc_lv<12> > zext_ln13_3_reg_1997;
    sc_signal< sc_lv<6> > j_2_fu_1294_p2;
    sc_signal< sc_lv<6> > j_2_reg_2005;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1288_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<4> > d_fu_1417_p2;
    sc_signal< sc_lv<4> > d_reg_2033;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln48_fu_1423_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2038;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1411_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_1427_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_2044;
    sc_signal< sc_lv<5> > f_fu_1437_p2;
    sc_signal< sc_lv<5> > f_reg_2052;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1431_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<4> > i_3_fu_1530_p2;
    sc_signal< sc_lv<4> > i_3_reg_2080;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<64> > zext_ln70_fu_1536_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2085;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1524_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1541_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2095;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > p_Result_41_fu_1547_p3;
    sc_signal< sc_lv<1> > p_Result_41_reg_2100;
    sc_signal< sc_lv<15> > tmp_V_13_fu_1561_p3;
    sc_signal< sc_lv<15> > tmp_V_13_reg_2105;
    sc_signal< sc_lv<32> > sub_ln944_fu_1595_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2110;
    sc_signal< sc_lv<32> > or_ln_fu_1705_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2116;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1713_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2121;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1719_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2126;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<15> > dense_array_V_d0;
    sc_signal< sc_lv<15> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<15> > conv_1_input_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<15> > conv_1_out_V_d0;
    sc_signal< sc_lv<15> > conv_1_out_V_q0;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<15> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<15> > max_pool_1_out_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<15> > conv_2_out_V_d0;
    sc_signal< sc_lv<15> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<15> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<15> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<15> > flat_array_V_d0;
    sc_signal< sc_lv<15> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<14> > dense_1_out_V_d0;
    sc_signal< sc_lv<14> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<14> > dense_2_out_V_d0;
    sc_signal< sc_lv<14> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<15> > prediction_V_d0;
    sc_signal< sc_lv<15> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_2_fu_728_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_728_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_728_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_728_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_2_fu_728_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_728_input_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_728_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_728_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_728_conv_out_V_we0;
    sc_signal< sc_lv<15> > grp_conv_2_fu_728_conv_out_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_738_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_738_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_738_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_738_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_738_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_738_input_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_738_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_738_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_738_conv_out_V_we0;
    sc_signal< sc_lv<15> > grp_conv_1_fu_738_conv_out_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_748_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_748_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_748_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_748_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_748_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_748_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_748_dense_array_V_we0;
    sc_signal< sc_lv<15> > grp_soft_max_fu_748_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_748_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_748_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_748_prediction_V_we0;
    sc_signal< sc_lv<15> > grp_soft_max_fu_748_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_760_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_760_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_760_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_760_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_760_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_760_conv_out_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_760_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_760_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_760_max_pool_out_V_we0;
    sc_signal< sc_lv<15> > grp_max_pool_1_fu_760_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_766_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_766_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_766_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_766_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_766_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_766_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_766_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_766_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_766_max_pool_out_V_we0;
    sc_signal< sc_lv<15> > grp_max_pool_2_fu_766_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_772_ap_start;
    sc_signal< sc_logic > grp_flat_fu_772_ap_done;
    sc_signal< sc_logic > grp_flat_fu_772_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_772_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_772_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_772_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_772_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_772_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_772_flat_array_V_we0;
    sc_signal< sc_lv<15> > grp_flat_fu_772_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_560;
    sc_signal< sc_lv<5> > i_0_reg_572;
    sc_signal< sc_lv<10> > ix_in_1_reg_583;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_593;
    sc_signal< sc_lv<6> > i_0_i_reg_604;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<15> > p_Val2_29_reg_615;
    sc_signal< sc_lv<9> > j_0_i_reg_627;
    sc_signal< sc_lv<15> > phi_mul_reg_638;
    sc_signal< sc_lv<5> > i_0_i5_reg_649;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<15> > p_Val2_32_reg_660;
    sc_signal< sc_lv<6> > j_0_i10_reg_672;
    sc_signal< sc_lv<4> > d_0_i_reg_683;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<15> > p_Val2_38_reg_694;
    sc_signal< sc_lv<5> > f_0_i_reg_706;
    sc_signal< sc_lv<4> > i24_0_reg_717;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_conv_2_fu_728_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_conv_1_fu_738_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_soft_max_fu_748_ap_start_reg;
    sc_signal< sc_logic > grp_max_pool_1_fu_760_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_2_fu_766_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_flat_fu_772_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln27_fu_851_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1145_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_1197_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1181_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1340_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1300_p1;
    sc_signal< sc_lv<64> > zext_ln1116_9_fu_1483_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1443_p1;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_lv<14> > select_ln19_fu_1259_p3;
    sc_signal< sc_lv<14> > select_ln19_1_fu_1402_p3;
    sc_signal< sc_lv<15> > add_ln703_2_fu_1517_p2;
    sc_signal< sc_lv<32> > prediction_output_Addr_A_orig;
    sc_signal< sc_lv<10> > tmp_s_fu_800_p3;
    sc_signal< sc_lv<7> > tmp_11_fu_812_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_808_p1;
    sc_signal< sc_lv<11> > zext_ln203_17_fu_820_p1;
    sc_signal< sc_lv<11> > zext_ln203_18_fu_842_p1;
    sc_signal< sc_lv<64> > grp_fu_778_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_862_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_878_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_892_p1;
    sc_signal< sc_lv<53> > tmp_fu_896_p3;
    sc_signal< sc_lv<54> > p_Result_40_fu_904_p1;
    sc_signal< sc_lv<1> > p_Result_39_fu_870_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_908_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_866_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_888_p1;
    sc_signal< sc_lv<12> > F2_fu_928_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_934_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_940_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_946_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_952_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_914_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_960_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_986_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_990_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1000_p1;
    sc_signal< sc_lv<1> > tmp_20_fu_1003_p3;
    sc_signal< sc_lv<15> > trunc_ln583_fu_970_p1;
    sc_signal< sc_lv<15> > sext_ln581cast_fu_1019_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_922_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_964_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1029_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1041_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1047_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_974_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1053_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1059_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1077_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_980_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1083_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1089_p2;
    sc_signal< sc_lv<15> > shl_ln604_fu_1023_p2;
    sc_signal< sc_lv<15> > trunc_ln586_fu_996_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1071_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1065_p2;
    sc_signal< sc_lv<15> > select_ln588_fu_1011_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1035_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1103_p2;
    sc_signal< sc_lv<15> > select_ln603_fu_1095_p3;
    sc_signal< sc_lv<15> > select_ln603_1_fu_1109_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1117_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1131_p2;
    sc_signal< sc_lv<15> > select_ln603_2_fu_1123_p3;
    sc_signal< sc_lv<15> > add_ln1117_fu_1192_p2;
    sc_signal< sc_lv<24> > grp_fu_1832_p3;
    sc_signal< sc_lv<7> > sext_ln1265_fu_1227_p0;
    sc_signal< sc_lv<7> > sext_ln703_fu_1235_p0;
    sc_signal< sc_lv<15> > sext_ln1265_fu_1227_p1;
    sc_signal< sc_lv<14> > sext_ln703_fu_1235_p1;
    sc_signal< sc_lv<14> > trunc_ln703_fu_1231_p1;
    sc_signal< sc_lv<15> > add_ln703_fu_1239_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_1251_p3;
    sc_signal< sc_lv<14> > add_ln203_fu_1245_p2;
    sc_signal< sc_lv<11> > tmp_12_fu_1305_p3;
    sc_signal< sc_lv<7> > tmp_13_fu_1317_p3;
    sc_signal< sc_lv<12> > zext_ln1117_6_fu_1313_p1;
    sc_signal< sc_lv<12> > zext_ln1117_7_fu_1325_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1329_p2;
    sc_signal< sc_lv<12> > add_ln1117_2_fu_1335_p2;
    sc_signal< sc_lv<24> > grp_fu_1841_p3;
    sc_signal< sc_lv<10> > sext_ln1265_1_fu_1370_p0;
    sc_signal< sc_lv<10> > sext_ln703_2_fu_1378_p0;
    sc_signal< sc_lv<15> > sext_ln1265_1_fu_1370_p1;
    sc_signal< sc_lv<14> > sext_ln703_2_fu_1378_p1;
    sc_signal< sc_lv<14> > trunc_ln703_1_fu_1374_p1;
    sc_signal< sc_lv<15> > add_ln703_1_fu_1382_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_1394_p3;
    sc_signal< sc_lv<14> > add_ln203_1_fu_1388_p2;
    sc_signal< sc_lv<8> > tmp_14_fu_1448_p3;
    sc_signal< sc_lv<6> > tmp_15_fu_1460_p3;
    sc_signal< sc_lv<9> > zext_ln1116_8_fu_1468_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_1456_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1472_p2;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_1478_p2;
    sc_signal< sc_lv<24> > grp_fu_1850_p3;
    sc_signal< sc_lv<15> > sext_ln1265_2_fu_1513_p1;
    sc_signal< sc_lv<15> > tmp_V_fu_1555_p2;
    sc_signal< sc_lv<15> > p_Result_s_fu_1569_p4;
    sc_signal< sc_lv<32> > p_Result_42_fu_1579_p3;
    sc_signal< sc_lv<32> > l_fu_1587_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1605_p2;
    sc_signal< sc_lv<31> > tmp_24_fu_1611_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1627_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1631_p2;
    sc_signal< sc_lv<15> > zext_ln947_fu_1637_p1;
    sc_signal< sc_lv<15> > lshr_ln947_fu_1641_p2;
    sc_signal< sc_lv<15> > p_Result_36_fu_1647_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1621_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1653_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_1665_p3;
    sc_signal< sc_lv<15> > trunc_ln944_fu_1601_p1;
    sc_signal< sc_lv<15> > add_ln949_fu_1679_p2;
    sc_signal< sc_lv<1> > p_Result_37_fu_1685_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1673_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1693_p2;
    sc_signal< sc_lv<1> > a_fu_1659_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1699_p2;
    sc_signal< sc_lv<32> > m_fu_1723_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1726_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1737_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1731_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1742_p2;
    sc_signal< sc_lv<32> > m_12_fu_1748_p3;
    sc_signal< sc_lv<32> > m_13_fu_1755_p2;
    sc_signal< sc_lv<31> > m_s_fu_1760_p4;
    sc_signal< sc_lv<1> > tmp_26_fu_1774_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_1782_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_1790_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_1795_p2;
    sc_signal< sc_lv<32> > m_16_fu_1770_p1;
    sc_signal< sc_lv<9> > tmp_9_fu_1801_p3;
    sc_signal< sc_lv<32> > p_Result_43_fu_1808_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_1820_p1;
    sc_signal< sc_lv<24> > grp_fu_1832_p2;
    sc_signal< sc_lv<14> > grp_fu_1841_p1;
    sc_signal< sc_lv<24> > grp_fu_1841_p2;
    sc_signal< sc_lv<14> > grp_fu_1850_p0;
    sc_signal< sc_lv<24> > grp_fu_1850_p2;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    sc_signal< sc_lv<24> > grp_fu_1841_p10;
    sc_signal< sc_lv<24> > grp_fu_1850_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_fsm_state1;
    static const sc_lv<32> ap_ST_fsm_state2;
    static const sc_lv<32> ap_ST_fsm_state3;
    static const sc_lv<32> ap_ST_fsm_state4;
    static const sc_lv<32> ap_ST_fsm_state5;
    static const sc_lv<32> ap_ST_fsm_state6;
    static const sc_lv<32> ap_ST_fsm_state7;
    static const sc_lv<32> ap_ST_fsm_state8;
    static const sc_lv<32> ap_ST_fsm_state9;
    static const sc_lv<32> ap_ST_fsm_state10;
    static const sc_lv<32> ap_ST_fsm_state11;
    static const sc_lv<32> ap_ST_fsm_state12;
    static const sc_lv<32> ap_ST_fsm_state13;
    static const sc_lv<32> ap_ST_fsm_state14;
    static const sc_lv<32> ap_ST_fsm_state15;
    static const sc_lv<32> ap_ST_fsm_state16;
    static const sc_lv<32> ap_ST_fsm_state17;
    static const sc_lv<32> ap_ST_fsm_state18;
    static const sc_lv<32> ap_ST_fsm_state19;
    static const sc_lv<32> ap_ST_fsm_state20;
    static const sc_lv<32> ap_ST_fsm_state21;
    static const sc_lv<32> ap_ST_fsm_state22;
    static const sc_lv<32> ap_ST_fsm_state23;
    static const sc_lv<32> ap_ST_fsm_state24;
    static const sc_lv<32> ap_ST_fsm_state25;
    static const sc_lv<32> ap_ST_fsm_state26;
    static const sc_lv<32> ap_ST_fsm_state27;
    static const sc_lv<32> ap_ST_fsm_state28;
    static const sc_lv<32> ap_ST_fsm_state29;
    static const sc_lv<32> ap_ST_fsm_state30;
    static const sc_lv<32> ap_ST_fsm_state31;
    static const sc_lv<32> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_9;
    static const sc_lv<12> ap_const_lv12_FF7;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_F;
    static const sc_lv<15> ap_const_lv15_7FFF;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<15> ap_const_lv15_7FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_928_p2();
    void thread_a_fu_1659_p2();
    void thread_add_ln1116_4_fu_1478_p2();
    void thread_add_ln1116_fu_1472_p2();
    void thread_add_ln1117_2_fu_1335_p2();
    void thread_add_ln1117_3_fu_1186_p2();
    void thread_add_ln1117_fu_1192_p2();
    void thread_add_ln203_1_fu_1388_p2();
    void thread_add_ln203_8_fu_846_p2();
    void thread_add_ln203_fu_1245_p2();
    void thread_add_ln28_fu_856_p2();
    void thread_add_ln581_fu_940_p2();
    void thread_add_ln703_1_fu_1382_p2();
    void thread_add_ln703_2_fu_1517_p2();
    void thread_add_ln703_fu_1239_p2();
    void thread_add_ln949_fu_1679_p2();
    void thread_add_ln958_fu_1726_p2();
    void thread_add_ln964_fu_1795_p2();
    void thread_and_ln581_fu_1053_p2();
    void thread_and_ln582_fu_1035_p2();
    void thread_and_ln585_1_fu_1071_p2();
    void thread_and_ln585_fu_1065_p2();
    void thread_and_ln603_fu_1089_p2();
    void thread_and_ln949_fu_1693_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ashr_ln586_fu_990_p2();
    void thread_bitcast_ln696_fu_1000_p1();
    void thread_bitcast_ln739_fu_1820_p1();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_d_fu_1417_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_878_p4();
    void thread_f_fu_1437_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_738_ap_start();
    void thread_grp_conv_2_fu_728_ap_start();
    void thread_grp_flat_fu_772_ap_start();
    void thread_grp_fu_1832_p2();
    void thread_grp_fu_1841_p1();
    void thread_grp_fu_1841_p10();
    void thread_grp_fu_1841_p2();
    void thread_grp_fu_1850_p0();
    void thread_grp_fu_1850_p00();
    void thread_grp_fu_1850_p2();
    void thread_grp_max_pool_1_fu_760_ap_start();
    void thread_grp_max_pool_2_fu_766_ap_start();
    void thread_grp_soft_max_fu_748_ap_start();
    void thread_i_1_fu_1155_p2();
    void thread_i_2_fu_1274_p2();
    void thread_i_3_fu_1530_p2();
    void thread_i_fu_788_p2();
    void thread_icmp_ln13_1_fu_1288_p2();
    void thread_icmp_ln13_fu_1169_p2();
    void thread_icmp_ln23_fu_782_p2();
    void thread_icmp_ln25_fu_830_p2();
    void thread_icmp_ln41_fu_1411_p2();
    void thread_icmp_ln46_fu_1431_p2();
    void thread_icmp_ln571_fu_922_p2();
    void thread_icmp_ln581_fu_934_p2();
    void thread_icmp_ln582_fu_964_p2();
    void thread_icmp_ln585_fu_974_p2();
    void thread_icmp_ln603_fu_980_p2();
    void thread_icmp_ln69_fu_1524_p2();
    void thread_icmp_ln935_fu_1541_p2();
    void thread_icmp_ln947_1_fu_1653_p2();
    void thread_icmp_ln947_fu_1621_p2();
    void thread_icmp_ln958_fu_1713_p2();
    void thread_icmp_ln9_1_fu_1268_p2();
    void thread_icmp_ln9_fu_1149_p2();
    void thread_ireg_V_fu_862_p1();
    void thread_ix_in_fu_794_p2();
    void thread_j_1_fu_1175_p2();
    void thread_j_2_fu_1294_p2();
    void thread_j_fu_836_p2();
    void thread_l_fu_1587_p3();
    void thread_lsb_index_fu_1605_p2();
    void thread_lshr_ln947_fu_1641_p2();
    void thread_lshr_ln958_fu_1731_p2();
    void thread_m_12_fu_1748_p3();
    void thread_m_13_fu_1755_p2();
    void thread_m_16_fu_1770_p1();
    void thread_m_fu_1723_p1();
    void thread_m_s_fu_1760_p4();
    void thread_man_V_1_fu_908_p2();
    void thread_man_V_2_fu_914_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1077_p2();
    void thread_or_ln582_fu_1041_p2();
    void thread_or_ln603_1_fu_1117_p2();
    void thread_or_ln603_2_fu_1131_p2();
    void thread_or_ln603_fu_1103_p2();
    void thread_or_ln949_fu_1699_p2();
    void thread_or_ln_fu_1705_p3();
    void thread_p_Result_36_fu_1647_p2();
    void thread_p_Result_37_fu_1685_p3();
    void thread_p_Result_39_fu_870_p3();
    void thread_p_Result_40_fu_904_p1();
    void thread_p_Result_41_fu_1547_p3();
    void thread_p_Result_42_fu_1579_p3();
    void thread_p_Result_43_fu_1808_p5();
    void thread_p_Result_s_fu_1569_p4();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_Addr_A();
    void thread_prediction_output_Addr_A_orig();
    void thread_prediction_output_Clk_A();
    void thread_prediction_output_Din_A();
    void thread_prediction_output_EN_A();
    void thread_prediction_output_Rst_A();
    void thread_prediction_output_WEN_A();
    void thread_select_ln19_1_fu_1402_p3();
    void thread_select_ln19_fu_1259_p3();
    void thread_select_ln588_fu_1011_p3();
    void thread_select_ln603_1_fu_1109_p3();
    void thread_select_ln603_2_fu_1123_p3();
    void thread_select_ln603_3_fu_1137_p3();
    void thread_select_ln603_fu_1095_p3();
    void thread_select_ln964_fu_1782_p3();
    void thread_sext_ln1117_fu_1340_p1();
    void thread_sext_ln1265_1_fu_1370_p0();
    void thread_sext_ln1265_1_fu_1370_p1();
    void thread_sext_ln1265_2_fu_1513_p1();
    void thread_sext_ln1265_fu_1227_p0();
    void thread_sext_ln1265_fu_1227_p1();
    void thread_sext_ln203_fu_1145_p1();
    void thread_sext_ln581_fu_960_p1();
    void thread_sext_ln581cast_fu_1019_p1();
    void thread_sext_ln703_2_fu_1378_p0();
    void thread_sext_ln703_2_fu_1378_p1();
    void thread_sext_ln703_fu_1235_p0();
    void thread_sext_ln703_fu_1235_p1();
    void thread_sh_amt_fu_952_p3();
    void thread_shl_ln604_fu_1023_p2();
    void thread_shl_ln958_fu_1742_p2();
    void thread_sub_ln1117_fu_1329_p2();
    void thread_sub_ln203_fu_824_p2();
    void thread_sub_ln581_fu_946_p2();
    void thread_sub_ln944_fu_1595_p2();
    void thread_sub_ln947_fu_1631_p2();
    void thread_sub_ln958_fu_1737_p2();
    void thread_sub_ln964_fu_1790_p2();
    void thread_tmp_11_fu_812_p3();
    void thread_tmp_12_fu_1305_p3();
    void thread_tmp_13_fu_1317_p3();
    void thread_tmp_14_fu_1448_p3();
    void thread_tmp_15_fu_1460_p3();
    void thread_tmp_20_fu_1003_p3();
    void thread_tmp_21_fu_1251_p3();
    void thread_tmp_22_fu_1394_p3();
    void thread_tmp_24_fu_1611_p4();
    void thread_tmp_25_fu_1665_p3();
    void thread_tmp_26_fu_1774_p3();
    void thread_tmp_9_fu_1801_p3();
    void thread_tmp_V_13_fu_1561_p3();
    void thread_tmp_V_fu_1555_p2();
    void thread_tmp_fu_896_p3();
    void thread_tmp_s_fu_800_p3();
    void thread_trunc_ln556_fu_866_p1();
    void thread_trunc_ln565_fu_892_p1();
    void thread_trunc_ln583_fu_970_p1();
    void thread_trunc_ln586_fu_996_p1();
    void thread_trunc_ln703_1_fu_1374_p1();
    void thread_trunc_ln703_fu_1231_p1();
    void thread_trunc_ln943_fu_1719_p1();
    void thread_trunc_ln944_fu_1601_p1();
    void thread_trunc_ln947_fu_1627_p1();
    void thread_xor_ln571_fu_1029_p2();
    void thread_xor_ln581_fu_1083_p2();
    void thread_xor_ln582_fu_1047_p2();
    void thread_xor_ln585_fu_1059_p2();
    void thread_xor_ln949_fu_1673_p2();
    void thread_zext_ln1116_8_fu_1468_p1();
    void thread_zext_ln1116_9_fu_1483_p1();
    void thread_zext_ln1116_fu_1456_p1();
    void thread_zext_ln1117_6_fu_1313_p1();
    void thread_zext_ln1117_7_fu_1325_p1();
    void thread_zext_ln1117_fu_1197_p1();
    void thread_zext_ln13_3_fu_1284_p1();
    void thread_zext_ln13_fu_1165_p1();
    void thread_zext_ln14_1_fu_1280_p1();
    void thread_zext_ln14_2_fu_1181_p1();
    void thread_zext_ln14_3_fu_1300_p1();
    void thread_zext_ln14_fu_1161_p1();
    void thread_zext_ln203_17_fu_820_p1();
    void thread_zext_ln203_18_fu_842_p1();
    void thread_zext_ln203_fu_808_p1();
    void thread_zext_ln27_fu_851_p1();
    void thread_zext_ln461_fu_888_p1();
    void thread_zext_ln46_fu_1427_p1();
    void thread_zext_ln48_1_fu_1443_p1();
    void thread_zext_ln48_fu_1423_p1();
    void thread_zext_ln586_fu_986_p1();
    void thread_zext_ln70_fu_1536_p1();
    void thread_zext_ln947_fu_1637_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
