$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # a [3:0] $end
  $var wire 4 $ b [3:0] $end
  $var wire 4 % y [3:0] $end
  $scope module xor_gate $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 4 % y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0100 #
b0010 $
b0110 %
#10
b1000 #
b0111 $
b1111 %
#20
b1111 #
b1111 $
b0000 %
