// Seed: 1552921285
module module_0 (
    output supply1 id_0,
    input wand id_1
);
  logic id_3;
  assign module_2.id_2 = 0;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd54
) (
    input  tri1  _id_0,
    input  uwire id_1,
    output tri   id_2
);
  wire [id_0 : -1] id_4;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd45
) (
    output wand id_0,
    output wand _id_1,
    input  tri1 id_2,
    output wire id_3,
    output tri  id_4
);
  tri id_6 = 1'd0;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  logic [id_1 : 1 'h0] id_7;
  ;
  id_8 :
  assert property (@(posedge -1) id_6 == id_6)
  else $clog2(23);
  ;
endmodule
