#-----------------------------------------------------------
# xsim v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Dec  1 03:35:00 2016
# Process ID: 19386
# Log file: /home/littlefoot/18643_project/Hardware-Accel/HW/proj1_hls/solution1/sim/verilog/xsim.log
# Journal file: /home/littlefoot/18643_project/Hardware-Accel/HW/proj1_hls/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/obj_detector/xsim_script.tcl
# xsim {obj_detector} -maxdeltaid 10000 -autoloadwcfg -tclbatch {obj_detector.tcl}
Vivado Simulator 2015.2
Time resolution is 1 ps
source obj_detector.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_obj_detector_top/AESL_inst_obj_detector/grp_obj_detector_softmax_fu_177/obj_detector_dexp_64ns_64ns_64_18_full_dsp_U59/obj_detector_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: /home/littlefoot/vivado/Vivado/2015.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_obj_detector_top/AESL_inst_obj_detector/grp_obj_detector_softmax_fu_177/obj_detector_dexp_64ns_64ns_64_18_full_dsp_U59/obj_detector_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: /home/littlefoot/vivado/Vivado/2015.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_obj_detector_top/AESL_inst_obj_detector/grp_obj_detector_softmax_fu_177/obj_detector_dexp_64ns_64ns_64_18_full_dsp_U59/obj_detector_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: /home/littlefoot/vivado/Vivado/2015.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_obj_detector_top/AESL_inst_obj_detector/grp_obj_detector_softmax_fu_177/obj_detector_dexp_64ns_64ns_64_18_full_dsp_U59/obj_detector_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: /home/littlefoot/vivado/Vivado/2015.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_obj_detector_top/AESL_inst_obj_detector/grp_obj_detector_softmax_fu_177/obj_detector_dexp_64ns_64ns_64_18_full_dsp_U59/obj_detector_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: /home/littlefoot/vivado/Vivado/2015.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_obj_detector_top/AESL_inst_obj_detector/grp_obj_detector_softmax_fu_177/obj_detector_dexp_64ns_64ns_64_18_full_dsp_U59/obj_detector_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: /home/littlefoot/vivado/Vivado/2015.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
$finish called at time : 455535400 ps : File "/home/littlefoot/18643_project/Hardware-Accel/HW/proj1_hls/solution1/sim/verilog/obj_detector.autotb.v" Line 531
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 309.254 ; gain = 0.000 ; free physical = 688 ; free virtual = 3869
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec  1 03:36:05 2016...
