Analysis & Synthesis report for pdm_to_pcm
Fri Dec  6 18:48:33 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
 17. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 18. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 19. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 20. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 21. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 22. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 23. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 24. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 25. Source assignments for ram:module_gen[0].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
 26. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
 27. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 28. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 29. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 30. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 31. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 32. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 33. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 34. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 35. Source assignments for ram:module_gen[1].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
 36. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
 37. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 38. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 39. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 40. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 41. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 42. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 43. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 44. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 45. Source assignments for ram:module_gen[2].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
 46. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
 47. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 48. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 49. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 50. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 51. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 52. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 53. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 54. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 55. Source assignments for ram:module_gen[3].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
 56. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
 57. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 58. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 59. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 60. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 61. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 62. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 63. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 64. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 65. Source assignments for ram:module_gen[4].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
 66. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
 67. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 68. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 69. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 70. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 71. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 72. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 73. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 74. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 75. Source assignments for ram:module_gen[5].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
 76. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
 77. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 78. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 79. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 80. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 81. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 82. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 83. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 84. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 85. Source assignments for ram:module_gen[6].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
 86. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
 87. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 88. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 89. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 90. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 91. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 92. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 93. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 94. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 95. Source assignments for ram:module_gen[7].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
 96. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
 97. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 98. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 99. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
100. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
101. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
102. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
103. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
104. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
105. Source assignments for ram:module_gen[8].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated
106. Source assignments for beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated
107. Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm
108. Parameter Settings for User Entity Instance: accum:module_gen[0].accum_i
109. Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: ram:module_gen[0].ram_i|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i
112. Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|integrator:int_stage[0].int_inst
113. Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|integrator:int_stage[1].int_inst
114. Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|downsampler:u1
115. Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|comb:comb_stage[0].comb_inst
116. Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|comb:comb_stage[1].comb_inst
117. Parameter Settings for User Entity Instance: accum:module_gen[1].accum_i
118. Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
119. Parameter Settings for User Entity Instance: ram:module_gen[1].ram_i|altsyncram:altsyncram_component
120. Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i
121. Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|integrator:int_stage[0].int_inst
122. Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|integrator:int_stage[1].int_inst
123. Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|downsampler:u1
124. Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|comb:comb_stage[0].comb_inst
125. Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|comb:comb_stage[1].comb_inst
126. Parameter Settings for User Entity Instance: accum:module_gen[2].accum_i
127. Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
128. Parameter Settings for User Entity Instance: ram:module_gen[2].ram_i|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i
130. Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|integrator:int_stage[0].int_inst
131. Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|integrator:int_stage[1].int_inst
132. Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|downsampler:u1
133. Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|comb:comb_stage[0].comb_inst
134. Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|comb:comb_stage[1].comb_inst
135. Parameter Settings for User Entity Instance: accum:module_gen[3].accum_i
136. Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
137. Parameter Settings for User Entity Instance: ram:module_gen[3].ram_i|altsyncram:altsyncram_component
138. Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i
139. Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|integrator:int_stage[0].int_inst
140. Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|integrator:int_stage[1].int_inst
141. Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|downsampler:u1
142. Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|comb:comb_stage[0].comb_inst
143. Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|comb:comb_stage[1].comb_inst
144. Parameter Settings for User Entity Instance: accum:module_gen[4].accum_i
145. Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
146. Parameter Settings for User Entity Instance: ram:module_gen[4].ram_i|altsyncram:altsyncram_component
147. Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i
148. Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|integrator:int_stage[0].int_inst
149. Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|integrator:int_stage[1].int_inst
150. Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|downsampler:u1
151. Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|comb:comb_stage[0].comb_inst
152. Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|comb:comb_stage[1].comb_inst
153. Parameter Settings for User Entity Instance: accum:module_gen[5].accum_i
154. Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
155. Parameter Settings for User Entity Instance: ram:module_gen[5].ram_i|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i
157. Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|integrator:int_stage[0].int_inst
158. Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|integrator:int_stage[1].int_inst
159. Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|downsampler:u1
160. Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|comb:comb_stage[0].comb_inst
161. Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|comb:comb_stage[1].comb_inst
162. Parameter Settings for User Entity Instance: accum:module_gen[6].accum_i
163. Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
164. Parameter Settings for User Entity Instance: ram:module_gen[6].ram_i|altsyncram:altsyncram_component
165. Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i
166. Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|integrator:int_stage[0].int_inst
167. Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|integrator:int_stage[1].int_inst
168. Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|downsampler:u1
169. Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|comb:comb_stage[0].comb_inst
170. Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|comb:comb_stage[1].comb_inst
171. Parameter Settings for User Entity Instance: accum:module_gen[7].accum_i
172. Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
173. Parameter Settings for User Entity Instance: ram:module_gen[7].ram_i|altsyncram:altsyncram_component
174. Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i
175. Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|integrator:int_stage[0].int_inst
176. Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|integrator:int_stage[1].int_inst
177. Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|downsampler:u1
178. Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|comb:comb_stage[0].comb_inst
179. Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|comb:comb_stage[1].comb_inst
180. Parameter Settings for User Entity Instance: accum:module_gen[8].accum_i
181. Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
182. Parameter Settings for User Entity Instance: ram:module_gen[8].ram_i|altsyncram:altsyncram_component
183. Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i
184. Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|integrator:int_stage[0].int_inst
185. Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|integrator:int_stage[1].int_inst
186. Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|downsampler:u1
187. Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|comb:comb_stage[0].comb_inst
188. Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|comb:comb_stage[1].comb_inst
189. Parameter Settings for User Entity Instance: beamformer:beaf
190. Parameter Settings for User Entity Instance: beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component
191. dcfifo Parameter Settings by Entity Instance
192. altsyncram Parameter Settings by Entity Instance
193. Port Connectivity Checks: "beamformer:beaf|micloc:miclocROM"
194. Port Connectivity Checks: "beamformer:beaf"
195. Port Connectivity Checks: "spi_slave:spislv"
196. Port Connectivity Checks: "ram:module_gen[8].ram_i"
197. Port Connectivity Checks: "accum:module_gen[8].accum_i"
198. Port Connectivity Checks: "ram:module_gen[7].ram_i"
199. Port Connectivity Checks: "accum:module_gen[7].accum_i"
200. Port Connectivity Checks: "ram:module_gen[6].ram_i"
201. Port Connectivity Checks: "accum:module_gen[6].accum_i"
202. Port Connectivity Checks: "ram:module_gen[5].ram_i"
203. Port Connectivity Checks: "accum:module_gen[5].accum_i"
204. Port Connectivity Checks: "ram:module_gen[4].ram_i"
205. Port Connectivity Checks: "accum:module_gen[4].accum_i"
206. Port Connectivity Checks: "ram:module_gen[3].ram_i"
207. Port Connectivity Checks: "accum:module_gen[3].accum_i"
208. Port Connectivity Checks: "ram:module_gen[2].ram_i"
209. Port Connectivity Checks: "accum:module_gen[2].accum_i"
210. Port Connectivity Checks: "ram:module_gen[1].ram_i"
211. Port Connectivity Checks: "accum:module_gen[1].accum_i"
212. Port Connectivity Checks: "cic_d:module_gen[0].cic_filter_i|downsampler:u1"
213. Port Connectivity Checks: "ram:module_gen[0].ram_i"
214. Port Connectivity Checks: "accum:module_gen[0].accum_i"
215. Post-Synthesis Netlist Statistics for Top Partition
216. Elapsed Time Per Partition
217. Analysis & Synthesis Messages
218. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec  6 18:48:33 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; pdm_to_pcm                                  ;
; Top-level Entity Name              ; pdm_to_pcm                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,732                                       ;
;     Total combinational functions  ; 1,810                                       ;
;     Dedicated logic registers      ; 2,330                                       ;
; Total registers                    ; 2330                                        ;
; Total pins                         ; 24                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 203,424                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                            ; pdm_to_pcm         ; pdm_to_pcm         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+
; cic_core/integrator.sv           ; yes             ; User SystemVerilog HDL File           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/integrator.sv       ;         ;
; cic_core/downsampler.sv          ; yes             ; User SystemVerilog HDL File           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv      ;         ;
; cic_core/comb.sv                 ; yes             ; User SystemVerilog HDL File           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/comb.sv             ;         ;
; cic_core/cic_package.sv          ; yes             ; User SystemVerilog HDL File           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv      ;         ;
; cic_core/cic_d.sv                ; yes             ; User SystemVerilog HDL File           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv            ;         ;
; beamformer.v                     ; yes             ; User Verilog HDL File                 ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v                 ;         ;
; pdm_to_pcm.v                     ; yes             ; User Verilog HDL File                 ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v                 ;         ;
; spi_slave.v                      ; yes             ; User Verilog HDL File                 ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v                  ;         ;
; accum.v                          ; yes             ; User Verilog HDL File                 ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v                      ;         ;
; fifo2.v                          ; yes             ; User Wizard-Generated File            ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v                      ;         ;
; micloc.v                         ; yes             ; User Wizard-Generated File            ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v                     ;         ;
; rom_half.hex                     ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/rom_half.hex                 ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File            ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/ram.v                        ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; db/dcfifo_cvi1.tdf               ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf           ;         ;
; db/a_graycounter_h26.tdf         ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf     ;         ;
; db/a_graycounter_dgb.tdf         ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf     ;         ;
; db/altsyncram_ji51.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ji51.tdf       ;         ;
; db/alt_synch_pipe_n9l.tdf        ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf    ;         ;
; db/dffpipe_8v8.tdf               ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_8v8.tdf           ;         ;
; db/alt_synch_pipe_o9l.tdf        ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf    ;         ;
; db/dffpipe_9v8.tdf               ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_9v8.tdf           ;         ;
; db/cmpr_5h5.tdf                  ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; db/altsyncram_1vm1.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_1vm1.tdf       ;         ;
; db/altsyncram_qb42.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_qb42.tdf       ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,732       ;
;                                             ;             ;
; Total combinational functions               ; 1810        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 495         ;
;     -- 3 input functions                    ; 706         ;
;     -- <=2 input functions                  ; 609         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1184        ;
;     -- arithmetic mode                      ; 626         ;
;                                             ;             ;
; Total registers                             ; 2330        ;
;     -- Dedicated logic registers            ; 2330        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 24          ;
; Total memory bits                           ; 203424      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; pdm_clk_gen ;
; Maximum fan-out                             ; 1513        ;
; Total fan-out                               ; 19858       ;
; Average fan-out                             ; 4.36        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                       ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |pdm_to_pcm                                  ; 1810 (300)          ; 2330 (442)                ; 203424      ; 0          ; 0            ; 0       ; 0         ; 24   ; 0            ; 0          ; |pdm_to_pcm                                                                                                                               ; pdm_to_pcm         ; work         ;
;    |beamformer:beaf|                         ; 28 (28)             ; 85 (85)                   ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|beamformer:beaf                                                                                                               ; beamformer         ; work         ;
;       |micloc:miclocROM|                     ; 0 (0)               ; 0 (0)                     ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|beamformer:beaf|micloc:miclocROM                                                                                              ; micloc             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component                                                              ; altsyncram         ; work         ;
;             |altsyncram_qb42:auto_generated| ; 0 (0)               ; 0 (0)                     ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated                               ; altsyncram_qb42    ; work         ;
;    |cic_d:module_gen[0].cic_filter_i|        ; 118 (0)             ; 115 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[0].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 26 (26)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |cic_d:module_gen[1].cic_filter_i|        ; 107 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[1].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[1].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |cic_d:module_gen[2].cic_filter_i|        ; 107 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[2].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[2].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |cic_d:module_gen[3].cic_filter_i|        ; 107 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[3].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[3].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |cic_d:module_gen[4].cic_filter_i|        ; 107 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[4].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |cic_d:module_gen[5].cic_filter_i|        ; 107 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[5].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[5].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |cic_d:module_gen[6].cic_filter_i|        ; 107 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[6].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[6].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |cic_d:module_gen[7].cic_filter_i|        ; 107 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[7].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[7].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |cic_d:module_gen[8].cic_filter_i|        ; 108 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[8].cic_filter_i                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|         ; 31 (31)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|comb:comb_stage[0].comb_inst                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|         ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|comb:comb_stage[1].comb_inst                                                                 ; comb               ; work         ;
;       |downsampler:u1|                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|downsampler:u1                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|integrator:int_stage[0].int_inst                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|     ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|integrator:int_stage[1].int_inst                                                             ; integrator         ; work         ;
;    |fifo2:module_gen[0].fifo_i|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 52 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[1].fifo_i|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 52 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[2].fifo_i|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 52 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[3].fifo_i|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 52 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[4].fifo_i|              ; 53 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 53 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 53 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[5].fifo_i|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 52 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[6].fifo_i|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 52 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[7].fifo_i|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 52 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 52 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[8].fifo_i|              ; 51 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 51 (0)              ; 89 (0)                    ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|        ; 51 (6)              ; 89 (27)                   ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p|    ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                      ; alt_synch_pipe_n9l ; work         ;
;                |dffpipe_8v8:dffpipe6|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ; dffpipe_8v8        ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|     ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                      ; alt_synch_pipe_o9l ; work         ;
;                |dffpipe_9v8:dffpipe9|        ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ; dffpipe_9v8        ; work         ;
;             |altsyncram_ji51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |ram:module_gen[0].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[0].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[0].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[0].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |ram:module_gen[1].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[1].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[1].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[1].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |ram:module_gen[2].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[2].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[2].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[2].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |ram:module_gen[3].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[3].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[3].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[3].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |ram:module_gen[4].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[4].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[4].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[4].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |ram:module_gen[5].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[5].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[5].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[5].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |ram:module_gen[6].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[6].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[6].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[6].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |ram:module_gen[7].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[7].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[7].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[7].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |ram:module_gen[8].ram_i|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[8].ram_i                                                                                                       ; ram                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[8].ram_i|altsyncram:altsyncram_component                                                                       ; altsyncram         ; work         ;
;          |altsyncram_1vm1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|ram:module_gen[8].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated                                        ; altsyncram_1vm1    ; work         ;
;    |spi_slave:spislv|                        ; 39 (39)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|spi_slave:spislv                                                                                                              ; spi_slave          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated|ALTSYNCRAM        ; M9K  ; True Dual Port   ; 84           ; 8            ; 84           ; 8            ; 672   ; rom_half.hex ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144  ; None         ;
; ram:module_gen[0].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ram:module_gen[1].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ram:module_gen[2].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ram:module_gen[3].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ram:module_gen[4].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ram:module_gen[5].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ram:module_gen[6].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ram:module_gen[7].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ram:module_gen[8].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; ROM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|beamformer:beaf|micloc:miclocROM ; micloc.v        ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[0].ram_i          ; ram.v           ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[1].ram_i          ; ram.v           ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[2].ram_i          ; ram.v           ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[3].ram_i          ; ram.v           ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[4].ram_i          ; ram.v           ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[5].ram_i          ; ram.v           ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[6].ram_i          ; ram.v           ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[7].ram_i          ; ram.v           ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i       ; fifo2.v         ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|ram:module_gen[8].ram_i          ; ram.v           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 324                                                                                               ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                                     ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; beam_wren                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[7][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[7][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[8][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[8][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[6][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[6][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[5][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[5][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[4][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[4][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[3][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[3][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[2][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[2][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[1][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[1][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[0][8]                        ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|lookup_delays[0][9]                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[8][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[8][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[8][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[8][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[8][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[8][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[8][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[8][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[7][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[7][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[7][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[7][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[7][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[7][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[7][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[7][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[6][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[6][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[6][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[6][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[6][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[6][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[6][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[6][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[5][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[5][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[5][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[5][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[5][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[5][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[5][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[5][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[4][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[4][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[4][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[4][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[4][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[4][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[4][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[4][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[3][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[3][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[3][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[3][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[3][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[3][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[3][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[3][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[2][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[2][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[2][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[2][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[2][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[2][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[2][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[2][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[1][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[1][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[1][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[1][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[1][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[1][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[1][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[1][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[0][16]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[0][17]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[0][18]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[0][19]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[0][20]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[0][21]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[0][22]                                        ; Stuck at GND due to stuck port data_in                                 ;
; fifo_data_in[0][23]                                        ; Stuck at GND due to stuck port data_in                                 ;
; beam_wr_data[8][15]                                        ; Merged with beam_wr_data[8][14]                                        ;
; beam_wr_data[7][15]                                        ; Merged with beam_wr_data[7][14]                                        ;
; beam_wr_data[6][15]                                        ; Merged with beam_wr_data[6][14]                                        ;
; beam_wr_data[5][15]                                        ; Merged with beam_wr_data[5][14]                                        ;
; beam_wr_data[4][15]                                        ; Merged with beam_wr_data[4][14]                                        ;
; beam_wr_data[3][15]                                        ; Merged with beam_wr_data[3][14]                                        ;
; beam_wr_data[2][15]                                        ; Merged with beam_wr_data[2][14]                                        ;
; beam_wr_data[1][15]                                        ; Merged with beam_wr_data[1][14]                                        ;
; beam_wr_data[0][15]                                        ; Merged with beam_wr_data[0][14]                                        ;
; cic_d:module_gen[1].cic_filter_i|downsampler:u1|dv         ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|dv         ;
; cic_d:module_gen[2].cic_filter_i|downsampler:u1|dv         ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|dv         ;
; cic_d:module_gen[3].cic_filter_i|downsampler:u1|dv         ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|dv         ;
; cic_d:module_gen[4].cic_filter_i|downsampler:u1|dv         ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|dv         ;
; cic_d:module_gen[5].cic_filter_i|downsampler:u1|dv         ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|dv         ;
; cic_d:module_gen[6].cic_filter_i|downsampler:u1|dv         ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|dv         ;
; cic_d:module_gen[7].cic_filter_i|downsampler:u1|dv         ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|dv         ;
; cic_d:module_gen[8].cic_filter_i|downsampler:u1|dv         ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|dv         ;
; cic_d:module_gen[1].cic_filter_i|downsampler:u1|counter[6] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[6] ;
; cic_d:module_gen[2].cic_filter_i|downsampler:u1|counter[6] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[6] ;
; cic_d:module_gen[3].cic_filter_i|downsampler:u1|counter[6] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[6] ;
; cic_d:module_gen[4].cic_filter_i|downsampler:u1|counter[6] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[6] ;
; cic_d:module_gen[5].cic_filter_i|downsampler:u1|counter[6] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[6] ;
; cic_d:module_gen[6].cic_filter_i|downsampler:u1|counter[6] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[6] ;
; cic_d:module_gen[7].cic_filter_i|downsampler:u1|counter[6] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[6] ;
; cic_d:module_gen[8].cic_filter_i|downsampler:u1|counter[6] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[6] ;
; cic_d:module_gen[1].cic_filter_i|downsampler:u1|counter[5] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[5] ;
; cic_d:module_gen[2].cic_filter_i|downsampler:u1|counter[5] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[5] ;
; cic_d:module_gen[3].cic_filter_i|downsampler:u1|counter[5] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[5] ;
; cic_d:module_gen[4].cic_filter_i|downsampler:u1|counter[5] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[5] ;
; cic_d:module_gen[5].cic_filter_i|downsampler:u1|counter[5] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[5] ;
; cic_d:module_gen[6].cic_filter_i|downsampler:u1|counter[5] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[5] ;
; cic_d:module_gen[7].cic_filter_i|downsampler:u1|counter[5] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[5] ;
; cic_d:module_gen[8].cic_filter_i|downsampler:u1|counter[5] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[5] ;
; cic_d:module_gen[1].cic_filter_i|downsampler:u1|counter[4] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4] ;
; cic_d:module_gen[2].cic_filter_i|downsampler:u1|counter[4] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4] ;
; cic_d:module_gen[3].cic_filter_i|downsampler:u1|counter[4] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4] ;
; cic_d:module_gen[4].cic_filter_i|downsampler:u1|counter[4] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4] ;
; cic_d:module_gen[5].cic_filter_i|downsampler:u1|counter[4] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4] ;
; cic_d:module_gen[6].cic_filter_i|downsampler:u1|counter[4] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4] ;
; cic_d:module_gen[7].cic_filter_i|downsampler:u1|counter[4] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4] ;
; cic_d:module_gen[8].cic_filter_i|downsampler:u1|counter[4] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4] ;
; cic_d:module_gen[1].cic_filter_i|downsampler:u1|counter[3] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[3] ;
; cic_d:module_gen[2].cic_filter_i|downsampler:u1|counter[3] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[3] ;
; cic_d:module_gen[3].cic_filter_i|downsampler:u1|counter[3] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[3] ;
; cic_d:module_gen[4].cic_filter_i|downsampler:u1|counter[3] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[3] ;
; cic_d:module_gen[5].cic_filter_i|downsampler:u1|counter[3] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[3] ;
; cic_d:module_gen[6].cic_filter_i|downsampler:u1|counter[3] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[3] ;
; cic_d:module_gen[7].cic_filter_i|downsampler:u1|counter[3] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[3] ;
; cic_d:module_gen[8].cic_filter_i|downsampler:u1|counter[3] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[3] ;
; cic_d:module_gen[1].cic_filter_i|downsampler:u1|counter[2] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[2] ;
; cic_d:module_gen[2].cic_filter_i|downsampler:u1|counter[2] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[2] ;
; cic_d:module_gen[3].cic_filter_i|downsampler:u1|counter[2] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[2] ;
; cic_d:module_gen[4].cic_filter_i|downsampler:u1|counter[2] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[2] ;
; cic_d:module_gen[5].cic_filter_i|downsampler:u1|counter[2] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[2] ;
; cic_d:module_gen[6].cic_filter_i|downsampler:u1|counter[2] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[2] ;
; cic_d:module_gen[7].cic_filter_i|downsampler:u1|counter[2] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[2] ;
; cic_d:module_gen[8].cic_filter_i|downsampler:u1|counter[2] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[2] ;
; cic_d:module_gen[1].cic_filter_i|downsampler:u1|counter[1] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[1] ;
; cic_d:module_gen[2].cic_filter_i|downsampler:u1|counter[1] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[1] ;
; cic_d:module_gen[3].cic_filter_i|downsampler:u1|counter[1] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[1] ;
; cic_d:module_gen[4].cic_filter_i|downsampler:u1|counter[1] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[1] ;
; cic_d:module_gen[5].cic_filter_i|downsampler:u1|counter[1] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[1] ;
; cic_d:module_gen[6].cic_filter_i|downsampler:u1|counter[1] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[1] ;
; cic_d:module_gen[7].cic_filter_i|downsampler:u1|counter[1] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[1] ;
; cic_d:module_gen[8].cic_filter_i|downsampler:u1|counter[1] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[1] ;
; cic_d:module_gen[1].cic_filter_i|downsampler:u1|counter[0] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[0] ;
; cic_d:module_gen[2].cic_filter_i|downsampler:u1|counter[0] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[0] ;
; cic_d:module_gen[3].cic_filter_i|downsampler:u1|counter[0] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[0] ;
; cic_d:module_gen[4].cic_filter_i|downsampler:u1|counter[0] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[0] ;
; cic_d:module_gen[5].cic_filter_i|downsampler:u1|counter[0] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[0] ;
; cic_d:module_gen[6].cic_filter_i|downsampler:u1|counter[0] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[0] ;
; cic_d:module_gen[7].cic_filter_i|downsampler:u1|counter[0] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[0] ;
; cic_d:module_gen[8].cic_filter_i|downsampler:u1|counter[0] ; Merged with cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[0] ;
; beamformer:beaf|ROMcounter_hori[2]                         ; Stuck at GND due to stuck port data_in                                 ;
; beamformer:beaf|ROMcounter_vert[2]                         ; Stuck at GND due to stuck port data_in                                 ;
; beam_wraddress[10]                                         ; Lost fanout                                                            ;
; Total Number of Removed Registers = 167                    ;                                                                        ;
+------------------------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+-------------------------------------+---------------------------+----------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------+---------------------------+----------------------------------------+
; beamformer:beaf|lookup_delays[7][9] ; Stuck at GND              ; beam_wraddress[10]                     ;
;                                     ; due to stuck port data_in ;                                        ;
+-------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2330  ;
; Number of registers using Synchronous Clear  ; 619   ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1446  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; cic_reset_n[0]                                                                                                       ; 968     ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; cic_reset_n[1]                                                                                                       ; 2       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 38                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 540 bits  ; 1080 LEs      ; 540 LEs              ; 540 LEs                ; Yes        ; |pdm_to_pcm|cic_d:module_gen[8].cic_filter_i|comb:comb_stage[0].comb_inst|data_reg[0][7] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdm_to_pcm|mic_counter[2]                                                               ;
; 3:1                ; 135 bits  ; 270 LEs       ; 135 LEs              ; 135 LEs                ; Yes        ; |pdm_to_pcm|cic_d:module_gen[4].cic_filter_i|downsampler:u1|data_out[15]                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pdm_to_pcm|cic_d:module_gen[0].cic_filter_i|downsampler:u1|counter[4]                   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|dataToSendBuffer[11]                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|bitcnt[3]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pdm_to_pcm|beamformer:beaf|ROMcounter_hori[2]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pdm_to_pcm|beamformer:beaf|ROMcounter_vert[0]                                           ;
; 17:1               ; 24 bits   ; 264 LEs       ; 168 LEs              ; 96 LEs                 ; Yes        ; |pdm_to_pcm|spi_data_to_send[10]                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[0].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[1].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[2].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[3].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[4].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[5].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[6].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[7].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:module_gen[8].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm ;
+--------------------+-------+-----------------------------------------------+
; Parameter Name     ; Value ; Type                                          ;
+--------------------+-------+-----------------------------------------------+
; BIT_WIDTH          ; 24    ; Signed Integer                                ;
; NUM_MICS           ; 9     ; Signed Integer                                ;
; PDM_CLK_DEC_FACTOR ; 12    ; Signed Integer                                ;
; BEAM_SR_SIZE       ; 1024  ; Signed Integer                                ;
; BEAM_SR_SIZE_LOG2  ; 10    ; Signed Integer                                ;
+--------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[0].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[0].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[0].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[1].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[1].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[1].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[2].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[2].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[2].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[3].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[3].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[3].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[4].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[4].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[4].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[5].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[5].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[5].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[6].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[6].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[6].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[7].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[7].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[7].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[8].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 24          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:module_gen[8].ram_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1vm1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; idw            ; 1     ; Signed Integer                                       ;
; odw            ; 15    ; Signed Integer                                       ;
; r              ; 128   ; Signed Integer                                       ;
; m              ; 2     ; Signed Integer                                       ;
; g              ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|integrator:int_stage[0].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|integrator:int_stage[1].int_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                                        ;
; odw            ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|downsampler:u1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; dw             ; 16    ; Signed Integer                                                      ;
; r              ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|comb:comb_stage[0].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:module_gen[8].cic_filter_i|comb:comb_stage[1].comb_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                                    ;
; odw            ; 15    ; Signed Integer                                                                    ;
; g              ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beamformer:beaf ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; BIT_WIDTH         ; 24    ; Signed Integer                   ;
; SUM_WIDTH         ; 16    ; Signed Integer                   ;
; NUM_MICS          ; 9     ; Signed Integer                   ;
; GRID_SIZE         ; 3     ; Signed Integer                   ;
; BEAM_SR_SIZE_LOG2 ; 10    ; Signed Integer                   ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 84                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 84                   ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; rom_half.hex         ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_qb42      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                    ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 9                                                  ;
; Entity Instance            ; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 24                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
+----------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 10                                                               ;
; Entity Instance                           ; ram:module_gen[0].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ram:module_gen[1].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ram:module_gen[2].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ram:module_gen[3].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ram:module_gen[4].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ram:module_gen[5].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ram:module_gen[6].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ram:module_gen[7].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ram:module_gen[8].ram_i|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 84                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 84                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "beamformer:beaf|micloc:miclocROM"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "beamformer:beaf"                  ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; steering_angle_hori[4..3]  ; Input ; Info     ; Stuck at VCC ;
; steering_angle_hori[1..0]  ; Input ; Info     ; Stuck at VCC ;
; steering_angle_hori[23..5] ; Input ; Info     ; Stuck at GND ;
; steering_angle_hori[2]     ; Input ; Info     ; Stuck at GND ;
; steering_angle_vert[4..3]  ; Input ; Info     ; Stuck at VCC ;
; steering_angle_vert[1..0]  ; Input ; Info     ; Stuck at VCC ;
; steering_angle_vert[23..5] ; Input ; Info     ; Stuck at GND ;
; steering_angle_vert[2]     ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spislv"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; byteReceived ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receivedData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[8].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[8].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[7].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[7].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[6].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[6].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[5].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[5].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[4].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[4].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[3].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[3].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[2].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[2].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[1].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[1].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic_d:module_gen[0].cic_filter_i|downsampler:u1"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:module_gen[0].ram_i"                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accum:module_gen[0].accum_i"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (24 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 2330                        ;
;     ENA               ; 1127                        ;
;     ENA SCLR          ; 298                         ;
;     ENA SCLR SLD      ; 21                          ;
;     SCLR              ; 300                         ;
;     plain             ; 584                         ;
; cycloneiii_lcell_comb ; 1810                        ;
;     arith             ; 626                         ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 594                         ;
;     normal            ; 1184                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 534                         ;
;         3 data inputs ; 112                         ;
;         4 data inputs ; 495                         ;
; cycloneiii_ram_block  ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Dec  6 18:48:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm
Warning (125092): Tcl Script File ../synthesis/bform.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../synthesis/bform.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/integrator.sv
    Info (12023): Found entity 1: integrator File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/integrator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/downsampler.sv
    Info (12023): Found entity 1: downsampler File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/comb.sv
    Info (12023): Found entity 1: comb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/comb.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file cic_core/cic_package.sv
    Info (12022): Found design unit 1: cic_package (SystemVerilog) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/cic_i.sv
    Info (12023): Found entity 1: cic_i File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_i.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/cic_d.sv
    Info (12023): Found entity 1: cic_d File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file beamformer.v
    Info (12023): Found entity 1: beamformer File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file pdm_to_pcm.v
    Info (12023): Found entity 1: pdm_to_pcm File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file accum.v
    Info (12023): Found entity 1: accum File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo2.v
    Info (12023): Found entity 1: fifo2 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file delayline.v
    Info (12023): Found entity 1: delayline File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file micloc.v
    Info (12023): Found entity 1: micloc File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file delline.v
    Info (12023): Found entity 1: delline File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/ram.v Line: 40
Info (12127): Elaborating entity "pdm_to_pcm" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(189): truncated value with size 32 to match size of target (4) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 189
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(215): truncated value with size 32 to match size of target (5) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 215
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(247): truncated value with size 24 to match size of target (16) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 247
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(248): truncated value with size 32 to match size of target (11) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 248
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(252): truncated value with size 32 to match size of target (11) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 252
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(254): truncated value with size 32 to match size of target (11) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 254
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(263): truncated value with size 32 to match size of target (4) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 263
Warning (10034): Output port "dc" at pdm_to_pcm.v(47) has no driver File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
Info (12128): Elaborating entity "accum" for hierarchy "accum:module_gen[0].accum_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 119
Info (12128): Elaborating entity "fifo2" for hierarchy "fifo2:module_gen[0].fifo_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 130
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12133): Instantiated megafunction "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cvi1.tdf
    Info (12023): Found entity 1: dcfifo_cvi1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_cvi1" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf
    Info (12023): Found entity 1: a_graycounter_h26 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_h26" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dgb.tdf
    Info (12023): Found entity 1: a_graycounter_dgb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_dgb" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ji51.tdf
    Info (12023): Found entity 1: altsyncram_ji51 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ji51.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ji51" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_n9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_n9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_n9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8v8.tdf
    Info (12023): Found entity 1: dffpipe_8v8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_8v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8v8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_o9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_o9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_o9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_9v8.tdf
    Info (12023): Found entity 1: dffpipe_9v8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_9v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_9v8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 60
Info (12128): Elaborating entity "ram" for hierarchy "ram:module_gen[0].ram_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:module_gen[0].ram_i|altsyncram:altsyncram_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "ram:module_gen[0].ram_i|altsyncram:altsyncram_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/ram.v Line: 89
Info (12133): Instantiated megafunction "ram:module_gen[0].ram_i|altsyncram:altsyncram_component" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/ram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vm1.tdf
    Info (12023): Found entity 1: altsyncram_1vm1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_1vm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1vm1" for hierarchy "ram:module_gen[0].ram_i|altsyncram:altsyncram_component|altsyncram_1vm1:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cic_d" for hierarchy "cic_d:module_gen[0].cic_filter_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 147
Warning (10230): Verilog HDL assignment warning at cic_package.sv(90): truncated value with size 64 to match size of target (32) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv Line: 90
Info (12128): Elaborating entity "integrator" for hierarchy "cic_d:module_gen[0].cic_filter_i|integrator:int_stage[0].int_inst" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 33
Info (12128): Elaborating entity "downsampler" for hierarchy "cic_d:module_gen[0].cic_filter_i|downsampler:u1" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 48
Warning (10230): Verilog HDL assignment warning at downsampler.sv(23): truncated value with size 32 to match size of target (7) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv Line: 23
Info (12128): Elaborating entity "comb" for hierarchy "cic_d:module_gen[0].cic_filter_i|comb:comb_stage[0].comb_inst" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 62
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spislv" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 162
Warning (10230): Verilog HDL assignment warning at spi_slave.v(45): truncated value with size 32 to match size of target (5) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v Line: 45
Info (12128): Elaborating entity "beamformer" for hierarchy "beamformer:beaf" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 179
Warning (10230): Verilog HDL assignment warning at beamformer.v(76): truncated value with size 24 to match size of target (8) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 76
Warning (10230): Verilog HDL assignment warning at beamformer.v(77): truncated value with size 24 to match size of target (8) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 77
Warning (10230): Verilog HDL assignment warning at beamformer.v(83): truncated value with size 32 to match size of target (9) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 83
Warning (10230): Verilog HDL assignment warning at beamformer.v(84): truncated value with size 32 to match size of target (9) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 84
Warning (10230): Verilog HDL assignment warning at beamformer.v(104): truncated value with size 32 to match size of target (3) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 104
Info (12128): Elaborating entity "micloc" for hierarchy "beamformer:beaf|micloc:miclocROM" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 100
Info (12130): Elaborated megafunction instantiation "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 100
Info (12133): Instantiated megafunction "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "rom_half.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "84"
    Info (12134): Parameter "numwords_b" = "84"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qb42.tdf
    Info (12023): Found entity 1: altsyncram_qb42 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_qb42.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qb42" for hierarchy "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "accum_rst" is missing source, defaulting to GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 81
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dc[0]" is stuck at GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
    Warning (13410): Pin "dc[1]" is stuck at GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
    Warning (13410): Pin "dc[2]" is stuck at GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
    Warning (13410): Pin "dc[3]" is stuck at GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
    Warning (13410): Pin "dc[4]" is stuck at GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
    Warning (13410): Pin "dc[5]" is stuck at GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
    Warning (13410): Pin "dc[6]" is stuck at GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
    Warning (13410): Pin "dc[7]" is stuck at GND File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mosi" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 40
Info (21057): Implemented 3128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 2736 logic cells
    Info (21064): Implemented 368 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 1112 megabytes
    Info: Processing ended: Fri Dec  6 18:48:33 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.map.smsg.


