<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteMaster[awvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][31]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][30]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][29]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][28]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][27]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][26]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][25]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][24]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][23]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][22]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][21]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][20]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][19]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][18]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][17]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][16]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][15]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][14]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][13]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][12]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][11]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][10]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][9]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][8]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][7]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][6]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][5]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][4]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][3]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][2]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][1]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awaddr][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteMaster[awburst][1]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[awburst][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="128"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][127]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][126]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][125]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][124]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][123]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][122]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][121]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][120]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][119]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][118]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][117]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][116]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][115]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][114]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][113]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][112]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][111]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][110]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][109]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][108]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][107]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][106]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][105]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][104]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][103]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][102]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][101]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][100]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][99]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][98]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][97]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][96]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][95]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][94]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][93]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][92]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][91]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][90]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][89]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][88]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][87]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][86]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][85]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][84]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][83]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][82]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][81]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][80]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][79]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][78]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][77]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][76]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][75]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][74]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][73]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][72]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][71]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][70]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][69]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][68]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][67]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][66]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][65]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][64]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][63]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][62]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][61]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][60]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][59]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][58]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][57]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][56]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][55]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][54]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][53]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][52]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][51]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][50]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][49]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][48]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][47]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][46]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][45]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][44]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][43]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][42]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][41]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][40]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][39]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][38]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][37]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][36]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][35]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][34]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][33]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][32]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][31]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][30]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][29]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][28]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][27]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][26]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][25]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][24]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][23]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][22]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][21]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][20]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][19]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][18]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][17]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][16]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][15]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][14]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][13]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][12]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][11]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][10]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][9]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][8]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][7]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][6]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][5]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][4]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][3]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][2]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][1]"/>
        <net name="AdcDdrFifo_1/axiWriteMaster[wdata][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteMaster[bready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteSlave[bresp][1]"/>
        <net name="AdcDdrFifo_1/axiWriteSlave[bresp][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteSlave[bid][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteSlave[awready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/axiWriteSlave[bvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/full[1]"/>
        <net name="AdcDdrFifo_1/full[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/idle[1]"/>
        <net name="AdcDdrFifo_1/idle[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/sAxisSlave[0][tReady]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="AdcDdrFifo_1/sAxisSlave[1][tReady]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
