Analysis & Synthesis report for DE10_LITE_Golden_Top
Fri Jul 01 20:29:00 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_h"
 11. Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_h"
 12. Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_g"
 13. Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_g"
 14. Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_f"
 15. Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_f"
 16. Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_e"
 17. Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_e"
 18. Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_d"
 19. Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_d"
 20. Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_c"
 21. Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_c"
 22. Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_b"
 23. Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_b"
 24. Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_a"
 25. Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_a"
 26. Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:g_adder"
 27. Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:f_adder"
 28. Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:e_adder"
 29. Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:d_adder"
 30. Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:c_adder"
 31. Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:b_adder"
 32. Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:a_adder"
 33. Port Connectivity Checks: "operations:OP1|Multplier:Mul"
 34. Port Connectivity Checks: "operations:OP1|Adder_subtractor:AS1"
 35. Port Connectivity Checks: "BCD_converter:C0|BCD:BCDf"
 36. Port Connectivity Checks: "BCD_converter:C0|BCD:BCDa"
 37. Port Connectivity Checks: "in_op:inop1"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 01 20:29:00 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_Golden_Top                        ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 439                                         ;
;     Total combinational functions  ; 439                                         ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 185                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+----------------------+----------------------+
; Option                                                           ; Setting              ; Default Value        ;
+------------------------------------------------------------------+----------------------+----------------------+
; Device                                                           ; 10M50DAF484C7G       ;                      ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; DE10_LITE_Golden_Top ;
; Family name                                                      ; MAX 10 FPGA          ; Cyclone V            ;
; Use smart compilation                                            ; Off                  ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                      ; Off                  ; Off                  ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                  ;
; Preserve fewer node names                                        ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable               ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                         ; Auto                 ; Auto                 ;
; Safe State Machine                                               ; Off                  ; Off                  ;
; Extract Verilog State Machines                                   ; On                   ; On                   ;
; Extract VHDL State Machines                                      ; On                   ; On                   ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                   ;
; Parallel Synthesis                                               ; On                   ; On                   ;
; DSP Block Balancing                                              ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                               ; On                   ; On                   ;
; Power-Up Don't Care                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                  ;
; Remove Duplicate Registers                                       ; On                   ; On                   ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                              ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                  ;
; Optimization Technique                                           ; Balanced             ; Balanced             ;
; Carry Chain Length                                               ; 70                   ; 70                   ;
; Auto Carry Chains                                                ; On                   ; On                   ;
; Auto Open-Drain Pins                                             ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                  ;
; Auto ROM Replacement                                             ; On                   ; On                   ;
; Auto RAM Replacement                                             ; On                   ; On                   ;
; Auto DSP Block Replacement                                       ; On                   ; On                   ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                   ; On                   ;
; Strict RAM Replacement                                           ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                         ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                  ;
; Auto Resource Sharing                                            ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                          ; On                   ; On                   ;
; Report Parameter Settings                                        ; On                   ; On                   ;
; Report Source Assignments                                        ; On                   ; On                   ;
; Report Connectivity Checks                                       ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                  ;
; Synchronization Register Chain Length                            ; 2                    ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                  ;
; Clock MUX Protection                                             ; On                   ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                  ;
; Block Design Naming                                              ; Auto                 ; Auto                 ;
; SDC constraint protection                                        ; Off                  ; Off                  ;
; Synthesis Effort                                                 ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                   ;
+------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; BCD_converter.v                  ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v         ;         ;
; BCD.v                            ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD.v                   ;         ;
; ADDER.v                          ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/ADDER.v                 ;         ;
; Adder_subtractor.v               ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Adder_subtractor.v      ;         ;
; Multiplier.v                     ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v            ;         ;
; memory.v                         ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memory.v                ;         ;
; d_latch.v                        ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/d_latch.v               ;         ;
; memoryblock.v                    ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memoryblock.v           ;         ;
; in_op.v                          ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/in_op.v                 ;         ;
; operations.v                     ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v            ;         ;
; divider.v                        ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v               ;         ;
; multiplexer.v                    ; yes             ; User Verilog HDL File        ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v           ;         ;
; de10_lite_golden_top.v           ; yes             ; Auto-Found Verilog HDL File  ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v  ;         ;
; seven_segment_display.v          ; yes             ; Auto-Found Verilog HDL File  ; D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/seven_segment_display.v ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 439         ;
;                                             ;             ;
; Total combinational functions               ; 439         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 237         ;
;     -- 3 input functions                    ; 108         ;
;     -- <=2 input functions                  ; 94          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 383         ;
;     -- arithmetic mode                      ; 56          ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 185         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[9]~input ;
; Maximum fan-out                             ; 35          ;
; Total fan-out                               ; 1758        ;
; Average fan-out                             ; 2.00        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                    ; Entity Name           ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------+-----------------------+--------------+
; |DE10_LITE_Golden_Top               ; 439 (29)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                  ; DE10_LITE_Golden_Top  ; work         ;
;    |BCD_converter:C0|               ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C0                                                 ; BCD_converter         ; work         ;
;       |BCD:BCDa|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C0|BCD:BCDa                                        ; BCD                   ; work         ;
;       |BCD:BCDb|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C0|BCD:BCDb                                        ; BCD                   ; work         ;
;       |BCD:BCDc|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C0|BCD:BCDc                                        ; BCD                   ; work         ;
;       |BCD:BCDd|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C0|BCD:BCDd                                        ; BCD                   ; work         ;
;       |BCD:BCDf|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C0|BCD:BCDf                                        ; BCD                   ; work         ;
;       |BCD:BCDg|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C0|BCD:BCDg                                        ; BCD                   ; work         ;
;    |BCD_converter:C1|               ; 20 (2)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C1                                                 ; BCD_converter         ; work         ;
;       |BCD:BCDa|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C1|BCD:BCDa                                        ; BCD                   ; work         ;
;       |BCD:BCDb|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C1|BCD:BCDb                                        ; BCD                   ; work         ;
;       |BCD:BCDc|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C1|BCD:BCDc                                        ; BCD                   ; work         ;
;       |BCD:BCDd|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C1|BCD:BCDd                                        ; BCD                   ; work         ;
;       |BCD:BCDf|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C1|BCD:BCDf                                        ; BCD                   ; work         ;
;    |BCD_converter:C2|               ; 24 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C2                                                 ; BCD_converter         ; work         ;
;       |BCD:BCDb|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C2|BCD:BCDb                                        ; BCD                   ; work         ;
;       |BCD:BCDc|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C2|BCD:BCDc                                        ; BCD                   ; work         ;
;       |BCD:BCDd|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C2|BCD:BCDd                                        ; BCD                   ; work         ;
;       |BCD:BCDe|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C2|BCD:BCDe                                        ; BCD                   ; work         ;
;    |BCD_converter:C3|               ; 24 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C3                                                 ; BCD_converter         ; work         ;
;       |BCD:BCDb|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C3|BCD:BCDb                                        ; BCD                   ; work         ;
;       |BCD:BCDc|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C3|BCD:BCDc                                        ; BCD                   ; work         ;
;       |BCD:BCDd|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C3|BCD:BCDd                                        ; BCD                   ; work         ;
;       |BCD:BCDe|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|BCD_converter:C3|BCD:BCDe                                        ; BCD                   ; work         ;
;    |in_op:inop1|                    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|in_op:inop1                                                      ; in_op                 ; work         ;
;    |memoryblock:M1|                 ; 18 (2)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1                                                   ; memoryblock           ; work         ;
;       |memory:m1|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1                                         ; memory                ; work         ;
;          |d_latch:D1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1|d_latch:D1                              ; d_latch               ; work         ;
;          |d_latch:D2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1|d_latch:D2                              ; d_latch               ; work         ;
;          |d_latch:D3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1|d_latch:D3                              ; d_latch               ; work         ;
;          |d_latch:D4|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1|d_latch:D4                              ; d_latch               ; work         ;
;          |d_latch:D5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1|d_latch:D5                              ; d_latch               ; work         ;
;          |d_latch:D6|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1|d_latch:D6                              ; d_latch               ; work         ;
;          |d_latch:D7|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1|d_latch:D7                              ; d_latch               ; work         ;
;          |d_latch:D8|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m1|d_latch:D8                              ; d_latch               ; work         ;
;       |memory:m2|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2                                         ; memory                ; work         ;
;          |d_latch:D1|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2|d_latch:D1                              ; d_latch               ; work         ;
;          |d_latch:D2|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2|d_latch:D2                              ; d_latch               ; work         ;
;          |d_latch:D3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2|d_latch:D3                              ; d_latch               ; work         ;
;          |d_latch:D4|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2|d_latch:D4                              ; d_latch               ; work         ;
;          |d_latch:D5|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2|d_latch:D5                              ; d_latch               ; work         ;
;          |d_latch:D6|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2|d_latch:D6                              ; d_latch               ; work         ;
;          |d_latch:D7|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2|d_latch:D7                              ; d_latch               ; work         ;
;          |d_latch:D8|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|memoryblock:M1|memory:m2|d_latch:D8                              ; d_latch               ; work         ;
;    |operations:OP1|                 ; 241 (16)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1                                                   ; operations            ; work         ;
;       |Adder_subtractor:AS1|        ; 17 (7)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Adder_subtractor:AS1                              ; Adder_subtractor      ; work         ;
;          |ADDER:ADD1|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Adder_subtractor:AS1|ADDER:ADD1                   ; ADDER                 ; work         ;
;          |ADDER:ADD2|               ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Adder_subtractor:AS1|ADDER:ADD2                   ; ADDER                 ; work         ;
;       |Multplier:Mul|               ; 114 (58)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul                                     ; Multplier             ; work         ;
;          |Adder_subtractor:a_adder| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:a_adder            ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:a_adder|ADDER:ADD2 ; ADDER                 ; work         ;
;          |Adder_subtractor:b_adder| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:b_adder            ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:b_adder|ADDER:ADD2 ; ADDER                 ; work         ;
;          |Adder_subtractor:c_adder| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:c_adder            ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:c_adder|ADDER:ADD2 ; ADDER                 ; work         ;
;          |Adder_subtractor:d_adder| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:d_adder            ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:d_adder|ADDER:ADD2 ; ADDER                 ; work         ;
;          |Adder_subtractor:e_adder| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:e_adder            ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:e_adder|ADDER:ADD2 ; ADDER                 ; work         ;
;          |Adder_subtractor:f_adder| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:f_adder            ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:f_adder|ADDER:ADD2 ; ADDER                 ; work         ;
;          |Adder_subtractor:g_adder| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:g_adder            ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|Multplier:Mul|Adder_subtractor:g_adder|ADDER:ADD2 ; ADDER                 ; work         ;
;       |divider:div|                 ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div                                       ; divider               ; work         ;
;          |Adder_subtractor:adder_a| ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_a              ; Adder_subtractor      ; work         ;
;             |ADDER:ADD8|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_a|ADDER:ADD8   ; ADDER                 ; work         ;
;          |Adder_subtractor:adder_b| ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_b              ; Adder_subtractor      ; work         ;
;             |ADDER:ADD1|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_b|ADDER:ADD1   ; ADDER                 ; work         ;
;             |ADDER:ADD8|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_b|ADDER:ADD8   ; ADDER                 ; work         ;
;          |Adder_subtractor:adder_c| ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_c              ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_c|ADDER:ADD2   ; ADDER                 ; work         ;
;             |ADDER:ADD4|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_c|ADDER:ADD4   ; ADDER                 ; work         ;
;             |ADDER:ADD8|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_c|ADDER:ADD8   ; ADDER                 ; work         ;
;          |Adder_subtractor:adder_d| ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_d              ; Adder_subtractor      ; work         ;
;             |ADDER:ADD1|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_d|ADDER:ADD1   ; ADDER                 ; work         ;
;             |ADDER:ADD3|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_d|ADDER:ADD3   ; ADDER                 ; work         ;
;             |ADDER:ADD4|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_d|ADDER:ADD4   ; ADDER                 ; work         ;
;             |ADDER:ADD5|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_d|ADDER:ADD5   ; ADDER                 ; work         ;
;             |ADDER:ADD8|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_d|ADDER:ADD8   ; ADDER                 ; work         ;
;          |Adder_subtractor:adder_e| ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_e              ; Adder_subtractor      ; work         ;
;             |ADDER:ADD1|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_e|ADDER:ADD1   ; ADDER                 ; work         ;
;             |ADDER:ADD2|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_e|ADDER:ADD2   ; ADDER                 ; work         ;
;             |ADDER:ADD3|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_e|ADDER:ADD3   ; ADDER                 ; work         ;
;             |ADDER:ADD4|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_e|ADDER:ADD4   ; ADDER                 ; work         ;
;             |ADDER:ADD5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_e|ADDER:ADD5   ; ADDER                 ; work         ;
;             |ADDER:ADD6|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_e|ADDER:ADD6   ; ADDER                 ; work         ;
;             |ADDER:ADD8|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_e|ADDER:ADD8   ; ADDER                 ; work         ;
;          |Adder_subtractor:adder_f| ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_f              ; Adder_subtractor      ; work         ;
;             |ADDER:ADD2|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_f|ADDER:ADD2   ; ADDER                 ; work         ;
;             |ADDER:ADD3|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_f|ADDER:ADD3   ; ADDER                 ; work         ;
;             |ADDER:ADD4|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_f|ADDER:ADD4   ; ADDER                 ; work         ;
;             |ADDER:ADD5|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_f|ADDER:ADD5   ; ADDER                 ; work         ;
;             |ADDER:ADD6|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_f|ADDER:ADD6   ; ADDER                 ; work         ;
;             |ADDER:ADD8|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_f|ADDER:ADD8   ; ADDER                 ; work         ;
;          |Adder_subtractor:adder_g| ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_g              ; Adder_subtractor      ; work         ;
;             |ADDER:ADD1|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_g|ADDER:ADD1   ; ADDER                 ; work         ;
;             |ADDER:ADD2|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_g|ADDER:ADD2   ; ADDER                 ; work         ;
;             |ADDER:ADD3|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_g|ADDER:ADD3   ; ADDER                 ; work         ;
;             |ADDER:ADD4|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_g|ADDER:ADD4   ; ADDER                 ; work         ;
;             |ADDER:ADD5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_g|ADDER:ADD5   ; ADDER                 ; work         ;
;             |ADDER:ADD6|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_g|ADDER:ADD6   ; ADDER                 ; work         ;
;             |ADDER:ADD8|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_g|ADDER:ADD8   ; ADDER                 ; work         ;
;          |Adder_subtractor:adder_h| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_h              ; Adder_subtractor      ; work         ;
;             |ADDER:ADD7|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|Adder_subtractor:adder_h|ADDER:ADD7   ; ADDER                 ; work         ;
;          |multiplexer:mux_a|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|multiplexer:mux_a                     ; multiplexer           ; work         ;
;          |multiplexer:mux_b|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|multiplexer:mux_b                     ; multiplexer           ; work         ;
;          |multiplexer:mux_c|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|multiplexer:mux_c                     ; multiplexer           ; work         ;
;          |multiplexer:mux_d|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|multiplexer:mux_d                     ; multiplexer           ; work         ;
;          |multiplexer:mux_e|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|multiplexer:mux_e                     ; multiplexer           ; work         ;
;          |multiplexer:mux_f|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|multiplexer:mux_f                     ; multiplexer           ; work         ;
;          |multiplexer:mux_g|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|operations:OP1|divider:div|multiplexer:mux_g                     ; multiplexer           ; work         ;
;    |seven_segment_display:s1|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seven_segment_display:s1                                         ; seven_segment_display ; work         ;
;    |seven_segment_display:s2|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seven_segment_display:s2                                         ; seven_segment_display ; work         ;
;    |seven_segment_display:s3|       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seven_segment_display:s3                                         ; seven_segment_display ; work         ;
;    |seven_segment_display:s4|       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seven_segment_display:s4                                         ; seven_segment_display ; work         ;
;    |seven_segment_display:s5|       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seven_segment_display:s5                                         ; seven_segment_display ; work         ;
;    |seven_segment_display:s6|       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|seven_segment_display:s6                                         ; seven_segment_display ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; memoryblock:M1|memory:m1|d_latch:D7|q               ; memoryblock:M1|and1 ; yes                    ;
; memoryblock:M1|memory:m2|d_latch:D8|q               ; memoryblock:M1|and2 ; yes                    ;
; memoryblock:M1|memory:m1|d_latch:D8|q               ; memoryblock:M1|and1 ; yes                    ;
; memoryblock:M1|memory:m2|d_latch:D7|q               ; memoryblock:M1|and2 ; yes                    ;
; memoryblock:M1|memory:m1|d_latch:D1|q               ; memoryblock:M1|and1 ; yes                    ;
; memoryblock:M1|memory:m2|d_latch:D1|q               ; memoryblock:M1|and2 ; yes                    ;
; memoryblock:M1|memory:m1|d_latch:D2|q               ; memoryblock:M1|and1 ; yes                    ;
; memoryblock:M1|memory:m1|d_latch:D3|q               ; memoryblock:M1|and1 ; yes                    ;
; memoryblock:M1|memory:m1|d_latch:D4|q               ; memoryblock:M1|and1 ; yes                    ;
; memoryblock:M1|memory:m1|d_latch:D5|q               ; memoryblock:M1|and1 ; yes                    ;
; memoryblock:M1|memory:m1|d_latch:D6|q               ; memoryblock:M1|and1 ; yes                    ;
; memoryblock:M1|memory:m2|d_latch:D2|q               ; memoryblock:M1|and2 ; yes                    ;
; memoryblock:M1|memory:m2|d_latch:D3|q               ; memoryblock:M1|and2 ; yes                    ;
; memoryblock:M1|memory:m2|d_latch:D4|q               ; memoryblock:M1|and2 ; yes                    ;
; memoryblock:M1|memory:m2|d_latch:D5|q               ; memoryblock:M1|and2 ; yes                    ;
; memoryblock:M1|memory:m2|d_latch:D6|q               ; memoryblock:M1|and2 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_h"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_h"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_g"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_g"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_f"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_f"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_e"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_e"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_d"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_d"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_c"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_c"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_b"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_b"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|multiplexer:mux_a"                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a7     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a7[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; a6     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a6[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; a5     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a5[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; a4     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a4[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; a3     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a3[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; a2     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a2[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; a1     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a1[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Q7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|divider:div|Adder_subtractor:adder_a"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A2[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A3[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A4[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:g_adder"                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; C      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:f_adder"                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; C      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:e_adder"                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; C      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:d_adder"                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; C      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:c_adder"                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; C      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:b_adder"                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; C      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Multplier:Mul|Adder_subtractor:a_adder"                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OP     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OP[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A7     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A7[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; C      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Multplier:Mul"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S14  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S13  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S12  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S11  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S10  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S9   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S8   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operations:OP1|Adder_subtractor:AS1"                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_converter:C0|BCD:BCDf"                                                                                                                                                         ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_converter:C0|BCD:BCDa"                                                                                                                                                         ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; A[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_op:inop1"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; OUT15 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OUT14 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OUT13 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OUT12 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 441                         ;
;     arith             ; 56                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 55                          ;
;     normal            ; 385                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 237                         ;
;                       ;                             ;
; Max LUT depth         ; 41.00                       ;
; Average LUT depth     ; 17.54                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jul 01 20:28:47 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file number_divider.v is missing
Warning (12019): Can't analyze file -- file binary_to_BCD.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file bcd_converter.v
    Info (12023): Found entity 1: BCD_converter File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcd.v
    Info (12023): Found entity 1: BCD File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: ADDER File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/ADDER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_subtractor.v
    Info (12023): Found entity 1: Adder_subtractor File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Adder_subtractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: Multplier File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 1
Warning (12019): Can't analyze file -- file Dlatch.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_latch.v
    Info (12023): Found entity 1: d_latch File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/d_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryblock.v
    Info (12023): Found entity 1: memoryblock File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memoryblock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file in_op.v
    Info (12023): Found entity 1: in_op File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/in_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operations.v
    Info (12023): Found entity 1: operations File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer.v
    Info (12023): Found entity 1: multiplexer File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(37): created implicit net for "out9" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(38): created implicit net for "out8" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(39): created implicit net for "out7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(40): created implicit net for "out6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(41): created implicit net for "out5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(42): created implicit net for "out4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(43): created implicit net for "out3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(44): created implicit net for "out2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(45): created implicit net for "out1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(46): created implicit net for "out0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at BCD_converter.v(47): created implicit net for "xtra" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(11): created implicit net for "n0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(12): created implicit net for "n1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(13): created implicit net for "n2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(14): created implicit net for "n3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(15): created implicit net for "n4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(16): created implicit net for "n5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(17): created implicit net for "n6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(21): created implicit net for "a0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(22): created implicit net for "a1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(23): created implicit net for "a2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(24): created implicit net for "a3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(25): created implicit net for "a4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(26): created implicit net for "a5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(27): created implicit net for "a6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(28): created implicit net for "a7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(30): created implicit net for "sa1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(30): created implicit net for "sa2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(30): created implicit net for "sa3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(30): created implicit net for "sa4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(30): created implicit net for "sa5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(30): created implicit net for "sa6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(30): created implicit net for "sa7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(34): created implicit net for "b0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(35): created implicit net for "b1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(36): created implicit net for "b2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(37): created implicit net for "b3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(38): created implicit net for "b4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(39): created implicit net for "b5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(40): created implicit net for "b6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(41): created implicit net for "b7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(43): created implicit net for "sb1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(43): created implicit net for "sb2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(43): created implicit net for "sb3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(43): created implicit net for "sb4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(43): created implicit net for "sb5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(43): created implicit net for "sb6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(43): created implicit net for "sb7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(48): created implicit net for "c0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(49): created implicit net for "c1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(50): created implicit net for "c2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(51): created implicit net for "c3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(52): created implicit net for "c4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(53): created implicit net for "c5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(54): created implicit net for "c6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(55): created implicit net for "c7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(57): created implicit net for "sc1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(57): created implicit net for "sc2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(57): created implicit net for "sc3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(57): created implicit net for "sc4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(57): created implicit net for "sc5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(57): created implicit net for "sc6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(57): created implicit net for "sc7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(62): created implicit net for "d0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(63): created implicit net for "d1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(64): created implicit net for "d2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 64
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(65): created implicit net for "d3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(66): created implicit net for "d4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(67): created implicit net for "d5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(68): created implicit net for "d6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(69): created implicit net for "d7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(72): created implicit net for "sd1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(72): created implicit net for "sd2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(72): created implicit net for "sd3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(72): created implicit net for "sd4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(72): created implicit net for "sd5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(72): created implicit net for "sd6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(72): created implicit net for "sd7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(77): created implicit net for "e0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 77
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(78): created implicit net for "e1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 78
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(79): created implicit net for "e2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 79
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(80): created implicit net for "e3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(81): created implicit net for "e4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(82): created implicit net for "e5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 82
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(83): created implicit net for "e6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(84): created implicit net for "e7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(86): created implicit net for "se1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(86): created implicit net for "se2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(86): created implicit net for "se3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(86): created implicit net for "se4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(86): created implicit net for "se5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(86): created implicit net for "se6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(86): created implicit net for "se7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(91): created implicit net for "f0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(92): created implicit net for "f1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(93): created implicit net for "f2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(94): created implicit net for "f3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(95): created implicit net for "f4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 95
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(96): created implicit net for "f5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(97): created implicit net for "f6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(98): created implicit net for "f7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 98
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(100): created implicit net for "sf1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(100): created implicit net for "sf2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(100): created implicit net for "sf3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(100): created implicit net for "sf4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(100): created implicit net for "sf5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(100): created implicit net for "sf6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(100): created implicit net for "sf7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(105): created implicit net for "g0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(106): created implicit net for "g1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(107): created implicit net for "g2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 107
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(108): created implicit net for "g3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 108
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(109): created implicit net for "g4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 109
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(110): created implicit net for "g5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(111): created implicit net for "g6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 111
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(112): created implicit net for "g7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 112
Warning (10236): Verilog HDL Implicit Net warning at Multiplier.v(114): created implicit net for "S7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Multiplier.v Line: 114
Warning (10236): Verilog HDL Implicit Net warning at memoryblock.v(7): created implicit net for "set" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memoryblock.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at memoryblock.v(8): created implicit net for "en" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memoryblock.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at memoryblock.v(11): created implicit net for "notEn" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memoryblock.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at memoryblock.v(12): created implicit net for "enbar" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memoryblock.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at in_op.v(7): created implicit net for "ope" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/in_op.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at operations.v(9): created implicit net for "notA" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at operations.v(10): created implicit net for "AORS" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at operations.v(11): created implicit net for "AANDS" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at operations.v(13): created implicit net for "o0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at operations.v(13): created implicit net for "o1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at operations.v(13): created implicit net for "o2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at operations.v(13): created implicit net for "o3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at operations.v(13): created implicit net for "o4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at operations.v(13): created implicit net for "o5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at operations.v(13): created implicit net for "o6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at operations.v(13): created implicit net for "o7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at operations.v(14): created implicit net for "oas7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at operations.v(15): created implicit net for "oas6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at operations.v(16): created implicit net for "oas5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at operations.v(17): created implicit net for "oas4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at operations.v(18): created implicit net for "oas3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at operations.v(19): created implicit net for "oas2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at operations.v(20): created implicit net for "oas1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at operations.v(21): created implicit net for "oas0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o14" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o13" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o12" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o11" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o10" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o9" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o8" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o23" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o22" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o21" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o20" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o19" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o18" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o17" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(23): created implicit net for "o16" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at operations.v(24): created implicit net for "om7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at operations.v(25): created implicit net for "om6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at operations.v(26): created implicit net for "om5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at operations.v(27): created implicit net for "om4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at operations.v(28): created implicit net for "om3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at operations.v(29): created implicit net for "om2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at operations.v(30): created implicit net for "om1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at operations.v(31): created implicit net for "om0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at operations.v(35): created implicit net for "o33" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at operations.v(35): created implicit net for "o32" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at operations.v(35): created implicit net for "o31" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at operations.v(35): created implicit net for "o30" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at operations.v(35): created implicit net for "o29" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at operations.v(35): created implicit net for "o28" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at operations.v(35): created implicit net for "o27" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at operations.v(35): created implicit net for "o26" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at operations.v(36): created implicit net for "od7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at operations.v(37): created implicit net for "od6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at operations.v(38): created implicit net for "od5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at operations.v(39): created implicit net for "od4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at operations.v(40): created implicit net for "od3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at operations.v(41): created implicit net for "od2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at operations.v(42): created implicit net for "od1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at operations.v(43): created implicit net for "od0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "sa0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "sa1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "sa2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "sa3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "sa4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "sa5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "sa6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "sa7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(10): created implicit net for "C0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at divider.v(11): created implicit net for "ma7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at divider.v(11): created implicit net for "ma6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at divider.v(11): created implicit net for "ma5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at divider.v(11): created implicit net for "ma4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at divider.v(11): created implicit net for "ma3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at divider.v(11): created implicit net for "ma2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at divider.v(11): created implicit net for "ma1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at divider.v(11): created implicit net for "ma0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "sb0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "sb1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "sb2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "sb3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "sb4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "sb5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "sb6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "sb7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(14): created implicit net for "C1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at divider.v(15): created implicit net for "mb7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at divider.v(15): created implicit net for "mb6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at divider.v(15): created implicit net for "mb5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at divider.v(15): created implicit net for "mb4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at divider.v(15): created implicit net for "mb3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at divider.v(15): created implicit net for "mb2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at divider.v(15): created implicit net for "mb1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at divider.v(15): created implicit net for "mb0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "sc0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "sc1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "sc2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "sc3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "sc4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "sc5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "sc6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "sc7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for "C2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at divider.v(20): created implicit net for "mc7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at divider.v(20): created implicit net for "mc6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at divider.v(20): created implicit net for "mc5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at divider.v(20): created implicit net for "mc4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at divider.v(20): created implicit net for "mc3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at divider.v(20): created implicit net for "mc2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at divider.v(20): created implicit net for "mc1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at divider.v(20): created implicit net for "mc0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "sd0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "sd1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "sd2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "sd3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "sd4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "sd5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "sd6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "sd7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(24): created implicit net for "C3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at divider.v(25): created implicit net for "md7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at divider.v(25): created implicit net for "md6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at divider.v(25): created implicit net for "md5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at divider.v(25): created implicit net for "md4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at divider.v(25): created implicit net for "md3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at divider.v(25): created implicit net for "md2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at divider.v(25): created implicit net for "md1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at divider.v(25): created implicit net for "md0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "se0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "se1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "se2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "se3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "se4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "se5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "se6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "se7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(29): created implicit net for "C4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at divider.v(30): created implicit net for "me7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at divider.v(30): created implicit net for "me6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at divider.v(30): created implicit net for "me5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at divider.v(30): created implicit net for "me4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at divider.v(30): created implicit net for "me3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at divider.v(30): created implicit net for "me2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at divider.v(30): created implicit net for "me1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at divider.v(30): created implicit net for "me0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "sf0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "sf1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "sf2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "sf3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "sf4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "sf5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "sf6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "sf7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(34): created implicit net for "C5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at divider.v(35): created implicit net for "mf7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at divider.v(35): created implicit net for "mf6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at divider.v(35): created implicit net for "mf5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at divider.v(35): created implicit net for "mf4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at divider.v(35): created implicit net for "mf3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at divider.v(35): created implicit net for "mf2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at divider.v(35): created implicit net for "mf1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at divider.v(35): created implicit net for "mf0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "sg0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "sg1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "sg2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "sg3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "sg4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "sg5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "sg6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "sg7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(39): created implicit net for "C6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at divider.v(40): created implicit net for "mg7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at divider.v(40): created implicit net for "mg6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at divider.v(40): created implicit net for "mg5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at divider.v(40): created implicit net for "mg4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at divider.v(40): created implicit net for "mg3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at divider.v(40): created implicit net for "mg2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at divider.v(40): created implicit net for "mg1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at divider.v(40): created implicit net for "mg0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "sh0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "sh1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "sh2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "sh3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "sh4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "sh5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "sh6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "sh7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(44): created implicit net for "C7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at divider.v(45): created implicit net for "mh7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at divider.v(45): created implicit net for "mh6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at divider.v(45): created implicit net for "mh5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at divider.v(45): created implicit net for "mh4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at divider.v(45): created implicit net for "mh3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at divider.v(45): created implicit net for "mh2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at divider.v(45): created implicit net for "mh1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at divider.v(45): created implicit net for "mh0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(7): created implicit net for "sc" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(9): created implicit net for "b7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(10): created implicit net for "b6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(11): created implicit net for "b5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(12): created implicit net for "b4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(13): created implicit net for "b3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(14): created implicit net for "b2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(15): created implicit net for "b1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(16): created implicit net for "b0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(20): created implicit net for "sb7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(21): created implicit net for "sb6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(22): created implicit net for "sb5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(23): created implicit net for "sb4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(24): created implicit net for "sb3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(25): created implicit net for "sb2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(26): created implicit net for "sb1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at multiplexer.v(27): created implicit net for "sb0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/multiplexer.v Line: 27
Warning (12125): Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O15" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O14" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O13" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O12" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O11" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O10" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O9" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O8" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(81): created implicit net for "O0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Ao7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Ao6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Ao5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Ao4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Ao3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Ao2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Ao1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Ao0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Bo7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Bo6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Bo5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Bo4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Bo3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Bo2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Bo1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(83): created implicit net for "Bo0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(84): created implicit net for "OUT7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(84): created implicit net for "OUT6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(84): created implicit net for "OUT5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(84): created implicit net for "OUT4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(84): created implicit net for "OUT3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(84): created implicit net for "OUT2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(84): created implicit net for "OUT1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(84): created implicit net for "OUT0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(86): created implicit net for "out7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(86): created implicit net for "out6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(86): created implicit net for "out5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(86): created implicit net for "out4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(86): created implicit net for "out3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(86): created implicit net for "out2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(86): created implicit net for "out1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(86): created implicit net for "out0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(87): created implicit net for "LSTOUT7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(87): created implicit net for "LSTOUT6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(87): created implicit net for "LSTOUT5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(87): created implicit net for "LSTOUT4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(87): created implicit net for "LSTOUT3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(87): created implicit net for "LSTOUT2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(87): created implicit net for "LSTOUT1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(87): created implicit net for "LSTOUT0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(89): created implicit net for "DISOUT7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(90): created implicit net for "DISOUT6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(91): created implicit net for "DISOUT5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(92): created implicit net for "DISOUT4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(93): created implicit net for "DISOUT3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(94): created implicit net for "DISOUT2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(95): created implicit net for "DISOUT1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 95
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(96): created implicit net for "DISOUT0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(103): created implicit net for "FOUT7" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(103): created implicit net for "FOUT6" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(103): created implicit net for "FOUT5" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(103): created implicit net for "FOUT4" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(103): created implicit net for "FOUT3" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(103): created implicit net for "FOUT2" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(103): created implicit net for "FOUT1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(103): created implicit net for "FOUT0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(104): created implicit net for "FOUT15" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(104): created implicit net for "FOUT14" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(104): created implicit net for "FOUT13" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(104): created implicit net for "FOUT12" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(104): created implicit net for "FOUT11" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(104): created implicit net for "FOUT10" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(104): created implicit net for "FOUT9" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at de10_lite_golden_top.v(104): created implicit net for "FOUT8" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 104
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at de10_lite_golden_top.v(14) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
Warning (10034): Output port "DRAM_BA" at de10_lite_golden_top.v(15) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 15
Warning (10034): Output port "LEDR" at de10_lite_golden_top.v(38) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
Warning (10034): Output port "VGA_B" at de10_lite_golden_top.v(44) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 44
Warning (10034): Output port "VGA_G" at de10_lite_golden_top.v(45) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 45
Warning (10034): Output port "VGA_R" at de10_lite_golden_top.v(47) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 47
Warning (10034): Output port "DRAM_CAS_N" at de10_lite_golden_top.v(16) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 16
Warning (10034): Output port "DRAM_CKE" at de10_lite_golden_top.v(17) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 17
Warning (10034): Output port "DRAM_CLK" at de10_lite_golden_top.v(18) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 18
Warning (10034): Output port "DRAM_CS_N" at de10_lite_golden_top.v(19) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 19
Warning (10034): Output port "DRAM_LDQM" at de10_lite_golden_top.v(21) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 21
Warning (10034): Output port "DRAM_RAS_N" at de10_lite_golden_top.v(22) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 22
Warning (10034): Output port "DRAM_UDQM" at de10_lite_golden_top.v(23) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 23
Warning (10034): Output port "DRAM_WE_N" at de10_lite_golden_top.v(24) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 24
Warning (10034): Output port "VGA_HS" at de10_lite_golden_top.v(46) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 46
Warning (10034): Output port "VGA_VS" at de10_lite_golden_top.v(48) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 48
Warning (10034): Output port "GSENSOR_CS_N" at de10_lite_golden_top.v(51) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 51
Warning (10034): Output port "GSENSOR_SCLK" at de10_lite_golden_top.v(53) has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 53
Info (12128): Elaborating entity "in_op" for hierarchy "in_op:inop1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 81
Info (12128): Elaborating entity "memoryblock" for hierarchy "memoryblock:M1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 83
Info (12128): Elaborating entity "memory" for hierarchy "memoryblock:M1|memory:m1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memoryblock.v Line: 9
Info (12128): Elaborating entity "d_latch" for hierarchy "memoryblock:M1|memory:m1|d_latch:D1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/memory.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at d_latch.v(10): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/d_latch.v Line: 10
Info (10041): Inferred latch for "q" at d_latch.v(10) File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/d_latch.v Line: 10
Info (12128): Elaborating entity "BCD_converter" for hierarchy "BCD_converter:C0" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 84
Info (12128): Elaborating entity "BCD" for hierarchy "BCD_converter:C0|BCD:BCDa" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 11
Info (12128): Elaborating entity "operations" for hierarchy "operations:OP1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 86
Info (12128): Elaborating entity "Adder_subtractor" for hierarchy "operations:OP1|Adder_subtractor:AS1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 13
Info (12128): Elaborating entity "ADDER" for hierarchy "operations:OP1|Adder_subtractor:AS1|ADDER:ADD1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/Adder_subtractor.v Line: 18
Info (12128): Elaborating entity "Multplier" for hierarchy "operations:OP1|Multplier:Mul" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 23
Info (12128): Elaborating entity "divider" for hierarchy "operations:OP1|divider:div" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/operations.v Line: 35
Info (12128): Elaborating entity "multiplexer" for hierarchy "operations:OP1|divider:div|multiplexer:mux_a" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/divider.v Line: 11
Warning (12125): Using design file seven_segment_display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seven_segment_display File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/seven_segment_display.v Line: 2
Info (12128): Elaborating entity "seven_segment_display" for hierarchy "seven_segment_display:s1" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 99
Warning (12020): Port "ordered port 0" on the entity instantiation of "BCDf" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 31
Warning (12020): Port "ordered port 0" on the entity instantiation of "BCDa" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 11
Warning (12020): Port "ordered port 0" on the entity instantiation of "BCDf" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 31
Warning (12020): Port "ordered port 0" on the entity instantiation of "BCDa" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 11
Warning (12020): Port "ordered port 0" on the entity instantiation of "BCDf" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 31
Warning (12020): Port "ordered port 0" on the entity instantiation of "BCDa" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/BCD_converter.v Line: 11
Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 20
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 54
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 59
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 63
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 14
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 15
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 15
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 16
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 17
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 18
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 19
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 21
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 22
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 23
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 24
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 27
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 28
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 29
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 30
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 31
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 32
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 38
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 44
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 44
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 44
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 44
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 45
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 45
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 45
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 45
    Warning (13410): Pin "VGA_HS" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 46
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 47
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 47
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 47
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 47
    Warning (13410): Pin "VGA_VS" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 48
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 51
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 53
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/DE10_LITE_Golden_Top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK1_50" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 10
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 11
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 52
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/de10_lite_golden_top.v Line: 52
Info (21057): Implemented 624 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 439 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 579 warnings
    Info: Peak virtual memory: 4747 megabytes
    Info: Processing ended: Fri Jul 01 20:29:00 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/4th sem/A6_ASSIGNMENT3/project/project/Golden_Top/DE10_LITE_Golden_Top.map.smsg.


