<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: chcore.h File Reference</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>chcore.h File Reference</h1>  </div>
</div>
<div class="contents">

<p>Port related template macros and structures.  
<a href="#_details">More...</a></p>

<p><a href="kernel_2templates_2chcore_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structextctx.html">extctx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt saved context.  <a href="structextctx.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintctx.html">intctx</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System saved context.  <a href="structintctx.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcontext.html">context</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a></code> structure.  <a href="structcontext.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga13c93f367fac1ed91eb714c5995ae484">CH_ARCHITECTURE_XXX</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unique macro for the implemented architecture.  <a href="group__core.html#ga13c93f367fac1ed91eb714c5995ae484"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&nbsp;&nbsp;&nbsp;&quot;&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the implemented architecture.  <a href="group__core.html#gaee128c531d64d5a635def6857fef3179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gabe8b979d1a33a1b43fc1c1f2967ea6f0">CH_ARCHITECTURE_VARIANT_NAME</a>&nbsp;&nbsp;&nbsp;&quot;&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the architecture variant (optional).  <a href="group__core.html#gabe8b979d1a33a1b43fc1c1f2967ea6f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaf5777aa68e4c4786b577953c7237a95d">SETUP_CONTEXT</a>(workspace, wsize, pf, arg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Platform dependent part of the <code>chThdInit()</code> API.  <a href="group__core.html#gaf5777aa68e4c4786b577953c7237a95d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaf470de5c7ee71a407e5c7e0c5825af35">IDLE_THREAD_STACK_SIZE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack size for the system idle thread.  <a href="group__core.html#gaf470de5c7ee71a407e5c7e0c5825af35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga010023936d16c8077e8cafa28ea3fc25">INT_REQUIRED_STACK</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Per-thread stack overhead for interrupts servicing.  <a href="group__core.html#ga010023936d16c8077e8cafa28ea3fc25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value.  <a href="group__core.html#gaae5413761dbdc6dd267ba0d43a9098ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Computes the thread working area global size.  <a href="group__core.html#gaf7a83c1c8bde96b77299c36dc598d33d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s, n)&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static working area allocation.  <a href="group__core.html#gac8b681d521d3b6c25e7a0304674732c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaf1bf4fcf135197fa2b8faf1935a25186">PORT_IRQ_PROLOGUE</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ prologue code.  <a href="group__core.html#gaf1bf4fcf135197fa2b8faf1935a25186"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga65dc6ecfb3cd68961f7abde3a25c2260">PORT_IRQ_EPILOGUE</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ epilogue code.  <a href="group__core.html#ga65dc6ecfb3cd68961f7abde3a25c2260"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gae312af21c95e70c459af69c298eb0f9a">PORT_IRQ_HANDLER</a>(id)&nbsp;&nbsp;&nbsp;void id(void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ handler function declaration.  <a href="group__core.html#gae312af21c95e70c459af69c298eb0f9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">PORT_FAST_IRQ_HANDLER</a>(id)&nbsp;&nbsp;&nbsp;void id(void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast IRQ handler function declaration.  <a href="group__core.html#ga14d1e819dc6e26882fce8ace5e8cfe5c"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gadae302cd6125c8c0d3da27caa5f41657">stkalign_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base type for stack and memory alignment.  <a href="group__core.html#gadae302cd6125c8c0d3da27caa5f41657"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gad8478867d6441d9d94f92819688f15c1">port_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port-related initialization code.  <a href="group__core.html#gad8478867d6441d9d94f92819688f15c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gad9aed313dfdafb6e9c58691af424fcb4">port_lock</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-lock action.  <a href="group__core.html#gad9aed313dfdafb6e9c58691af424fcb4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga242f36ee65eb9b19258654f7a3b63f87">port_unlock</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-unlock action.  <a href="group__core.html#ga242f36ee65eb9b19258654f7a3b63f87"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gad28405e9f7f53722447e674ff80c3ac9">port_lock_from_isr</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-lock action from an interrupt handler.  <a href="group__core.html#gad28405e9f7f53722447e674ff80c3ac9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga34dcbe2bba4aec9d2cfdc5cb5bebd4fe">port_unlock_from_isr</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-unlock action from an interrupt handler.  <a href="group__core.html#ga34dcbe2bba4aec9d2cfdc5cb5bebd4fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga0544046d4df19935e29784adbd848465">port_disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables all the interrupt sources.  <a href="group__core.html#ga0544046d4df19935e29784adbd848465"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaaae987909015c5d3c350d8866216667c">port_suspend</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables the interrupt sources below kernel-level priority.  <a href="group__core.html#gaaae987909015c5d3c350d8866216667c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga1d876d22b4a101a6cdda587a4afa0a67">port_enable</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables all the interrupt sources.  <a href="group__core.html#ga1d876d22b4a101a6cdda587a4afa0a67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga1ebf4a8993a4714d7ff98cc56fd343d6">port_wait_for_interrupt</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enters an architecture-dependent IRQ-waiting mode.  <a href="group__core.html#ga1ebf4a8993a4714d7ff98cc56fd343d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Halts the system.  <a href="group__core.html#gaffa627cc34d473a5c1b00810798c1592"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga15f282e0911ec832d2b12ced3170ba90">port_switch</a> (<a class="el" href="struct_thread.html">Thread</a> *ntp, <a class="el" href="struct_thread.html">Thread</a> *otp)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="group__core.html#ga15f282e0911ec832d2b12ced3170ba90"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Port related template macros and structures. </p>
<p>This file is a template of the system driver macros provided by a port. </p>

<p>Definition in file <a class="el" href="kernel_2templates_2chcore_8h_source.html">kernel/templates/chcore.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Oct 24 2010 09:40:38 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
