
---------- Begin Simulation Statistics ----------
host_inst_rate                                 377142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 376540                       # Number of bytes of host memory used
host_seconds                                    53.03                       # Real time elapsed on the host
host_tick_rate                              457416674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.024258                       # Number of seconds simulated
sim_ticks                                 24257850500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4697014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35042.784351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30183.841086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4279186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    14641856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.088956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               417828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            282131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4095826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135696                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2286949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 85277.217571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 83145.285239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2083517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   17348114925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.088953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              203432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           131226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   6003588466                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72206                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43083.501600                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.018181                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           93100                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4011073999                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6983963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 51492.082904                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48577.767246                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6362703                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31989971425                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088955                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                621260                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             413357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  10099414966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207902                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996089                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1019.995007                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6983963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 51492.082904                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48577.767246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6362703                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31989971425                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088955                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               621260                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            413357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  10099414966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029768                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207902                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 168002                       # number of replacements
system.cpu.dcache.sampled_refs                 169026                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.995007                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6426061                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525134031000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72158                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13706802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 95796.232877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 95667.391304                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13706510                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       27972500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  292                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     22003500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        81750                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59335.541126                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       327000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13706802                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 95796.232877                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 95667.391304                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13706510                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        27972500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   292                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 61                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     22003500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207890                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.439676                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13706802                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 95796.232877                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 95667.391304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13706510                       # number of overall hits
system.cpu.icache.overall_miss_latency       27972500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  292                       # number of overall misses
system.cpu.icache.overall_mshr_hits                61                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     22003500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.439676                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13706510                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 93740.219915                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     11008945167                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                117441                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     99120.258065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 84089.129032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2330                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3072728000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.930093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      31000                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2606763000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.930093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 31000                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       85828.350396                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  76045.460625                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         101544                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2951122000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.252957                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        34384                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      4477                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2274139500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.220006                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   29905                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38876                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    72575.316082                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 56827.682863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2821437988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38876                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2209232999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38876                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72158                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72158                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.599754                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169258                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        92130.337697                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   80139.602660                       # average overall mshr miss latency
system.l2.demand_hits                          103874                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6023850000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.386298                       # miss rate for demand accesses
system.l2.demand_misses                         65384                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       4477                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         4880902500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.359835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    60905                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.551445                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.066364                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9034.879998                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1087.299946                       # Average occupied blocks per context
system.l2.overall_accesses                     169258                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       92130.337697                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  89095.621247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         103874                       # number of overall hits
system.l2.overall_miss_latency             6023850000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.386298                       # miss rate for overall accesses
system.l2.overall_misses                        65384                       # number of overall misses
system.l2.overall_mshr_hits                      4477                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       15889847667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.053693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  178346                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.656491                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         77099                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        68258                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             147                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       190953                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           117441                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         5107                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         107989                       # number of replacements
system.l2.sampled_refs                         118577                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10122.179944                       # Cycle average of tags in use
system.l2.total_refs                           189694                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            45692                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32056600                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2005351                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2091306                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50816                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2099391                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2114860                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7493                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       748960                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       204597                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     14144999                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.709654                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.732646                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11200676     79.18%     79.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738950      5.22%     84.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       588108      4.16%     88.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       486166      3.44%     92.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       400822      2.83%     94.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        87861      0.62%     95.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79705      0.56%     96.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       358114      2.53%     98.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       204597      1.45%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     14144999                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038061                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2944724                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240420                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50709                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038061                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8432835                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.645910                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.645910                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1410687                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          114                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7542                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25300292                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8402847                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4274716                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1493036                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56748                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5217026                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5029857                       # DTB hits
system.switch_cpus_1.dtb.data_misses           187169                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4018265                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3833608                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           184657                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1198761                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1196249                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2512                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2114860                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3702262                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8919547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32310919                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        992739                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.128492                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3702316                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2012844                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.963104                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15638035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.066175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.204410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10420777     66.64%     66.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         584859      3.74%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          51284      0.33%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          38099      0.24%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         517122      3.31%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          42931      0.27%     74.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         755077      4.83%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1127498      7.21%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2100388     13.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15638035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                821065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1031493                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73934                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.036476                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6508059                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335440                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7715390                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15333149                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812728                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6270514                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.931591                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15533943                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62420                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        630771                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5400175                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       111317                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1849516                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18605328                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5172619                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       302035                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     17059467                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1493036                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10207                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1499486                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1582                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        65113                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2455442                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       553816                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        65113                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.607567                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.607567                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8866164     51.07%     51.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4090      0.02%     51.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867667      5.00%     56.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     56.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1021572      5.88%     61.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          668      0.00%     62.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5248096     30.23%     92.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1349790      7.77%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17361502                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55877                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003218                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          768      1.37%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          665      1.19%      2.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42862     76.71%     79.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            8      0.01%     79.29% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11074     19.82%     99.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          500      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15638035                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.110210                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.832735                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9985024     63.85%     63.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1629441     10.42%     74.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       724910      4.64%     78.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1181713      7.56%     86.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       907896      5.81%     92.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       251827      1.61%     93.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       862027      5.51%     99.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        87355      0.56%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7842      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15638035                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.054827                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18531394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17361502                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8462005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11499                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3892311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3702292                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3702262                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       987216                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1001452                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5400175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1849516                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               16459100                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1143178                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039571                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21416                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8494814                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       246159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13749                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35273316                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24805211                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17239164                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4237079                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1493036                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       269927                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10199552                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       475367                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  9711                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
