
cv09.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000604c  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08006200  08006200  00016200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006438  08006438  000201c8  2**0
                  CONTENTS
  4 .ARM          00000008  08006438  08006438  00016438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006440  08006440  000201c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006440  08006440  00016440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006444  08006444  00016444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  08006448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000948  200001c8  08006610  000201c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b10  08006610  00020b10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011edf  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a4c  00000000  00000000  000320d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c98  00000000  00000000  00034b28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b50  00000000  00000000  000357c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002599e  00000000  00000000  00036310  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000cacf  00000000  00000000  0005bcae  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d54f2  00000000  00000000  0006877d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013dc6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000382c  00000000  00000000  0013dcec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001c8 	.word	0x200001c8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080061e4 	.word	0x080061e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001cc 	.word	0x200001cc
 80001ec:	080061e4 	.word	0x080061e4

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2f>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af4:	bf24      	itt	cs
 8000af6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afe:	d90d      	bls.n	8000b1c <__aeabi_d2f+0x30>
 8000b00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b14:	bf08      	it	eq
 8000b16:	f020 0001 	biceq.w	r0, r0, #1
 8000b1a:	4770      	bx	lr
 8000b1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b20:	d121      	bne.n	8000b66 <__aeabi_d2f+0x7a>
 8000b22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b26:	bfbc      	itt	lt
 8000b28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	4770      	bxlt	lr
 8000b2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b36:	f1c2 0218 	rsb	r2, r2, #24
 8000b3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b42:	fa20 f002 	lsr.w	r0, r0, r2
 8000b46:	bf18      	it	ne
 8000b48:	f040 0001 	orrne.w	r0, r0, #1
 8000b4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b58:	ea40 000c 	orr.w	r0, r0, ip
 8000b5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b64:	e7cc      	b.n	8000b00 <__aeabi_d2f+0x14>
 8000b66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6a:	d107      	bne.n	8000b7c <__aeabi_d2f+0x90>
 8000b6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b70:	bf1e      	ittt	ne
 8000b72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7a:	4770      	bxne	lr
 8000b7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_uldivmod>:
 8000b8c:	b953      	cbnz	r3, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b8e:	b94a      	cbnz	r2, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bf08      	it	eq
 8000b94:	2800      	cmpeq	r0, #0
 8000b96:	bf1c      	itt	ne
 8000b98:	f04f 31ff 	movne.w	r1, #4294967295
 8000b9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba0:	f000 b972 	b.w	8000e88 <__aeabi_idiv0>
 8000ba4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bac:	f000 f806 	bl	8000bbc <__udivmoddi4>
 8000bb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb8:	b004      	add	sp, #16
 8000bba:	4770      	bx	lr

08000bbc <__udivmoddi4>:
 8000bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc0:	9e08      	ldr	r6, [sp, #32]
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	4688      	mov	r8, r1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d14b      	bne.n	8000c62 <__udivmoddi4+0xa6>
 8000bca:	428a      	cmp	r2, r1
 8000bcc:	4615      	mov	r5, r2
 8000bce:	d967      	bls.n	8000ca0 <__udivmoddi4+0xe4>
 8000bd0:	fab2 f282 	clz	r2, r2
 8000bd4:	b14a      	cbz	r2, 8000bea <__udivmoddi4+0x2e>
 8000bd6:	f1c2 0720 	rsb	r7, r2, #32
 8000bda:	fa01 f302 	lsl.w	r3, r1, r2
 8000bde:	fa20 f707 	lsr.w	r7, r0, r7
 8000be2:	4095      	lsls	r5, r2
 8000be4:	ea47 0803 	orr.w	r8, r7, r3
 8000be8:	4094      	lsls	r4, r2
 8000bea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bee:	0c23      	lsrs	r3, r4, #16
 8000bf0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bf4:	fa1f fc85 	uxth.w	ip, r5
 8000bf8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bfc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c00:	fb07 f10c 	mul.w	r1, r7, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x60>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c0e:	f080 811b 	bcs.w	8000e48 <__udivmoddi4+0x28c>
 8000c12:	4299      	cmp	r1, r3
 8000c14:	f240 8118 	bls.w	8000e48 <__udivmoddi4+0x28c>
 8000c18:	3f02      	subs	r7, #2
 8000c1a:	442b      	add	r3, r5
 8000c1c:	1a5b      	subs	r3, r3, r1
 8000c1e:	b2a4      	uxth	r4, r4
 8000c20:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c24:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c2c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c30:	45a4      	cmp	ip, r4
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x8c>
 8000c34:	192c      	adds	r4, r5, r4
 8000c36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c3a:	f080 8107 	bcs.w	8000e4c <__udivmoddi4+0x290>
 8000c3e:	45a4      	cmp	ip, r4
 8000c40:	f240 8104 	bls.w	8000e4c <__udivmoddi4+0x290>
 8000c44:	3802      	subs	r0, #2
 8000c46:	442c      	add	r4, r5
 8000c48:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c4c:	eba4 040c 	sub.w	r4, r4, ip
 8000c50:	2700      	movs	r7, #0
 8000c52:	b11e      	cbz	r6, 8000c5c <__udivmoddi4+0xa0>
 8000c54:	40d4      	lsrs	r4, r2
 8000c56:	2300      	movs	r3, #0
 8000c58:	e9c6 4300 	strd	r4, r3, [r6]
 8000c5c:	4639      	mov	r1, r7
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0xbe>
 8000c66:	2e00      	cmp	r6, #0
 8000c68:	f000 80eb 	beq.w	8000e42 <__udivmoddi4+0x286>
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c72:	4638      	mov	r0, r7
 8000c74:	4639      	mov	r1, r7
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	fab3 f783 	clz	r7, r3
 8000c7e:	2f00      	cmp	r7, #0
 8000c80:	d147      	bne.n	8000d12 <__udivmoddi4+0x156>
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d302      	bcc.n	8000c8c <__udivmoddi4+0xd0>
 8000c86:	4282      	cmp	r2, r0
 8000c88:	f200 80fa 	bhi.w	8000e80 <__udivmoddi4+0x2c4>
 8000c8c:	1a84      	subs	r4, r0, r2
 8000c8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c92:	2001      	movs	r0, #1
 8000c94:	4698      	mov	r8, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d0e0      	beq.n	8000c5c <__udivmoddi4+0xa0>
 8000c9a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c9e:	e7dd      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000ca0:	b902      	cbnz	r2, 8000ca4 <__udivmoddi4+0xe8>
 8000ca2:	deff      	udf	#255	; 0xff
 8000ca4:	fab2 f282 	clz	r2, r2
 8000ca8:	2a00      	cmp	r2, #0
 8000caa:	f040 808f 	bne.w	8000dcc <__udivmoddi4+0x210>
 8000cae:	1b49      	subs	r1, r1, r5
 8000cb0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb4:	fa1f f885 	uxth.w	r8, r5
 8000cb8:	2701      	movs	r7, #1
 8000cba:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cbe:	0c23      	lsrs	r3, r4, #16
 8000cc0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc8:	fb08 f10c 	mul.w	r1, r8, ip
 8000ccc:	4299      	cmp	r1, r3
 8000cce:	d907      	bls.n	8000ce0 <__udivmoddi4+0x124>
 8000cd0:	18eb      	adds	r3, r5, r3
 8000cd2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cd6:	d202      	bcs.n	8000cde <__udivmoddi4+0x122>
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	f200 80cd 	bhi.w	8000e78 <__udivmoddi4+0x2bc>
 8000cde:	4684      	mov	ip, r0
 8000ce0:	1a59      	subs	r1, r3, r1
 8000ce2:	b2a3      	uxth	r3, r4
 8000ce4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cec:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cf0:	fb08 f800 	mul.w	r8, r8, r0
 8000cf4:	45a0      	cmp	r8, r4
 8000cf6:	d907      	bls.n	8000d08 <__udivmoddi4+0x14c>
 8000cf8:	192c      	adds	r4, r5, r4
 8000cfa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x14a>
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	f200 80b6 	bhi.w	8000e72 <__udivmoddi4+0x2b6>
 8000d06:	4618      	mov	r0, r3
 8000d08:	eba4 0408 	sub.w	r4, r4, r8
 8000d0c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d10:	e79f      	b.n	8000c52 <__udivmoddi4+0x96>
 8000d12:	f1c7 0c20 	rsb	ip, r7, #32
 8000d16:	40bb      	lsls	r3, r7
 8000d18:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d1c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d20:	fa01 f407 	lsl.w	r4, r1, r7
 8000d24:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d28:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d2c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d30:	4325      	orrs	r5, r4
 8000d32:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d36:	0c2c      	lsrs	r4, r5, #16
 8000d38:	fb08 3319 	mls	r3, r8, r9, r3
 8000d3c:	fa1f fa8e 	uxth.w	sl, lr
 8000d40:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d44:	fb09 f40a 	mul.w	r4, r9, sl
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d4e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d52:	d90b      	bls.n	8000d6c <__udivmoddi4+0x1b0>
 8000d54:	eb1e 0303 	adds.w	r3, lr, r3
 8000d58:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d5c:	f080 8087 	bcs.w	8000e6e <__udivmoddi4+0x2b2>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f240 8084 	bls.w	8000e6e <__udivmoddi4+0x2b2>
 8000d66:	f1a9 0902 	sub.w	r9, r9, #2
 8000d6a:	4473      	add	r3, lr
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	b2ad      	uxth	r5, r5
 8000d70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d74:	fb08 3310 	mls	r3, r8, r0, r3
 8000d78:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d7c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d80:	45a2      	cmp	sl, r4
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x1da>
 8000d84:	eb1e 0404 	adds.w	r4, lr, r4
 8000d88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8c:	d26b      	bcs.n	8000e66 <__udivmoddi4+0x2aa>
 8000d8e:	45a2      	cmp	sl, r4
 8000d90:	d969      	bls.n	8000e66 <__udivmoddi4+0x2aa>
 8000d92:	3802      	subs	r0, #2
 8000d94:	4474      	add	r4, lr
 8000d96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d9a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d9e:	eba4 040a 	sub.w	r4, r4, sl
 8000da2:	454c      	cmp	r4, r9
 8000da4:	46c2      	mov	sl, r8
 8000da6:	464b      	mov	r3, r9
 8000da8:	d354      	bcc.n	8000e54 <__udivmoddi4+0x298>
 8000daa:	d051      	beq.n	8000e50 <__udivmoddi4+0x294>
 8000dac:	2e00      	cmp	r6, #0
 8000dae:	d069      	beq.n	8000e84 <__udivmoddi4+0x2c8>
 8000db0:	ebb1 050a 	subs.w	r5, r1, sl
 8000db4:	eb64 0403 	sbc.w	r4, r4, r3
 8000db8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dbc:	40fd      	lsrs	r5, r7
 8000dbe:	40fc      	lsrs	r4, r7
 8000dc0:	ea4c 0505 	orr.w	r5, ip, r5
 8000dc4:	e9c6 5400 	strd	r5, r4, [r6]
 8000dc8:	2700      	movs	r7, #0
 8000dca:	e747      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f703 	lsr.w	r7, r0, r3
 8000dd4:	4095      	lsls	r5, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	fa21 f303 	lsr.w	r3, r1, r3
 8000dde:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de2:	4338      	orrs	r0, r7
 8000de4:	0c01      	lsrs	r1, r0, #16
 8000de6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dea:	fa1f f885 	uxth.w	r8, r5
 8000dee:	fb0e 3317 	mls	r3, lr, r7, r3
 8000df2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df6:	fb07 f308 	mul.w	r3, r7, r8
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	fa04 f402 	lsl.w	r4, r4, r2
 8000e00:	d907      	bls.n	8000e12 <__udivmoddi4+0x256>
 8000e02:	1869      	adds	r1, r5, r1
 8000e04:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e08:	d22f      	bcs.n	8000e6a <__udivmoddi4+0x2ae>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d92d      	bls.n	8000e6a <__udivmoddi4+0x2ae>
 8000e0e:	3f02      	subs	r7, #2
 8000e10:	4429      	add	r1, r5
 8000e12:	1acb      	subs	r3, r1, r3
 8000e14:	b281      	uxth	r1, r0
 8000e16:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb00 f308 	mul.w	r3, r0, r8
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x27e>
 8000e2a:	1869      	adds	r1, r5, r1
 8000e2c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e30:	d217      	bcs.n	8000e62 <__udivmoddi4+0x2a6>
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d915      	bls.n	8000e62 <__udivmoddi4+0x2a6>
 8000e36:	3802      	subs	r0, #2
 8000e38:	4429      	add	r1, r5
 8000e3a:	1ac9      	subs	r1, r1, r3
 8000e3c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e40:	e73b      	b.n	8000cba <__udivmoddi4+0xfe>
 8000e42:	4637      	mov	r7, r6
 8000e44:	4630      	mov	r0, r6
 8000e46:	e709      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000e48:	4607      	mov	r7, r0
 8000e4a:	e6e7      	b.n	8000c1c <__udivmoddi4+0x60>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6fb      	b.n	8000c48 <__udivmoddi4+0x8c>
 8000e50:	4541      	cmp	r1, r8
 8000e52:	d2ab      	bcs.n	8000dac <__udivmoddi4+0x1f0>
 8000e54:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e58:	eb69 020e 	sbc.w	r2, r9, lr
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	4613      	mov	r3, r2
 8000e60:	e7a4      	b.n	8000dac <__udivmoddi4+0x1f0>
 8000e62:	4660      	mov	r0, ip
 8000e64:	e7e9      	b.n	8000e3a <__udivmoddi4+0x27e>
 8000e66:	4618      	mov	r0, r3
 8000e68:	e795      	b.n	8000d96 <__udivmoddi4+0x1da>
 8000e6a:	4667      	mov	r7, ip
 8000e6c:	e7d1      	b.n	8000e12 <__udivmoddi4+0x256>
 8000e6e:	4681      	mov	r9, r0
 8000e70:	e77c      	b.n	8000d6c <__udivmoddi4+0x1b0>
 8000e72:	3802      	subs	r0, #2
 8000e74:	442c      	add	r4, r5
 8000e76:	e747      	b.n	8000d08 <__udivmoddi4+0x14c>
 8000e78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e7c:	442b      	add	r3, r5
 8000e7e:	e72f      	b.n	8000ce0 <__udivmoddi4+0x124>
 8000e80:	4638      	mov	r0, r7
 8000e82:	e708      	b.n	8000c96 <__udivmoddi4+0xda>
 8000e84:	4637      	mov	r7, r6
 8000e86:	e6e9      	b.n	8000c5c <__udivmoddi4+0xa0>

08000e88 <__aeabi_idiv0>:
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop

08000e8c <step>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void step(int x, int y, _Bool btn)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	4613      	mov	r3, r2
 8000e98:	71fb      	strb	r3, [r7, #7]
	uint8_t buff[4];
	buff[0] = 0x00;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	753b      	strb	r3, [r7, #20]
	if(btn)buff[0] = 0x01; // stiskni leve tlacitko
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <step+0x1c>
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	753b      	strb	r3, [r7, #20]
	buff[1] = x; // posun X
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	757b      	strb	r3, [r7, #21]
	buff[2] = y; // posun Y
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	75bb      	strb	r3, [r7, #22]
	buff[3] = 0; // bez scrollu
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	75fb      	strb	r3, [r7, #23]
	USBD_HID_SendReport(&hUsbDeviceFS, buff, sizeof(buff));
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	2204      	movs	r2, #4
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4806      	ldr	r0, [pc, #24]	; (8000edc <step+0x50>)
 8000ec2:	f003 fc1f 	bl	8004704 <USBD_HID_SendReport>
	HAL_Delay(USBD_HID_GetPollingInterval(&hUsbDeviceFS));
 8000ec6:	4805      	ldr	r0, [pc, #20]	; (8000edc <step+0x50>)
 8000ec8:	f003 fc3e 	bl	8004748 <USBD_HID_GetPollingInterval>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fbdc 	bl	800168c <HAL_Delay>
}
 8000ed4:	bf00      	nop
 8000ed6:	3718      	adds	r7, #24
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000234 	.word	0x20000234

08000ee0 <circle_draw>:

void circle_draw(uint32_t radius)
{
 8000ee0:	b5b0      	push	{r4, r5, r7, lr}
 8000ee2:	b08a      	sub	sp, #40	; 0x28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
	float x=0, y=0;
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	61bb      	str	r3, [r7, #24]
 8000eee:	f04f 0300 	mov.w	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]
	int sx=0, sy=0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	627b      	str	r3, [r7, #36]	; 0x24
 8000ef8:	2300      	movs	r3, #0
 8000efa:	623b      	str	r3, [r7, #32]
	uint32_t diff_x, diff_y;

	for(uint8_t i=0; i<STEP; i++)
 8000efc:	2300      	movs	r3, #0
 8000efe:	77fb      	strb	r3, [r7, #31]
 8000f00:	e090      	b.n	8001024 <circle_draw+0x144>
	{
		x = radius*cos((2*PI*i)/STEP);
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f7ff fab6 	bl	8000474 <__aeabi_ui2d>
 8000f08:	4604      	mov	r4, r0
 8000f0a:	460d      	mov	r5, r1
 8000f0c:	7ffb      	ldrb	r3, [r7, #31]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fac0 	bl	8000494 <__aeabi_i2d>
 8000f14:	a348      	add	r3, pc, #288	; (adr r3, 8001038 <circle_draw+0x158>)
 8000f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1a:	f7ff fb25 	bl	8000568 <__aeabi_dmul>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	460b      	mov	r3, r1
 8000f22:	4610      	mov	r0, r2
 8000f24:	4619      	mov	r1, r3
 8000f26:	f04f 0200 	mov.w	r2, #0
 8000f2a:	4b45      	ldr	r3, [pc, #276]	; (8001040 <circle_draw+0x160>)
 8000f2c:	f7ff fc46 	bl	80007bc <__aeabi_ddiv>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	ec43 2b17 	vmov	d7, r2, r3
 8000f38:	eeb0 0a47 	vmov.f32	s0, s14
 8000f3c:	eef0 0a67 	vmov.f32	s1, s15
 8000f40:	f004 f8fa 	bl	8005138 <cos>
 8000f44:	ec53 2b10 	vmov	r2, r3, d0
 8000f48:	4620      	mov	r0, r4
 8000f4a:	4629      	mov	r1, r5
 8000f4c:	f7ff fb0c 	bl	8000568 <__aeabi_dmul>
 8000f50:	4603      	mov	r3, r0
 8000f52:	460c      	mov	r4, r1
 8000f54:	4618      	mov	r0, r3
 8000f56:	4621      	mov	r1, r4
 8000f58:	f7ff fdc8 	bl	8000aec <__aeabi_d2f>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	61bb      	str	r3, [r7, #24]
		y = radius*sin((2*PI*i)/STEP);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff fa87 	bl	8000474 <__aeabi_ui2d>
 8000f66:	4604      	mov	r4, r0
 8000f68:	460d      	mov	r5, r1
 8000f6a:	7ffb      	ldrb	r3, [r7, #31]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff fa91 	bl	8000494 <__aeabi_i2d>
 8000f72:	a331      	add	r3, pc, #196	; (adr r3, 8001038 <circle_draw+0x158>)
 8000f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f78:	f7ff faf6 	bl	8000568 <__aeabi_dmul>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	4610      	mov	r0, r2
 8000f82:	4619      	mov	r1, r3
 8000f84:	f04f 0200 	mov.w	r2, #0
 8000f88:	4b2d      	ldr	r3, [pc, #180]	; (8001040 <circle_draw+0x160>)
 8000f8a:	f7ff fc17 	bl	80007bc <__aeabi_ddiv>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	460b      	mov	r3, r1
 8000f92:	ec43 2b17 	vmov	d7, r2, r3
 8000f96:	eeb0 0a47 	vmov.f32	s0, s14
 8000f9a:	eef0 0a67 	vmov.f32	s1, s15
 8000f9e:	f004 f90f 	bl	80051c0 <sin>
 8000fa2:	ec53 2b10 	vmov	r2, r3, d0
 8000fa6:	4620      	mov	r0, r4
 8000fa8:	4629      	mov	r1, r5
 8000faa:	f7ff fadd 	bl	8000568 <__aeabi_dmul>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	460c      	mov	r4, r1
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	4621      	mov	r1, r4
 8000fb6:	f7ff fd99 	bl	8000aec <__aeabi_d2f>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	617b      	str	r3, [r7, #20]

		diff_x = x-sx;
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc0:	ee07 3a90 	vmov	s15, r3
 8000fc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fc8:	ed97 7a06 	vldr	s14, [r7, #24]
 8000fcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fd4:	ee17 3a90 	vmov	r3, s15
 8000fd8:	613b      	str	r3, [r7, #16]
		diff_y = y-sy;
 8000fda:	6a3b      	ldr	r3, [r7, #32]
 8000fdc:	ee07 3a90 	vmov	s15, r3
 8000fe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fe4:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ff0:	ee17 3a90 	vmov	r3, s15
 8000ff4:	60fb      	str	r3, [r7, #12]

		step(diff_x,diff_y,true);
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	68f9      	ldr	r1, [r7, #12]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ff45 	bl	8000e8c <step>

		sx=x;
 8001002:	edd7 7a06 	vldr	s15, [r7, #24]
 8001006:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800100a:	ee17 3a90 	vmov	r3, s15
 800100e:	627b      	str	r3, [r7, #36]	; 0x24
		sy=y;
 8001010:	edd7 7a05 	vldr	s15, [r7, #20]
 8001014:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001018:	ee17 3a90 	vmov	r3, s15
 800101c:	623b      	str	r3, [r7, #32]
	for(uint8_t i=0; i<STEP; i++)
 800101e:	7ffb      	ldrb	r3, [r7, #31]
 8001020:	3301      	adds	r3, #1
 8001022:	77fb      	strb	r3, [r7, #31]
 8001024:	7ffb      	ldrb	r3, [r7, #31]
 8001026:	2b31      	cmp	r3, #49	; 0x31
 8001028:	f67f af6b 	bls.w	8000f02 <circle_draw+0x22>
	}
}
 800102c:	bf00      	nop
 800102e:	3728      	adds	r7, #40	; 0x28
 8001030:	46bd      	mov	sp, r7
 8001032:	bdb0      	pop	{r4, r5, r7, pc}
 8001034:	f3af 8000 	nop.w
 8001038:	54442d18 	.word	0x54442d18
 800103c:	401921fb 	.word	0x401921fb
 8001040:	40490000 	.word	0x40490000

08001044 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001048:	f000 faae 	bl	80015a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104c:	f000 f814 	bl	8001078 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001050:	f000 f8a6 	bl	80011a0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001054:	f000 f87a 	bl	800114c <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001058:	f003 fccc 	bl	80049f4 <MX_USB_DEVICE_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == 1)
 800105c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001060:	4804      	ldr	r0, [pc, #16]	; (8001074 <main+0x30>)
 8001062:	f000 fdc5 	bl	8001bf0 <HAL_GPIO_ReadPin>
 8001066:	4603      	mov	r3, r0
 8001068:	2b01      	cmp	r3, #1
 800106a:	d1f7      	bne.n	800105c <main+0x18>
	  {
		  circle_draw(30);
 800106c:	201e      	movs	r0, #30
 800106e:	f7ff ff37 	bl	8000ee0 <circle_draw>
	  if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == 1)
 8001072:	e7f3      	b.n	800105c <main+0x18>
 8001074:	40020800 	.word	0x40020800

08001078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b094      	sub	sp, #80	; 0x50
 800107c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107e:	f107 0320 	add.w	r3, r7, #32
 8001082:	2230      	movs	r2, #48	; 0x30
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f003 ff94 	bl	8004fb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800109c:	2300      	movs	r3, #0
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	4b28      	ldr	r3, [pc, #160]	; (8001144 <SystemClock_Config+0xcc>)
 80010a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a4:	4a27      	ldr	r2, [pc, #156]	; (8001144 <SystemClock_Config+0xcc>)
 80010a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010aa:	6413      	str	r3, [r2, #64]	; 0x40
 80010ac:	4b25      	ldr	r3, [pc, #148]	; (8001144 <SystemClock_Config+0xcc>)
 80010ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010b8:	2300      	movs	r3, #0
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	4b22      	ldr	r3, [pc, #136]	; (8001148 <SystemClock_Config+0xd0>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a21      	ldr	r2, [pc, #132]	; (8001148 <SystemClock_Config+0xd0>)
 80010c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010c6:	6013      	str	r3, [r2, #0]
 80010c8:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <SystemClock_Config+0xd0>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d4:	2301      	movs	r3, #1
 80010d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010d8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010de:	2302      	movs	r3, #2
 80010e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010e8:	2304      	movs	r3, #4
 80010ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010ec:	23a8      	movs	r3, #168	; 0xa8
 80010ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f0:	2302      	movs	r3, #2
 80010f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010f4:	2307      	movs	r3, #7
 80010f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f8:	f107 0320 	add.w	r3, r7, #32
 80010fc:	4618      	mov	r0, r3
 80010fe:	f001 f8b1 	bl	8002264 <HAL_RCC_OscConfig>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001108:	f000 f93c 	bl	8001384 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110c:	230f      	movs	r3, #15
 800110e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001110:	2302      	movs	r3, #2
 8001112:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001118:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800111c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800111e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001122:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001124:	f107 030c 	add.w	r3, r7, #12
 8001128:	2105      	movs	r1, #5
 800112a:	4618      	mov	r0, r3
 800112c:	f001 fb0a 	bl	8002744 <HAL_RCC_ClockConfig>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001136:	f000 f925 	bl	8001384 <Error_Handler>
  }
}
 800113a:	bf00      	nop
 800113c:	3750      	adds	r7, #80	; 0x50
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40023800 	.word	0x40023800
 8001148:	40007000 	.word	0x40007000

0800114c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 8001152:	4a12      	ldr	r2, [pc, #72]	; (800119c <MX_USART3_UART_Init+0x50>)
 8001154:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 8001158:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800115c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800115e:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001164:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800116a:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 800116c:	2200      	movs	r2, #0
 800116e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001170:	4b09      	ldr	r3, [pc, #36]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 8001172:	220c      	movs	r2, #12
 8001174:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001176:	4b08      	ldr	r3, [pc, #32]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 8001178:	2200      	movs	r2, #0
 800117a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001182:	4805      	ldr	r0, [pc, #20]	; (8001198 <MX_USART3_UART_Init+0x4c>)
 8001184:	f001 fcd0 	bl	8002b28 <HAL_UART_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800118e:	f000 f8f9 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200001f0 	.word	0x200001f0
 800119c:	40004800 	.word	0x40004800

080011a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08c      	sub	sp, #48	; 0x30
 80011a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	f107 031c 	add.w	r3, r7, #28
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
 80011b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
 80011ba:	4b6c      	ldr	r3, [pc, #432]	; (800136c <MX_GPIO_Init+0x1cc>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a6b      	ldr	r2, [pc, #428]	; (800136c <MX_GPIO_Init+0x1cc>)
 80011c0:	f043 0304 	orr.w	r3, r3, #4
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b69      	ldr	r3, [pc, #420]	; (800136c <MX_GPIO_Init+0x1cc>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0304 	and.w	r3, r3, #4
 80011ce:	61bb      	str	r3, [r7, #24]
 80011d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	4b65      	ldr	r3, [pc, #404]	; (800136c <MX_GPIO_Init+0x1cc>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	4a64      	ldr	r2, [pc, #400]	; (800136c <MX_GPIO_Init+0x1cc>)
 80011dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011e0:	6313      	str	r3, [r2, #48]	; 0x30
 80011e2:	4b62      	ldr	r3, [pc, #392]	; (800136c <MX_GPIO_Init+0x1cc>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	4b5e      	ldr	r3, [pc, #376]	; (800136c <MX_GPIO_Init+0x1cc>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	4a5d      	ldr	r2, [pc, #372]	; (800136c <MX_GPIO_Init+0x1cc>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	6313      	str	r3, [r2, #48]	; 0x30
 80011fe:	4b5b      	ldr	r3, [pc, #364]	; (800136c <MX_GPIO_Init+0x1cc>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	4b57      	ldr	r3, [pc, #348]	; (800136c <MX_GPIO_Init+0x1cc>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a56      	ldr	r2, [pc, #344]	; (800136c <MX_GPIO_Init+0x1cc>)
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b54      	ldr	r3, [pc, #336]	; (800136c <MX_GPIO_Init+0x1cc>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	4b50      	ldr	r3, [pc, #320]	; (800136c <MX_GPIO_Init+0x1cc>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a4f      	ldr	r2, [pc, #316]	; (800136c <MX_GPIO_Init+0x1cc>)
 8001230:	f043 0308 	orr.w	r3, r3, #8
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b4d      	ldr	r3, [pc, #308]	; (800136c <MX_GPIO_Init+0x1cc>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	4b49      	ldr	r3, [pc, #292]	; (800136c <MX_GPIO_Init+0x1cc>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	4a48      	ldr	r2, [pc, #288]	; (800136c <MX_GPIO_Init+0x1cc>)
 800124c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001250:	6313      	str	r3, [r2, #48]	; 0x30
 8001252:	4b46      	ldr	r3, [pc, #280]	; (800136c <MX_GPIO_Init+0x1cc>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	f244 0181 	movw	r1, #16513	; 0x4081
 8001264:	4842      	ldr	r0, [pc, #264]	; (8001370 <MX_GPIO_Init+0x1d0>)
 8001266:	f000 fcdb 	bl	8001c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800126a:	2200      	movs	r2, #0
 800126c:	2140      	movs	r1, #64	; 0x40
 800126e:	4841      	ldr	r0, [pc, #260]	; (8001374 <MX_GPIO_Init+0x1d4>)
 8001270:	f000 fcd6 	bl	8001c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001274:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001278:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800127a:	4b3f      	ldr	r3, [pc, #252]	; (8001378 <MX_GPIO_Init+0x1d8>)
 800127c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001282:	f107 031c 	add.w	r3, r7, #28
 8001286:	4619      	mov	r1, r3
 8001288:	483c      	ldr	r0, [pc, #240]	; (800137c <MX_GPIO_Init+0x1dc>)
 800128a:	f000 fb07 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800128e:	2332      	movs	r3, #50	; 0x32
 8001290:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129a:	2303      	movs	r3, #3
 800129c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800129e:	230b      	movs	r3, #11
 80012a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	4619      	mov	r1, r3
 80012a8:	4834      	ldr	r0, [pc, #208]	; (800137c <MX_GPIO_Init+0x1dc>)
 80012aa:	f000 faf7 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80012ae:	2386      	movs	r3, #134	; 0x86
 80012b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ba:	2303      	movs	r3, #3
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012be:	230b      	movs	r3, #11
 80012c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c2:	f107 031c 	add.w	r3, r7, #28
 80012c6:	4619      	mov	r1, r3
 80012c8:	482d      	ldr	r0, [pc, #180]	; (8001380 <MX_GPIO_Init+0x1e0>)
 80012ca:	f000 fae7 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80012ce:	f244 0381 	movw	r3, #16513	; 0x4081
 80012d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012dc:	2300      	movs	r3, #0
 80012de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e0:	f107 031c 	add.w	r3, r7, #28
 80012e4:	4619      	mov	r1, r3
 80012e6:	4822      	ldr	r0, [pc, #136]	; (8001370 <MX_GPIO_Init+0x1d0>)
 80012e8:	f000 fad8 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80012ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2302      	movs	r3, #2
 80012f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fa:	2303      	movs	r3, #3
 80012fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012fe:	230b      	movs	r3, #11
 8001300:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	4819      	ldr	r0, [pc, #100]	; (8001370 <MX_GPIO_Init+0x1d0>)
 800130a:	f000 fac7 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800130e:	2340      	movs	r3, #64	; 0x40
 8001310:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001312:	2301      	movs	r3, #1
 8001314:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001316:	2300      	movs	r3, #0
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2300      	movs	r3, #0
 800131c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	4619      	mov	r1, r3
 8001324:	4813      	ldr	r0, [pc, #76]	; (8001374 <MX_GPIO_Init+0x1d4>)
 8001326:	f000 fab9 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800132a:	2380      	movs	r3, #128	; 0x80
 800132c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800132e:	2300      	movs	r3, #0
 8001330:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	4619      	mov	r1, r3
 800133c:	480d      	ldr	r0, [pc, #52]	; (8001374 <MX_GPIO_Init+0x1d4>)
 800133e:	f000 faad 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001342:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001346:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001348:	2302      	movs	r3, #2
 800134a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001350:	2303      	movs	r3, #3
 8001352:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001354:	230b      	movs	r3, #11
 8001356:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001358:	f107 031c 	add.w	r3, r7, #28
 800135c:	4619      	mov	r1, r3
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <MX_GPIO_Init+0x1d4>)
 8001360:	f000 fa9c 	bl	800189c <HAL_GPIO_Init>

}
 8001364:	bf00      	nop
 8001366:	3730      	adds	r7, #48	; 0x30
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40023800 	.word	0x40023800
 8001370:	40020400 	.word	0x40020400
 8001374:	40021800 	.word	0x40021800
 8001378:	10110000 	.word	0x10110000
 800137c:	40020800 	.word	0x40020800
 8001380:	40020000 	.word	0x40020000

08001384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
	...

08001394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <HAL_MspInit+0x4c>)
 80013a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013a2:	4a0f      	ldr	r2, [pc, #60]	; (80013e0 <HAL_MspInit+0x4c>)
 80013a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a8:	6453      	str	r3, [r2, #68]	; 0x44
 80013aa:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <HAL_MspInit+0x4c>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	603b      	str	r3, [r7, #0]
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <HAL_MspInit+0x4c>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	4a08      	ldr	r2, [pc, #32]	; (80013e0 <HAL_MspInit+0x4c>)
 80013c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c4:	6413      	str	r3, [r2, #64]	; 0x40
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_MspInit+0x4c>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800

080013e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	; 0x28
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
 80013f8:	60da      	str	r2, [r3, #12]
 80013fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a19      	ldr	r2, [pc, #100]	; (8001468 <HAL_UART_MspInit+0x84>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d12c      	bne.n	8001460 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	4b18      	ldr	r3, [pc, #96]	; (800146c <HAL_UART_MspInit+0x88>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140e:	4a17      	ldr	r2, [pc, #92]	; (800146c <HAL_UART_MspInit+0x88>)
 8001410:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001414:	6413      	str	r3, [r2, #64]	; 0x40
 8001416:	4b15      	ldr	r3, [pc, #84]	; (800146c <HAL_UART_MspInit+0x88>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800141e:	613b      	str	r3, [r7, #16]
 8001420:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	4b11      	ldr	r3, [pc, #68]	; (800146c <HAL_UART_MspInit+0x88>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	4a10      	ldr	r2, [pc, #64]	; (800146c <HAL_UART_MspInit+0x88>)
 800142c:	f043 0308 	orr.w	r3, r3, #8
 8001430:	6313      	str	r3, [r2, #48]	; 0x30
 8001432:	4b0e      	ldr	r3, [pc, #56]	; (800146c <HAL_UART_MspInit+0x88>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	f003 0308 	and.w	r3, r3, #8
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800143e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001442:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001444:	2302      	movs	r3, #2
 8001446:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144c:	2303      	movs	r3, #3
 800144e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001450:	2307      	movs	r3, #7
 8001452:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	4619      	mov	r1, r3
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <HAL_UART_MspInit+0x8c>)
 800145c:	f000 fa1e 	bl	800189c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001460:	bf00      	nop
 8001462:	3728      	adds	r7, #40	; 0x28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40004800 	.word	0x40004800
 800146c:	40023800 	.word	0x40023800
 8001470:	40020c00 	.word	0x40020c00

08001474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001486:	e7fe      	b.n	8001486 <HardFault_Handler+0x4>

08001488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800148c:	e7fe      	b.n	800148c <MemManage_Handler+0x4>

0800148e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001492:	e7fe      	b.n	8001492 <BusFault_Handler+0x4>

08001494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <UsageFault_Handler+0x4>

0800149a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014c8:	f000 f8c0 	bl	800164c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <_sbrk+0x50>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d102      	bne.n	80014e6 <_sbrk+0x16>
		heap_end = &end;
 80014e0:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <_sbrk+0x50>)
 80014e2:	4a10      	ldr	r2, [pc, #64]	; (8001524 <_sbrk+0x54>)
 80014e4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80014e6:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <_sbrk+0x50>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80014ec:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <_sbrk+0x50>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4413      	add	r3, r2
 80014f4:	466a      	mov	r2, sp
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d907      	bls.n	800150a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80014fa:	f003 fd21 	bl	8004f40 <__errno>
 80014fe:	4602      	mov	r2, r0
 8001500:	230c      	movs	r3, #12
 8001502:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001504:	f04f 33ff 	mov.w	r3, #4294967295
 8001508:	e006      	b.n	8001518 <_sbrk+0x48>
	}

	heap_end += incr;
 800150a:	4b05      	ldr	r3, [pc, #20]	; (8001520 <_sbrk+0x50>)
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4413      	add	r3, r2
 8001512:	4a03      	ldr	r2, [pc, #12]	; (8001520 <_sbrk+0x50>)
 8001514:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001516:	68fb      	ldr	r3, [r7, #12]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3710      	adds	r7, #16
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	200001e4 	.word	0x200001e4
 8001524:	20000b10 	.word	0x20000b10

08001528 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800152c:	4b08      	ldr	r3, [pc, #32]	; (8001550 <SystemInit+0x28>)
 800152e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001532:	4a07      	ldr	r2, [pc, #28]	; (8001550 <SystemInit+0x28>)
 8001534:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001538:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800153c:	4b04      	ldr	r3, [pc, #16]	; (8001550 <SystemInit+0x28>)
 800153e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001542:	609a      	str	r2, [r3, #8]
#endif
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001554:	f8df d034 	ldr.w	sp, [pc, #52]	; 800158c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001558:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800155a:	e003      	b.n	8001564 <LoopCopyDataInit>

0800155c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800155e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001560:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001562:	3104      	adds	r1, #4

08001564 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001564:	480b      	ldr	r0, [pc, #44]	; (8001594 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001566:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001568:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800156a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800156c:	d3f6      	bcc.n	800155c <CopyDataInit>
  ldr  r2, =_sbss
 800156e:	4a0b      	ldr	r2, [pc, #44]	; (800159c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001570:	e002      	b.n	8001578 <LoopFillZerobss>

08001572 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001572:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001574:	f842 3b04 	str.w	r3, [r2], #4

08001578 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001578:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800157a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800157c:	d3f9      	bcc.n	8001572 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800157e:	f7ff ffd3 	bl	8001528 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001582:	f003 fce3 	bl	8004f4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001586:	f7ff fd5d 	bl	8001044 <main>
  bx  lr    
 800158a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800158c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001590:	08006448 	.word	0x08006448
  ldr  r0, =_sdata
 8001594:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001598:	200001c8 	.word	0x200001c8
  ldr  r2, =_sbss
 800159c:	200001c8 	.word	0x200001c8
  ldr  r3, = _ebss
 80015a0:	20000b10 	.word	0x20000b10

080015a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a4:	e7fe      	b.n	80015a4 <ADC_IRQHandler>
	...

080015a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015ac:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <HAL_Init+0x40>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a0d      	ldr	r2, [pc, #52]	; (80015e8 <HAL_Init+0x40>)
 80015b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015b8:	4b0b      	ldr	r3, [pc, #44]	; (80015e8 <HAL_Init+0x40>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a0a      	ldr	r2, [pc, #40]	; (80015e8 <HAL_Init+0x40>)
 80015be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c4:	4b08      	ldr	r3, [pc, #32]	; (80015e8 <HAL_Init+0x40>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a07      	ldr	r2, [pc, #28]	; (80015e8 <HAL_Init+0x40>)
 80015ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d0:	2003      	movs	r0, #3
 80015d2:	f000 f92f 	bl	8001834 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015d6:	2000      	movs	r0, #0
 80015d8:	f000 f808 	bl	80015ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015dc:	f7ff feda 	bl	8001394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40023c00 	.word	0x40023c00

080015ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <HAL_InitTick+0x54>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <HAL_InitTick+0x58>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	4619      	mov	r1, r3
 80015fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001602:	fbb3 f3f1 	udiv	r3, r3, r1
 8001606:	fbb2 f3f3 	udiv	r3, r2, r3
 800160a:	4618      	mov	r0, r3
 800160c:	f000 f939 	bl	8001882 <HAL_SYSTICK_Config>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e00e      	b.n	8001638 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b0f      	cmp	r3, #15
 800161e:	d80a      	bhi.n	8001636 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001620:	2200      	movs	r2, #0
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	f04f 30ff 	mov.w	r0, #4294967295
 8001628:	f000 f90f 	bl	800184a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800162c:	4a06      	ldr	r2, [pc, #24]	; (8001648 <HAL_InitTick+0x5c>)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	e000      	b.n	8001638 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
}
 8001638:	4618      	mov	r0, r3
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000000 	.word	0x20000000
 8001644:	20000008 	.word	0x20000008
 8001648:	20000004 	.word	0x20000004

0800164c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <HAL_IncTick+0x20>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_IncTick+0x24>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	4a04      	ldr	r2, [pc, #16]	; (8001670 <HAL_IncTick+0x24>)
 800165e:	6013      	str	r3, [r2, #0]
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000008 	.word	0x20000008
 8001670:	20000230 	.word	0x20000230

08001674 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return uwTick;
 8001678:	4b03      	ldr	r3, [pc, #12]	; (8001688 <HAL_GetTick+0x14>)
 800167a:	681b      	ldr	r3, [r3, #0]
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20000230 	.word	0x20000230

0800168c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001694:	f7ff ffee 	bl	8001674 <HAL_GetTick>
 8001698:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a4:	d005      	beq.n	80016b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <HAL_Delay+0x40>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4413      	add	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016b2:	bf00      	nop
 80016b4:	f7ff ffde 	bl	8001674 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d8f7      	bhi.n	80016b4 <HAL_Delay+0x28>
  {
  }
}
 80016c4:	bf00      	nop
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000008 	.word	0x20000008

080016d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e0:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <__NVIC_SetPriorityGrouping+0x44>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016ec:	4013      	ands	r3, r2
 80016ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001702:	4a04      	ldr	r2, [pc, #16]	; (8001714 <__NVIC_SetPriorityGrouping+0x44>)
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	60d3      	str	r3, [r2, #12]
}
 8001708:	bf00      	nop
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800171c:	4b04      	ldr	r3, [pc, #16]	; (8001730 <__NVIC_GetPriorityGrouping+0x18>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	0a1b      	lsrs	r3, r3, #8
 8001722:	f003 0307 	and.w	r3, r3, #7
}
 8001726:	4618      	mov	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	e000ed00 	.word	0xe000ed00

08001734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	6039      	str	r1, [r7, #0]
 800173e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001744:	2b00      	cmp	r3, #0
 8001746:	db0a      	blt.n	800175e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	b2da      	uxtb	r2, r3
 800174c:	490c      	ldr	r1, [pc, #48]	; (8001780 <__NVIC_SetPriority+0x4c>)
 800174e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001752:	0112      	lsls	r2, r2, #4
 8001754:	b2d2      	uxtb	r2, r2
 8001756:	440b      	add	r3, r1
 8001758:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800175c:	e00a      	b.n	8001774 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	b2da      	uxtb	r2, r3
 8001762:	4908      	ldr	r1, [pc, #32]	; (8001784 <__NVIC_SetPriority+0x50>)
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	3b04      	subs	r3, #4
 800176c:	0112      	lsls	r2, r2, #4
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	440b      	add	r3, r1
 8001772:	761a      	strb	r2, [r3, #24]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	e000e100 	.word	0xe000e100
 8001784:	e000ed00 	.word	0xe000ed00

08001788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001788:	b480      	push	{r7}
 800178a:	b089      	sub	sp, #36	; 0x24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	f1c3 0307 	rsb	r3, r3, #7
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	bf28      	it	cs
 80017a6:	2304      	movcs	r3, #4
 80017a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	3304      	adds	r3, #4
 80017ae:	2b06      	cmp	r3, #6
 80017b0:	d902      	bls.n	80017b8 <NVIC_EncodePriority+0x30>
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3b03      	subs	r3, #3
 80017b6:	e000      	b.n	80017ba <NVIC_EncodePriority+0x32>
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017bc:	f04f 32ff 	mov.w	r2, #4294967295
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	43da      	mvns	r2, r3
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	401a      	ands	r2, r3
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d0:	f04f 31ff 	mov.w	r1, #4294967295
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	fa01 f303 	lsl.w	r3, r1, r3
 80017da:	43d9      	mvns	r1, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e0:	4313      	orrs	r3, r2
         );
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3724      	adds	r7, #36	; 0x24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
	...

080017f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3b01      	subs	r3, #1
 80017fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001800:	d301      	bcc.n	8001806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001802:	2301      	movs	r3, #1
 8001804:	e00f      	b.n	8001826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001806:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <SysTick_Config+0x40>)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3b01      	subs	r3, #1
 800180c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800180e:	210f      	movs	r1, #15
 8001810:	f04f 30ff 	mov.w	r0, #4294967295
 8001814:	f7ff ff8e 	bl	8001734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001818:	4b05      	ldr	r3, [pc, #20]	; (8001830 <SysTick_Config+0x40>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800181e:	4b04      	ldr	r3, [pc, #16]	; (8001830 <SysTick_Config+0x40>)
 8001820:	2207      	movs	r2, #7
 8001822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	e000e010 	.word	0xe000e010

08001834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f7ff ff47 	bl	80016d0 <__NVIC_SetPriorityGrouping>
}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800184a:	b580      	push	{r7, lr}
 800184c:	b086      	sub	sp, #24
 800184e:	af00      	add	r7, sp, #0
 8001850:	4603      	mov	r3, r0
 8001852:	60b9      	str	r1, [r7, #8]
 8001854:	607a      	str	r2, [r7, #4]
 8001856:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800185c:	f7ff ff5c 	bl	8001718 <__NVIC_GetPriorityGrouping>
 8001860:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	68b9      	ldr	r1, [r7, #8]
 8001866:	6978      	ldr	r0, [r7, #20]
 8001868:	f7ff ff8e 	bl	8001788 <NVIC_EncodePriority>
 800186c:	4602      	mov	r2, r0
 800186e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001872:	4611      	mov	r1, r2
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff ff5d 	bl	8001734 <__NVIC_SetPriority>
}
 800187a:	bf00      	nop
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7ff ffb0 	bl	80017f0 <SysTick_Config>
 8001890:	4603      	mov	r3, r0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800189c:	b480      	push	{r7}
 800189e:	b089      	sub	sp, #36	; 0x24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018b2:	2300      	movs	r3, #0
 80018b4:	61fb      	str	r3, [r7, #28]
 80018b6:	e177      	b.n	8001ba8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018b8:	2201      	movs	r2, #1
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	f040 8166 	bne.w	8001ba2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d00b      	beq.n	80018f6 <HAL_GPIO_Init+0x5a>
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d007      	beq.n	80018f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018ea:	2b11      	cmp	r3, #17
 80018ec:	d003      	beq.n	80018f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2b12      	cmp	r3, #18
 80018f4:	d130      	bne.n	8001958 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	2203      	movs	r2, #3
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43db      	mvns	r3, r3
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	4013      	ands	r3, r2
 800190c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	68da      	ldr	r2, [r3, #12]
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4313      	orrs	r3, r2
 800191e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800192c:	2201      	movs	r2, #1
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	f003 0201 	and.w	r2, r3, #1
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	2203      	movs	r2, #3
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	43db      	mvns	r3, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4013      	ands	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4313      	orrs	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2b02      	cmp	r3, #2
 800198e:	d003      	beq.n	8001998 <HAL_GPIO_Init+0xfc>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	2b12      	cmp	r3, #18
 8001996:	d123      	bne.n	80019e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	08da      	lsrs	r2, r3, #3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3208      	adds	r2, #8
 80019a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	220f      	movs	r2, #15
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	691a      	ldr	r2, [r3, #16]
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	08da      	lsrs	r2, r3, #3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3208      	adds	r2, #8
 80019da:	69b9      	ldr	r1, [r7, #24]
 80019dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0203 	and.w	r2, r3, #3
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 80c0 	beq.w	8001ba2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	4b65      	ldr	r3, [pc, #404]	; (8001bbc <HAL_GPIO_Init+0x320>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	4a64      	ldr	r2, [pc, #400]	; (8001bbc <HAL_GPIO_Init+0x320>)
 8001a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a30:	6453      	str	r3, [r2, #68]	; 0x44
 8001a32:	4b62      	ldr	r3, [pc, #392]	; (8001bbc <HAL_GPIO_Init+0x320>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a3e:	4a60      	ldr	r2, [pc, #384]	; (8001bc0 <HAL_GPIO_Init+0x324>)
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	089b      	lsrs	r3, r3, #2
 8001a44:	3302      	adds	r3, #2
 8001a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	f003 0303 	and.w	r3, r3, #3
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	220f      	movs	r2, #15
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a57      	ldr	r2, [pc, #348]	; (8001bc4 <HAL_GPIO_Init+0x328>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d037      	beq.n	8001ada <HAL_GPIO_Init+0x23e>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a56      	ldr	r2, [pc, #344]	; (8001bc8 <HAL_GPIO_Init+0x32c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d031      	beq.n	8001ad6 <HAL_GPIO_Init+0x23a>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a55      	ldr	r2, [pc, #340]	; (8001bcc <HAL_GPIO_Init+0x330>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d02b      	beq.n	8001ad2 <HAL_GPIO_Init+0x236>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a54      	ldr	r2, [pc, #336]	; (8001bd0 <HAL_GPIO_Init+0x334>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d025      	beq.n	8001ace <HAL_GPIO_Init+0x232>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a53      	ldr	r2, [pc, #332]	; (8001bd4 <HAL_GPIO_Init+0x338>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d01f      	beq.n	8001aca <HAL_GPIO_Init+0x22e>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a52      	ldr	r2, [pc, #328]	; (8001bd8 <HAL_GPIO_Init+0x33c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d019      	beq.n	8001ac6 <HAL_GPIO_Init+0x22a>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a51      	ldr	r2, [pc, #324]	; (8001bdc <HAL_GPIO_Init+0x340>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d013      	beq.n	8001ac2 <HAL_GPIO_Init+0x226>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a50      	ldr	r2, [pc, #320]	; (8001be0 <HAL_GPIO_Init+0x344>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d00d      	beq.n	8001abe <HAL_GPIO_Init+0x222>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a4f      	ldr	r2, [pc, #316]	; (8001be4 <HAL_GPIO_Init+0x348>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d007      	beq.n	8001aba <HAL_GPIO_Init+0x21e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a4e      	ldr	r2, [pc, #312]	; (8001be8 <HAL_GPIO_Init+0x34c>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d101      	bne.n	8001ab6 <HAL_GPIO_Init+0x21a>
 8001ab2:	2309      	movs	r3, #9
 8001ab4:	e012      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001ab6:	230a      	movs	r3, #10
 8001ab8:	e010      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001aba:	2308      	movs	r3, #8
 8001abc:	e00e      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001abe:	2307      	movs	r3, #7
 8001ac0:	e00c      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001ac2:	2306      	movs	r3, #6
 8001ac4:	e00a      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001ac6:	2305      	movs	r3, #5
 8001ac8:	e008      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001aca:	2304      	movs	r3, #4
 8001acc:	e006      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e004      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e002      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e000      	b.n	8001adc <HAL_GPIO_Init+0x240>
 8001ada:	2300      	movs	r3, #0
 8001adc:	69fa      	ldr	r2, [r7, #28]
 8001ade:	f002 0203 	and.w	r2, r2, #3
 8001ae2:	0092      	lsls	r2, r2, #2
 8001ae4:	4093      	lsls	r3, r2
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001aec:	4934      	ldr	r1, [pc, #208]	; (8001bc0 <HAL_GPIO_Init+0x324>)
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	089b      	lsrs	r3, r3, #2
 8001af2:	3302      	adds	r3, #2
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001afa:	4b3c      	ldr	r3, [pc, #240]	; (8001bec <HAL_GPIO_Init+0x350>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	43db      	mvns	r3, r3
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	4013      	ands	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b1e:	4a33      	ldr	r2, [pc, #204]	; (8001bec <HAL_GPIO_Init+0x350>)
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b24:	4b31      	ldr	r3, [pc, #196]	; (8001bec <HAL_GPIO_Init+0x350>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b48:	4a28      	ldr	r2, [pc, #160]	; (8001bec <HAL_GPIO_Init+0x350>)
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b4e:	4b27      	ldr	r3, [pc, #156]	; (8001bec <HAL_GPIO_Init+0x350>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b72:	4a1e      	ldr	r2, [pc, #120]	; (8001bec <HAL_GPIO_Init+0x350>)
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b78:	4b1c      	ldr	r3, [pc, #112]	; (8001bec <HAL_GPIO_Init+0x350>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b9c:	4a13      	ldr	r2, [pc, #76]	; (8001bec <HAL_GPIO_Init+0x350>)
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	61fb      	str	r3, [r7, #28]
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	2b0f      	cmp	r3, #15
 8001bac:	f67f ae84 	bls.w	80018b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	3724      	adds	r7, #36	; 0x24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40013800 	.word	0x40013800
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	40020400 	.word	0x40020400
 8001bcc:	40020800 	.word	0x40020800
 8001bd0:	40020c00 	.word	0x40020c00
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40021400 	.word	0x40021400
 8001bdc:	40021800 	.word	0x40021800
 8001be0:	40021c00 	.word	0x40021c00
 8001be4:	40022000 	.word	0x40022000
 8001be8:	40022400 	.word	0x40022400
 8001bec:	40013c00 	.word	0x40013c00

08001bf0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	691a      	ldr	r2, [r3, #16]
 8001c00:	887b      	ldrh	r3, [r7, #2]
 8001c02:	4013      	ands	r3, r2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d002      	beq.n	8001c0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	73fb      	strb	r3, [r7, #15]
 8001c0c:	e001      	b.n	8001c12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3714      	adds	r7, #20
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	807b      	strh	r3, [r7, #2]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c30:	787b      	ldrb	r3, [r7, #1]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d003      	beq.n	8001c3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c36:	887a      	ldrh	r2, [r7, #2]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c3c:	e003      	b.n	8001c46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c3e:	887b      	ldrh	r3, [r7, #2]
 8001c40:	041a      	lsls	r2, r3, #16
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	619a      	str	r2, [r3, #24]
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c54:	b08f      	sub	sp, #60	; 0x3c
 8001c56:	af0a      	add	r7, sp, #40	; 0x28
 8001c58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e10f      	b.n	8001e84 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d106      	bne.n	8001c84 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f002 ffec 	bl	8004c5c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2203      	movs	r2, #3
 8001c88:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d102      	bne.n	8001c9e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f001 fb7c 	bl	80033a0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	603b      	str	r3, [r7, #0]
 8001cae:	687e      	ldr	r6, [r7, #4]
 8001cb0:	466d      	mov	r5, sp
 8001cb2:	f106 0410 	add.w	r4, r6, #16
 8001cb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cbe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cc2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001cc6:	1d33      	adds	r3, r6, #4
 8001cc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cca:	6838      	ldr	r0, [r7, #0]
 8001ccc:	f001 faf6 	bl	80032bc <USB_CoreInit>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d005      	beq.n	8001ce2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2202      	movs	r2, #2
 8001cda:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e0d0      	b.n	8001e84 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f001 fb6a 	bl	80033c2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	73fb      	strb	r3, [r7, #15]
 8001cf2:	e04a      	b.n	8001d8a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001cf4:	7bfa      	ldrb	r2, [r7, #15]
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	1a9b      	subs	r3, r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	440b      	add	r3, r1
 8001d02:	333d      	adds	r3, #61	; 0x3d
 8001d04:	2201      	movs	r2, #1
 8001d06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001d08:	7bfa      	ldrb	r2, [r7, #15]
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	1a9b      	subs	r3, r3, r2
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	440b      	add	r3, r1
 8001d16:	333c      	adds	r3, #60	; 0x3c
 8001d18:	7bfa      	ldrb	r2, [r7, #15]
 8001d1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001d1c:	7bfa      	ldrb	r2, [r7, #15]
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	b298      	uxth	r0, r3
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	4613      	mov	r3, r2
 8001d26:	00db      	lsls	r3, r3, #3
 8001d28:	1a9b      	subs	r3, r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	3342      	adds	r3, #66	; 0x42
 8001d30:	4602      	mov	r2, r0
 8001d32:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001d34:	7bfa      	ldrb	r2, [r7, #15]
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	1a9b      	subs	r3, r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	440b      	add	r3, r1
 8001d42:	333f      	adds	r3, #63	; 0x3f
 8001d44:	2200      	movs	r2, #0
 8001d46:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001d48:	7bfa      	ldrb	r2, [r7, #15]
 8001d4a:	6879      	ldr	r1, [r7, #4]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	1a9b      	subs	r3, r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	3344      	adds	r3, #68	; 0x44
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d5c:	7bfa      	ldrb	r2, [r7, #15]
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	4613      	mov	r3, r2
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	1a9b      	subs	r3, r3, r2
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	440b      	add	r3, r1
 8001d6a:	3348      	adds	r3, #72	; 0x48
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d70:	7bfa      	ldrb	r2, [r7, #15]
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	4613      	mov	r3, r2
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	1a9b      	subs	r3, r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	3350      	adds	r3, #80	; 0x50
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
 8001d86:	3301      	adds	r3, #1
 8001d88:	73fb      	strb	r3, [r7, #15]
 8001d8a:	7bfa      	ldrb	r2, [r7, #15]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d3af      	bcc.n	8001cf4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d94:	2300      	movs	r3, #0
 8001d96:	73fb      	strb	r3, [r7, #15]
 8001d98:	e044      	b.n	8001e24 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d9a:	7bfa      	ldrb	r2, [r7, #15]
 8001d9c:	6879      	ldr	r1, [r7, #4]
 8001d9e:	4613      	mov	r3, r2
 8001da0:	00db      	lsls	r3, r3, #3
 8001da2:	1a9b      	subs	r3, r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	440b      	add	r3, r1
 8001da8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001dac:	2200      	movs	r2, #0
 8001dae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001db0:	7bfa      	ldrb	r2, [r7, #15]
 8001db2:	6879      	ldr	r1, [r7, #4]
 8001db4:	4613      	mov	r3, r2
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	1a9b      	subs	r3, r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	440b      	add	r3, r1
 8001dbe:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001dc2:	7bfa      	ldrb	r2, [r7, #15]
 8001dc4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001dc6:	7bfa      	ldrb	r2, [r7, #15]
 8001dc8:	6879      	ldr	r1, [r7, #4]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	1a9b      	subs	r3, r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001dd8:	2200      	movs	r2, #0
 8001dda:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ddc:	7bfa      	ldrb	r2, [r7, #15]
 8001dde:	6879      	ldr	r1, [r7, #4]
 8001de0:	4613      	mov	r3, r2
 8001de2:	00db      	lsls	r3, r3, #3
 8001de4:	1a9b      	subs	r3, r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	440b      	add	r3, r1
 8001dea:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001df2:	7bfa      	ldrb	r2, [r7, #15]
 8001df4:	6879      	ldr	r1, [r7, #4]
 8001df6:	4613      	mov	r3, r2
 8001df8:	00db      	lsls	r3, r3, #3
 8001dfa:	1a9b      	subs	r3, r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	440b      	add	r3, r1
 8001e00:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e08:	7bfa      	ldrb	r2, [r7, #15]
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	1a9b      	subs	r3, r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	440b      	add	r3, r1
 8001e16:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
 8001e20:	3301      	adds	r3, #1
 8001e22:	73fb      	strb	r3, [r7, #15]
 8001e24:	7bfa      	ldrb	r2, [r7, #15]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d3b5      	bcc.n	8001d9a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	603b      	str	r3, [r7, #0]
 8001e34:	687e      	ldr	r6, [r7, #4]
 8001e36:	466d      	mov	r5, sp
 8001e38:	f106 0410 	add.w	r4, r6, #16
 8001e3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e44:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e48:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e4c:	1d33      	adds	r3, r6, #4
 8001e4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e50:	6838      	ldr	r0, [r7, #0]
 8001e52:	f001 fae1 	bl	8003418 <USB_DevInit>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d005      	beq.n	8001e68 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2202      	movs	r2, #2
 8001e60:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e00d      	b.n	8001e84 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f002 fa45 	bl	800430c <USB_DevDisconnect>

  return HAL_OK;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e8c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_PCD_Start+0x1c>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e020      	b.n	8001eea <HAL_PCD_Start+0x5e>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d109      	bne.n	8001ecc <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d005      	beq.n	8001ecc <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f002 fa03 	bl	80042dc <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f001 fa4f 	bl	800337e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b084      	sub	sp, #16
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	4608      	mov	r0, r1
 8001efc:	4611      	mov	r1, r2
 8001efe:	461a      	mov	r2, r3
 8001f00:	4603      	mov	r3, r0
 8001f02:	70fb      	strb	r3, [r7, #3]
 8001f04:	460b      	mov	r3, r1
 8001f06:	803b      	strh	r3, [r7, #0]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	da0f      	bge.n	8001f38 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f18:	78fb      	ldrb	r3, [r7, #3]
 8001f1a:	f003 020f 	and.w	r2, r3, #15
 8001f1e:	4613      	mov	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	1a9b      	subs	r3, r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	3338      	adds	r3, #56	; 0x38
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2201      	movs	r2, #1
 8001f34:	705a      	strb	r2, [r3, #1]
 8001f36:	e00f      	b.n	8001f58 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f38:	78fb      	ldrb	r3, [r7, #3]
 8001f3a:	f003 020f 	and.w	r2, r3, #15
 8001f3e:	4613      	mov	r3, r2
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	1a9b      	subs	r3, r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	3304      	adds	r3, #4
 8001f50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f58:	78fb      	ldrb	r3, [r7, #3]
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001f64:	883a      	ldrh	r2, [r7, #0]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	78ba      	ldrb	r2, [r7, #2]
 8001f6e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	785b      	ldrb	r3, [r3, #1]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d004      	beq.n	8001f82 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f82:	78bb      	ldrb	r3, [r7, #2]
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d102      	bne.n	8001f8e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d101      	bne.n	8001f9c <HAL_PCD_EP_Open+0xaa>
 8001f98:	2302      	movs	r3, #2
 8001f9a:	e00e      	b.n	8001fba <HAL_PCD_EP_Open+0xc8>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68f9      	ldr	r1, [r7, #12]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f001 fbf9 	bl	80037a2 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8001fb8:	7afb      	ldrb	r3, [r7, #11]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b084      	sub	sp, #16
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
 8001fca:	460b      	mov	r3, r1
 8001fcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	da0f      	bge.n	8001ff6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fd6:	78fb      	ldrb	r3, [r7, #3]
 8001fd8:	f003 020f 	and.w	r2, r3, #15
 8001fdc:	4613      	mov	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	1a9b      	subs	r3, r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	3338      	adds	r3, #56	; 0x38
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	3304      	adds	r3, #4
 8001fec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	705a      	strb	r2, [r3, #1]
 8001ff4:	e00f      	b.n	8002016 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ff6:	78fb      	ldrb	r3, [r7, #3]
 8001ff8:	f003 020f 	and.w	r2, r3, #15
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	1a9b      	subs	r3, r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	4413      	add	r3, r2
 800200c:	3304      	adds	r3, #4
 800200e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002016:	78fb      	ldrb	r3, [r7, #3]
 8002018:	f003 030f 	and.w	r3, r3, #15
 800201c:	b2da      	uxtb	r2, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002028:	2b01      	cmp	r3, #1
 800202a:	d101      	bne.n	8002030 <HAL_PCD_EP_Close+0x6e>
 800202c:	2302      	movs	r3, #2
 800202e:	e00e      	b.n	800204e <HAL_PCD_EP_Close+0x8c>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68f9      	ldr	r1, [r7, #12]
 800203e:	4618      	mov	r0, r3
 8002040:	f001 fc36 	bl	80038b0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b086      	sub	sp, #24
 800205a:	af00      	add	r7, sp, #0
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	607a      	str	r2, [r7, #4]
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	460b      	mov	r3, r1
 8002064:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002066:	7afb      	ldrb	r3, [r7, #11]
 8002068:	f003 020f 	and.w	r2, r3, #15
 800206c:	4613      	mov	r3, r2
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	1a9b      	subs	r3, r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	3338      	adds	r3, #56	; 0x38
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4413      	add	r3, r2
 800207a:	3304      	adds	r3, #4
 800207c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2200      	movs	r2, #0
 800208e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	2201      	movs	r2, #1
 8002094:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002096:	7afb      	ldrb	r3, [r7, #11]
 8002098:	f003 030f 	and.w	r3, r3, #15
 800209c:	b2da      	uxtb	r2, r3
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d102      	bne.n	80020b0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80020b0:	7afb      	ldrb	r3, [r7, #11]
 80020b2:	f003 030f 	and.w	r3, r3, #15
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d109      	bne.n	80020ce <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6818      	ldr	r0, [r3, #0]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	461a      	mov	r2, r3
 80020c6:	6979      	ldr	r1, [r7, #20]
 80020c8:	f001 ff12 	bl	8003ef0 <USB_EP0StartXfer>
 80020cc:	e008      	b.n	80020e0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6818      	ldr	r0, [r3, #0]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	461a      	mov	r2, r3
 80020da:	6979      	ldr	r1, [r7, #20]
 80020dc:	f001 fcc4 	bl	8003a68 <USB_EPStartXfer>
  }

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b084      	sub	sp, #16
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
 80020f2:	460b      	mov	r3, r1
 80020f4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020f6:	78fb      	ldrb	r3, [r7, #3]
 80020f8:	f003 020f 	and.w	r2, r3, #15
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	429a      	cmp	r2, r3
 8002102:	d901      	bls.n	8002108 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e050      	b.n	80021aa <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002108:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800210c:	2b00      	cmp	r3, #0
 800210e:	da0f      	bge.n	8002130 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	f003 020f 	and.w	r2, r3, #15
 8002116:	4613      	mov	r3, r2
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	3338      	adds	r3, #56	; 0x38
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	4413      	add	r3, r2
 8002124:	3304      	adds	r3, #4
 8002126:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2201      	movs	r2, #1
 800212c:	705a      	strb	r2, [r3, #1]
 800212e:	e00d      	b.n	800214c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002130:	78fa      	ldrb	r2, [r7, #3]
 8002132:	4613      	mov	r3, r2
 8002134:	00db      	lsls	r3, r3, #3
 8002136:	1a9b      	subs	r3, r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	3304      	adds	r3, #4
 8002144:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2201      	movs	r2, #1
 8002150:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002152:	78fb      	ldrb	r3, [r7, #3]
 8002154:	f003 030f 	and.w	r3, r3, #15
 8002158:	b2da      	uxtb	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002164:	2b01      	cmp	r3, #1
 8002166:	d101      	bne.n	800216c <HAL_PCD_EP_SetStall+0x82>
 8002168:	2302      	movs	r3, #2
 800216a:	e01e      	b.n	80021aa <HAL_PCD_EP_SetStall+0xc0>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	68f9      	ldr	r1, [r7, #12]
 800217a:	4618      	mov	r0, r3
 800217c:	f002 f840 	bl	8004200 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002180:	78fb      	ldrb	r3, [r7, #3]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10a      	bne.n	80021a0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	b2d9      	uxtb	r1, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800219a:	461a      	mov	r2, r3
 800219c:	f002 f8ce 	bl	800433c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b085      	sub	sp, #20
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	460b      	mov	r3, r1
 80021bc:	70fb      	strb	r3, [r7, #3]
 80021be:	4613      	mov	r3, r2
 80021c0:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80021ca:	78fb      	ldrb	r3, [r7, #3]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d107      	bne.n	80021e0 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80021d0:	883b      	ldrh	r3, [r7, #0]
 80021d2:	0419      	lsls	r1, r3, #16
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	430a      	orrs	r2, r1
 80021dc:	629a      	str	r2, [r3, #40]	; 0x28
 80021de:	e028      	b.n	8002232 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e6:	0c1b      	lsrs	r3, r3, #16
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	4413      	add	r3, r2
 80021ec:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	73fb      	strb	r3, [r7, #15]
 80021f2:	e00d      	b.n	8002210 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	3340      	adds	r3, #64	; 0x40
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	0c1b      	lsrs	r3, r3, #16
 8002204:	68ba      	ldr	r2, [r7, #8]
 8002206:	4413      	add	r3, r2
 8002208:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	3301      	adds	r3, #1
 800220e:	73fb      	strb	r3, [r7, #15]
 8002210:	7bfa      	ldrb	r2, [r7, #15]
 8002212:	78fb      	ldrb	r3, [r7, #3]
 8002214:	3b01      	subs	r3, #1
 8002216:	429a      	cmp	r2, r3
 8002218:	d3ec      	bcc.n	80021f4 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800221a:	883b      	ldrh	r3, [r7, #0]
 800221c:	0418      	lsls	r0, r3, #16
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6819      	ldr	r1, [r3, #0]
 8002222:	78fb      	ldrb	r3, [r7, #3]
 8002224:	3b01      	subs	r3, #1
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	4302      	orrs	r2, r0
 800222a:	3340      	adds	r3, #64	; 0x40
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	460b      	mov	r3, r1
 800224a:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	887a      	ldrh	r2, [r7, #2]
 8002252:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
	...

08002264 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e25b      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d075      	beq.n	800236e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002282:	4ba3      	ldr	r3, [pc, #652]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 030c 	and.w	r3, r3, #12
 800228a:	2b04      	cmp	r3, #4
 800228c:	d00c      	beq.n	80022a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800228e:	4ba0      	ldr	r3, [pc, #640]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002296:	2b08      	cmp	r3, #8
 8002298:	d112      	bne.n	80022c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800229a:	4b9d      	ldr	r3, [pc, #628]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022a6:	d10b      	bne.n	80022c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a8:	4b99      	ldr	r3, [pc, #612]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d05b      	beq.n	800236c <HAL_RCC_OscConfig+0x108>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d157      	bne.n	800236c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e236      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022c8:	d106      	bne.n	80022d8 <HAL_RCC_OscConfig+0x74>
 80022ca:	4b91      	ldr	r3, [pc, #580]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a90      	ldr	r2, [pc, #576]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	e01d      	b.n	8002314 <HAL_RCC_OscConfig+0xb0>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022e0:	d10c      	bne.n	80022fc <HAL_RCC_OscConfig+0x98>
 80022e2:	4b8b      	ldr	r3, [pc, #556]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a8a      	ldr	r2, [pc, #552]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022ec:	6013      	str	r3, [r2, #0]
 80022ee:	4b88      	ldr	r3, [pc, #544]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a87      	ldr	r2, [pc, #540]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	e00b      	b.n	8002314 <HAL_RCC_OscConfig+0xb0>
 80022fc:	4b84      	ldr	r3, [pc, #528]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a83      	ldr	r2, [pc, #524]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002302:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	4b81      	ldr	r3, [pc, #516]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a80      	ldr	r2, [pc, #512]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800230e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d013      	beq.n	8002344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231c:	f7ff f9aa 	bl	8001674 <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002324:	f7ff f9a6 	bl	8001674 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b64      	cmp	r3, #100	; 0x64
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e1fb      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002336:	4b76      	ldr	r3, [pc, #472]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0f0      	beq.n	8002324 <HAL_RCC_OscConfig+0xc0>
 8002342:	e014      	b.n	800236e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002344:	f7ff f996 	bl	8001674 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800234c:	f7ff f992 	bl	8001674 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b64      	cmp	r3, #100	; 0x64
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e1e7      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800235e:	4b6c      	ldr	r3, [pc, #432]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f0      	bne.n	800234c <HAL_RCC_OscConfig+0xe8>
 800236a:	e000      	b.n	800236e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800236c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d063      	beq.n	8002442 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800237a:	4b65      	ldr	r3, [pc, #404]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 030c 	and.w	r3, r3, #12
 8002382:	2b00      	cmp	r3, #0
 8002384:	d00b      	beq.n	800239e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002386:	4b62      	ldr	r3, [pc, #392]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800238e:	2b08      	cmp	r3, #8
 8002390:	d11c      	bne.n	80023cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002392:	4b5f      	ldr	r3, [pc, #380]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d116      	bne.n	80023cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800239e:	4b5c      	ldr	r3, [pc, #368]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d005      	beq.n	80023b6 <HAL_RCC_OscConfig+0x152>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d001      	beq.n	80023b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e1bb      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b6:	4b56      	ldr	r3, [pc, #344]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	4952      	ldr	r1, [pc, #328]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ca:	e03a      	b.n	8002442 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d020      	beq.n	8002416 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023d4:	4b4f      	ldr	r3, [pc, #316]	; (8002514 <HAL_RCC_OscConfig+0x2b0>)
 80023d6:	2201      	movs	r2, #1
 80023d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023da:	f7ff f94b 	bl	8001674 <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023e2:	f7ff f947 	bl	8001674 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e19c      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023f4:	4b46      	ldr	r3, [pc, #280]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002400:	4b43      	ldr	r3, [pc, #268]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	00db      	lsls	r3, r3, #3
 800240e:	4940      	ldr	r1, [pc, #256]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002410:	4313      	orrs	r3, r2
 8002412:	600b      	str	r3, [r1, #0]
 8002414:	e015      	b.n	8002442 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002416:	4b3f      	ldr	r3, [pc, #252]	; (8002514 <HAL_RCC_OscConfig+0x2b0>)
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241c:	f7ff f92a 	bl	8001674 <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002424:	f7ff f926 	bl	8001674 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e17b      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002436:	4b36      	ldr	r3, [pc, #216]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f0      	bne.n	8002424 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0308 	and.w	r3, r3, #8
 800244a:	2b00      	cmp	r3, #0
 800244c:	d030      	beq.n	80024b0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d016      	beq.n	8002484 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002456:	4b30      	ldr	r3, [pc, #192]	; (8002518 <HAL_RCC_OscConfig+0x2b4>)
 8002458:	2201      	movs	r2, #1
 800245a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800245c:	f7ff f90a 	bl	8001674 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002464:	f7ff f906 	bl	8001674 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e15b      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002476:	4b26      	ldr	r3, [pc, #152]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002478:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d0f0      	beq.n	8002464 <HAL_RCC_OscConfig+0x200>
 8002482:	e015      	b.n	80024b0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002484:	4b24      	ldr	r3, [pc, #144]	; (8002518 <HAL_RCC_OscConfig+0x2b4>)
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800248a:	f7ff f8f3 	bl	8001674 <HAL_GetTick>
 800248e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002492:	f7ff f8ef 	bl	8001674 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e144      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a4:	4b1a      	ldr	r3, [pc, #104]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1f0      	bne.n	8002492 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 80a0 	beq.w	80025fe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024be:	2300      	movs	r3, #0
 80024c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024c2:	4b13      	ldr	r3, [pc, #76]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10f      	bne.n	80024ee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	60bb      	str	r3, [r7, #8]
 80024d2:	4b0f      	ldr	r3, [pc, #60]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	4a0e      	ldr	r2, [pc, #56]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024dc:	6413      	str	r3, [r2, #64]	; 0x40
 80024de:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024ea:	2301      	movs	r3, #1
 80024ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ee:	4b0b      	ldr	r3, [pc, #44]	; (800251c <HAL_RCC_OscConfig+0x2b8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d121      	bne.n	800253e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024fa:	4b08      	ldr	r3, [pc, #32]	; (800251c <HAL_RCC_OscConfig+0x2b8>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a07      	ldr	r2, [pc, #28]	; (800251c <HAL_RCC_OscConfig+0x2b8>)
 8002500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002504:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002506:	f7ff f8b5 	bl	8001674 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250c:	e011      	b.n	8002532 <HAL_RCC_OscConfig+0x2ce>
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800
 8002514:	42470000 	.word	0x42470000
 8002518:	42470e80 	.word	0x42470e80
 800251c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002520:	f7ff f8a8 	bl	8001674 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e0fd      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002532:	4b81      	ldr	r3, [pc, #516]	; (8002738 <HAL_RCC_OscConfig+0x4d4>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253a:	2b00      	cmp	r3, #0
 800253c:	d0f0      	beq.n	8002520 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d106      	bne.n	8002554 <HAL_RCC_OscConfig+0x2f0>
 8002546:	4b7d      	ldr	r3, [pc, #500]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 8002548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800254a:	4a7c      	ldr	r2, [pc, #496]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	6713      	str	r3, [r2, #112]	; 0x70
 8002552:	e01c      	b.n	800258e <HAL_RCC_OscConfig+0x32a>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	2b05      	cmp	r3, #5
 800255a:	d10c      	bne.n	8002576 <HAL_RCC_OscConfig+0x312>
 800255c:	4b77      	ldr	r3, [pc, #476]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 800255e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002560:	4a76      	ldr	r2, [pc, #472]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 8002562:	f043 0304 	orr.w	r3, r3, #4
 8002566:	6713      	str	r3, [r2, #112]	; 0x70
 8002568:	4b74      	ldr	r3, [pc, #464]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 800256a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800256c:	4a73      	ldr	r2, [pc, #460]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 800256e:	f043 0301 	orr.w	r3, r3, #1
 8002572:	6713      	str	r3, [r2, #112]	; 0x70
 8002574:	e00b      	b.n	800258e <HAL_RCC_OscConfig+0x32a>
 8002576:	4b71      	ldr	r3, [pc, #452]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 8002578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800257a:	4a70      	ldr	r2, [pc, #448]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 800257c:	f023 0301 	bic.w	r3, r3, #1
 8002580:	6713      	str	r3, [r2, #112]	; 0x70
 8002582:	4b6e      	ldr	r3, [pc, #440]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 8002584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002586:	4a6d      	ldr	r2, [pc, #436]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 8002588:	f023 0304 	bic.w	r3, r3, #4
 800258c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d015      	beq.n	80025c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002596:	f7ff f86d 	bl	8001674 <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800259c:	e00a      	b.n	80025b4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800259e:	f7ff f869 	bl	8001674 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e0bc      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b4:	4b61      	ldr	r3, [pc, #388]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 80025b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0ee      	beq.n	800259e <HAL_RCC_OscConfig+0x33a>
 80025c0:	e014      	b.n	80025ec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c2:	f7ff f857 	bl	8001674 <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c8:	e00a      	b.n	80025e0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025ca:	f7ff f853 	bl	8001674 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025d8:	4293      	cmp	r3, r2
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e0a6      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e0:	4b56      	ldr	r3, [pc, #344]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 80025e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1ee      	bne.n	80025ca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025ec:	7dfb      	ldrb	r3, [r7, #23]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d105      	bne.n	80025fe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025f2:	4b52      	ldr	r3, [pc, #328]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	4a51      	ldr	r2, [pc, #324]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 80025f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 8092 	beq.w	800272c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002608:	4b4c      	ldr	r3, [pc, #304]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f003 030c 	and.w	r3, r3, #12
 8002610:	2b08      	cmp	r3, #8
 8002612:	d05c      	beq.n	80026ce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	2b02      	cmp	r3, #2
 800261a:	d141      	bne.n	80026a0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800261c:	4b48      	ldr	r3, [pc, #288]	; (8002740 <HAL_RCC_OscConfig+0x4dc>)
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002622:	f7ff f827 	bl	8001674 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800262a:	f7ff f823 	bl	8001674 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e078      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800263c:	4b3f      	ldr	r3, [pc, #252]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f0      	bne.n	800262a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	69da      	ldr	r2, [r3, #28]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	431a      	orrs	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002656:	019b      	lsls	r3, r3, #6
 8002658:	431a      	orrs	r2, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265e:	085b      	lsrs	r3, r3, #1
 8002660:	3b01      	subs	r3, #1
 8002662:	041b      	lsls	r3, r3, #16
 8002664:	431a      	orrs	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266a:	061b      	lsls	r3, r3, #24
 800266c:	4933      	ldr	r1, [pc, #204]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 800266e:	4313      	orrs	r3, r2
 8002670:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002672:	4b33      	ldr	r3, [pc, #204]	; (8002740 <HAL_RCC_OscConfig+0x4dc>)
 8002674:	2201      	movs	r2, #1
 8002676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7fe fffc 	bl	8001674 <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002680:	f7fe fff8 	bl	8001674 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e04d      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002692:	4b2a      	ldr	r3, [pc, #168]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d0f0      	beq.n	8002680 <HAL_RCC_OscConfig+0x41c>
 800269e:	e045      	b.n	800272c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a0:	4b27      	ldr	r3, [pc, #156]	; (8002740 <HAL_RCC_OscConfig+0x4dc>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a6:	f7fe ffe5 	bl	8001674 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ae:	f7fe ffe1 	bl	8001674 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e036      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026c0:	4b1e      	ldr	r3, [pc, #120]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d1f0      	bne.n	80026ae <HAL_RCC_OscConfig+0x44a>
 80026cc:	e02e      	b.n	800272c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d101      	bne.n	80026da <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e029      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026da:	4b18      	ldr	r3, [pc, #96]	; (800273c <HAL_RCC_OscConfig+0x4d8>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d11c      	bne.n	8002728 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d115      	bne.n	8002728 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002702:	4013      	ands	r3, r2
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002708:	4293      	cmp	r3, r2
 800270a:	d10d      	bne.n	8002728 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002716:	429a      	cmp	r2, r3
 8002718:	d106      	bne.n	8002728 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002724:	429a      	cmp	r2, r3
 8002726:	d001      	beq.n	800272c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e000      	b.n	800272e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40007000 	.word	0x40007000
 800273c:	40023800 	.word	0x40023800
 8002740:	42470060 	.word	0x42470060

08002744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e0cc      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002758:	4b68      	ldr	r3, [pc, #416]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 030f 	and.w	r3, r3, #15
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	429a      	cmp	r2, r3
 8002764:	d90c      	bls.n	8002780 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002766:	4b65      	ldr	r3, [pc, #404]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800276e:	4b63      	ldr	r3, [pc, #396]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	429a      	cmp	r2, r3
 800277a:	d001      	beq.n	8002780 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e0b8      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0302 	and.w	r3, r3, #2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d020      	beq.n	80027ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	2b00      	cmp	r3, #0
 8002796:	d005      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002798:	4b59      	ldr	r3, [pc, #356]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	4a58      	ldr	r2, [pc, #352]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 800279e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0308 	and.w	r3, r3, #8
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027b0:	4b53      	ldr	r3, [pc, #332]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	4a52      	ldr	r2, [pc, #328]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027bc:	4b50      	ldr	r3, [pc, #320]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	494d      	ldr	r1, [pc, #308]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d044      	beq.n	8002864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d107      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027e2:	4b47      	ldr	r3, [pc, #284]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d119      	bne.n	8002822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e07f      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d003      	beq.n	8002802 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027fe:	2b03      	cmp	r3, #3
 8002800:	d107      	bne.n	8002812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002802:	4b3f      	ldr	r3, [pc, #252]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d109      	bne.n	8002822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e06f      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002812:	4b3b      	ldr	r3, [pc, #236]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e067      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002822:	4b37      	ldr	r3, [pc, #220]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f023 0203 	bic.w	r2, r3, #3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4934      	ldr	r1, [pc, #208]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002830:	4313      	orrs	r3, r2
 8002832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002834:	f7fe ff1e 	bl	8001674 <HAL_GetTick>
 8002838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283a:	e00a      	b.n	8002852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800283c:	f7fe ff1a 	bl	8001674 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	; 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e04f      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002852:	4b2b      	ldr	r3, [pc, #172]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 020c 	and.w	r2, r3, #12
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	429a      	cmp	r2, r3
 8002862:	d1eb      	bne.n	800283c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002864:	4b25      	ldr	r3, [pc, #148]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 030f 	and.w	r3, r3, #15
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d20c      	bcs.n	800288c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002872:	4b22      	ldr	r3, [pc, #136]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800287a:	4b20      	ldr	r3, [pc, #128]	; (80028fc <HAL_RCC_ClockConfig+0x1b8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	429a      	cmp	r2, r3
 8002886:	d001      	beq.n	800288c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e032      	b.n	80028f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0304 	and.w	r3, r3, #4
 8002894:	2b00      	cmp	r3, #0
 8002896:	d008      	beq.n	80028aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002898:	4b19      	ldr	r3, [pc, #100]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	4916      	ldr	r1, [pc, #88]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d009      	beq.n	80028ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028b6:	4b12      	ldr	r3, [pc, #72]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	490e      	ldr	r1, [pc, #56]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028ca:	f000 f821 	bl	8002910 <HAL_RCC_GetSysClockFreq>
 80028ce:	4601      	mov	r1, r0
 80028d0:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <HAL_RCC_ClockConfig+0x1bc>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	091b      	lsrs	r3, r3, #4
 80028d6:	f003 030f 	and.w	r3, r3, #15
 80028da:	4a0a      	ldr	r2, [pc, #40]	; (8002904 <HAL_RCC_ClockConfig+0x1c0>)
 80028dc:	5cd3      	ldrb	r3, [r2, r3]
 80028de:	fa21 f303 	lsr.w	r3, r1, r3
 80028e2:	4a09      	ldr	r2, [pc, #36]	; (8002908 <HAL_RCC_ClockConfig+0x1c4>)
 80028e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80028e6:	4b09      	ldr	r3, [pc, #36]	; (800290c <HAL_RCC_ClockConfig+0x1c8>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7fe fe7e 	bl	80015ec <HAL_InitTick>

  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40023c00 	.word	0x40023c00
 8002900:	40023800 	.word	0x40023800
 8002904:	08006248 	.word	0x08006248
 8002908:	20000000 	.word	0x20000000
 800290c:	20000004 	.word	0x20000004

08002910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002916:	2300      	movs	r3, #0
 8002918:	607b      	str	r3, [r7, #4]
 800291a:	2300      	movs	r3, #0
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	2300      	movs	r3, #0
 8002920:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002922:	2300      	movs	r3, #0
 8002924:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002926:	4b63      	ldr	r3, [pc, #396]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 030c 	and.w	r3, r3, #12
 800292e:	2b04      	cmp	r3, #4
 8002930:	d007      	beq.n	8002942 <HAL_RCC_GetSysClockFreq+0x32>
 8002932:	2b08      	cmp	r3, #8
 8002934:	d008      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0x38>
 8002936:	2b00      	cmp	r3, #0
 8002938:	f040 80b4 	bne.w	8002aa4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800293c:	4b5e      	ldr	r3, [pc, #376]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800293e:	60bb      	str	r3, [r7, #8]
       break;
 8002940:	e0b3      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002942:	4b5e      	ldr	r3, [pc, #376]	; (8002abc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002944:	60bb      	str	r3, [r7, #8]
      break;
 8002946:	e0b0      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002948:	4b5a      	ldr	r3, [pc, #360]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002950:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002952:	4b58      	ldr	r3, [pc, #352]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d04a      	beq.n	80029f4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800295e:	4b55      	ldr	r3, [pc, #340]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	099b      	lsrs	r3, r3, #6
 8002964:	f04f 0400 	mov.w	r4, #0
 8002968:	f240 11ff 	movw	r1, #511	; 0x1ff
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	ea03 0501 	and.w	r5, r3, r1
 8002974:	ea04 0602 	and.w	r6, r4, r2
 8002978:	4629      	mov	r1, r5
 800297a:	4632      	mov	r2, r6
 800297c:	f04f 0300 	mov.w	r3, #0
 8002980:	f04f 0400 	mov.w	r4, #0
 8002984:	0154      	lsls	r4, r2, #5
 8002986:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800298a:	014b      	lsls	r3, r1, #5
 800298c:	4619      	mov	r1, r3
 800298e:	4622      	mov	r2, r4
 8002990:	1b49      	subs	r1, r1, r5
 8002992:	eb62 0206 	sbc.w	r2, r2, r6
 8002996:	f04f 0300 	mov.w	r3, #0
 800299a:	f04f 0400 	mov.w	r4, #0
 800299e:	0194      	lsls	r4, r2, #6
 80029a0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80029a4:	018b      	lsls	r3, r1, #6
 80029a6:	1a5b      	subs	r3, r3, r1
 80029a8:	eb64 0402 	sbc.w	r4, r4, r2
 80029ac:	f04f 0100 	mov.w	r1, #0
 80029b0:	f04f 0200 	mov.w	r2, #0
 80029b4:	00e2      	lsls	r2, r4, #3
 80029b6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80029ba:	00d9      	lsls	r1, r3, #3
 80029bc:	460b      	mov	r3, r1
 80029be:	4614      	mov	r4, r2
 80029c0:	195b      	adds	r3, r3, r5
 80029c2:	eb44 0406 	adc.w	r4, r4, r6
 80029c6:	f04f 0100 	mov.w	r1, #0
 80029ca:	f04f 0200 	mov.w	r2, #0
 80029ce:	0262      	lsls	r2, r4, #9
 80029d0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80029d4:	0259      	lsls	r1, r3, #9
 80029d6:	460b      	mov	r3, r1
 80029d8:	4614      	mov	r4, r2
 80029da:	4618      	mov	r0, r3
 80029dc:	4621      	mov	r1, r4
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f04f 0400 	mov.w	r4, #0
 80029e4:	461a      	mov	r2, r3
 80029e6:	4623      	mov	r3, r4
 80029e8:	f7fe f8d0 	bl	8000b8c <__aeabi_uldivmod>
 80029ec:	4603      	mov	r3, r0
 80029ee:	460c      	mov	r4, r1
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	e049      	b.n	8002a88 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029f4:	4b2f      	ldr	r3, [pc, #188]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	099b      	lsrs	r3, r3, #6
 80029fa:	f04f 0400 	mov.w	r4, #0
 80029fe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a02:	f04f 0200 	mov.w	r2, #0
 8002a06:	ea03 0501 	and.w	r5, r3, r1
 8002a0a:	ea04 0602 	and.w	r6, r4, r2
 8002a0e:	4629      	mov	r1, r5
 8002a10:	4632      	mov	r2, r6
 8002a12:	f04f 0300 	mov.w	r3, #0
 8002a16:	f04f 0400 	mov.w	r4, #0
 8002a1a:	0154      	lsls	r4, r2, #5
 8002a1c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a20:	014b      	lsls	r3, r1, #5
 8002a22:	4619      	mov	r1, r3
 8002a24:	4622      	mov	r2, r4
 8002a26:	1b49      	subs	r1, r1, r5
 8002a28:	eb62 0206 	sbc.w	r2, r2, r6
 8002a2c:	f04f 0300 	mov.w	r3, #0
 8002a30:	f04f 0400 	mov.w	r4, #0
 8002a34:	0194      	lsls	r4, r2, #6
 8002a36:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a3a:	018b      	lsls	r3, r1, #6
 8002a3c:	1a5b      	subs	r3, r3, r1
 8002a3e:	eb64 0402 	sbc.w	r4, r4, r2
 8002a42:	f04f 0100 	mov.w	r1, #0
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	00e2      	lsls	r2, r4, #3
 8002a4c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a50:	00d9      	lsls	r1, r3, #3
 8002a52:	460b      	mov	r3, r1
 8002a54:	4614      	mov	r4, r2
 8002a56:	195b      	adds	r3, r3, r5
 8002a58:	eb44 0406 	adc.w	r4, r4, r6
 8002a5c:	f04f 0100 	mov.w	r1, #0
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	02a2      	lsls	r2, r4, #10
 8002a66:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002a6a:	0299      	lsls	r1, r3, #10
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4614      	mov	r4, r2
 8002a70:	4618      	mov	r0, r3
 8002a72:	4621      	mov	r1, r4
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f04f 0400 	mov.w	r4, #0
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	4623      	mov	r3, r4
 8002a7e:	f7fe f885 	bl	8000b8c <__aeabi_uldivmod>
 8002a82:	4603      	mov	r3, r0
 8002a84:	460c      	mov	r4, r1
 8002a86:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a88:	4b0a      	ldr	r3, [pc, #40]	; (8002ab4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	0c1b      	lsrs	r3, r3, #16
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	3301      	adds	r3, #1
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa0:	60bb      	str	r3, [r7, #8]
      break;
 8002aa2:	e002      	b.n	8002aaa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002aa4:	4b04      	ldr	r3, [pc, #16]	; (8002ab8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002aa6:	60bb      	str	r3, [r7, #8]
      break;
 8002aa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aaa:	68bb      	ldr	r3, [r7, #8]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3714      	adds	r7, #20
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ab4:	40023800 	.word	0x40023800
 8002ab8:	00f42400 	.word	0x00f42400
 8002abc:	007a1200 	.word	0x007a1200

08002ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ac4:	4b03      	ldr	r3, [pc, #12]	; (8002ad4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20000000 	.word	0x20000000

08002ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002adc:	f7ff fff0 	bl	8002ac0 <HAL_RCC_GetHCLKFreq>
 8002ae0:	4601      	mov	r1, r0
 8002ae2:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	0a9b      	lsrs	r3, r3, #10
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	4a03      	ldr	r2, [pc, #12]	; (8002afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aee:	5cd3      	ldrb	r3, [r2, r3]
 8002af0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40023800 	.word	0x40023800
 8002afc:	08006258 	.word	0x08006258

08002b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b04:	f7ff ffdc 	bl	8002ac0 <HAL_RCC_GetHCLKFreq>
 8002b08:	4601      	mov	r1, r0
 8002b0a:	4b05      	ldr	r3, [pc, #20]	; (8002b20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	0b5b      	lsrs	r3, r3, #13
 8002b10:	f003 0307 	and.w	r3, r3, #7
 8002b14:	4a03      	ldr	r2, [pc, #12]	; (8002b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b16:	5cd3      	ldrb	r3, [r2, r3]
 8002b18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	40023800 	.word	0x40023800
 8002b24:	08006258 	.word	0x08006258

08002b28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e03f      	b.n	8002bba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d106      	bne.n	8002b54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7fe fc48 	bl	80013e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2224      	movs	r2, #36	; 0x24
 8002b58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 f829 	bl	8002bc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	691a      	ldr	r2, [r3, #16]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695a      	ldr	r2, [r3, #20]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68da      	ldr	r2, [r3, #12]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ba0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2220      	movs	r2, #32
 8002bac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
	...

08002bc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bc8:	b085      	sub	sp, #20
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	431a      	orrs	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	69db      	ldr	r3, [r3, #28]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002c06:	f023 030c 	bic.w	r3, r3, #12
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	68f9      	ldr	r1, [r7, #12]
 8002c10:	430b      	orrs	r3, r1
 8002c12:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	699a      	ldr	r2, [r3, #24]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c32:	f040 818b 	bne.w	8002f4c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4ac1      	ldr	r2, [pc, #772]	; (8002f40 <UART_SetConfig+0x37c>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d005      	beq.n	8002c4c <UART_SetConfig+0x88>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4abf      	ldr	r2, [pc, #764]	; (8002f44 <UART_SetConfig+0x380>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	f040 80bd 	bne.w	8002dc6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c4c:	f7ff ff58 	bl	8002b00 <HAL_RCC_GetPCLK2Freq>
 8002c50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	461d      	mov	r5, r3
 8002c56:	f04f 0600 	mov.w	r6, #0
 8002c5a:	46a8      	mov	r8, r5
 8002c5c:	46b1      	mov	r9, r6
 8002c5e:	eb18 0308 	adds.w	r3, r8, r8
 8002c62:	eb49 0409 	adc.w	r4, r9, r9
 8002c66:	4698      	mov	r8, r3
 8002c68:	46a1      	mov	r9, r4
 8002c6a:	eb18 0805 	adds.w	r8, r8, r5
 8002c6e:	eb49 0906 	adc.w	r9, r9, r6
 8002c72:	f04f 0100 	mov.w	r1, #0
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002c7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002c82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002c86:	4688      	mov	r8, r1
 8002c88:	4691      	mov	r9, r2
 8002c8a:	eb18 0005 	adds.w	r0, r8, r5
 8002c8e:	eb49 0106 	adc.w	r1, r9, r6
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	461d      	mov	r5, r3
 8002c98:	f04f 0600 	mov.w	r6, #0
 8002c9c:	196b      	adds	r3, r5, r5
 8002c9e:	eb46 0406 	adc.w	r4, r6, r6
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	4623      	mov	r3, r4
 8002ca6:	f7fd ff71 	bl	8000b8c <__aeabi_uldivmod>
 8002caa:	4603      	mov	r3, r0
 8002cac:	460c      	mov	r4, r1
 8002cae:	461a      	mov	r2, r3
 8002cb0:	4ba5      	ldr	r3, [pc, #660]	; (8002f48 <UART_SetConfig+0x384>)
 8002cb2:	fba3 2302 	umull	r2, r3, r3, r2
 8002cb6:	095b      	lsrs	r3, r3, #5
 8002cb8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	461d      	mov	r5, r3
 8002cc0:	f04f 0600 	mov.w	r6, #0
 8002cc4:	46a9      	mov	r9, r5
 8002cc6:	46b2      	mov	sl, r6
 8002cc8:	eb19 0309 	adds.w	r3, r9, r9
 8002ccc:	eb4a 040a 	adc.w	r4, sl, sl
 8002cd0:	4699      	mov	r9, r3
 8002cd2:	46a2      	mov	sl, r4
 8002cd4:	eb19 0905 	adds.w	r9, r9, r5
 8002cd8:	eb4a 0a06 	adc.w	sl, sl, r6
 8002cdc:	f04f 0100 	mov.w	r1, #0
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ce8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002cec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002cf0:	4689      	mov	r9, r1
 8002cf2:	4692      	mov	sl, r2
 8002cf4:	eb19 0005 	adds.w	r0, r9, r5
 8002cf8:	eb4a 0106 	adc.w	r1, sl, r6
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	461d      	mov	r5, r3
 8002d02:	f04f 0600 	mov.w	r6, #0
 8002d06:	196b      	adds	r3, r5, r5
 8002d08:	eb46 0406 	adc.w	r4, r6, r6
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	4623      	mov	r3, r4
 8002d10:	f7fd ff3c 	bl	8000b8c <__aeabi_uldivmod>
 8002d14:	4603      	mov	r3, r0
 8002d16:	460c      	mov	r4, r1
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4b8b      	ldr	r3, [pc, #556]	; (8002f48 <UART_SetConfig+0x384>)
 8002d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8002d20:	095b      	lsrs	r3, r3, #5
 8002d22:	2164      	movs	r1, #100	; 0x64
 8002d24:	fb01 f303 	mul.w	r3, r1, r3
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	00db      	lsls	r3, r3, #3
 8002d2c:	3332      	adds	r3, #50	; 0x32
 8002d2e:	4a86      	ldr	r2, [pc, #536]	; (8002f48 <UART_SetConfig+0x384>)
 8002d30:	fba2 2303 	umull	r2, r3, r2, r3
 8002d34:	095b      	lsrs	r3, r3, #5
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d3c:	4498      	add	r8, r3
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	461d      	mov	r5, r3
 8002d42:	f04f 0600 	mov.w	r6, #0
 8002d46:	46a9      	mov	r9, r5
 8002d48:	46b2      	mov	sl, r6
 8002d4a:	eb19 0309 	adds.w	r3, r9, r9
 8002d4e:	eb4a 040a 	adc.w	r4, sl, sl
 8002d52:	4699      	mov	r9, r3
 8002d54:	46a2      	mov	sl, r4
 8002d56:	eb19 0905 	adds.w	r9, r9, r5
 8002d5a:	eb4a 0a06 	adc.w	sl, sl, r6
 8002d5e:	f04f 0100 	mov.w	r1, #0
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002d6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002d72:	4689      	mov	r9, r1
 8002d74:	4692      	mov	sl, r2
 8002d76:	eb19 0005 	adds.w	r0, r9, r5
 8002d7a:	eb4a 0106 	adc.w	r1, sl, r6
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	461d      	mov	r5, r3
 8002d84:	f04f 0600 	mov.w	r6, #0
 8002d88:	196b      	adds	r3, r5, r5
 8002d8a:	eb46 0406 	adc.w	r4, r6, r6
 8002d8e:	461a      	mov	r2, r3
 8002d90:	4623      	mov	r3, r4
 8002d92:	f7fd fefb 	bl	8000b8c <__aeabi_uldivmod>
 8002d96:	4603      	mov	r3, r0
 8002d98:	460c      	mov	r4, r1
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	4b6a      	ldr	r3, [pc, #424]	; (8002f48 <UART_SetConfig+0x384>)
 8002d9e:	fba3 1302 	umull	r1, r3, r3, r2
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	2164      	movs	r1, #100	; 0x64
 8002da6:	fb01 f303 	mul.w	r3, r1, r3
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	00db      	lsls	r3, r3, #3
 8002dae:	3332      	adds	r3, #50	; 0x32
 8002db0:	4a65      	ldr	r2, [pc, #404]	; (8002f48 <UART_SetConfig+0x384>)
 8002db2:	fba2 2303 	umull	r2, r3, r2, r3
 8002db6:	095b      	lsrs	r3, r3, #5
 8002db8:	f003 0207 	and.w	r2, r3, #7
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4442      	add	r2, r8
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	e26f      	b.n	80032a6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002dc6:	f7ff fe87 	bl	8002ad8 <HAL_RCC_GetPCLK1Freq>
 8002dca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	461d      	mov	r5, r3
 8002dd0:	f04f 0600 	mov.w	r6, #0
 8002dd4:	46a8      	mov	r8, r5
 8002dd6:	46b1      	mov	r9, r6
 8002dd8:	eb18 0308 	adds.w	r3, r8, r8
 8002ddc:	eb49 0409 	adc.w	r4, r9, r9
 8002de0:	4698      	mov	r8, r3
 8002de2:	46a1      	mov	r9, r4
 8002de4:	eb18 0805 	adds.w	r8, r8, r5
 8002de8:	eb49 0906 	adc.w	r9, r9, r6
 8002dec:	f04f 0100 	mov.w	r1, #0
 8002df0:	f04f 0200 	mov.w	r2, #0
 8002df4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002df8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002dfc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002e00:	4688      	mov	r8, r1
 8002e02:	4691      	mov	r9, r2
 8002e04:	eb18 0005 	adds.w	r0, r8, r5
 8002e08:	eb49 0106 	adc.w	r1, r9, r6
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	461d      	mov	r5, r3
 8002e12:	f04f 0600 	mov.w	r6, #0
 8002e16:	196b      	adds	r3, r5, r5
 8002e18:	eb46 0406 	adc.w	r4, r6, r6
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4623      	mov	r3, r4
 8002e20:	f7fd feb4 	bl	8000b8c <__aeabi_uldivmod>
 8002e24:	4603      	mov	r3, r0
 8002e26:	460c      	mov	r4, r1
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4b47      	ldr	r3, [pc, #284]	; (8002f48 <UART_SetConfig+0x384>)
 8002e2c:	fba3 2302 	umull	r2, r3, r3, r2
 8002e30:	095b      	lsrs	r3, r3, #5
 8002e32:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	461d      	mov	r5, r3
 8002e3a:	f04f 0600 	mov.w	r6, #0
 8002e3e:	46a9      	mov	r9, r5
 8002e40:	46b2      	mov	sl, r6
 8002e42:	eb19 0309 	adds.w	r3, r9, r9
 8002e46:	eb4a 040a 	adc.w	r4, sl, sl
 8002e4a:	4699      	mov	r9, r3
 8002e4c:	46a2      	mov	sl, r4
 8002e4e:	eb19 0905 	adds.w	r9, r9, r5
 8002e52:	eb4a 0a06 	adc.w	sl, sl, r6
 8002e56:	f04f 0100 	mov.w	r1, #0
 8002e5a:	f04f 0200 	mov.w	r2, #0
 8002e5e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e62:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e66:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e6a:	4689      	mov	r9, r1
 8002e6c:	4692      	mov	sl, r2
 8002e6e:	eb19 0005 	adds.w	r0, r9, r5
 8002e72:	eb4a 0106 	adc.w	r1, sl, r6
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	461d      	mov	r5, r3
 8002e7c:	f04f 0600 	mov.w	r6, #0
 8002e80:	196b      	adds	r3, r5, r5
 8002e82:	eb46 0406 	adc.w	r4, r6, r6
 8002e86:	461a      	mov	r2, r3
 8002e88:	4623      	mov	r3, r4
 8002e8a:	f7fd fe7f 	bl	8000b8c <__aeabi_uldivmod>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	460c      	mov	r4, r1
 8002e92:	461a      	mov	r2, r3
 8002e94:	4b2c      	ldr	r3, [pc, #176]	; (8002f48 <UART_SetConfig+0x384>)
 8002e96:	fba3 1302 	umull	r1, r3, r3, r2
 8002e9a:	095b      	lsrs	r3, r3, #5
 8002e9c:	2164      	movs	r1, #100	; 0x64
 8002e9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	00db      	lsls	r3, r3, #3
 8002ea6:	3332      	adds	r3, #50	; 0x32
 8002ea8:	4a27      	ldr	r2, [pc, #156]	; (8002f48 <UART_SetConfig+0x384>)
 8002eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8002eae:	095b      	lsrs	r3, r3, #5
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002eb6:	4498      	add	r8, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	461d      	mov	r5, r3
 8002ebc:	f04f 0600 	mov.w	r6, #0
 8002ec0:	46a9      	mov	r9, r5
 8002ec2:	46b2      	mov	sl, r6
 8002ec4:	eb19 0309 	adds.w	r3, r9, r9
 8002ec8:	eb4a 040a 	adc.w	r4, sl, sl
 8002ecc:	4699      	mov	r9, r3
 8002ece:	46a2      	mov	sl, r4
 8002ed0:	eb19 0905 	adds.w	r9, r9, r5
 8002ed4:	eb4a 0a06 	adc.w	sl, sl, r6
 8002ed8:	f04f 0100 	mov.w	r1, #0
 8002edc:	f04f 0200 	mov.w	r2, #0
 8002ee0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ee4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ee8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002eec:	4689      	mov	r9, r1
 8002eee:	4692      	mov	sl, r2
 8002ef0:	eb19 0005 	adds.w	r0, r9, r5
 8002ef4:	eb4a 0106 	adc.w	r1, sl, r6
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	461d      	mov	r5, r3
 8002efe:	f04f 0600 	mov.w	r6, #0
 8002f02:	196b      	adds	r3, r5, r5
 8002f04:	eb46 0406 	adc.w	r4, r6, r6
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4623      	mov	r3, r4
 8002f0c:	f7fd fe3e 	bl	8000b8c <__aeabi_uldivmod>
 8002f10:	4603      	mov	r3, r0
 8002f12:	460c      	mov	r4, r1
 8002f14:	461a      	mov	r2, r3
 8002f16:	4b0c      	ldr	r3, [pc, #48]	; (8002f48 <UART_SetConfig+0x384>)
 8002f18:	fba3 1302 	umull	r1, r3, r3, r2
 8002f1c:	095b      	lsrs	r3, r3, #5
 8002f1e:	2164      	movs	r1, #100	; 0x64
 8002f20:	fb01 f303 	mul.w	r3, r1, r3
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	00db      	lsls	r3, r3, #3
 8002f28:	3332      	adds	r3, #50	; 0x32
 8002f2a:	4a07      	ldr	r2, [pc, #28]	; (8002f48 <UART_SetConfig+0x384>)
 8002f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f30:	095b      	lsrs	r3, r3, #5
 8002f32:	f003 0207 	and.w	r2, r3, #7
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4442      	add	r2, r8
 8002f3c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002f3e:	e1b2      	b.n	80032a6 <UART_SetConfig+0x6e2>
 8002f40:	40011000 	.word	0x40011000
 8002f44:	40011400 	.word	0x40011400
 8002f48:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4ad7      	ldr	r2, [pc, #860]	; (80032b0 <UART_SetConfig+0x6ec>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d005      	beq.n	8002f62 <UART_SetConfig+0x39e>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4ad6      	ldr	r2, [pc, #856]	; (80032b4 <UART_SetConfig+0x6f0>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	f040 80d1 	bne.w	8003104 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f62:	f7ff fdcd 	bl	8002b00 <HAL_RCC_GetPCLK2Freq>
 8002f66:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	469a      	mov	sl, r3
 8002f6c:	f04f 0b00 	mov.w	fp, #0
 8002f70:	46d0      	mov	r8, sl
 8002f72:	46d9      	mov	r9, fp
 8002f74:	eb18 0308 	adds.w	r3, r8, r8
 8002f78:	eb49 0409 	adc.w	r4, r9, r9
 8002f7c:	4698      	mov	r8, r3
 8002f7e:	46a1      	mov	r9, r4
 8002f80:	eb18 080a 	adds.w	r8, r8, sl
 8002f84:	eb49 090b 	adc.w	r9, r9, fp
 8002f88:	f04f 0100 	mov.w	r1, #0
 8002f8c:	f04f 0200 	mov.w	r2, #0
 8002f90:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002f94:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002f98:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002f9c:	4688      	mov	r8, r1
 8002f9e:	4691      	mov	r9, r2
 8002fa0:	eb1a 0508 	adds.w	r5, sl, r8
 8002fa4:	eb4b 0609 	adc.w	r6, fp, r9
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	4619      	mov	r1, r3
 8002fae:	f04f 0200 	mov.w	r2, #0
 8002fb2:	f04f 0300 	mov.w	r3, #0
 8002fb6:	f04f 0400 	mov.w	r4, #0
 8002fba:	0094      	lsls	r4, r2, #2
 8002fbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002fc0:	008b      	lsls	r3, r1, #2
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	4623      	mov	r3, r4
 8002fc6:	4628      	mov	r0, r5
 8002fc8:	4631      	mov	r1, r6
 8002fca:	f7fd fddf 	bl	8000b8c <__aeabi_uldivmod>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	460c      	mov	r4, r1
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	4bb8      	ldr	r3, [pc, #736]	; (80032b8 <UART_SetConfig+0x6f4>)
 8002fd6:	fba3 2302 	umull	r2, r3, r3, r2
 8002fda:	095b      	lsrs	r3, r3, #5
 8002fdc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	469b      	mov	fp, r3
 8002fe4:	f04f 0c00 	mov.w	ip, #0
 8002fe8:	46d9      	mov	r9, fp
 8002fea:	46e2      	mov	sl, ip
 8002fec:	eb19 0309 	adds.w	r3, r9, r9
 8002ff0:	eb4a 040a 	adc.w	r4, sl, sl
 8002ff4:	4699      	mov	r9, r3
 8002ff6:	46a2      	mov	sl, r4
 8002ff8:	eb19 090b 	adds.w	r9, r9, fp
 8002ffc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003000:	f04f 0100 	mov.w	r1, #0
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800300c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003010:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003014:	4689      	mov	r9, r1
 8003016:	4692      	mov	sl, r2
 8003018:	eb1b 0509 	adds.w	r5, fp, r9
 800301c:	eb4c 060a 	adc.w	r6, ip, sl
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	4619      	mov	r1, r3
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	f04f 0300 	mov.w	r3, #0
 800302e:	f04f 0400 	mov.w	r4, #0
 8003032:	0094      	lsls	r4, r2, #2
 8003034:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003038:	008b      	lsls	r3, r1, #2
 800303a:	461a      	mov	r2, r3
 800303c:	4623      	mov	r3, r4
 800303e:	4628      	mov	r0, r5
 8003040:	4631      	mov	r1, r6
 8003042:	f7fd fda3 	bl	8000b8c <__aeabi_uldivmod>
 8003046:	4603      	mov	r3, r0
 8003048:	460c      	mov	r4, r1
 800304a:	461a      	mov	r2, r3
 800304c:	4b9a      	ldr	r3, [pc, #616]	; (80032b8 <UART_SetConfig+0x6f4>)
 800304e:	fba3 1302 	umull	r1, r3, r3, r2
 8003052:	095b      	lsrs	r3, r3, #5
 8003054:	2164      	movs	r1, #100	; 0x64
 8003056:	fb01 f303 	mul.w	r3, r1, r3
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	011b      	lsls	r3, r3, #4
 800305e:	3332      	adds	r3, #50	; 0x32
 8003060:	4a95      	ldr	r2, [pc, #596]	; (80032b8 <UART_SetConfig+0x6f4>)
 8003062:	fba2 2303 	umull	r2, r3, r2, r3
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800306c:	4498      	add	r8, r3
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	469b      	mov	fp, r3
 8003072:	f04f 0c00 	mov.w	ip, #0
 8003076:	46d9      	mov	r9, fp
 8003078:	46e2      	mov	sl, ip
 800307a:	eb19 0309 	adds.w	r3, r9, r9
 800307e:	eb4a 040a 	adc.w	r4, sl, sl
 8003082:	4699      	mov	r9, r3
 8003084:	46a2      	mov	sl, r4
 8003086:	eb19 090b 	adds.w	r9, r9, fp
 800308a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800308e:	f04f 0100 	mov.w	r1, #0
 8003092:	f04f 0200 	mov.w	r2, #0
 8003096:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800309a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800309e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80030a2:	4689      	mov	r9, r1
 80030a4:	4692      	mov	sl, r2
 80030a6:	eb1b 0509 	adds.w	r5, fp, r9
 80030aa:	eb4c 060a 	adc.w	r6, ip, sl
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	4619      	mov	r1, r3
 80030b4:	f04f 0200 	mov.w	r2, #0
 80030b8:	f04f 0300 	mov.w	r3, #0
 80030bc:	f04f 0400 	mov.w	r4, #0
 80030c0:	0094      	lsls	r4, r2, #2
 80030c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80030c6:	008b      	lsls	r3, r1, #2
 80030c8:	461a      	mov	r2, r3
 80030ca:	4623      	mov	r3, r4
 80030cc:	4628      	mov	r0, r5
 80030ce:	4631      	mov	r1, r6
 80030d0:	f7fd fd5c 	bl	8000b8c <__aeabi_uldivmod>
 80030d4:	4603      	mov	r3, r0
 80030d6:	460c      	mov	r4, r1
 80030d8:	461a      	mov	r2, r3
 80030da:	4b77      	ldr	r3, [pc, #476]	; (80032b8 <UART_SetConfig+0x6f4>)
 80030dc:	fba3 1302 	umull	r1, r3, r3, r2
 80030e0:	095b      	lsrs	r3, r3, #5
 80030e2:	2164      	movs	r1, #100	; 0x64
 80030e4:	fb01 f303 	mul.w	r3, r1, r3
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	011b      	lsls	r3, r3, #4
 80030ec:	3332      	adds	r3, #50	; 0x32
 80030ee:	4a72      	ldr	r2, [pc, #456]	; (80032b8 <UART_SetConfig+0x6f4>)
 80030f0:	fba2 2303 	umull	r2, r3, r2, r3
 80030f4:	095b      	lsrs	r3, r3, #5
 80030f6:	f003 020f 	and.w	r2, r3, #15
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4442      	add	r2, r8
 8003100:	609a      	str	r2, [r3, #8]
 8003102:	e0d0      	b.n	80032a6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003104:	f7ff fce8 	bl	8002ad8 <HAL_RCC_GetPCLK1Freq>
 8003108:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	469a      	mov	sl, r3
 800310e:	f04f 0b00 	mov.w	fp, #0
 8003112:	46d0      	mov	r8, sl
 8003114:	46d9      	mov	r9, fp
 8003116:	eb18 0308 	adds.w	r3, r8, r8
 800311a:	eb49 0409 	adc.w	r4, r9, r9
 800311e:	4698      	mov	r8, r3
 8003120:	46a1      	mov	r9, r4
 8003122:	eb18 080a 	adds.w	r8, r8, sl
 8003126:	eb49 090b 	adc.w	r9, r9, fp
 800312a:	f04f 0100 	mov.w	r1, #0
 800312e:	f04f 0200 	mov.w	r2, #0
 8003132:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003136:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800313a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800313e:	4688      	mov	r8, r1
 8003140:	4691      	mov	r9, r2
 8003142:	eb1a 0508 	adds.w	r5, sl, r8
 8003146:	eb4b 0609 	adc.w	r6, fp, r9
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	4619      	mov	r1, r3
 8003150:	f04f 0200 	mov.w	r2, #0
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	f04f 0400 	mov.w	r4, #0
 800315c:	0094      	lsls	r4, r2, #2
 800315e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003162:	008b      	lsls	r3, r1, #2
 8003164:	461a      	mov	r2, r3
 8003166:	4623      	mov	r3, r4
 8003168:	4628      	mov	r0, r5
 800316a:	4631      	mov	r1, r6
 800316c:	f7fd fd0e 	bl	8000b8c <__aeabi_uldivmod>
 8003170:	4603      	mov	r3, r0
 8003172:	460c      	mov	r4, r1
 8003174:	461a      	mov	r2, r3
 8003176:	4b50      	ldr	r3, [pc, #320]	; (80032b8 <UART_SetConfig+0x6f4>)
 8003178:	fba3 2302 	umull	r2, r3, r3, r2
 800317c:	095b      	lsrs	r3, r3, #5
 800317e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	469b      	mov	fp, r3
 8003186:	f04f 0c00 	mov.w	ip, #0
 800318a:	46d9      	mov	r9, fp
 800318c:	46e2      	mov	sl, ip
 800318e:	eb19 0309 	adds.w	r3, r9, r9
 8003192:	eb4a 040a 	adc.w	r4, sl, sl
 8003196:	4699      	mov	r9, r3
 8003198:	46a2      	mov	sl, r4
 800319a:	eb19 090b 	adds.w	r9, r9, fp
 800319e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80031a2:	f04f 0100 	mov.w	r1, #0
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80031b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80031b6:	4689      	mov	r9, r1
 80031b8:	4692      	mov	sl, r2
 80031ba:	eb1b 0509 	adds.w	r5, fp, r9
 80031be:	eb4c 060a 	adc.w	r6, ip, sl
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	4619      	mov	r1, r3
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	f04f 0400 	mov.w	r4, #0
 80031d4:	0094      	lsls	r4, r2, #2
 80031d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80031da:	008b      	lsls	r3, r1, #2
 80031dc:	461a      	mov	r2, r3
 80031de:	4623      	mov	r3, r4
 80031e0:	4628      	mov	r0, r5
 80031e2:	4631      	mov	r1, r6
 80031e4:	f7fd fcd2 	bl	8000b8c <__aeabi_uldivmod>
 80031e8:	4603      	mov	r3, r0
 80031ea:	460c      	mov	r4, r1
 80031ec:	461a      	mov	r2, r3
 80031ee:	4b32      	ldr	r3, [pc, #200]	; (80032b8 <UART_SetConfig+0x6f4>)
 80031f0:	fba3 1302 	umull	r1, r3, r3, r2
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	2164      	movs	r1, #100	; 0x64
 80031f8:	fb01 f303 	mul.w	r3, r1, r3
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	3332      	adds	r3, #50	; 0x32
 8003202:	4a2d      	ldr	r2, [pc, #180]	; (80032b8 <UART_SetConfig+0x6f4>)
 8003204:	fba2 2303 	umull	r2, r3, r2, r3
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800320e:	4498      	add	r8, r3
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	469b      	mov	fp, r3
 8003214:	f04f 0c00 	mov.w	ip, #0
 8003218:	46d9      	mov	r9, fp
 800321a:	46e2      	mov	sl, ip
 800321c:	eb19 0309 	adds.w	r3, r9, r9
 8003220:	eb4a 040a 	adc.w	r4, sl, sl
 8003224:	4699      	mov	r9, r3
 8003226:	46a2      	mov	sl, r4
 8003228:	eb19 090b 	adds.w	r9, r9, fp
 800322c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003230:	f04f 0100 	mov.w	r1, #0
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800323c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003240:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003244:	4689      	mov	r9, r1
 8003246:	4692      	mov	sl, r2
 8003248:	eb1b 0509 	adds.w	r5, fp, r9
 800324c:	eb4c 060a 	adc.w	r6, ip, sl
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	4619      	mov	r1, r3
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	f04f 0400 	mov.w	r4, #0
 8003262:	0094      	lsls	r4, r2, #2
 8003264:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003268:	008b      	lsls	r3, r1, #2
 800326a:	461a      	mov	r2, r3
 800326c:	4623      	mov	r3, r4
 800326e:	4628      	mov	r0, r5
 8003270:	4631      	mov	r1, r6
 8003272:	f7fd fc8b 	bl	8000b8c <__aeabi_uldivmod>
 8003276:	4603      	mov	r3, r0
 8003278:	460c      	mov	r4, r1
 800327a:	461a      	mov	r2, r3
 800327c:	4b0e      	ldr	r3, [pc, #56]	; (80032b8 <UART_SetConfig+0x6f4>)
 800327e:	fba3 1302 	umull	r1, r3, r3, r2
 8003282:	095b      	lsrs	r3, r3, #5
 8003284:	2164      	movs	r1, #100	; 0x64
 8003286:	fb01 f303 	mul.w	r3, r1, r3
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	3332      	adds	r3, #50	; 0x32
 8003290:	4a09      	ldr	r2, [pc, #36]	; (80032b8 <UART_SetConfig+0x6f4>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	f003 020f 	and.w	r2, r3, #15
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4442      	add	r2, r8
 80032a2:	609a      	str	r2, [r3, #8]
}
 80032a4:	e7ff      	b.n	80032a6 <UART_SetConfig+0x6e2>
 80032a6:	bf00      	nop
 80032a8:	3714      	adds	r7, #20
 80032aa:	46bd      	mov	sp, r7
 80032ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032b0:	40011000 	.word	0x40011000
 80032b4:	40011400 	.word	0x40011400
 80032b8:	51eb851f 	.word	0x51eb851f

080032bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80032bc:	b084      	sub	sp, #16
 80032be:	b580      	push	{r7, lr}
 80032c0:	b084      	sub	sp, #16
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
 80032c6:	f107 001c 	add.w	r0, r7, #28
 80032ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80032ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d122      	bne.n	800331a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80032e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80032fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d105      	bne.n	800330e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f001 f872 	bl	80043f8 <USB_CoreReset>
 8003314:	4603      	mov	r3, r0
 8003316:	73fb      	strb	r3, [r7, #15]
 8003318:	e01a      	b.n	8003350 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f001 f866 	bl	80043f8 <USB_CoreReset>
 800332c:	4603      	mov	r3, r0
 800332e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003330:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003332:	2b00      	cmp	r3, #0
 8003334:	d106      	bne.n	8003344 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	639a      	str	r2, [r3, #56]	; 0x38
 8003342:	e005      	b.n	8003350 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003348:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003352:	2b01      	cmp	r3, #1
 8003354:	d10b      	bne.n	800336e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f043 0206 	orr.w	r2, r3, #6
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f043 0220 	orr.w	r2, r3, #32
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800336e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003370:	4618      	mov	r0, r3
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800337a:	b004      	add	sp, #16
 800337c:	4770      	bx	lr

0800337e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f043 0201 	orr.w	r2, r3, #1
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003392:	2300      	movs	r3, #0
}
 8003394:	4618      	mov	r0, r3
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f023 0201 	bic.w	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b082      	sub	sp, #8
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
 80033ca:	460b      	mov	r3, r1
 80033cc:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80033da:	78fb      	ldrb	r3, [r7, #3]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d106      	bne.n	80033ee <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	60da      	str	r2, [r3, #12]
 80033ec:	e00b      	b.n	8003406 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80033ee:	78fb      	ldrb	r3, [r7, #3]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d106      	bne.n	8003402 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	60da      	str	r2, [r3, #12]
 8003400:	e001      	b.n	8003406 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e003      	b.n	800340e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8003406:	2032      	movs	r0, #50	; 0x32
 8003408:	f7fe f940 	bl	800168c <HAL_Delay>

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003418:	b084      	sub	sp, #16
 800341a:	b580      	push	{r7, lr}
 800341c:	b086      	sub	sp, #24
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
 8003422:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003426:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800342a:	2300      	movs	r3, #0
 800342c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003432:	2300      	movs	r3, #0
 8003434:	613b      	str	r3, [r7, #16]
 8003436:	e009      	b.n	800344c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	3340      	adds	r3, #64	; 0x40
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4413      	add	r3, r2
 8003442:	2200      	movs	r2, #0
 8003444:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	3301      	adds	r3, #1
 800344a:	613b      	str	r3, [r7, #16]
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	2b0e      	cmp	r3, #14
 8003450:	d9f2      	bls.n	8003438 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003452:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003454:	2b00      	cmp	r3, #0
 8003456:	d11c      	bne.n	8003492 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003466:	f043 0302 	orr.w	r3, r3, #2
 800346a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003470:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003488:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	639a      	str	r2, [r3, #56]	; 0x38
 8003490:	e00b      	b.n	80034aa <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003496:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80034b0:	461a      	mov	r2, r3
 80034b2:	2300      	movs	r3, #0
 80034b4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034bc:	4619      	mov	r1, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034c4:	461a      	mov	r2, r3
 80034c6:	680b      	ldr	r3, [r1, #0]
 80034c8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80034ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d10c      	bne.n	80034ea <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80034d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d104      	bne.n	80034e0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80034d6:	2100      	movs	r1, #0
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f949 	bl	8003770 <USB_SetDevSpeed>
 80034de:	e008      	b.n	80034f2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80034e0:	2101      	movs	r1, #1
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f944 	bl	8003770 <USB_SetDevSpeed>
 80034e8:	e003      	b.n	80034f2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80034ea:	2103      	movs	r1, #3
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f93f 	bl	8003770 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80034f2:	2110      	movs	r1, #16
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f8f3 	bl	80036e0 <USB_FlushTxFifo>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 f911 	bl	800372c <USB_FlushRxFifo>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800351a:	461a      	mov	r2, r3
 800351c:	2300      	movs	r3, #0
 800351e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003526:	461a      	mov	r2, r3
 8003528:	2300      	movs	r3, #0
 800352a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003532:	461a      	mov	r2, r3
 8003534:	2300      	movs	r3, #0
 8003536:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003538:	2300      	movs	r3, #0
 800353a:	613b      	str	r3, [r7, #16]
 800353c:	e043      	b.n	80035c6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	015a      	lsls	r2, r3, #5
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	4413      	add	r3, r2
 8003546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003550:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003554:	d118      	bne.n	8003588 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10a      	bne.n	8003572 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	015a      	lsls	r2, r3, #5
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4413      	add	r3, r2
 8003564:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003568:	461a      	mov	r2, r3
 800356a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800356e:	6013      	str	r3, [r2, #0]
 8003570:	e013      	b.n	800359a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	015a      	lsls	r2, r3, #5
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	4413      	add	r3, r2
 800357a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800357e:	461a      	mov	r2, r3
 8003580:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	e008      	b.n	800359a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	015a      	lsls	r2, r3, #5
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4413      	add	r3, r2
 8003590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003594:	461a      	mov	r2, r3
 8003596:	2300      	movs	r3, #0
 8003598:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	015a      	lsls	r2, r3, #5
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	4413      	add	r3, r2
 80035a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035a6:	461a      	mov	r2, r3
 80035a8:	2300      	movs	r3, #0
 80035aa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	015a      	lsls	r2, r3, #5
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4413      	add	r3, r2
 80035b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035b8:	461a      	mov	r2, r3
 80035ba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80035be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	3301      	adds	r3, #1
 80035c4:	613b      	str	r3, [r7, #16]
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d3b7      	bcc.n	800353e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80035ce:	2300      	movs	r3, #0
 80035d0:	613b      	str	r3, [r7, #16]
 80035d2:	e043      	b.n	800365c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	015a      	lsls	r2, r3, #5
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4413      	add	r3, r2
 80035dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80035e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035ea:	d118      	bne.n	800361e <USB_DevInit+0x206>
    {
      if (i == 0U)
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10a      	bne.n	8003608 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	015a      	lsls	r2, r3, #5
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	4413      	add	r3, r2
 80035fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035fe:	461a      	mov	r2, r3
 8003600:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003604:	6013      	str	r3, [r2, #0]
 8003606:	e013      	b.n	8003630 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	015a      	lsls	r2, r3, #5
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4413      	add	r3, r2
 8003610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003614:	461a      	mov	r2, r3
 8003616:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800361a:	6013      	str	r3, [r2, #0]
 800361c:	e008      	b.n	8003630 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	015a      	lsls	r2, r3, #5
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4413      	add	r3, r2
 8003626:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800362a:	461a      	mov	r2, r3
 800362c:	2300      	movs	r3, #0
 800362e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	015a      	lsls	r2, r3, #5
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	4413      	add	r3, r2
 8003638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800363c:	461a      	mov	r2, r3
 800363e:	2300      	movs	r3, #0
 8003640:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	015a      	lsls	r2, r3, #5
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	4413      	add	r3, r2
 800364a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800364e:	461a      	mov	r2, r3
 8003650:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003654:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	3301      	adds	r3, #1
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	429a      	cmp	r2, r3
 8003662:	d3b7      	bcc.n	80035d4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	68fa      	ldr	r2, [r7, #12]
 800366e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003672:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003676:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003684:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003688:	2b00      	cmp	r3, #0
 800368a:	d105      	bne.n	8003698 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	f043 0210 	orr.w	r2, r3, #16
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	699a      	ldr	r2, [r3, #24]
 800369c:	4b0f      	ldr	r3, [pc, #60]	; (80036dc <USB_DevInit+0x2c4>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80036a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d005      	beq.n	80036b6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	f043 0208 	orr.w	r2, r3, #8
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80036b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d107      	bne.n	80036cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80036c4:	f043 0304 	orr.w	r3, r3, #4
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80036cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80036d8:	b004      	add	sp, #16
 80036da:	4770      	bx	lr
 80036dc:	803c3800 	.word	0x803c3800

080036e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	019b      	lsls	r3, r3, #6
 80036f2:	f043 0220 	orr.w	r2, r3, #32
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	3301      	adds	r3, #1
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	4a09      	ldr	r2, [pc, #36]	; (8003728 <USB_FlushTxFifo+0x48>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d901      	bls.n	800370c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e006      	b.n	800371a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	f003 0320 	and.w	r3, r3, #32
 8003714:	2b20      	cmp	r3, #32
 8003716:	d0f0      	beq.n	80036fa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3714      	adds	r7, #20
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	00030d40 	.word	0x00030d40

0800372c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2210      	movs	r2, #16
 800373c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	3301      	adds	r3, #1
 8003742:	60fb      	str	r3, [r7, #12]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4a09      	ldr	r2, [pc, #36]	; (800376c <USB_FlushRxFifo+0x40>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d901      	bls.n	8003750 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e006      	b.n	800375e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f003 0310 	and.w	r3, r3, #16
 8003758:	2b10      	cmp	r3, #16
 800375a:	d0f0      	beq.n	800373e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	00030d40 	.word	0x00030d40

08003770 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	460b      	mov	r3, r1
 800377a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	78fb      	ldrb	r3, [r7, #3]
 800378a:	68f9      	ldr	r1, [r7, #12]
 800378c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003790:	4313      	orrs	r3, r2
 8003792:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80037a2:	b480      	push	{r7}
 80037a4:	b085      	sub	sp, #20
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
 80037aa:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	785b      	ldrb	r3, [r3, #1]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d13a      	bne.n	8003834 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037c4:	69da      	ldr	r2, [r3, #28]
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	2101      	movs	r1, #1
 80037d0:	fa01 f303 	lsl.w	r3, r1, r3
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	68f9      	ldr	r1, [r7, #12]
 80037d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80037dc:	4313      	orrs	r3, r2
 80037de:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	015a      	lsls	r2, r3, #5
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	4413      	add	r3, r2
 80037e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d155      	bne.n	80038a2 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	015a      	lsls	r2, r3, #5
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	4413      	add	r3, r2
 80037fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	78db      	ldrb	r3, [r3, #3]
 8003810:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003812:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	059b      	lsls	r3, r3, #22
 8003818:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800381a:	4313      	orrs	r3, r2
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	0151      	lsls	r1, r2, #5
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	440a      	add	r2, r1
 8003824:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800382c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	e036      	b.n	80038a2 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800383a:	69da      	ldr	r2, [r3, #28]
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	f003 030f 	and.w	r3, r3, #15
 8003844:	2101      	movs	r1, #1
 8003846:	fa01 f303 	lsl.w	r3, r1, r3
 800384a:	041b      	lsls	r3, r3, #16
 800384c:	68f9      	ldr	r1, [r7, #12]
 800384e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003852:	4313      	orrs	r3, r2
 8003854:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	015a      	lsls	r2, r3, #5
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4413      	add	r3, r2
 800385e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d11a      	bne.n	80038a2 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	015a      	lsls	r2, r3, #5
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4413      	add	r3, r2
 8003874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	78db      	ldrb	r3, [r3, #3]
 8003886:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003888:	430b      	orrs	r3, r1
 800388a:	4313      	orrs	r3, r2
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	0151      	lsls	r1, r2, #5
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	440a      	add	r2, r1
 8003894:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800389c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038a0:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3714      	adds	r7, #20
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	785b      	ldrb	r3, [r3, #1]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d161      	bne.n	8003990 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	015a      	lsls	r2, r3, #5
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4413      	add	r3, r2
 80038d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80038de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80038e2:	d11f      	bne.n	8003924 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	015a      	lsls	r2, r3, #5
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	4413      	add	r3, r2
 80038ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	0151      	lsls	r1, r2, #5
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	440a      	add	r2, r1
 80038fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80038fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003902:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	015a      	lsls	r2, r3, #5
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4413      	add	r3, r2
 800390c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	0151      	lsls	r1, r2, #5
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	440a      	add	r2, r1
 800391a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800391e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003922:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800392a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	f003 030f 	and.w	r3, r3, #15
 8003934:	2101      	movs	r1, #1
 8003936:	fa01 f303 	lsl.w	r3, r1, r3
 800393a:	b29b      	uxth	r3, r3
 800393c:	43db      	mvns	r3, r3
 800393e:	68f9      	ldr	r1, [r7, #12]
 8003940:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003944:	4013      	ands	r3, r2
 8003946:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800394e:	69da      	ldr	r2, [r3, #28]
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	f003 030f 	and.w	r3, r3, #15
 8003958:	2101      	movs	r1, #1
 800395a:	fa01 f303 	lsl.w	r3, r1, r3
 800395e:	b29b      	uxth	r3, r3
 8003960:	43db      	mvns	r3, r3
 8003962:	68f9      	ldr	r1, [r7, #12]
 8003964:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003968:	4013      	ands	r3, r2
 800396a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	015a      	lsls	r2, r3, #5
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4413      	add	r3, r2
 8003974:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	0159      	lsls	r1, r3, #5
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	440b      	add	r3, r1
 8003982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003986:	4619      	mov	r1, r3
 8003988:	4b35      	ldr	r3, [pc, #212]	; (8003a60 <USB_DeactivateEndpoint+0x1b0>)
 800398a:	4013      	ands	r3, r2
 800398c:	600b      	str	r3, [r1, #0]
 800398e:	e060      	b.n	8003a52 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	015a      	lsls	r2, r3, #5
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	4413      	add	r3, r2
 8003998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80039a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80039a6:	d11f      	bne.n	80039e8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	015a      	lsls	r2, r3, #5
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4413      	add	r3, r2
 80039b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	0151      	lsls	r1, r2, #5
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	440a      	add	r2, r1
 80039be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80039c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80039c6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	015a      	lsls	r2, r3, #5
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4413      	add	r3, r2
 80039d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	0151      	lsls	r1, r2, #5
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	440a      	add	r2, r1
 80039de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80039e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80039e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	f003 030f 	and.w	r3, r3, #15
 80039f8:	2101      	movs	r1, #1
 80039fa:	fa01 f303 	lsl.w	r3, r1, r3
 80039fe:	041b      	lsls	r3, r3, #16
 8003a00:	43db      	mvns	r3, r3
 8003a02:	68f9      	ldr	r1, [r7, #12]
 8003a04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a08:	4013      	ands	r3, r2
 8003a0a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a12:	69da      	ldr	r2, [r3, #28]
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	f003 030f 	and.w	r3, r3, #15
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a22:	041b      	lsls	r3, r3, #16
 8003a24:	43db      	mvns	r3, r3
 8003a26:	68f9      	ldr	r1, [r7, #12]
 8003a28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	0159      	lsls	r1, r3, #5
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	440b      	add	r3, r1
 8003a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <USB_DeactivateEndpoint+0x1b4>)
 8003a4e:	4013      	ands	r3, r2
 8003a50:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3714      	adds	r7, #20
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	ec337800 	.word	0xec337800
 8003a64:	eff37800 	.word	0xeff37800

08003a68 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b08a      	sub	sp, #40	; 0x28
 8003a6c:	af02      	add	r7, sp, #8
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	4613      	mov	r3, r2
 8003a74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	785b      	ldrb	r3, [r3, #1]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	f040 815c 	bne.w	8003d42 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d132      	bne.n	8003af8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	015a      	lsls	r2, r3, #5
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	4413      	add	r3, r2
 8003a9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	0151      	lsls	r1, r2, #5
 8003aa4:	69fa      	ldr	r2, [r7, #28]
 8003aa6:	440a      	add	r2, r1
 8003aa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003aac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003ab0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003ab4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	015a      	lsls	r2, r3, #5
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	4413      	add	r3, r2
 8003abe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	0151      	lsls	r1, r2, #5
 8003ac8:	69fa      	ldr	r2, [r7, #28]
 8003aca:	440a      	add	r2, r1
 8003acc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003ad0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003ad4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	015a      	lsls	r2, r3, #5
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	4413      	add	r3, r2
 8003ade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	0151      	lsls	r1, r2, #5
 8003ae8:	69fa      	ldr	r2, [r7, #28]
 8003aea:	440a      	add	r2, r1
 8003aec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003af0:	0cdb      	lsrs	r3, r3, #19
 8003af2:	04db      	lsls	r3, r3, #19
 8003af4:	6113      	str	r3, [r2, #16]
 8003af6:	e074      	b.n	8003be2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	015a      	lsls	r2, r3, #5
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	4413      	add	r3, r2
 8003b00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	69ba      	ldr	r2, [r7, #24]
 8003b08:	0151      	lsls	r1, r2, #5
 8003b0a:	69fa      	ldr	r2, [r7, #28]
 8003b0c:	440a      	add	r2, r1
 8003b0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003b12:	0cdb      	lsrs	r3, r3, #19
 8003b14:	04db      	lsls	r3, r3, #19
 8003b16:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	015a      	lsls	r2, r3, #5
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	4413      	add	r3, r2
 8003b20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	0151      	lsls	r1, r2, #5
 8003b2a:	69fa      	ldr	r2, [r7, #28]
 8003b2c:	440a      	add	r2, r1
 8003b2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003b32:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003b36:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003b3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	015a      	lsls	r2, r3, #5
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	4413      	add	r3, r2
 8003b44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b48:	691a      	ldr	r2, [r3, #16]
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	6959      	ldr	r1, [r3, #20]
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	440b      	add	r3, r1
 8003b54:	1e59      	subs	r1, r3, #1
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b5e:	04d9      	lsls	r1, r3, #19
 8003b60:	4b9d      	ldr	r3, [pc, #628]	; (8003dd8 <USB_EPStartXfer+0x370>)
 8003b62:	400b      	ands	r3, r1
 8003b64:	69b9      	ldr	r1, [r7, #24]
 8003b66:	0148      	lsls	r0, r1, #5
 8003b68:	69f9      	ldr	r1, [r7, #28]
 8003b6a:	4401      	add	r1, r0
 8003b6c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8003b70:	4313      	orrs	r3, r2
 8003b72:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	015a      	lsls	r2, r3, #5
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b80:	691a      	ldr	r2, [r3, #16]
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b8a:	69b9      	ldr	r1, [r7, #24]
 8003b8c:	0148      	lsls	r0, r1, #5
 8003b8e:	69f9      	ldr	r1, [r7, #28]
 8003b90:	4401      	add	r1, r0
 8003b92:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8003b96:	4313      	orrs	r3, r2
 8003b98:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	78db      	ldrb	r3, [r3, #3]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d11f      	bne.n	8003be2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	015a      	lsls	r2, r3, #5
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	4413      	add	r3, r2
 8003baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	0151      	lsls	r1, r2, #5
 8003bb4:	69fa      	ldr	r2, [r7, #28]
 8003bb6:	440a      	add	r2, r1
 8003bb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003bbc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8003bc0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	015a      	lsls	r2, r3, #5
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	4413      	add	r3, r2
 8003bca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	0151      	lsls	r1, r2, #5
 8003bd4:	69fa      	ldr	r2, [r7, #28]
 8003bd6:	440a      	add	r2, r1
 8003bd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003bdc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003be0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8003be2:	79fb      	ldrb	r3, [r7, #7]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d14b      	bne.n	8003c80 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	691b      	ldr	r3, [r3, #16]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d009      	beq.n	8003c04 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	015a      	lsls	r2, r3, #5
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	78db      	ldrb	r3, [r3, #3]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d128      	bne.n	8003c5e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d110      	bne.n	8003c3e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	015a      	lsls	r2, r3, #5
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	4413      	add	r3, r2
 8003c24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	0151      	lsls	r1, r2, #5
 8003c2e:	69fa      	ldr	r2, [r7, #28]
 8003c30:	440a      	add	r2, r1
 8003c32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c36:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003c3a:	6013      	str	r3, [r2, #0]
 8003c3c:	e00f      	b.n	8003c5e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	015a      	lsls	r2, r3, #5
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	4413      	add	r3, r2
 8003c46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	0151      	lsls	r1, r2, #5
 8003c50:	69fa      	ldr	r2, [r7, #28]
 8003c52:	440a      	add	r2, r1
 8003c54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c5c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	015a      	lsls	r2, r3, #5
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	4413      	add	r3, r2
 8003c66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	0151      	lsls	r1, r2, #5
 8003c70:	69fa      	ldr	r2, [r7, #28]
 8003c72:	440a      	add	r2, r1
 8003c74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c78:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	e12f      	b.n	8003ee0 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	015a      	lsls	r2, r3, #5
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	4413      	add	r3, r2
 8003c88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	0151      	lsls	r1, r2, #5
 8003c92:	69fa      	ldr	r2, [r7, #28]
 8003c94:	440a      	add	r2, r1
 8003c96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c9a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003c9e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	78db      	ldrb	r3, [r3, #3]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d015      	beq.n	8003cd4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f000 8117 	beq.w	8003ee0 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	f003 030f 	and.w	r3, r3, #15
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc8:	69f9      	ldr	r1, [r7, #28]
 8003cca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	634b      	str	r3, [r1, #52]	; 0x34
 8003cd2:	e105      	b.n	8003ee0 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d110      	bne.n	8003d06 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	015a      	lsls	r2, r3, #5
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	4413      	add	r3, r2
 8003cec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	0151      	lsls	r1, r2, #5
 8003cf6:	69fa      	ldr	r2, [r7, #28]
 8003cf8:	440a      	add	r2, r1
 8003cfa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003cfe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	e00f      	b.n	8003d26 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	015a      	lsls	r2, r3, #5
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	0151      	lsls	r1, r2, #5
 8003d18:	69fa      	ldr	r2, [r7, #28]
 8003d1a:	440a      	add	r2, r1
 8003d1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d24:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	68d9      	ldr	r1, [r3, #12]
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	781a      	ldrb	r2, [r3, #0]
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	b298      	uxth	r0, r3
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	4603      	mov	r3, r0
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fa2b 	bl	8004196 <USB_WritePacket>
 8003d40:	e0ce      	b.n	8003ee0 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	015a      	lsls	r2, r3, #5
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	4413      	add	r3, r2
 8003d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	0151      	lsls	r1, r2, #5
 8003d54:	69fa      	ldr	r2, [r7, #28]
 8003d56:	440a      	add	r2, r1
 8003d58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003d5c:	0cdb      	lsrs	r3, r3, #19
 8003d5e:	04db      	lsls	r3, r3, #19
 8003d60:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	015a      	lsls	r2, r3, #5
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	4413      	add	r3, r2
 8003d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	0151      	lsls	r1, r2, #5
 8003d74:	69fa      	ldr	r2, [r7, #28]
 8003d76:	440a      	add	r2, r1
 8003d78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003d7c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003d80:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003d84:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d126      	bne.n	8003ddc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	015a      	lsls	r2, r3, #5
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	4413      	add	r3, r2
 8003d96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d9a:	691a      	ldr	r2, [r3, #16]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da4:	69b9      	ldr	r1, [r7, #24]
 8003da6:	0148      	lsls	r0, r1, #5
 8003da8:	69f9      	ldr	r1, [r7, #28]
 8003daa:	4401      	add	r1, r0
 8003dac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8003db0:	4313      	orrs	r3, r2
 8003db2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	015a      	lsls	r2, r3, #5
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	4413      	add	r3, r2
 8003dbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	0151      	lsls	r1, r2, #5
 8003dc6:	69fa      	ldr	r2, [r7, #28]
 8003dc8:	440a      	add	r2, r1
 8003dca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003dce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003dd2:	6113      	str	r3, [r2, #16]
 8003dd4:	e036      	b.n	8003e44 <USB_EPStartXfer+0x3dc>
 8003dd6:	bf00      	nop
 8003dd8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	695a      	ldr	r2, [r3, #20]
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	4413      	add	r3, r2
 8003de6:	1e5a      	subs	r2, r3, #1
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	015a      	lsls	r2, r3, #5
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	4413      	add	r3, r2
 8003dfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dfe:	691a      	ldr	r2, [r3, #16]
 8003e00:	8afb      	ldrh	r3, [r7, #22]
 8003e02:	04d9      	lsls	r1, r3, #19
 8003e04:	4b39      	ldr	r3, [pc, #228]	; (8003eec <USB_EPStartXfer+0x484>)
 8003e06:	400b      	ands	r3, r1
 8003e08:	69b9      	ldr	r1, [r7, #24]
 8003e0a:	0148      	lsls	r0, r1, #5
 8003e0c:	69f9      	ldr	r1, [r7, #28]
 8003e0e:	4401      	add	r1, r0
 8003e10:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8003e14:	4313      	orrs	r3, r2
 8003e16:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	015a      	lsls	r2, r3, #5
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	4413      	add	r3, r2
 8003e20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e24:	691a      	ldr	r2, [r3, #16]
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	8af9      	ldrh	r1, [r7, #22]
 8003e2c:	fb01 f303 	mul.w	r3, r1, r3
 8003e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e34:	69b9      	ldr	r1, [r7, #24]
 8003e36:	0148      	lsls	r0, r1, #5
 8003e38:	69f9      	ldr	r1, [r7, #28]
 8003e3a:	4401      	add	r1, r0
 8003e3c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8003e40:	4313      	orrs	r3, r2
 8003e42:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d10d      	bne.n	8003e66 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d009      	beq.n	8003e66 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	68d9      	ldr	r1, [r3, #12]
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	015a      	lsls	r2, r3, #5
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e62:	460a      	mov	r2, r1
 8003e64:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	78db      	ldrb	r3, [r3, #3]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d128      	bne.n	8003ec0 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d110      	bne.n	8003ea0 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	015a      	lsls	r2, r3, #5
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	4413      	add	r3, r2
 8003e86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	0151      	lsls	r1, r2, #5
 8003e90:	69fa      	ldr	r2, [r7, #28]
 8003e92:	440a      	add	r2, r1
 8003e94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e9c:	6013      	str	r3, [r2, #0]
 8003e9e:	e00f      	b.n	8003ec0 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	015a      	lsls	r2, r3, #5
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	0151      	lsls	r1, r2, #5
 8003eb2:	69fa      	ldr	r2, [r7, #28]
 8003eb4:	440a      	add	r2, r1
 8003eb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ebe:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	015a      	lsls	r2, r3, #5
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	0151      	lsls	r1, r2, #5
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	440a      	add	r2, r1
 8003ed6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003eda:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003ede:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3720      	adds	r7, #32
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	1ff80000 	.word	0x1ff80000

08003ef0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	4613      	mov	r3, r2
 8003efc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	785b      	ldrb	r3, [r3, #1]
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	f040 80cd 	bne.w	80040ac <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d132      	bne.n	8003f80 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	015a      	lsls	r2, r3, #5
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	4413      	add	r3, r2
 8003f22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	0151      	lsls	r1, r2, #5
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	440a      	add	r2, r1
 8003f30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f34:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003f38:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003f3c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	015a      	lsls	r2, r3, #5
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	4413      	add	r3, r2
 8003f46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	0151      	lsls	r1, r2, #5
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	440a      	add	r2, r1
 8003f54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f58:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003f5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	015a      	lsls	r2, r3, #5
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	4413      	add	r3, r2
 8003f66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f6a:	691b      	ldr	r3, [r3, #16]
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	0151      	lsls	r1, r2, #5
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	440a      	add	r2, r1
 8003f74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f78:	0cdb      	lsrs	r3, r3, #19
 8003f7a:	04db      	lsls	r3, r3, #19
 8003f7c:	6113      	str	r3, [r2, #16]
 8003f7e:	e04e      	b.n	800401e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	0151      	lsls	r1, r2, #5
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	440a      	add	r2, r1
 8003f96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f9a:	0cdb      	lsrs	r3, r3, #19
 8003f9c:	04db      	lsls	r3, r3, #19
 8003f9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	015a      	lsls	r2, r3, #5
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	0151      	lsls	r1, r2, #5
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	440a      	add	r2, r1
 8003fb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003fba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003fbe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003fc2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	695a      	ldr	r2, [r3, #20]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d903      	bls.n	8003fd8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	015a      	lsls	r2, r3, #5
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	4413      	add	r3, r2
 8003fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	0151      	lsls	r1, r2, #5
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	440a      	add	r2, r1
 8003fee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003ff2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003ff6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	015a      	lsls	r2, r3, #5
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	4413      	add	r3, r2
 8004000:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004004:	691a      	ldr	r2, [r3, #16]
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800400e:	6939      	ldr	r1, [r7, #16]
 8004010:	0148      	lsls	r0, r1, #5
 8004012:	6979      	ldr	r1, [r7, #20]
 8004014:	4401      	add	r1, r0
 8004016:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800401a:	4313      	orrs	r3, r2
 800401c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800401e:	79fb      	ldrb	r3, [r7, #7]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d11e      	bne.n	8004062 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d009      	beq.n	8004040 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	015a      	lsls	r2, r3, #5
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	4413      	add	r3, r2
 8004034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004038:	461a      	mov	r2, r3
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	015a      	lsls	r2, r3, #5
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	4413      	add	r3, r2
 8004048:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	0151      	lsls	r1, r2, #5
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	440a      	add	r2, r1
 8004056:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800405a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800405e:	6013      	str	r3, [r2, #0]
 8004060:	e092      	b.n	8004188 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	015a      	lsls	r2, r3, #5
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	4413      	add	r3, r2
 800406a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	0151      	lsls	r1, r2, #5
 8004074:	697a      	ldr	r2, [r7, #20]
 8004076:	440a      	add	r2, r1
 8004078:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800407c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004080:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d07e      	beq.n	8004188 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004090:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	f003 030f 	and.w	r3, r3, #15
 800409a:	2101      	movs	r1, #1
 800409c:	fa01 f303 	lsl.w	r3, r1, r3
 80040a0:	6979      	ldr	r1, [r7, #20]
 80040a2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80040a6:	4313      	orrs	r3, r2
 80040a8:	634b      	str	r3, [r1, #52]	; 0x34
 80040aa:	e06d      	b.n	8004188 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	015a      	lsls	r2, r3, #5
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	4413      	add	r3, r2
 80040b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	0151      	lsls	r1, r2, #5
 80040be:	697a      	ldr	r2, [r7, #20]
 80040c0:	440a      	add	r2, r1
 80040c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80040c6:	0cdb      	lsrs	r3, r3, #19
 80040c8:	04db      	lsls	r3, r3, #19
 80040ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	015a      	lsls	r2, r3, #5
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	4413      	add	r3, r2
 80040d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	0151      	lsls	r1, r2, #5
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	440a      	add	r2, r1
 80040e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80040e6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80040ea:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80040ee:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	689a      	ldr	r2, [r3, #8]
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	015a      	lsls	r2, r3, #5
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	4413      	add	r3, r2
 8004108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	0151      	lsls	r1, r2, #5
 8004112:	697a      	ldr	r2, [r7, #20]
 8004114:	440a      	add	r2, r1
 8004116:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800411a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800411e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	015a      	lsls	r2, r3, #5
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	4413      	add	r3, r2
 8004128:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800412c:	691a      	ldr	r2, [r3, #16]
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004136:	6939      	ldr	r1, [r7, #16]
 8004138:	0148      	lsls	r0, r1, #5
 800413a:	6979      	ldr	r1, [r7, #20]
 800413c:	4401      	add	r1, r0
 800413e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004142:	4313      	orrs	r3, r2
 8004144:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d10d      	bne.n	8004168 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d009      	beq.n	8004168 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	68d9      	ldr	r1, [r3, #12]
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	015a      	lsls	r2, r3, #5
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	4413      	add	r3, r2
 8004160:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004164:	460a      	mov	r2, r1
 8004166:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	015a      	lsls	r2, r3, #5
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	4413      	add	r3, r2
 8004170:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	0151      	lsls	r1, r2, #5
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	440a      	add	r2, r1
 800417e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004182:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004186:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	371c      	adds	r7, #28
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004196:	b480      	push	{r7}
 8004198:	b089      	sub	sp, #36	; 0x24
 800419a:	af00      	add	r7, sp, #0
 800419c:	60f8      	str	r0, [r7, #12]
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	4611      	mov	r1, r2
 80041a2:	461a      	mov	r2, r3
 80041a4:	460b      	mov	r3, r1
 80041a6:	71fb      	strb	r3, [r7, #7]
 80041a8:	4613      	mov	r3, r2
 80041aa:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80041b4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d11a      	bne.n	80041f2 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80041bc:	88bb      	ldrh	r3, [r7, #4]
 80041be:	3303      	adds	r3, #3
 80041c0:	089b      	lsrs	r3, r3, #2
 80041c2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80041c4:	2300      	movs	r3, #0
 80041c6:	61bb      	str	r3, [r7, #24]
 80041c8:	e00f      	b.n	80041ea <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80041ca:	79fb      	ldrb	r3, [r7, #7]
 80041cc:	031a      	lsls	r2, r3, #12
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041d6:	461a      	mov	r2, r3
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6013      	str	r3, [r2, #0]
      pSrc++;
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	3304      	adds	r3, #4
 80041e2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	3301      	adds	r3, #1
 80041e8:	61bb      	str	r3, [r7, #24]
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d3eb      	bcc.n	80041ca <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3724      	adds	r7, #36	; 0x24
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr

08004200 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004200:	b480      	push	{r7}
 8004202:	b085      	sub	sp, #20
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	785b      	ldrb	r3, [r3, #1]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d12c      	bne.n	8004276 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	015a      	lsls	r2, r3, #5
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4413      	add	r3, r2
 8004224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	db12      	blt.n	8004254 <USB_EPSetStall+0x54>
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00f      	beq.n	8004254 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4413      	add	r3, r2
 800423c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68ba      	ldr	r2, [r7, #8]
 8004244:	0151      	lsls	r1, r2, #5
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	440a      	add	r2, r1
 800424a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800424e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004252:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	015a      	lsls	r2, r3, #5
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4413      	add	r3, r2
 800425c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68ba      	ldr	r2, [r7, #8]
 8004264:	0151      	lsls	r1, r2, #5
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	440a      	add	r2, r1
 800426a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800426e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004272:	6013      	str	r3, [r2, #0]
 8004274:	e02b      	b.n	80042ce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	015a      	lsls	r2, r3, #5
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	4413      	add	r3, r2
 800427e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	db12      	blt.n	80042ae <USB_EPSetStall+0xae>
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00f      	beq.n	80042ae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	015a      	lsls	r2, r3, #5
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4413      	add	r3, r2
 8004296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	0151      	lsls	r1, r2, #5
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	440a      	add	r2, r1
 80042a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80042a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80042ac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68ba      	ldr	r2, [r7, #8]
 80042be:	0151      	lsls	r1, r2, #5
 80042c0:	68fa      	ldr	r2, [r7, #12]
 80042c2:	440a      	add	r2, r1
 80042c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80042c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80042cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3714      	adds	r7, #20
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80042f6:	f023 0302 	bic.w	r3, r3, #2
 80042fa:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80042fc:	2003      	movs	r0, #3
 80042fe:	f7fd f9c5 	bl	800168c <HAL_Delay>

  return HAL_OK;
 8004302:	2300      	movs	r3, #0
}
 8004304:	4618      	mov	r0, r3
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004326:	f043 0302 	orr.w	r3, r3, #2
 800432a:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800432c:	2003      	movs	r0, #3
 800432e:	f7fd f9ad 	bl	800168c <HAL_Delay>

  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	460b      	mov	r3, r1
 8004346:	607a      	str	r2, [r7, #4]
 8004348:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	333c      	adds	r3, #60	; 0x3c
 8004352:	3304      	adds	r3, #4
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	4a26      	ldr	r2, [pc, #152]	; (80043f4 <USB_EP0_OutStart+0xb8>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d90a      	bls.n	8004376 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800436c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004370:	d101      	bne.n	8004376 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8004372:	2300      	movs	r3, #0
 8004374:	e037      	b.n	80043e6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800437c:	461a      	mov	r2, r3
 800437e:	2300      	movs	r3, #0
 8004380:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004390:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004394:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80043a4:	f043 0318 	orr.w	r3, r3, #24
 80043a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80043b8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80043bc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80043be:	7afb      	ldrb	r3, [r7, #11]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d10f      	bne.n	80043e4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043ca:	461a      	mov	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80043de:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80043e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	371c      	adds	r7, #28
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	4f54300a 	.word	0x4f54300a

080043f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004400:	2300      	movs	r3, #0
 8004402:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	3301      	adds	r3, #1
 8004408:	60fb      	str	r3, [r7, #12]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	4a13      	ldr	r2, [pc, #76]	; (800445c <USB_CoreReset+0x64>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d901      	bls.n	8004416 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e01b      	b.n	800444e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	2b00      	cmp	r3, #0
 800441c:	daf2      	bge.n	8004404 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	f043 0201 	orr.w	r2, r3, #1
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	3301      	adds	r3, #1
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	4a09      	ldr	r2, [pc, #36]	; (800445c <USB_CoreReset+0x64>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d901      	bls.n	8004440 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e006      	b.n	800444e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b01      	cmp	r3, #1
 800444a:	d0f0      	beq.n	800442e <USB_CoreReset+0x36>

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	00030d40 	.word	0x00030d40

08004460 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	460b      	mov	r3, r1
 800446a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800446c:	2010      	movs	r0, #16
 800446e:	f000 fd91 	bl	8004f94 <malloc>
 8004472:	4603      	mov	r3, r0
 8004474:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d105      	bne.n	8004488 <USBD_HID_Init+0x28>
  {
    pdev->pClassData = NULL;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8004484:	2302      	movs	r3, #2
 8004486:	e01b      	b.n	80044c0 <USBD_HID_Init+0x60>
  }

  pdev->pClassData = (void *)hhid;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	7c1b      	ldrb	r3, [r3, #16]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d103      	bne.n	80044a0 <USBD_HID_Init+0x40>
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_HS_BINTERVAL;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2207      	movs	r2, #7
 800449c:	875a      	strh	r2, [r3, #58]	; 0x3a
 800449e:	e002      	b.n	80044a6 <USBD_HID_Init+0x46>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_FS_BINTERVAL;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	220a      	movs	r2, #10
 80044a4:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

    /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 80044a6:	2304      	movs	r3, #4
 80044a8:	2203      	movs	r2, #3
 80044aa:	2181      	movs	r1, #129	; 0x81
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 fc96 	bl	8004dde <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	871a      	strh	r2, [r3, #56]	; 0x38

  hhid->state = HID_IDLE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	460b      	mov	r3, r1
 80044d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 80044d4:	2181      	movs	r1, #129	; 0x81
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 fca7 	bl	8004e2a <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	871a      	strh	r2, [r3, #56]	; 0x38
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = 0U;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d009      	beq.n	8004506 <USBD_HID_DeInit+0x3e>
  {
    (void)USBD_free(pdev->pClassData);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 fd53 	bl	8004fa4 <free>
    pdev->pClassData = NULL;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004520:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8004522:	2300      	movs	r3, #0
 8004524:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8004526:	2300      	movs	r3, #0
 8004528:	817b      	strh	r3, [r7, #10]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004532:	2b00      	cmp	r3, #0
 8004534:	d045      	beq.n	80045c2 <USBD_HID_Setup+0xb2>
 8004536:	2b20      	cmp	r3, #32
 8004538:	f040 80d4 	bne.w	80046e4 <USBD_HID_Setup+0x1d4>
  {
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	785b      	ldrb	r3, [r3, #1]
 8004540:	3b02      	subs	r3, #2
 8004542:	2b09      	cmp	r3, #9
 8004544:	d835      	bhi.n	80045b2 <USBD_HID_Setup+0xa2>
 8004546:	a201      	add	r2, pc, #4	; (adr r2, 800454c <USBD_HID_Setup+0x3c>)
 8004548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454c:	080045a3 	.word	0x080045a3
 8004550:	08004583 	.word	0x08004583
 8004554:	080045b3 	.word	0x080045b3
 8004558:	080045b3 	.word	0x080045b3
 800455c:	080045b3 	.word	0x080045b3
 8004560:	080045b3 	.word	0x080045b3
 8004564:	080045b3 	.word	0x080045b3
 8004568:	080045b3 	.word	0x080045b3
 800456c:	08004591 	.word	0x08004591
 8004570:	08004575 	.word	0x08004575
    {
    case HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	885b      	ldrh	r3, [r3, #2]
 8004578:	b2db      	uxtb	r3, r3
 800457a:	461a      	mov	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	601a      	str	r2, [r3, #0]
      break;
 8004580:	e01e      	b.n	80045c0 <USBD_HID_Setup+0xb0>

    case HID_REQ_GET_PROTOCOL:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	4619      	mov	r1, r3
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 fa17 	bl	80049bc <USBD_CtlSendData>
      break;
 800458e:	e017      	b.n	80045c0 <USBD_HID_Setup+0xb0>

    case HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	885b      	ldrh	r3, [r3, #2]
 8004594:	0a1b      	lsrs	r3, r3, #8
 8004596:	b29b      	uxth	r3, r3
 8004598:	b2db      	uxtb	r3, r3
 800459a:	461a      	mov	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	605a      	str	r2, [r3, #4]
      break;
 80045a0:	e00e      	b.n	80045c0 <USBD_HID_Setup+0xb0>

    case HID_REQ_GET_IDLE:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	3304      	adds	r3, #4
 80045a6:	2201      	movs	r2, #1
 80045a8:	4619      	mov	r1, r3
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 fa06 	bl	80049bc <USBD_CtlSendData>
      break;
 80045b0:	e006      	b.n	80045c0 <USBD_HID_Setup+0xb0>

    default:
      USBD_CtlError(pdev, req);
 80045b2:	6839      	ldr	r1, [r7, #0]
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 f990 	bl	80048da <USBD_CtlError>
      ret = USBD_FAIL;
 80045ba:	2303      	movs	r3, #3
 80045bc:	75fb      	strb	r3, [r7, #23]
      break;
 80045be:	bf00      	nop
    }
    break;
 80045c0:	e097      	b.n	80046f2 <USBD_HID_Setup+0x1e2>
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	785b      	ldrb	r3, [r3, #1]
 80045c6:	2b0b      	cmp	r3, #11
 80045c8:	f200 8083 	bhi.w	80046d2 <USBD_HID_Setup+0x1c2>
 80045cc:	a201      	add	r2, pc, #4	; (adr r2, 80045d4 <USBD_HID_Setup+0xc4>)
 80045ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d2:	bf00      	nop
 80045d4:	08004605 	.word	0x08004605
 80045d8:	080046e1 	.word	0x080046e1
 80045dc:	080046d3 	.word	0x080046d3
 80045e0:	080046d3 	.word	0x080046d3
 80045e4:	080046d3 	.word	0x080046d3
 80045e8:	080046d3 	.word	0x080046d3
 80045ec:	0800462d 	.word	0x0800462d
 80045f0:	080046d3 	.word	0x080046d3
 80045f4:	080046d3 	.word	0x080046d3
 80045f8:	080046d3 	.word	0x080046d3
 80045fc:	08004685 	.word	0x08004685
 8004600:	080046ad 	.word	0x080046ad
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800460a:	2b03      	cmp	r3, #3
 800460c:	d107      	bne.n	800461e <USBD_HID_Setup+0x10e>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800460e:	f107 030a 	add.w	r3, r7, #10
 8004612:	2202      	movs	r2, #2
 8004614:	4619      	mov	r1, r3
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 f9d0 	bl	80049bc <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800461c:	e061      	b.n	80046e2 <USBD_HID_Setup+0x1d2>
        USBD_CtlError(pdev, req);
 800461e:	6839      	ldr	r1, [r7, #0]
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f95a 	bl	80048da <USBD_CtlError>
        ret = USBD_FAIL;
 8004626:	2303      	movs	r3, #3
 8004628:	75fb      	strb	r3, [r7, #23]
      break;
 800462a:	e05a      	b.n	80046e2 <USBD_HID_Setup+0x1d2>

    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == HID_REPORT_DESC)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	885b      	ldrh	r3, [r3, #2]
 8004630:	0a1b      	lsrs	r3, r3, #8
 8004632:	b29b      	uxth	r3, r3
 8004634:	2b22      	cmp	r3, #34	; 0x22
 8004636:	d108      	bne.n	800464a <USBD_HID_Setup+0x13a>
      {
        len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	88db      	ldrh	r3, [r3, #6]
 800463c:	2b4a      	cmp	r3, #74	; 0x4a
 800463e:	bf28      	it	cs
 8004640:	234a      	movcs	r3, #74	; 0x4a
 8004642:	82bb      	strh	r3, [r7, #20]
        pbuf = HID_MOUSE_ReportDesc;
 8004644:	4b2d      	ldr	r3, [pc, #180]	; (80046fc <USBD_HID_Setup+0x1ec>)
 8004646:	613b      	str	r3, [r7, #16]
 8004648:	e015      	b.n	8004676 <USBD_HID_Setup+0x166>
      }
      else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	885b      	ldrh	r3, [r3, #2]
 800464e:	0a1b      	lsrs	r3, r3, #8
 8004650:	b29b      	uxth	r3, r3
 8004652:	2b21      	cmp	r3, #33	; 0x21
 8004654:	d108      	bne.n	8004668 <USBD_HID_Setup+0x158>
      {
        pbuf = USBD_HID_Desc;
 8004656:	4b2a      	ldr	r3, [pc, #168]	; (8004700 <USBD_HID_Setup+0x1f0>)
 8004658:	613b      	str	r3, [r7, #16]
        len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	88db      	ldrh	r3, [r3, #6]
 800465e:	2b09      	cmp	r3, #9
 8004660:	bf28      	it	cs
 8004662:	2309      	movcs	r3, #9
 8004664:	82bb      	strh	r3, [r7, #20]
 8004666:	e006      	b.n	8004676 <USBD_HID_Setup+0x166>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8004668:	6839      	ldr	r1, [r7, #0]
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f935 	bl	80048da <USBD_CtlError>
        ret = USBD_FAIL;
 8004670:	2303      	movs	r3, #3
 8004672:	75fb      	strb	r3, [r7, #23]
        break;
 8004674:	e035      	b.n	80046e2 <USBD_HID_Setup+0x1d2>
      }
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004676:	8abb      	ldrh	r3, [r7, #20]
 8004678:	461a      	mov	r2, r3
 800467a:	6939      	ldr	r1, [r7, #16]
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f99d 	bl	80049bc <USBD_CtlSendData>
      break;
 8004682:	e02e      	b.n	80046e2 <USBD_HID_Setup+0x1d2>

    case USB_REQ_GET_INTERFACE :
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800468a:	2b03      	cmp	r3, #3
 800468c:	d107      	bne.n	800469e <USBD_HID_Setup+0x18e>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	3308      	adds	r3, #8
 8004692:	2201      	movs	r2, #1
 8004694:	4619      	mov	r1, r3
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 f990 	bl	80049bc <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800469c:	e021      	b.n	80046e2 <USBD_HID_Setup+0x1d2>
        USBD_CtlError(pdev, req);
 800469e:	6839      	ldr	r1, [r7, #0]
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f000 f91a 	bl	80048da <USBD_CtlError>
        ret = USBD_FAIL;
 80046a6:	2303      	movs	r3, #3
 80046a8:	75fb      	strb	r3, [r7, #23]
      break;
 80046aa:	e01a      	b.n	80046e2 <USBD_HID_Setup+0x1d2>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80046b2:	2b03      	cmp	r3, #3
 80046b4:	d106      	bne.n	80046c4 <USBD_HID_Setup+0x1b4>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	885b      	ldrh	r3, [r3, #2]
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	461a      	mov	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	609a      	str	r2, [r3, #8]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80046c2:	e00e      	b.n	80046e2 <USBD_HID_Setup+0x1d2>
        USBD_CtlError(pdev, req);
 80046c4:	6839      	ldr	r1, [r7, #0]
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f907 	bl	80048da <USBD_CtlError>
        ret = USBD_FAIL;
 80046cc:	2303      	movs	r3, #3
 80046ce:	75fb      	strb	r3, [r7, #23]
      break;
 80046d0:	e007      	b.n	80046e2 <USBD_HID_Setup+0x1d2>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 80046d2:	6839      	ldr	r1, [r7, #0]
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 f900 	bl	80048da <USBD_CtlError>
      ret = USBD_FAIL;
 80046da:	2303      	movs	r3, #3
 80046dc:	75fb      	strb	r3, [r7, #23]
      break;
 80046de:	e000      	b.n	80046e2 <USBD_HID_Setup+0x1d2>
      break;
 80046e0:	bf00      	nop
    }
    break;
 80046e2:	e006      	b.n	80046f2 <USBD_HID_Setup+0x1e2>

  default:
    USBD_CtlError(pdev, req);
 80046e4:	6839      	ldr	r1, [r7, #0]
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 f8f7 	bl	80048da <USBD_CtlError>
    ret = USBD_FAIL;
 80046ec:	2303      	movs	r3, #3
 80046ee:	75fb      	strb	r3, [r7, #23]
    break;
 80046f0:	bf00      	nop
  }

  return (uint8_t)ret;
 80046f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3718      	adds	r7, #24
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	200000c8 	.word	0x200000c8
 8004700:	200000b0 	.word	0x200000b0

08004704 <USBD_HID_SendReport>:
  * @param  pdev: device instance
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	4613      	mov	r3, r2
 8004710:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004718:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004720:	2b03      	cmp	r3, #3
 8004722:	d10c      	bne.n	800473e <USBD_HID_SendReport+0x3a>
  {
    if (hhid->state == HID_IDLE)
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	7b1b      	ldrb	r3, [r3, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d108      	bne.n	800473e <USBD_HID_SendReport+0x3a>
    {
      hhid->state = HID_BUSY;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2201      	movs	r2, #1
 8004730:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HID_EPIN_ADDR, report, len);
 8004732:	88fb      	ldrh	r3, [r7, #6]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	2181      	movs	r1, #129	; 0x81
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f000 fbb4 	bl	8004ea6 <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3718      	adds	r7, #24
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <USBD_HID_GetPollingInterval>:
  *         return polling interval from endpoint descriptor
  * @param  pdev: device instance
  * @retval polling interval
  */
uint32_t USBD_HID_GetPollingInterval(USBD_HandleTypeDef *pdev)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t polling_interval;

  /* HIGH-speed endpoints */
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	7c1b      	ldrb	r3, [r3, #16]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d102      	bne.n	800475e <USBD_HID_GetPollingInterval+0x16>
  {
    /* Sets the data transfer polling interval for high speed transfers.
     Values between 1..16 are allowed. Values correspond to interval
     of 2 ^ (bInterval-1). This option (8 ms, corresponds to HID_HS_BINTERVAL */
    polling_interval = (((1U << (HID_HS_BINTERVAL - 1U))) / 8U);
 8004758:	2308      	movs	r3, #8
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	e001      	b.n	8004762 <USBD_HID_GetPollingInterval+0x1a>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    /* Sets the data transfer polling interval for low and full
    speed transfers */
    polling_interval =  HID_FS_BINTERVAL;
 800475e:	230a      	movs	r3, #10
 8004760:	60fb      	str	r3, [r7, #12]
  }

  return ((uint32_t)(polling_interval));
 8004762:	68fb      	ldr	r3, [r7, #12]
}
 8004764:	4618      	mov	r0, r3
 8004766:	3714      	adds	r7, #20
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgFSDesc);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2222      	movs	r2, #34	; 0x22
 800477c:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgFSDesc;
 800477e:	4b03      	ldr	r3, [pc, #12]	; (800478c <USBD_HID_GetFSCfgDesc+0x1c>)
}
 8004780:	4618      	mov	r0, r3
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr
 800478c:	20000044 	.word	0x20000044

08004790 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgHSDesc);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2222      	movs	r2, #34	; 0x22
 800479c:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgHSDesc;
 800479e:	4b03      	ldr	r3, [pc, #12]	; (80047ac <USBD_HID_GetHSCfgDesc+0x1c>)
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	20000068 	.word	0x20000068

080047b0 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_OtherSpeedCfgDesc);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2222      	movs	r2, #34	; 0x22
 80047bc:	801a      	strh	r2, [r3, #0]

  return USBD_HID_OtherSpeedCfgDesc;
 80047be:	4b03      	ldr	r3, [pc, #12]	; (80047cc <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr
 80047cc:	2000008c 	.word	0x2000008c

080047d0 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80047e2:	2200      	movs	r2, #0
 80047e4:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	220a      	movs	r2, #10
 8004800:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8004802:	4b03      	ldr	r3, [pc, #12]	; (8004810 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8004804:	4618      	mov	r0, r3
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	200000bc 	.word	0x200000bc

08004814 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	4613      	mov	r3, r2
 8004820:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d101      	bne.n	800482c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8004828:	2303      	movs	r3, #3
 800482a:	e025      	b.n	8004878 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8004844:	2b00      	cmp	r3, #0
 8004846:	d003      	beq.n	8004850 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	79fa      	ldrb	r2, [r7, #7]
 800486a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f000 fa4f 	bl	8004d10 <USBD_LL_Init>
 8004872:	4603      	mov	r3, r0
 8004874:	75fb      	strb	r3, [r7, #23]

  return ret;
 8004876:	7dfb      	ldrb	r3, [r7, #23]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3718      	adds	r7, #24
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800488a:	2300      	movs	r3, #0
 800488c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8004894:	2303      	movs	r3, #3
 8004896:	e010      	b.n	80048ba <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80048a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a8:	f107 020e 	add.w	r2, r7, #14
 80048ac:	4610      	mov	r0, r2
 80048ae:	4798      	blx	r3
 80048b0:	4602      	mov	r2, r0
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b082      	sub	sp, #8
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 fa6c 	bl	8004da8 <USBD_LL_Start>
 80048d0:	4603      	mov	r3, r0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3708      	adds	r7, #8
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b082      	sub	sp, #8
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
 80048e2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80048e4:	2180      	movs	r1, #128	; 0x80
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 fabe 	bl	8004e68 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80048ec:	2100      	movs	r1, #0
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 faba 	bl	8004e68 <USBD_LL_StallEP>
}
 80048f4:	bf00      	nop
 80048f6:	3708      	adds	r7, #8
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d036      	beq.n	8004980 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8004916:	6938      	ldr	r0, [r7, #16]
 8004918:	f000 f836 	bl	8004988 <USBD_GetLen>
 800491c:	4603      	mov	r3, r0
 800491e:	3301      	adds	r3, #1
 8004920:	b29b      	uxth	r3, r3
 8004922:	005b      	lsls	r3, r3, #1
 8004924:	b29a      	uxth	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800492a:	7dfb      	ldrb	r3, [r7, #23]
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	4413      	add	r3, r2
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	7812      	ldrb	r2, [r2, #0]
 8004934:	701a      	strb	r2, [r3, #0]
  idx++;
 8004936:	7dfb      	ldrb	r3, [r7, #23]
 8004938:	3301      	adds	r3, #1
 800493a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800493c:	7dfb      	ldrb	r3, [r7, #23]
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	4413      	add	r3, r2
 8004942:	2203      	movs	r2, #3
 8004944:	701a      	strb	r2, [r3, #0]
  idx++;
 8004946:	7dfb      	ldrb	r3, [r7, #23]
 8004948:	3301      	adds	r3, #1
 800494a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800494c:	e013      	b.n	8004976 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800494e:	7dfb      	ldrb	r3, [r7, #23]
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	4413      	add	r3, r2
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	7812      	ldrb	r2, [r2, #0]
 8004958:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	3301      	adds	r3, #1
 800495e:	613b      	str	r3, [r7, #16]
    idx++;
 8004960:	7dfb      	ldrb	r3, [r7, #23]
 8004962:	3301      	adds	r3, #1
 8004964:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8004966:	7dfb      	ldrb	r3, [r7, #23]
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	4413      	add	r3, r2
 800496c:	2200      	movs	r2, #0
 800496e:	701a      	strb	r2, [r3, #0]
    idx++;
 8004970:	7dfb      	ldrb	r3, [r7, #23]
 8004972:	3301      	adds	r3, #1
 8004974:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1e7      	bne.n	800494e <USBD_GetString+0x52>
 800497e:	e000      	b.n	8004982 <USBD_GetString+0x86>
    return;
 8004980:	bf00      	nop
  }
}
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8004998:	e005      	b.n	80049a6 <USBD_GetLen+0x1e>
  {
    len++;
 800499a:	7bfb      	ldrb	r3, [r7, #15]
 800499c:	3301      	adds	r3, #1
 800499e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	3301      	adds	r3, #1
 80049a4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1f5      	bne.n	800499a <USBD_GetLen+0x12>
  }

  return len;
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3714      	adds	r7, #20
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2202      	movs	r2, #2
 80049cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	2100      	movs	r1, #0
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 fa5f 	bl	8004ea6 <USBD_LL_Transmit>

  return USBD_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
	...

080049f4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80049f8:	2200      	movs	r2, #0
 80049fa:	490e      	ldr	r1, [pc, #56]	; (8004a34 <MX_USB_DEVICE_Init+0x40>)
 80049fc:	480e      	ldr	r0, [pc, #56]	; (8004a38 <MX_USB_DEVICE_Init+0x44>)
 80049fe:	f7ff ff09 	bl	8004814 <USBD_Init>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8004a08:	f7fc fcbc 	bl	8001384 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8004a0c:	490b      	ldr	r1, [pc, #44]	; (8004a3c <MX_USB_DEVICE_Init+0x48>)
 8004a0e:	480a      	ldr	r0, [pc, #40]	; (8004a38 <MX_USB_DEVICE_Init+0x44>)
 8004a10:	f7ff ff36 	bl	8004880 <USBD_RegisterClass>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8004a1a:	f7fc fcb3 	bl	8001384 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8004a1e:	4806      	ldr	r0, [pc, #24]	; (8004a38 <MX_USB_DEVICE_Init+0x44>)
 8004a20:	f7ff ff4f 	bl	80048c2 <USBD_Start>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8004a2a:	f7fc fcab 	bl	8001384 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8004a2e:	bf00      	nop
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	20000114 	.word	0x20000114
 8004a38:	20000234 	.word	0x20000234
 8004a3c:	2000000c 	.word	0x2000000c

08004a40 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	4603      	mov	r3, r0
 8004a48:	6039      	str	r1, [r7, #0]
 8004a4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2212      	movs	r2, #18
 8004a50:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8004a52:	4b03      	ldr	r3, [pc, #12]	; (8004a60 <USBD_FS_DeviceDescriptor+0x20>)
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr
 8004a60:	20000130 	.word	0x20000130

08004a64 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	6039      	str	r1, [r7, #0]
 8004a6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2204      	movs	r2, #4
 8004a74:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8004a76:	4b03      	ldr	r3, [pc, #12]	; (8004a84 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr
 8004a84:	20000144 	.word	0x20000144

08004a88 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	4603      	mov	r3, r0
 8004a90:	6039      	str	r1, [r7, #0]
 8004a92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004a94:	79fb      	ldrb	r3, [r7, #7]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d105      	bne.n	8004aa6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	4907      	ldr	r1, [pc, #28]	; (8004abc <USBD_FS_ProductStrDescriptor+0x34>)
 8004a9e:	4808      	ldr	r0, [pc, #32]	; (8004ac0 <USBD_FS_ProductStrDescriptor+0x38>)
 8004aa0:	f7ff ff2c 	bl	80048fc <USBD_GetString>
 8004aa4:	e004      	b.n	8004ab0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	4904      	ldr	r1, [pc, #16]	; (8004abc <USBD_FS_ProductStrDescriptor+0x34>)
 8004aaa:	4805      	ldr	r0, [pc, #20]	; (8004ac0 <USBD_FS_ProductStrDescriptor+0x38>)
 8004aac:	f7ff ff26 	bl	80048fc <USBD_GetString>
  }
  return USBD_StrDesc;
 8004ab0:	4b02      	ldr	r3, [pc, #8]	; (8004abc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	20000504 	.word	0x20000504
 8004ac0:	08006200 	.word	0x08006200

08004ac4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	4603      	mov	r3, r0
 8004acc:	6039      	str	r1, [r7, #0]
 8004ace:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	4904      	ldr	r1, [pc, #16]	; (8004ae4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8004ad4:	4804      	ldr	r0, [pc, #16]	; (8004ae8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8004ad6:	f7ff ff11 	bl	80048fc <USBD_GetString>
  return USBD_StrDesc;
 8004ada:	4b02      	ldr	r3, [pc, #8]	; (8004ae4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	20000504 	.word	0x20000504
 8004ae8:	08006218 	.word	0x08006218

08004aec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	4603      	mov	r3, r0
 8004af4:	6039      	str	r1, [r7, #0]
 8004af6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	221a      	movs	r2, #26
 8004afc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8004afe:	f000 f843 	bl	8004b88 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8004b02:	4b02      	ldr	r3, [pc, #8]	; (8004b0c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3708      	adds	r7, #8
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	20000148 	.word	0x20000148

08004b10 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	6039      	str	r1, [r7, #0]
 8004b1a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8004b1c:	79fb      	ldrb	r3, [r7, #7]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d105      	bne.n	8004b2e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004b22:	683a      	ldr	r2, [r7, #0]
 8004b24:	4907      	ldr	r1, [pc, #28]	; (8004b44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8004b26:	4808      	ldr	r0, [pc, #32]	; (8004b48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8004b28:	f7ff fee8 	bl	80048fc <USBD_GetString>
 8004b2c:	e004      	b.n	8004b38 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004b2e:	683a      	ldr	r2, [r7, #0]
 8004b30:	4904      	ldr	r1, [pc, #16]	; (8004b44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8004b32:	4805      	ldr	r0, [pc, #20]	; (8004b48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8004b34:	f7ff fee2 	bl	80048fc <USBD_GetString>
  }
  return USBD_StrDesc;
 8004b38:	4b02      	ldr	r3, [pc, #8]	; (8004b44 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20000504 	.word	0x20000504
 8004b48:	0800622c 	.word	0x0800622c

08004b4c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	4603      	mov	r3, r0
 8004b54:	6039      	str	r1, [r7, #0]
 8004b56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004b58:	79fb      	ldrb	r3, [r7, #7]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d105      	bne.n	8004b6a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	4907      	ldr	r1, [pc, #28]	; (8004b80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8004b62:	4808      	ldr	r0, [pc, #32]	; (8004b84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004b64:	f7ff feca 	bl	80048fc <USBD_GetString>
 8004b68:	e004      	b.n	8004b74 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	4904      	ldr	r1, [pc, #16]	; (8004b80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8004b6e:	4805      	ldr	r0, [pc, #20]	; (8004b84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004b70:	f7ff fec4 	bl	80048fc <USBD_GetString>
  }
  return USBD_StrDesc;
 8004b74:	4b02      	ldr	r3, [pc, #8]	; (8004b80 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	20000504 	.word	0x20000504
 8004b84:	08006238 	.word	0x08006238

08004b88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8004b8e:	4b0f      	ldr	r3, [pc, #60]	; (8004bcc <Get_SerialNum+0x44>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004b94:	4b0e      	ldr	r3, [pc, #56]	; (8004bd0 <Get_SerialNum+0x48>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8004b9a:	4b0e      	ldr	r3, [pc, #56]	; (8004bd4 <Get_SerialNum+0x4c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d009      	beq.n	8004bc2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8004bae:	2208      	movs	r2, #8
 8004bb0:	4909      	ldr	r1, [pc, #36]	; (8004bd8 <Get_SerialNum+0x50>)
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 f814 	bl	8004be0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8004bb8:	2204      	movs	r2, #4
 8004bba:	4908      	ldr	r1, [pc, #32]	; (8004bdc <Get_SerialNum+0x54>)
 8004bbc:	68b8      	ldr	r0, [r7, #8]
 8004bbe:	f000 f80f 	bl	8004be0 <IntToUnicode>
  }
}
 8004bc2:	bf00      	nop
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	1fff7a10 	.word	0x1fff7a10
 8004bd0:	1fff7a14 	.word	0x1fff7a14
 8004bd4:	1fff7a18 	.word	0x1fff7a18
 8004bd8:	2000014a 	.word	0x2000014a
 8004bdc:	2000015a 	.word	0x2000015a

08004be0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	4613      	mov	r3, r2
 8004bec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	75fb      	strb	r3, [r7, #23]
 8004bf6:	e027      	b.n	8004c48 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	0f1b      	lsrs	r3, r3, #28
 8004bfc:	2b09      	cmp	r3, #9
 8004bfe:	d80b      	bhi.n	8004c18 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	0f1b      	lsrs	r3, r3, #28
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	7dfb      	ldrb	r3, [r7, #23]
 8004c08:	005b      	lsls	r3, r3, #1
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	440b      	add	r3, r1
 8004c10:	3230      	adds	r2, #48	; 0x30
 8004c12:	b2d2      	uxtb	r2, r2
 8004c14:	701a      	strb	r2, [r3, #0]
 8004c16:	e00a      	b.n	8004c2e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	0f1b      	lsrs	r3, r3, #28
 8004c1c:	b2da      	uxtb	r2, r3
 8004c1e:	7dfb      	ldrb	r3, [r7, #23]
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	4619      	mov	r1, r3
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	440b      	add	r3, r1
 8004c28:	3237      	adds	r2, #55	; 0x37
 8004c2a:	b2d2      	uxtb	r2, r2
 8004c2c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	011b      	lsls	r3, r3, #4
 8004c32:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8004c34:	7dfb      	ldrb	r3, [r7, #23]
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	3301      	adds	r3, #1
 8004c3a:	68ba      	ldr	r2, [r7, #8]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	2200      	movs	r2, #0
 8004c40:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8004c42:	7dfb      	ldrb	r3, [r7, #23]
 8004c44:	3301      	adds	r3, #1
 8004c46:	75fb      	strb	r3, [r7, #23]
 8004c48:	7dfa      	ldrb	r2, [r7, #23]
 8004c4a:	79fb      	ldrb	r3, [r7, #7]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d3d3      	bcc.n	8004bf8 <IntToUnicode+0x18>
  }
}
 8004c50:	bf00      	nop
 8004c52:	371c      	adds	r7, #28
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08a      	sub	sp, #40	; 0x28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c64:	f107 0314 	add.w	r3, r7, #20
 8004c68:	2200      	movs	r2, #0
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	605a      	str	r2, [r3, #4]
 8004c6e:	609a      	str	r2, [r3, #8]
 8004c70:	60da      	str	r2, [r3, #12]
 8004c72:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004c7c:	d13f      	bne.n	8004cfe <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c7e:	2300      	movs	r3, #0
 8004c80:	613b      	str	r3, [r7, #16]
 8004c82:	4b21      	ldr	r3, [pc, #132]	; (8004d08 <HAL_PCD_MspInit+0xac>)
 8004c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c86:	4a20      	ldr	r2, [pc, #128]	; (8004d08 <HAL_PCD_MspInit+0xac>)
 8004c88:	f043 0301 	orr.w	r3, r3, #1
 8004c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c8e:	4b1e      	ldr	r3, [pc, #120]	; (8004d08 <HAL_PCD_MspInit+0xac>)
 8004c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8004c9a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8004c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004cac:	230a      	movs	r3, #10
 8004cae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cb0:	f107 0314 	add.w	r3, r7, #20
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	4815      	ldr	r0, [pc, #84]	; (8004d0c <HAL_PCD_MspInit+0xb0>)
 8004cb8:	f7fc fdf0 	bl	800189c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8004cbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004cca:	f107 0314 	add.w	r3, r7, #20
 8004cce:	4619      	mov	r1, r3
 8004cd0:	480e      	ldr	r0, [pc, #56]	; (8004d0c <HAL_PCD_MspInit+0xb0>)
 8004cd2:	f7fc fde3 	bl	800189c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004cd6:	4b0c      	ldr	r3, [pc, #48]	; (8004d08 <HAL_PCD_MspInit+0xac>)
 8004cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cda:	4a0b      	ldr	r2, [pc, #44]	; (8004d08 <HAL_PCD_MspInit+0xac>)
 8004cdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ce0:	6353      	str	r3, [r2, #52]	; 0x34
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	4b08      	ldr	r3, [pc, #32]	; (8004d08 <HAL_PCD_MspInit+0xac>)
 8004ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cea:	4a07      	ldr	r2, [pc, #28]	; (8004d08 <HAL_PCD_MspInit+0xac>)
 8004cec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cf0:	6453      	str	r3, [r2, #68]	; 0x44
 8004cf2:	4b05      	ldr	r3, [pc, #20]	; (8004d08 <HAL_PCD_MspInit+0xac>)
 8004cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8004cfe:	bf00      	nop
 8004d00:	3728      	adds	r7, #40	; 0x28
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	40020000 	.word	0x40020000

08004d10 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d13c      	bne.n	8004d9a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8004d20:	4a20      	ldr	r2, [pc, #128]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a1e      	ldr	r2, [pc, #120]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d2c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8004d30:	4b1c      	ldr	r3, [pc, #112]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d32:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004d36:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8004d38:	4b1a      	ldr	r3, [pc, #104]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d3a:	2204      	movs	r2, #4
 8004d3c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8004d3e:	4b19      	ldr	r3, [pc, #100]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d40:	2202      	movs	r2, #2
 8004d42:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8004d44:	4b17      	ldr	r3, [pc, #92]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004d4a:	4b16      	ldr	r3, [pc, #88]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8004d50:	4b14      	ldr	r3, [pc, #80]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d52:	2201      	movs	r2, #1
 8004d54:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004d56:	4b13      	ldr	r3, [pc, #76]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004d5c:	4b11      	ldr	r3, [pc, #68]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8004d62:	4b10      	ldr	r3, [pc, #64]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d64:	2201      	movs	r2, #1
 8004d66:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004d68:	4b0e      	ldr	r3, [pc, #56]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004d6e:	480d      	ldr	r0, [pc, #52]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d70:	f7fc ff6f 	bl	8001c52 <HAL_PCD_Init>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d001      	beq.n	8004d7e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8004d7a:	f7fc fb03 	bl	8001384 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8004d7e:	2180      	movs	r1, #128	; 0x80
 8004d80:	4808      	ldr	r0, [pc, #32]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d82:	f7fd fa5d 	bl	8002240 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8004d86:	2240      	movs	r2, #64	; 0x40
 8004d88:	2100      	movs	r1, #0
 8004d8a:	4806      	ldr	r0, [pc, #24]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d8c:	f7fd fa11 	bl	80021b2 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8004d90:	2280      	movs	r2, #128	; 0x80
 8004d92:	2101      	movs	r1, #1
 8004d94:	4803      	ldr	r0, [pc, #12]	; (8004da4 <USBD_LL_Init+0x94>)
 8004d96:	f7fd fa0c 	bl	80021b2 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3708      	adds	r7, #8
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	20000704 	.word	0x20000704

08004da8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004db0:	2300      	movs	r3, #0
 8004db2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004db4:	2300      	movs	r3, #0
 8004db6:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fd f864 	bl	8001e8c <HAL_PCD_Start>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8004dc8:	7bfb      	ldrb	r3, [r7, #15]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 f88c 	bl	8004ee8 <USBD_Get_USB_Status>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8004dd4:	7bbb      	ldrb	r3, [r7, #14]
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b084      	sub	sp, #16
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
 8004de6:	4608      	mov	r0, r1
 8004de8:	4611      	mov	r1, r2
 8004dea:	461a      	mov	r2, r3
 8004dec:	4603      	mov	r3, r0
 8004dee:	70fb      	strb	r3, [r7, #3]
 8004df0:	460b      	mov	r3, r1
 8004df2:	70bb      	strb	r3, [r7, #2]
 8004df4:	4613      	mov	r3, r2
 8004df6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8004e06:	78bb      	ldrb	r3, [r7, #2]
 8004e08:	883a      	ldrh	r2, [r7, #0]
 8004e0a:	78f9      	ldrb	r1, [r7, #3]
 8004e0c:	f7fd f871 	bl	8001ef2 <HAL_PCD_EP_Open>
 8004e10:	4603      	mov	r3, r0
 8004e12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 f866 	bl	8004ee8 <USBD_Get_USB_Status>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8004e20:	7bbb      	ldrb	r3, [r7, #14]
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b084      	sub	sp, #16
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
 8004e32:	460b      	mov	r3, r1
 8004e34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004e36:	2300      	movs	r3, #0
 8004e38:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8004e44:	78fa      	ldrb	r2, [r7, #3]
 8004e46:	4611      	mov	r1, r2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7fd f8ba 	bl	8001fc2 <HAL_PCD_EP_Close>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f000 f847 	bl	8004ee8 <USBD_Get_USB_Status>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8004e5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	460b      	mov	r3, r1
 8004e72:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004e74:	2300      	movs	r3, #0
 8004e76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8004e82:	78fa      	ldrb	r2, [r7, #3]
 8004e84:	4611      	mov	r1, r2
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fd f92f 	bl	80020ea <HAL_PCD_EP_SetStall>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004e90:	7bfb      	ldrb	r3, [r7, #15]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f000 f828 	bl	8004ee8 <USBD_Get_USB_Status>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8004e9c:	7bbb      	ldrb	r3, [r7, #14]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3710      	adds	r7, #16
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b086      	sub	sp, #24
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	60f8      	str	r0, [r7, #12]
 8004eae:	607a      	str	r2, [r7, #4]
 8004eb0:	603b      	str	r3, [r7, #0]
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8004ec4:	7af9      	ldrb	r1, [r7, #11]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	f7fd f8c4 	bl	8002056 <HAL_PCD_EP_Transmit>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8004ed2:	7dfb      	ldrb	r3, [r7, #23]
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f000 f807 	bl	8004ee8 <USBD_Get_USB_Status>
 8004eda:	4603      	mov	r3, r0
 8004edc:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8004ede:	7dbb      	ldrb	r3, [r7, #22]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3718      	adds	r7, #24
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	4603      	mov	r3, r0
 8004ef0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8004ef6:	79fb      	ldrb	r3, [r7, #7]
 8004ef8:	2b03      	cmp	r3, #3
 8004efa:	d817      	bhi.n	8004f2c <USBD_Get_USB_Status+0x44>
 8004efc:	a201      	add	r2, pc, #4	; (adr r2, 8004f04 <USBD_Get_USB_Status+0x1c>)
 8004efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f02:	bf00      	nop
 8004f04:	08004f15 	.word	0x08004f15
 8004f08:	08004f1b 	.word	0x08004f1b
 8004f0c:	08004f21 	.word	0x08004f21
 8004f10:	08004f27 	.word	0x08004f27
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8004f14:	2300      	movs	r3, #0
 8004f16:	73fb      	strb	r3, [r7, #15]
    break;
 8004f18:	e00b      	b.n	8004f32 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	73fb      	strb	r3, [r7, #15]
    break;
 8004f1e:	e008      	b.n	8004f32 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8004f20:	2301      	movs	r3, #1
 8004f22:	73fb      	strb	r3, [r7, #15]
    break;
 8004f24:	e005      	b.n	8004f32 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8004f26:	2303      	movs	r3, #3
 8004f28:	73fb      	strb	r3, [r7, #15]
    break;
 8004f2a:	e002      	b.n	8004f32 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	73fb      	strb	r3, [r7, #15]
    break;
 8004f30:	bf00      	nop
  }
  return usb_status;
 8004f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3714      	adds	r7, #20
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <__errno>:
 8004f40:	4b01      	ldr	r3, [pc, #4]	; (8004f48 <__errno+0x8>)
 8004f42:	6818      	ldr	r0, [r3, #0]
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	20000164 	.word	0x20000164

08004f4c <__libc_init_array>:
 8004f4c:	b570      	push	{r4, r5, r6, lr}
 8004f4e:	4e0d      	ldr	r6, [pc, #52]	; (8004f84 <__libc_init_array+0x38>)
 8004f50:	4c0d      	ldr	r4, [pc, #52]	; (8004f88 <__libc_init_array+0x3c>)
 8004f52:	1ba4      	subs	r4, r4, r6
 8004f54:	10a4      	asrs	r4, r4, #2
 8004f56:	2500      	movs	r5, #0
 8004f58:	42a5      	cmp	r5, r4
 8004f5a:	d109      	bne.n	8004f70 <__libc_init_array+0x24>
 8004f5c:	4e0b      	ldr	r6, [pc, #44]	; (8004f8c <__libc_init_array+0x40>)
 8004f5e:	4c0c      	ldr	r4, [pc, #48]	; (8004f90 <__libc_init_array+0x44>)
 8004f60:	f001 f940 	bl	80061e4 <_init>
 8004f64:	1ba4      	subs	r4, r4, r6
 8004f66:	10a4      	asrs	r4, r4, #2
 8004f68:	2500      	movs	r5, #0
 8004f6a:	42a5      	cmp	r5, r4
 8004f6c:	d105      	bne.n	8004f7a <__libc_init_array+0x2e>
 8004f6e:	bd70      	pop	{r4, r5, r6, pc}
 8004f70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f74:	4798      	blx	r3
 8004f76:	3501      	adds	r5, #1
 8004f78:	e7ee      	b.n	8004f58 <__libc_init_array+0xc>
 8004f7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f7e:	4798      	blx	r3
 8004f80:	3501      	adds	r5, #1
 8004f82:	e7f2      	b.n	8004f6a <__libc_init_array+0x1e>
 8004f84:	08006440 	.word	0x08006440
 8004f88:	08006440 	.word	0x08006440
 8004f8c:	08006440 	.word	0x08006440
 8004f90:	08006444 	.word	0x08006444

08004f94 <malloc>:
 8004f94:	4b02      	ldr	r3, [pc, #8]	; (8004fa0 <malloc+0xc>)
 8004f96:	4601      	mov	r1, r0
 8004f98:	6818      	ldr	r0, [r3, #0]
 8004f9a:	f000 b861 	b.w	8005060 <_malloc_r>
 8004f9e:	bf00      	nop
 8004fa0:	20000164 	.word	0x20000164

08004fa4 <free>:
 8004fa4:	4b02      	ldr	r3, [pc, #8]	; (8004fb0 <free+0xc>)
 8004fa6:	4601      	mov	r1, r0
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	f000 b80b 	b.w	8004fc4 <_free_r>
 8004fae:	bf00      	nop
 8004fb0:	20000164 	.word	0x20000164

08004fb4 <memset>:
 8004fb4:	4402      	add	r2, r0
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d100      	bne.n	8004fbe <memset+0xa>
 8004fbc:	4770      	bx	lr
 8004fbe:	f803 1b01 	strb.w	r1, [r3], #1
 8004fc2:	e7f9      	b.n	8004fb8 <memset+0x4>

08004fc4 <_free_r>:
 8004fc4:	b538      	push	{r3, r4, r5, lr}
 8004fc6:	4605      	mov	r5, r0
 8004fc8:	2900      	cmp	r1, #0
 8004fca:	d045      	beq.n	8005058 <_free_r+0x94>
 8004fcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fd0:	1f0c      	subs	r4, r1, #4
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	bfb8      	it	lt
 8004fd6:	18e4      	addlt	r4, r4, r3
 8004fd8:	f000 f8ac 	bl	8005134 <__malloc_lock>
 8004fdc:	4a1f      	ldr	r2, [pc, #124]	; (800505c <_free_r+0x98>)
 8004fde:	6813      	ldr	r3, [r2, #0]
 8004fe0:	4610      	mov	r0, r2
 8004fe2:	b933      	cbnz	r3, 8004ff2 <_free_r+0x2e>
 8004fe4:	6063      	str	r3, [r4, #4]
 8004fe6:	6014      	str	r4, [r2, #0]
 8004fe8:	4628      	mov	r0, r5
 8004fea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fee:	f000 b8a2 	b.w	8005136 <__malloc_unlock>
 8004ff2:	42a3      	cmp	r3, r4
 8004ff4:	d90c      	bls.n	8005010 <_free_r+0x4c>
 8004ff6:	6821      	ldr	r1, [r4, #0]
 8004ff8:	1862      	adds	r2, r4, r1
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	bf04      	itt	eq
 8004ffe:	681a      	ldreq	r2, [r3, #0]
 8005000:	685b      	ldreq	r3, [r3, #4]
 8005002:	6063      	str	r3, [r4, #4]
 8005004:	bf04      	itt	eq
 8005006:	1852      	addeq	r2, r2, r1
 8005008:	6022      	streq	r2, [r4, #0]
 800500a:	6004      	str	r4, [r0, #0]
 800500c:	e7ec      	b.n	8004fe8 <_free_r+0x24>
 800500e:	4613      	mov	r3, r2
 8005010:	685a      	ldr	r2, [r3, #4]
 8005012:	b10a      	cbz	r2, 8005018 <_free_r+0x54>
 8005014:	42a2      	cmp	r2, r4
 8005016:	d9fa      	bls.n	800500e <_free_r+0x4a>
 8005018:	6819      	ldr	r1, [r3, #0]
 800501a:	1858      	adds	r0, r3, r1
 800501c:	42a0      	cmp	r0, r4
 800501e:	d10b      	bne.n	8005038 <_free_r+0x74>
 8005020:	6820      	ldr	r0, [r4, #0]
 8005022:	4401      	add	r1, r0
 8005024:	1858      	adds	r0, r3, r1
 8005026:	4282      	cmp	r2, r0
 8005028:	6019      	str	r1, [r3, #0]
 800502a:	d1dd      	bne.n	8004fe8 <_free_r+0x24>
 800502c:	6810      	ldr	r0, [r2, #0]
 800502e:	6852      	ldr	r2, [r2, #4]
 8005030:	605a      	str	r2, [r3, #4]
 8005032:	4401      	add	r1, r0
 8005034:	6019      	str	r1, [r3, #0]
 8005036:	e7d7      	b.n	8004fe8 <_free_r+0x24>
 8005038:	d902      	bls.n	8005040 <_free_r+0x7c>
 800503a:	230c      	movs	r3, #12
 800503c:	602b      	str	r3, [r5, #0]
 800503e:	e7d3      	b.n	8004fe8 <_free_r+0x24>
 8005040:	6820      	ldr	r0, [r4, #0]
 8005042:	1821      	adds	r1, r4, r0
 8005044:	428a      	cmp	r2, r1
 8005046:	bf04      	itt	eq
 8005048:	6811      	ldreq	r1, [r2, #0]
 800504a:	6852      	ldreq	r2, [r2, #4]
 800504c:	6062      	str	r2, [r4, #4]
 800504e:	bf04      	itt	eq
 8005050:	1809      	addeq	r1, r1, r0
 8005052:	6021      	streq	r1, [r4, #0]
 8005054:	605c      	str	r4, [r3, #4]
 8005056:	e7c7      	b.n	8004fe8 <_free_r+0x24>
 8005058:	bd38      	pop	{r3, r4, r5, pc}
 800505a:	bf00      	nop
 800505c:	200001e8 	.word	0x200001e8

08005060 <_malloc_r>:
 8005060:	b570      	push	{r4, r5, r6, lr}
 8005062:	1ccd      	adds	r5, r1, #3
 8005064:	f025 0503 	bic.w	r5, r5, #3
 8005068:	3508      	adds	r5, #8
 800506a:	2d0c      	cmp	r5, #12
 800506c:	bf38      	it	cc
 800506e:	250c      	movcc	r5, #12
 8005070:	2d00      	cmp	r5, #0
 8005072:	4606      	mov	r6, r0
 8005074:	db01      	blt.n	800507a <_malloc_r+0x1a>
 8005076:	42a9      	cmp	r1, r5
 8005078:	d903      	bls.n	8005082 <_malloc_r+0x22>
 800507a:	230c      	movs	r3, #12
 800507c:	6033      	str	r3, [r6, #0]
 800507e:	2000      	movs	r0, #0
 8005080:	bd70      	pop	{r4, r5, r6, pc}
 8005082:	f000 f857 	bl	8005134 <__malloc_lock>
 8005086:	4a21      	ldr	r2, [pc, #132]	; (800510c <_malloc_r+0xac>)
 8005088:	6814      	ldr	r4, [r2, #0]
 800508a:	4621      	mov	r1, r4
 800508c:	b991      	cbnz	r1, 80050b4 <_malloc_r+0x54>
 800508e:	4c20      	ldr	r4, [pc, #128]	; (8005110 <_malloc_r+0xb0>)
 8005090:	6823      	ldr	r3, [r4, #0]
 8005092:	b91b      	cbnz	r3, 800509c <_malloc_r+0x3c>
 8005094:	4630      	mov	r0, r6
 8005096:	f000 f83d 	bl	8005114 <_sbrk_r>
 800509a:	6020      	str	r0, [r4, #0]
 800509c:	4629      	mov	r1, r5
 800509e:	4630      	mov	r0, r6
 80050a0:	f000 f838 	bl	8005114 <_sbrk_r>
 80050a4:	1c43      	adds	r3, r0, #1
 80050a6:	d124      	bne.n	80050f2 <_malloc_r+0x92>
 80050a8:	230c      	movs	r3, #12
 80050aa:	6033      	str	r3, [r6, #0]
 80050ac:	4630      	mov	r0, r6
 80050ae:	f000 f842 	bl	8005136 <__malloc_unlock>
 80050b2:	e7e4      	b.n	800507e <_malloc_r+0x1e>
 80050b4:	680b      	ldr	r3, [r1, #0]
 80050b6:	1b5b      	subs	r3, r3, r5
 80050b8:	d418      	bmi.n	80050ec <_malloc_r+0x8c>
 80050ba:	2b0b      	cmp	r3, #11
 80050bc:	d90f      	bls.n	80050de <_malloc_r+0x7e>
 80050be:	600b      	str	r3, [r1, #0]
 80050c0:	50cd      	str	r5, [r1, r3]
 80050c2:	18cc      	adds	r4, r1, r3
 80050c4:	4630      	mov	r0, r6
 80050c6:	f000 f836 	bl	8005136 <__malloc_unlock>
 80050ca:	f104 000b 	add.w	r0, r4, #11
 80050ce:	1d23      	adds	r3, r4, #4
 80050d0:	f020 0007 	bic.w	r0, r0, #7
 80050d4:	1ac3      	subs	r3, r0, r3
 80050d6:	d0d3      	beq.n	8005080 <_malloc_r+0x20>
 80050d8:	425a      	negs	r2, r3
 80050da:	50e2      	str	r2, [r4, r3]
 80050dc:	e7d0      	b.n	8005080 <_malloc_r+0x20>
 80050de:	428c      	cmp	r4, r1
 80050e0:	684b      	ldr	r3, [r1, #4]
 80050e2:	bf16      	itet	ne
 80050e4:	6063      	strne	r3, [r4, #4]
 80050e6:	6013      	streq	r3, [r2, #0]
 80050e8:	460c      	movne	r4, r1
 80050ea:	e7eb      	b.n	80050c4 <_malloc_r+0x64>
 80050ec:	460c      	mov	r4, r1
 80050ee:	6849      	ldr	r1, [r1, #4]
 80050f0:	e7cc      	b.n	800508c <_malloc_r+0x2c>
 80050f2:	1cc4      	adds	r4, r0, #3
 80050f4:	f024 0403 	bic.w	r4, r4, #3
 80050f8:	42a0      	cmp	r0, r4
 80050fa:	d005      	beq.n	8005108 <_malloc_r+0xa8>
 80050fc:	1a21      	subs	r1, r4, r0
 80050fe:	4630      	mov	r0, r6
 8005100:	f000 f808 	bl	8005114 <_sbrk_r>
 8005104:	3001      	adds	r0, #1
 8005106:	d0cf      	beq.n	80050a8 <_malloc_r+0x48>
 8005108:	6025      	str	r5, [r4, #0]
 800510a:	e7db      	b.n	80050c4 <_malloc_r+0x64>
 800510c:	200001e8 	.word	0x200001e8
 8005110:	200001ec 	.word	0x200001ec

08005114 <_sbrk_r>:
 8005114:	b538      	push	{r3, r4, r5, lr}
 8005116:	4c06      	ldr	r4, [pc, #24]	; (8005130 <_sbrk_r+0x1c>)
 8005118:	2300      	movs	r3, #0
 800511a:	4605      	mov	r5, r0
 800511c:	4608      	mov	r0, r1
 800511e:	6023      	str	r3, [r4, #0]
 8005120:	f7fc f9d6 	bl	80014d0 <_sbrk>
 8005124:	1c43      	adds	r3, r0, #1
 8005126:	d102      	bne.n	800512e <_sbrk_r+0x1a>
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	b103      	cbz	r3, 800512e <_sbrk_r+0x1a>
 800512c:	602b      	str	r3, [r5, #0]
 800512e:	bd38      	pop	{r3, r4, r5, pc}
 8005130:	20000b0c 	.word	0x20000b0c

08005134 <__malloc_lock>:
 8005134:	4770      	bx	lr

08005136 <__malloc_unlock>:
 8005136:	4770      	bx	lr

08005138 <cos>:
 8005138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800513a:	ec51 0b10 	vmov	r0, r1, d0
 800513e:	4a1e      	ldr	r2, [pc, #120]	; (80051b8 <cos+0x80>)
 8005140:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005144:	4293      	cmp	r3, r2
 8005146:	dc06      	bgt.n	8005156 <cos+0x1e>
 8005148:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80051b0 <cos+0x78>
 800514c:	f000 fa74 	bl	8005638 <__kernel_cos>
 8005150:	ec51 0b10 	vmov	r0, r1, d0
 8005154:	e007      	b.n	8005166 <cos+0x2e>
 8005156:	4a19      	ldr	r2, [pc, #100]	; (80051bc <cos+0x84>)
 8005158:	4293      	cmp	r3, r2
 800515a:	dd09      	ble.n	8005170 <cos+0x38>
 800515c:	ee10 2a10 	vmov	r2, s0
 8005160:	460b      	mov	r3, r1
 8005162:	f7fb f849 	bl	80001f8 <__aeabi_dsub>
 8005166:	ec41 0b10 	vmov	d0, r0, r1
 800516a:	b005      	add	sp, #20
 800516c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005170:	4668      	mov	r0, sp
 8005172:	f000 f86d 	bl	8005250 <__ieee754_rem_pio2>
 8005176:	f000 0003 	and.w	r0, r0, #3
 800517a:	2801      	cmp	r0, #1
 800517c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005180:	ed9d 0b00 	vldr	d0, [sp]
 8005184:	d007      	beq.n	8005196 <cos+0x5e>
 8005186:	2802      	cmp	r0, #2
 8005188:	d00e      	beq.n	80051a8 <cos+0x70>
 800518a:	2800      	cmp	r0, #0
 800518c:	d0de      	beq.n	800514c <cos+0x14>
 800518e:	2001      	movs	r0, #1
 8005190:	f000 fe5a 	bl	8005e48 <__kernel_sin>
 8005194:	e7dc      	b.n	8005150 <cos+0x18>
 8005196:	f000 fe57 	bl	8005e48 <__kernel_sin>
 800519a:	ec53 2b10 	vmov	r2, r3, d0
 800519e:	ee10 0a10 	vmov	r0, s0
 80051a2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80051a6:	e7de      	b.n	8005166 <cos+0x2e>
 80051a8:	f000 fa46 	bl	8005638 <__kernel_cos>
 80051ac:	e7f5      	b.n	800519a <cos+0x62>
 80051ae:	bf00      	nop
	...
 80051b8:	3fe921fb 	.word	0x3fe921fb
 80051bc:	7fefffff 	.word	0x7fefffff

080051c0 <sin>:
 80051c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80051c2:	ec51 0b10 	vmov	r0, r1, d0
 80051c6:	4a20      	ldr	r2, [pc, #128]	; (8005248 <sin+0x88>)
 80051c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80051cc:	4293      	cmp	r3, r2
 80051ce:	dc07      	bgt.n	80051e0 <sin+0x20>
 80051d0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005240 <sin+0x80>
 80051d4:	2000      	movs	r0, #0
 80051d6:	f000 fe37 	bl	8005e48 <__kernel_sin>
 80051da:	ec51 0b10 	vmov	r0, r1, d0
 80051de:	e007      	b.n	80051f0 <sin+0x30>
 80051e0:	4a1a      	ldr	r2, [pc, #104]	; (800524c <sin+0x8c>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	dd09      	ble.n	80051fa <sin+0x3a>
 80051e6:	ee10 2a10 	vmov	r2, s0
 80051ea:	460b      	mov	r3, r1
 80051ec:	f7fb f804 	bl	80001f8 <__aeabi_dsub>
 80051f0:	ec41 0b10 	vmov	d0, r0, r1
 80051f4:	b005      	add	sp, #20
 80051f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80051fa:	4668      	mov	r0, sp
 80051fc:	f000 f828 	bl	8005250 <__ieee754_rem_pio2>
 8005200:	f000 0003 	and.w	r0, r0, #3
 8005204:	2801      	cmp	r0, #1
 8005206:	ed9d 1b02 	vldr	d1, [sp, #8]
 800520a:	ed9d 0b00 	vldr	d0, [sp]
 800520e:	d004      	beq.n	800521a <sin+0x5a>
 8005210:	2802      	cmp	r0, #2
 8005212:	d005      	beq.n	8005220 <sin+0x60>
 8005214:	b970      	cbnz	r0, 8005234 <sin+0x74>
 8005216:	2001      	movs	r0, #1
 8005218:	e7dd      	b.n	80051d6 <sin+0x16>
 800521a:	f000 fa0d 	bl	8005638 <__kernel_cos>
 800521e:	e7dc      	b.n	80051da <sin+0x1a>
 8005220:	2001      	movs	r0, #1
 8005222:	f000 fe11 	bl	8005e48 <__kernel_sin>
 8005226:	ec53 2b10 	vmov	r2, r3, d0
 800522a:	ee10 0a10 	vmov	r0, s0
 800522e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005232:	e7dd      	b.n	80051f0 <sin+0x30>
 8005234:	f000 fa00 	bl	8005638 <__kernel_cos>
 8005238:	e7f5      	b.n	8005226 <sin+0x66>
 800523a:	bf00      	nop
 800523c:	f3af 8000 	nop.w
	...
 8005248:	3fe921fb 	.word	0x3fe921fb
 800524c:	7fefffff 	.word	0x7fefffff

08005250 <__ieee754_rem_pio2>:
 8005250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005254:	ec57 6b10 	vmov	r6, r7, d0
 8005258:	4bc3      	ldr	r3, [pc, #780]	; (8005568 <__ieee754_rem_pio2+0x318>)
 800525a:	b08d      	sub	sp, #52	; 0x34
 800525c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005260:	4598      	cmp	r8, r3
 8005262:	4604      	mov	r4, r0
 8005264:	9704      	str	r7, [sp, #16]
 8005266:	dc07      	bgt.n	8005278 <__ieee754_rem_pio2+0x28>
 8005268:	2200      	movs	r2, #0
 800526a:	2300      	movs	r3, #0
 800526c:	ed84 0b00 	vstr	d0, [r4]
 8005270:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005274:	2500      	movs	r5, #0
 8005276:	e027      	b.n	80052c8 <__ieee754_rem_pio2+0x78>
 8005278:	4bbc      	ldr	r3, [pc, #752]	; (800556c <__ieee754_rem_pio2+0x31c>)
 800527a:	4598      	cmp	r8, r3
 800527c:	dc75      	bgt.n	800536a <__ieee754_rem_pio2+0x11a>
 800527e:	9b04      	ldr	r3, [sp, #16]
 8005280:	4dbb      	ldr	r5, [pc, #748]	; (8005570 <__ieee754_rem_pio2+0x320>)
 8005282:	2b00      	cmp	r3, #0
 8005284:	ee10 0a10 	vmov	r0, s0
 8005288:	a3a9      	add	r3, pc, #676	; (adr r3, 8005530 <__ieee754_rem_pio2+0x2e0>)
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	4639      	mov	r1, r7
 8005290:	dd36      	ble.n	8005300 <__ieee754_rem_pio2+0xb0>
 8005292:	f7fa ffb1 	bl	80001f8 <__aeabi_dsub>
 8005296:	45a8      	cmp	r8, r5
 8005298:	4606      	mov	r6, r0
 800529a:	460f      	mov	r7, r1
 800529c:	d018      	beq.n	80052d0 <__ieee754_rem_pio2+0x80>
 800529e:	a3a6      	add	r3, pc, #664	; (adr r3, 8005538 <__ieee754_rem_pio2+0x2e8>)
 80052a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a4:	f7fa ffa8 	bl	80001f8 <__aeabi_dsub>
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	e9c4 2300 	strd	r2, r3, [r4]
 80052b0:	4630      	mov	r0, r6
 80052b2:	4639      	mov	r1, r7
 80052b4:	f7fa ffa0 	bl	80001f8 <__aeabi_dsub>
 80052b8:	a39f      	add	r3, pc, #636	; (adr r3, 8005538 <__ieee754_rem_pio2+0x2e8>)
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	f7fa ff9b 	bl	80001f8 <__aeabi_dsub>
 80052c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80052c6:	2501      	movs	r5, #1
 80052c8:	4628      	mov	r0, r5
 80052ca:	b00d      	add	sp, #52	; 0x34
 80052cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052d0:	a39b      	add	r3, pc, #620	; (adr r3, 8005540 <__ieee754_rem_pio2+0x2f0>)
 80052d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d6:	f7fa ff8f 	bl	80001f8 <__aeabi_dsub>
 80052da:	a39b      	add	r3, pc, #620	; (adr r3, 8005548 <__ieee754_rem_pio2+0x2f8>)
 80052dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e0:	4606      	mov	r6, r0
 80052e2:	460f      	mov	r7, r1
 80052e4:	f7fa ff88 	bl	80001f8 <__aeabi_dsub>
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	e9c4 2300 	strd	r2, r3, [r4]
 80052f0:	4630      	mov	r0, r6
 80052f2:	4639      	mov	r1, r7
 80052f4:	f7fa ff80 	bl	80001f8 <__aeabi_dsub>
 80052f8:	a393      	add	r3, pc, #588	; (adr r3, 8005548 <__ieee754_rem_pio2+0x2f8>)
 80052fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fe:	e7de      	b.n	80052be <__ieee754_rem_pio2+0x6e>
 8005300:	f7fa ff7c 	bl	80001fc <__adddf3>
 8005304:	45a8      	cmp	r8, r5
 8005306:	4606      	mov	r6, r0
 8005308:	460f      	mov	r7, r1
 800530a:	d016      	beq.n	800533a <__ieee754_rem_pio2+0xea>
 800530c:	a38a      	add	r3, pc, #552	; (adr r3, 8005538 <__ieee754_rem_pio2+0x2e8>)
 800530e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005312:	f7fa ff73 	bl	80001fc <__adddf3>
 8005316:	4602      	mov	r2, r0
 8005318:	460b      	mov	r3, r1
 800531a:	e9c4 2300 	strd	r2, r3, [r4]
 800531e:	4630      	mov	r0, r6
 8005320:	4639      	mov	r1, r7
 8005322:	f7fa ff69 	bl	80001f8 <__aeabi_dsub>
 8005326:	a384      	add	r3, pc, #528	; (adr r3, 8005538 <__ieee754_rem_pio2+0x2e8>)
 8005328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800532c:	f7fa ff66 	bl	80001fc <__adddf3>
 8005330:	f04f 35ff 	mov.w	r5, #4294967295
 8005334:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005338:	e7c6      	b.n	80052c8 <__ieee754_rem_pio2+0x78>
 800533a:	a381      	add	r3, pc, #516	; (adr r3, 8005540 <__ieee754_rem_pio2+0x2f0>)
 800533c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005340:	f7fa ff5c 	bl	80001fc <__adddf3>
 8005344:	a380      	add	r3, pc, #512	; (adr r3, 8005548 <__ieee754_rem_pio2+0x2f8>)
 8005346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534a:	4606      	mov	r6, r0
 800534c:	460f      	mov	r7, r1
 800534e:	f7fa ff55 	bl	80001fc <__adddf3>
 8005352:	4602      	mov	r2, r0
 8005354:	460b      	mov	r3, r1
 8005356:	e9c4 2300 	strd	r2, r3, [r4]
 800535a:	4630      	mov	r0, r6
 800535c:	4639      	mov	r1, r7
 800535e:	f7fa ff4b 	bl	80001f8 <__aeabi_dsub>
 8005362:	a379      	add	r3, pc, #484	; (adr r3, 8005548 <__ieee754_rem_pio2+0x2f8>)
 8005364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005368:	e7e0      	b.n	800532c <__ieee754_rem_pio2+0xdc>
 800536a:	4b82      	ldr	r3, [pc, #520]	; (8005574 <__ieee754_rem_pio2+0x324>)
 800536c:	4598      	cmp	r8, r3
 800536e:	f300 80d0 	bgt.w	8005512 <__ieee754_rem_pio2+0x2c2>
 8005372:	f000 fe23 	bl	8005fbc <fabs>
 8005376:	ec57 6b10 	vmov	r6, r7, d0
 800537a:	ee10 0a10 	vmov	r0, s0
 800537e:	a374      	add	r3, pc, #464	; (adr r3, 8005550 <__ieee754_rem_pio2+0x300>)
 8005380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005384:	4639      	mov	r1, r7
 8005386:	f7fb f8ef 	bl	8000568 <__aeabi_dmul>
 800538a:	2200      	movs	r2, #0
 800538c:	4b7a      	ldr	r3, [pc, #488]	; (8005578 <__ieee754_rem_pio2+0x328>)
 800538e:	f7fa ff35 	bl	80001fc <__adddf3>
 8005392:	f7fb fb83 	bl	8000a9c <__aeabi_d2iz>
 8005396:	4605      	mov	r5, r0
 8005398:	f7fb f87c 	bl	8000494 <__aeabi_i2d>
 800539c:	a364      	add	r3, pc, #400	; (adr r3, 8005530 <__ieee754_rem_pio2+0x2e0>)
 800539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053a6:	f7fb f8df 	bl	8000568 <__aeabi_dmul>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	4630      	mov	r0, r6
 80053b0:	4639      	mov	r1, r7
 80053b2:	f7fa ff21 	bl	80001f8 <__aeabi_dsub>
 80053b6:	a360      	add	r3, pc, #384	; (adr r3, 8005538 <__ieee754_rem_pio2+0x2e8>)
 80053b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053bc:	4682      	mov	sl, r0
 80053be:	468b      	mov	fp, r1
 80053c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053c4:	f7fb f8d0 	bl	8000568 <__aeabi_dmul>
 80053c8:	2d1f      	cmp	r5, #31
 80053ca:	4606      	mov	r6, r0
 80053cc:	460f      	mov	r7, r1
 80053ce:	dc0c      	bgt.n	80053ea <__ieee754_rem_pio2+0x19a>
 80053d0:	1e6a      	subs	r2, r5, #1
 80053d2:	4b6a      	ldr	r3, [pc, #424]	; (800557c <__ieee754_rem_pio2+0x32c>)
 80053d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053d8:	4543      	cmp	r3, r8
 80053da:	d006      	beq.n	80053ea <__ieee754_rem_pio2+0x19a>
 80053dc:	4632      	mov	r2, r6
 80053de:	463b      	mov	r3, r7
 80053e0:	4650      	mov	r0, sl
 80053e2:	4659      	mov	r1, fp
 80053e4:	f7fa ff08 	bl	80001f8 <__aeabi_dsub>
 80053e8:	e00e      	b.n	8005408 <__ieee754_rem_pio2+0x1b8>
 80053ea:	4632      	mov	r2, r6
 80053ec:	463b      	mov	r3, r7
 80053ee:	4650      	mov	r0, sl
 80053f0:	4659      	mov	r1, fp
 80053f2:	f7fa ff01 	bl	80001f8 <__aeabi_dsub>
 80053f6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80053fa:	9305      	str	r3, [sp, #20]
 80053fc:	9a05      	ldr	r2, [sp, #20]
 80053fe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b10      	cmp	r3, #16
 8005406:	dc02      	bgt.n	800540e <__ieee754_rem_pio2+0x1be>
 8005408:	e9c4 0100 	strd	r0, r1, [r4]
 800540c:	e039      	b.n	8005482 <__ieee754_rem_pio2+0x232>
 800540e:	a34c      	add	r3, pc, #304	; (adr r3, 8005540 <__ieee754_rem_pio2+0x2f0>)
 8005410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005418:	f7fb f8a6 	bl	8000568 <__aeabi_dmul>
 800541c:	4606      	mov	r6, r0
 800541e:	460f      	mov	r7, r1
 8005420:	4602      	mov	r2, r0
 8005422:	460b      	mov	r3, r1
 8005424:	4650      	mov	r0, sl
 8005426:	4659      	mov	r1, fp
 8005428:	f7fa fee6 	bl	80001f8 <__aeabi_dsub>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4680      	mov	r8, r0
 8005432:	4689      	mov	r9, r1
 8005434:	4650      	mov	r0, sl
 8005436:	4659      	mov	r1, fp
 8005438:	f7fa fede 	bl	80001f8 <__aeabi_dsub>
 800543c:	4632      	mov	r2, r6
 800543e:	463b      	mov	r3, r7
 8005440:	f7fa feda 	bl	80001f8 <__aeabi_dsub>
 8005444:	a340      	add	r3, pc, #256	; (adr r3, 8005548 <__ieee754_rem_pio2+0x2f8>)
 8005446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544a:	4606      	mov	r6, r0
 800544c:	460f      	mov	r7, r1
 800544e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005452:	f7fb f889 	bl	8000568 <__aeabi_dmul>
 8005456:	4632      	mov	r2, r6
 8005458:	463b      	mov	r3, r7
 800545a:	f7fa fecd 	bl	80001f8 <__aeabi_dsub>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	4606      	mov	r6, r0
 8005464:	460f      	mov	r7, r1
 8005466:	4640      	mov	r0, r8
 8005468:	4649      	mov	r1, r9
 800546a:	f7fa fec5 	bl	80001f8 <__aeabi_dsub>
 800546e:	9a05      	ldr	r2, [sp, #20]
 8005470:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b31      	cmp	r3, #49	; 0x31
 8005478:	dc20      	bgt.n	80054bc <__ieee754_rem_pio2+0x26c>
 800547a:	e9c4 0100 	strd	r0, r1, [r4]
 800547e:	46c2      	mov	sl, r8
 8005480:	46cb      	mov	fp, r9
 8005482:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005486:	4650      	mov	r0, sl
 8005488:	4642      	mov	r2, r8
 800548a:	464b      	mov	r3, r9
 800548c:	4659      	mov	r1, fp
 800548e:	f7fa feb3 	bl	80001f8 <__aeabi_dsub>
 8005492:	463b      	mov	r3, r7
 8005494:	4632      	mov	r2, r6
 8005496:	f7fa feaf 	bl	80001f8 <__aeabi_dsub>
 800549a:	9b04      	ldr	r3, [sp, #16]
 800549c:	2b00      	cmp	r3, #0
 800549e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80054a2:	f6bf af11 	bge.w	80052c8 <__ieee754_rem_pio2+0x78>
 80054a6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80054aa:	6063      	str	r3, [r4, #4]
 80054ac:	f8c4 8000 	str.w	r8, [r4]
 80054b0:	60a0      	str	r0, [r4, #8]
 80054b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054b6:	60e3      	str	r3, [r4, #12]
 80054b8:	426d      	negs	r5, r5
 80054ba:	e705      	b.n	80052c8 <__ieee754_rem_pio2+0x78>
 80054bc:	a326      	add	r3, pc, #152	; (adr r3, 8005558 <__ieee754_rem_pio2+0x308>)
 80054be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054c6:	f7fb f84f 	bl	8000568 <__aeabi_dmul>
 80054ca:	4606      	mov	r6, r0
 80054cc:	460f      	mov	r7, r1
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	4640      	mov	r0, r8
 80054d4:	4649      	mov	r1, r9
 80054d6:	f7fa fe8f 	bl	80001f8 <__aeabi_dsub>
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	4682      	mov	sl, r0
 80054e0:	468b      	mov	fp, r1
 80054e2:	4640      	mov	r0, r8
 80054e4:	4649      	mov	r1, r9
 80054e6:	f7fa fe87 	bl	80001f8 <__aeabi_dsub>
 80054ea:	4632      	mov	r2, r6
 80054ec:	463b      	mov	r3, r7
 80054ee:	f7fa fe83 	bl	80001f8 <__aeabi_dsub>
 80054f2:	a31b      	add	r3, pc, #108	; (adr r3, 8005560 <__ieee754_rem_pio2+0x310>)
 80054f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f8:	4606      	mov	r6, r0
 80054fa:	460f      	mov	r7, r1
 80054fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005500:	f7fb f832 	bl	8000568 <__aeabi_dmul>
 8005504:	4632      	mov	r2, r6
 8005506:	463b      	mov	r3, r7
 8005508:	f7fa fe76 	bl	80001f8 <__aeabi_dsub>
 800550c:	4606      	mov	r6, r0
 800550e:	460f      	mov	r7, r1
 8005510:	e764      	b.n	80053dc <__ieee754_rem_pio2+0x18c>
 8005512:	4b1b      	ldr	r3, [pc, #108]	; (8005580 <__ieee754_rem_pio2+0x330>)
 8005514:	4598      	cmp	r8, r3
 8005516:	dd35      	ble.n	8005584 <__ieee754_rem_pio2+0x334>
 8005518:	ee10 2a10 	vmov	r2, s0
 800551c:	463b      	mov	r3, r7
 800551e:	4630      	mov	r0, r6
 8005520:	4639      	mov	r1, r7
 8005522:	f7fa fe69 	bl	80001f8 <__aeabi_dsub>
 8005526:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800552a:	e9c4 0100 	strd	r0, r1, [r4]
 800552e:	e6a1      	b.n	8005274 <__ieee754_rem_pio2+0x24>
 8005530:	54400000 	.word	0x54400000
 8005534:	3ff921fb 	.word	0x3ff921fb
 8005538:	1a626331 	.word	0x1a626331
 800553c:	3dd0b461 	.word	0x3dd0b461
 8005540:	1a600000 	.word	0x1a600000
 8005544:	3dd0b461 	.word	0x3dd0b461
 8005548:	2e037073 	.word	0x2e037073
 800554c:	3ba3198a 	.word	0x3ba3198a
 8005550:	6dc9c883 	.word	0x6dc9c883
 8005554:	3fe45f30 	.word	0x3fe45f30
 8005558:	2e000000 	.word	0x2e000000
 800555c:	3ba3198a 	.word	0x3ba3198a
 8005560:	252049c1 	.word	0x252049c1
 8005564:	397b839a 	.word	0x397b839a
 8005568:	3fe921fb 	.word	0x3fe921fb
 800556c:	4002d97b 	.word	0x4002d97b
 8005570:	3ff921fb 	.word	0x3ff921fb
 8005574:	413921fb 	.word	0x413921fb
 8005578:	3fe00000 	.word	0x3fe00000
 800557c:	08006260 	.word	0x08006260
 8005580:	7fefffff 	.word	0x7fefffff
 8005584:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005588:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800558c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005590:	4630      	mov	r0, r6
 8005592:	460f      	mov	r7, r1
 8005594:	f7fb fa82 	bl	8000a9c <__aeabi_d2iz>
 8005598:	f7fa ff7c 	bl	8000494 <__aeabi_i2d>
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	4630      	mov	r0, r6
 80055a2:	4639      	mov	r1, r7
 80055a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80055a8:	f7fa fe26 	bl	80001f8 <__aeabi_dsub>
 80055ac:	2200      	movs	r2, #0
 80055ae:	4b1f      	ldr	r3, [pc, #124]	; (800562c <__ieee754_rem_pio2+0x3dc>)
 80055b0:	f7fa ffda 	bl	8000568 <__aeabi_dmul>
 80055b4:	460f      	mov	r7, r1
 80055b6:	4606      	mov	r6, r0
 80055b8:	f7fb fa70 	bl	8000a9c <__aeabi_d2iz>
 80055bc:	f7fa ff6a 	bl	8000494 <__aeabi_i2d>
 80055c0:	4602      	mov	r2, r0
 80055c2:	460b      	mov	r3, r1
 80055c4:	4630      	mov	r0, r6
 80055c6:	4639      	mov	r1, r7
 80055c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80055cc:	f7fa fe14 	bl	80001f8 <__aeabi_dsub>
 80055d0:	2200      	movs	r2, #0
 80055d2:	4b16      	ldr	r3, [pc, #88]	; (800562c <__ieee754_rem_pio2+0x3dc>)
 80055d4:	f7fa ffc8 	bl	8000568 <__aeabi_dmul>
 80055d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80055dc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80055e0:	f04f 0803 	mov.w	r8, #3
 80055e4:	2600      	movs	r6, #0
 80055e6:	2700      	movs	r7, #0
 80055e8:	4632      	mov	r2, r6
 80055ea:	463b      	mov	r3, r7
 80055ec:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80055f0:	f108 3aff 	add.w	sl, r8, #4294967295
 80055f4:	f7fb fa20 	bl	8000a38 <__aeabi_dcmpeq>
 80055f8:	b9b0      	cbnz	r0, 8005628 <__ieee754_rem_pio2+0x3d8>
 80055fa:	4b0d      	ldr	r3, [pc, #52]	; (8005630 <__ieee754_rem_pio2+0x3e0>)
 80055fc:	9301      	str	r3, [sp, #4]
 80055fe:	2302      	movs	r3, #2
 8005600:	9300      	str	r3, [sp, #0]
 8005602:	462a      	mov	r2, r5
 8005604:	4643      	mov	r3, r8
 8005606:	4621      	mov	r1, r4
 8005608:	a806      	add	r0, sp, #24
 800560a:	f000 f8dd 	bl	80057c8 <__kernel_rem_pio2>
 800560e:	9b04      	ldr	r3, [sp, #16]
 8005610:	2b00      	cmp	r3, #0
 8005612:	4605      	mov	r5, r0
 8005614:	f6bf ae58 	bge.w	80052c8 <__ieee754_rem_pio2+0x78>
 8005618:	6863      	ldr	r3, [r4, #4]
 800561a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800561e:	6063      	str	r3, [r4, #4]
 8005620:	68e3      	ldr	r3, [r4, #12]
 8005622:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005626:	e746      	b.n	80054b6 <__ieee754_rem_pio2+0x266>
 8005628:	46d0      	mov	r8, sl
 800562a:	e7dd      	b.n	80055e8 <__ieee754_rem_pio2+0x398>
 800562c:	41700000 	.word	0x41700000
 8005630:	080062e0 	.word	0x080062e0
 8005634:	00000000 	.word	0x00000000

08005638 <__kernel_cos>:
 8005638:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800563c:	ec59 8b10 	vmov	r8, r9, d0
 8005640:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8005644:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8005648:	ed2d 8b02 	vpush	{d8}
 800564c:	eeb0 8a41 	vmov.f32	s16, s2
 8005650:	eef0 8a61 	vmov.f32	s17, s3
 8005654:	da07      	bge.n	8005666 <__kernel_cos+0x2e>
 8005656:	ee10 0a10 	vmov	r0, s0
 800565a:	4649      	mov	r1, r9
 800565c:	f7fb fa1e 	bl	8000a9c <__aeabi_d2iz>
 8005660:	2800      	cmp	r0, #0
 8005662:	f000 8089 	beq.w	8005778 <__kernel_cos+0x140>
 8005666:	4642      	mov	r2, r8
 8005668:	464b      	mov	r3, r9
 800566a:	4640      	mov	r0, r8
 800566c:	4649      	mov	r1, r9
 800566e:	f7fa ff7b 	bl	8000568 <__aeabi_dmul>
 8005672:	2200      	movs	r2, #0
 8005674:	4b4e      	ldr	r3, [pc, #312]	; (80057b0 <__kernel_cos+0x178>)
 8005676:	4604      	mov	r4, r0
 8005678:	460d      	mov	r5, r1
 800567a:	f7fa ff75 	bl	8000568 <__aeabi_dmul>
 800567e:	a340      	add	r3, pc, #256	; (adr r3, 8005780 <__kernel_cos+0x148>)
 8005680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005684:	4682      	mov	sl, r0
 8005686:	468b      	mov	fp, r1
 8005688:	4620      	mov	r0, r4
 800568a:	4629      	mov	r1, r5
 800568c:	f7fa ff6c 	bl	8000568 <__aeabi_dmul>
 8005690:	a33d      	add	r3, pc, #244	; (adr r3, 8005788 <__kernel_cos+0x150>)
 8005692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005696:	f7fa fdb1 	bl	80001fc <__adddf3>
 800569a:	4622      	mov	r2, r4
 800569c:	462b      	mov	r3, r5
 800569e:	f7fa ff63 	bl	8000568 <__aeabi_dmul>
 80056a2:	a33b      	add	r3, pc, #236	; (adr r3, 8005790 <__kernel_cos+0x158>)
 80056a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a8:	f7fa fda6 	bl	80001f8 <__aeabi_dsub>
 80056ac:	4622      	mov	r2, r4
 80056ae:	462b      	mov	r3, r5
 80056b0:	f7fa ff5a 	bl	8000568 <__aeabi_dmul>
 80056b4:	a338      	add	r3, pc, #224	; (adr r3, 8005798 <__kernel_cos+0x160>)
 80056b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ba:	f7fa fd9f 	bl	80001fc <__adddf3>
 80056be:	4622      	mov	r2, r4
 80056c0:	462b      	mov	r3, r5
 80056c2:	f7fa ff51 	bl	8000568 <__aeabi_dmul>
 80056c6:	a336      	add	r3, pc, #216	; (adr r3, 80057a0 <__kernel_cos+0x168>)
 80056c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056cc:	f7fa fd94 	bl	80001f8 <__aeabi_dsub>
 80056d0:	4622      	mov	r2, r4
 80056d2:	462b      	mov	r3, r5
 80056d4:	f7fa ff48 	bl	8000568 <__aeabi_dmul>
 80056d8:	a333      	add	r3, pc, #204	; (adr r3, 80057a8 <__kernel_cos+0x170>)
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	f7fa fd8d 	bl	80001fc <__adddf3>
 80056e2:	4622      	mov	r2, r4
 80056e4:	462b      	mov	r3, r5
 80056e6:	f7fa ff3f 	bl	8000568 <__aeabi_dmul>
 80056ea:	4622      	mov	r2, r4
 80056ec:	462b      	mov	r3, r5
 80056ee:	f7fa ff3b 	bl	8000568 <__aeabi_dmul>
 80056f2:	ec53 2b18 	vmov	r2, r3, d8
 80056f6:	4604      	mov	r4, r0
 80056f8:	460d      	mov	r5, r1
 80056fa:	4640      	mov	r0, r8
 80056fc:	4649      	mov	r1, r9
 80056fe:	f7fa ff33 	bl	8000568 <__aeabi_dmul>
 8005702:	460b      	mov	r3, r1
 8005704:	4602      	mov	r2, r0
 8005706:	4629      	mov	r1, r5
 8005708:	4620      	mov	r0, r4
 800570a:	f7fa fd75 	bl	80001f8 <__aeabi_dsub>
 800570e:	4b29      	ldr	r3, [pc, #164]	; (80057b4 <__kernel_cos+0x17c>)
 8005710:	429e      	cmp	r6, r3
 8005712:	4680      	mov	r8, r0
 8005714:	4689      	mov	r9, r1
 8005716:	dc11      	bgt.n	800573c <__kernel_cos+0x104>
 8005718:	4602      	mov	r2, r0
 800571a:	460b      	mov	r3, r1
 800571c:	4650      	mov	r0, sl
 800571e:	4659      	mov	r1, fp
 8005720:	f7fa fd6a 	bl	80001f8 <__aeabi_dsub>
 8005724:	460b      	mov	r3, r1
 8005726:	4924      	ldr	r1, [pc, #144]	; (80057b8 <__kernel_cos+0x180>)
 8005728:	4602      	mov	r2, r0
 800572a:	2000      	movs	r0, #0
 800572c:	f7fa fd64 	bl	80001f8 <__aeabi_dsub>
 8005730:	ecbd 8b02 	vpop	{d8}
 8005734:	ec41 0b10 	vmov	d0, r0, r1
 8005738:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800573c:	4b1f      	ldr	r3, [pc, #124]	; (80057bc <__kernel_cos+0x184>)
 800573e:	491e      	ldr	r1, [pc, #120]	; (80057b8 <__kernel_cos+0x180>)
 8005740:	429e      	cmp	r6, r3
 8005742:	bfcc      	ite	gt
 8005744:	4d1e      	ldrgt	r5, [pc, #120]	; (80057c0 <__kernel_cos+0x188>)
 8005746:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800574a:	2400      	movs	r4, #0
 800574c:	4622      	mov	r2, r4
 800574e:	462b      	mov	r3, r5
 8005750:	2000      	movs	r0, #0
 8005752:	f7fa fd51 	bl	80001f8 <__aeabi_dsub>
 8005756:	4622      	mov	r2, r4
 8005758:	4606      	mov	r6, r0
 800575a:	460f      	mov	r7, r1
 800575c:	462b      	mov	r3, r5
 800575e:	4650      	mov	r0, sl
 8005760:	4659      	mov	r1, fp
 8005762:	f7fa fd49 	bl	80001f8 <__aeabi_dsub>
 8005766:	4642      	mov	r2, r8
 8005768:	464b      	mov	r3, r9
 800576a:	f7fa fd45 	bl	80001f8 <__aeabi_dsub>
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	4630      	mov	r0, r6
 8005774:	4639      	mov	r1, r7
 8005776:	e7d9      	b.n	800572c <__kernel_cos+0xf4>
 8005778:	2000      	movs	r0, #0
 800577a:	490f      	ldr	r1, [pc, #60]	; (80057b8 <__kernel_cos+0x180>)
 800577c:	e7d8      	b.n	8005730 <__kernel_cos+0xf8>
 800577e:	bf00      	nop
 8005780:	be8838d4 	.word	0xbe8838d4
 8005784:	bda8fae9 	.word	0xbda8fae9
 8005788:	bdb4b1c4 	.word	0xbdb4b1c4
 800578c:	3e21ee9e 	.word	0x3e21ee9e
 8005790:	809c52ad 	.word	0x809c52ad
 8005794:	3e927e4f 	.word	0x3e927e4f
 8005798:	19cb1590 	.word	0x19cb1590
 800579c:	3efa01a0 	.word	0x3efa01a0
 80057a0:	16c15177 	.word	0x16c15177
 80057a4:	3f56c16c 	.word	0x3f56c16c
 80057a8:	5555554c 	.word	0x5555554c
 80057ac:	3fa55555 	.word	0x3fa55555
 80057b0:	3fe00000 	.word	0x3fe00000
 80057b4:	3fd33332 	.word	0x3fd33332
 80057b8:	3ff00000 	.word	0x3ff00000
 80057bc:	3fe90000 	.word	0x3fe90000
 80057c0:	3fd20000 	.word	0x3fd20000
 80057c4:	00000000 	.word	0x00000000

080057c8 <__kernel_rem_pio2>:
 80057c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057cc:	ed2d 8b02 	vpush	{d8}
 80057d0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80057d4:	1ed4      	subs	r4, r2, #3
 80057d6:	9308      	str	r3, [sp, #32]
 80057d8:	9101      	str	r1, [sp, #4]
 80057da:	4bc5      	ldr	r3, [pc, #788]	; (8005af0 <__kernel_rem_pio2+0x328>)
 80057dc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80057de:	9009      	str	r0, [sp, #36]	; 0x24
 80057e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80057e4:	9304      	str	r3, [sp, #16]
 80057e6:	9b08      	ldr	r3, [sp, #32]
 80057e8:	3b01      	subs	r3, #1
 80057ea:	9307      	str	r3, [sp, #28]
 80057ec:	2318      	movs	r3, #24
 80057ee:	fb94 f4f3 	sdiv	r4, r4, r3
 80057f2:	f06f 0317 	mvn.w	r3, #23
 80057f6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80057fa:	fb04 3303 	mla	r3, r4, r3, r3
 80057fe:	eb03 0a02 	add.w	sl, r3, r2
 8005802:	9b04      	ldr	r3, [sp, #16]
 8005804:	9a07      	ldr	r2, [sp, #28]
 8005806:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8005ae0 <__kernel_rem_pio2+0x318>
 800580a:	eb03 0802 	add.w	r8, r3, r2
 800580e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005810:	1aa7      	subs	r7, r4, r2
 8005812:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005816:	ae22      	add	r6, sp, #136	; 0x88
 8005818:	2500      	movs	r5, #0
 800581a:	4545      	cmp	r5, r8
 800581c:	dd13      	ble.n	8005846 <__kernel_rem_pio2+0x7e>
 800581e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8005ae0 <__kernel_rem_pio2+0x318>
 8005822:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005826:	2600      	movs	r6, #0
 8005828:	9b04      	ldr	r3, [sp, #16]
 800582a:	429e      	cmp	r6, r3
 800582c:	dc32      	bgt.n	8005894 <__kernel_rem_pio2+0xcc>
 800582e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005830:	9302      	str	r3, [sp, #8]
 8005832:	9b08      	ldr	r3, [sp, #32]
 8005834:	199d      	adds	r5, r3, r6
 8005836:	ab22      	add	r3, sp, #136	; 0x88
 8005838:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800583c:	9306      	str	r3, [sp, #24]
 800583e:	ec59 8b18 	vmov	r8, r9, d8
 8005842:	2700      	movs	r7, #0
 8005844:	e01f      	b.n	8005886 <__kernel_rem_pio2+0xbe>
 8005846:	42ef      	cmn	r7, r5
 8005848:	d407      	bmi.n	800585a <__kernel_rem_pio2+0x92>
 800584a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800584e:	f7fa fe21 	bl	8000494 <__aeabi_i2d>
 8005852:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005856:	3501      	adds	r5, #1
 8005858:	e7df      	b.n	800581a <__kernel_rem_pio2+0x52>
 800585a:	ec51 0b18 	vmov	r0, r1, d8
 800585e:	e7f8      	b.n	8005852 <__kernel_rem_pio2+0x8a>
 8005860:	9906      	ldr	r1, [sp, #24]
 8005862:	9d02      	ldr	r5, [sp, #8]
 8005864:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005868:	9106      	str	r1, [sp, #24]
 800586a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800586e:	9502      	str	r5, [sp, #8]
 8005870:	f7fa fe7a 	bl	8000568 <__aeabi_dmul>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4640      	mov	r0, r8
 800587a:	4649      	mov	r1, r9
 800587c:	f7fa fcbe 	bl	80001fc <__adddf3>
 8005880:	3701      	adds	r7, #1
 8005882:	4680      	mov	r8, r0
 8005884:	4689      	mov	r9, r1
 8005886:	9b07      	ldr	r3, [sp, #28]
 8005888:	429f      	cmp	r7, r3
 800588a:	dde9      	ble.n	8005860 <__kernel_rem_pio2+0x98>
 800588c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005890:	3601      	adds	r6, #1
 8005892:	e7c9      	b.n	8005828 <__kernel_rem_pio2+0x60>
 8005894:	9b04      	ldr	r3, [sp, #16]
 8005896:	aa0e      	add	r2, sp, #56	; 0x38
 8005898:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800589c:	930c      	str	r3, [sp, #48]	; 0x30
 800589e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80058a0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80058a4:	9c04      	ldr	r4, [sp, #16]
 80058a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80058a8:	ab9a      	add	r3, sp, #616	; 0x268
 80058aa:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80058ae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80058b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80058b6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80058ba:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80058be:	ab9a      	add	r3, sp, #616	; 0x268
 80058c0:	445b      	add	r3, fp
 80058c2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80058c6:	2500      	movs	r5, #0
 80058c8:	1b63      	subs	r3, r4, r5
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	dc78      	bgt.n	80059c0 <__kernel_rem_pio2+0x1f8>
 80058ce:	4650      	mov	r0, sl
 80058d0:	ec49 8b10 	vmov	d0, r8, r9
 80058d4:	f000 fc00 	bl	80060d8 <scalbn>
 80058d8:	ec57 6b10 	vmov	r6, r7, d0
 80058dc:	2200      	movs	r2, #0
 80058de:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80058e2:	ee10 0a10 	vmov	r0, s0
 80058e6:	4639      	mov	r1, r7
 80058e8:	f7fa fe3e 	bl	8000568 <__aeabi_dmul>
 80058ec:	ec41 0b10 	vmov	d0, r0, r1
 80058f0:	f000 fb6e 	bl	8005fd0 <floor>
 80058f4:	2200      	movs	r2, #0
 80058f6:	ec51 0b10 	vmov	r0, r1, d0
 80058fa:	4b7e      	ldr	r3, [pc, #504]	; (8005af4 <__kernel_rem_pio2+0x32c>)
 80058fc:	f7fa fe34 	bl	8000568 <__aeabi_dmul>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4630      	mov	r0, r6
 8005906:	4639      	mov	r1, r7
 8005908:	f7fa fc76 	bl	80001f8 <__aeabi_dsub>
 800590c:	460f      	mov	r7, r1
 800590e:	4606      	mov	r6, r0
 8005910:	f7fb f8c4 	bl	8000a9c <__aeabi_d2iz>
 8005914:	9006      	str	r0, [sp, #24]
 8005916:	f7fa fdbd 	bl	8000494 <__aeabi_i2d>
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	4630      	mov	r0, r6
 8005920:	4639      	mov	r1, r7
 8005922:	f7fa fc69 	bl	80001f8 <__aeabi_dsub>
 8005926:	f1ba 0f00 	cmp.w	sl, #0
 800592a:	4606      	mov	r6, r0
 800592c:	460f      	mov	r7, r1
 800592e:	dd6c      	ble.n	8005a0a <__kernel_rem_pio2+0x242>
 8005930:	1e62      	subs	r2, r4, #1
 8005932:	ab0e      	add	r3, sp, #56	; 0x38
 8005934:	f1ca 0118 	rsb	r1, sl, #24
 8005938:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800593c:	9d06      	ldr	r5, [sp, #24]
 800593e:	fa40 f301 	asr.w	r3, r0, r1
 8005942:	441d      	add	r5, r3
 8005944:	408b      	lsls	r3, r1
 8005946:	1ac0      	subs	r0, r0, r3
 8005948:	ab0e      	add	r3, sp, #56	; 0x38
 800594a:	9506      	str	r5, [sp, #24]
 800594c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005950:	f1ca 0317 	rsb	r3, sl, #23
 8005954:	fa40 f303 	asr.w	r3, r0, r3
 8005958:	9302      	str	r3, [sp, #8]
 800595a:	9b02      	ldr	r3, [sp, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	dd62      	ble.n	8005a26 <__kernel_rem_pio2+0x25e>
 8005960:	9b06      	ldr	r3, [sp, #24]
 8005962:	2200      	movs	r2, #0
 8005964:	3301      	adds	r3, #1
 8005966:	9306      	str	r3, [sp, #24]
 8005968:	4615      	mov	r5, r2
 800596a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800596e:	4294      	cmp	r4, r2
 8005970:	f300 8095 	bgt.w	8005a9e <__kernel_rem_pio2+0x2d6>
 8005974:	f1ba 0f00 	cmp.w	sl, #0
 8005978:	dd07      	ble.n	800598a <__kernel_rem_pio2+0x1c2>
 800597a:	f1ba 0f01 	cmp.w	sl, #1
 800597e:	f000 80a2 	beq.w	8005ac6 <__kernel_rem_pio2+0x2fe>
 8005982:	f1ba 0f02 	cmp.w	sl, #2
 8005986:	f000 80c1 	beq.w	8005b0c <__kernel_rem_pio2+0x344>
 800598a:	9b02      	ldr	r3, [sp, #8]
 800598c:	2b02      	cmp	r3, #2
 800598e:	d14a      	bne.n	8005a26 <__kernel_rem_pio2+0x25e>
 8005990:	4632      	mov	r2, r6
 8005992:	463b      	mov	r3, r7
 8005994:	2000      	movs	r0, #0
 8005996:	4958      	ldr	r1, [pc, #352]	; (8005af8 <__kernel_rem_pio2+0x330>)
 8005998:	f7fa fc2e 	bl	80001f8 <__aeabi_dsub>
 800599c:	4606      	mov	r6, r0
 800599e:	460f      	mov	r7, r1
 80059a0:	2d00      	cmp	r5, #0
 80059a2:	d040      	beq.n	8005a26 <__kernel_rem_pio2+0x25e>
 80059a4:	4650      	mov	r0, sl
 80059a6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8005ae8 <__kernel_rem_pio2+0x320>
 80059aa:	f000 fb95 	bl	80060d8 <scalbn>
 80059ae:	4630      	mov	r0, r6
 80059b0:	4639      	mov	r1, r7
 80059b2:	ec53 2b10 	vmov	r2, r3, d0
 80059b6:	f7fa fc1f 	bl	80001f8 <__aeabi_dsub>
 80059ba:	4606      	mov	r6, r0
 80059bc:	460f      	mov	r7, r1
 80059be:	e032      	b.n	8005a26 <__kernel_rem_pio2+0x25e>
 80059c0:	2200      	movs	r2, #0
 80059c2:	4b4e      	ldr	r3, [pc, #312]	; (8005afc <__kernel_rem_pio2+0x334>)
 80059c4:	4640      	mov	r0, r8
 80059c6:	4649      	mov	r1, r9
 80059c8:	f7fa fdce 	bl	8000568 <__aeabi_dmul>
 80059cc:	f7fb f866 	bl	8000a9c <__aeabi_d2iz>
 80059d0:	f7fa fd60 	bl	8000494 <__aeabi_i2d>
 80059d4:	2200      	movs	r2, #0
 80059d6:	4b4a      	ldr	r3, [pc, #296]	; (8005b00 <__kernel_rem_pio2+0x338>)
 80059d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059dc:	f7fa fdc4 	bl	8000568 <__aeabi_dmul>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4640      	mov	r0, r8
 80059e6:	4649      	mov	r1, r9
 80059e8:	f7fa fc06 	bl	80001f8 <__aeabi_dsub>
 80059ec:	f7fb f856 	bl	8000a9c <__aeabi_d2iz>
 80059f0:	ab0e      	add	r3, sp, #56	; 0x38
 80059f2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80059f6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80059fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059fe:	f7fa fbfd 	bl	80001fc <__adddf3>
 8005a02:	3501      	adds	r5, #1
 8005a04:	4680      	mov	r8, r0
 8005a06:	4689      	mov	r9, r1
 8005a08:	e75e      	b.n	80058c8 <__kernel_rem_pio2+0x100>
 8005a0a:	d105      	bne.n	8005a18 <__kernel_rem_pio2+0x250>
 8005a0c:	1e63      	subs	r3, r4, #1
 8005a0e:	aa0e      	add	r2, sp, #56	; 0x38
 8005a10:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005a14:	15c3      	asrs	r3, r0, #23
 8005a16:	e79f      	b.n	8005958 <__kernel_rem_pio2+0x190>
 8005a18:	2200      	movs	r2, #0
 8005a1a:	4b3a      	ldr	r3, [pc, #232]	; (8005b04 <__kernel_rem_pio2+0x33c>)
 8005a1c:	f7fb f82a 	bl	8000a74 <__aeabi_dcmpge>
 8005a20:	2800      	cmp	r0, #0
 8005a22:	d139      	bne.n	8005a98 <__kernel_rem_pio2+0x2d0>
 8005a24:	9002      	str	r0, [sp, #8]
 8005a26:	2200      	movs	r2, #0
 8005a28:	2300      	movs	r3, #0
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	4639      	mov	r1, r7
 8005a2e:	f7fb f803 	bl	8000a38 <__aeabi_dcmpeq>
 8005a32:	2800      	cmp	r0, #0
 8005a34:	f000 80c7 	beq.w	8005bc6 <__kernel_rem_pio2+0x3fe>
 8005a38:	1e65      	subs	r5, r4, #1
 8005a3a:	462b      	mov	r3, r5
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	9904      	ldr	r1, [sp, #16]
 8005a40:	428b      	cmp	r3, r1
 8005a42:	da6a      	bge.n	8005b1a <__kernel_rem_pio2+0x352>
 8005a44:	2a00      	cmp	r2, #0
 8005a46:	f000 8088 	beq.w	8005b5a <__kernel_rem_pio2+0x392>
 8005a4a:	ab0e      	add	r3, sp, #56	; 0x38
 8005a4c:	f1aa 0a18 	sub.w	sl, sl, #24
 8005a50:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f000 80b4 	beq.w	8005bc2 <__kernel_rem_pio2+0x3fa>
 8005a5a:	4650      	mov	r0, sl
 8005a5c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005ae8 <__kernel_rem_pio2+0x320>
 8005a60:	f000 fb3a 	bl	80060d8 <scalbn>
 8005a64:	00ec      	lsls	r4, r5, #3
 8005a66:	ab72      	add	r3, sp, #456	; 0x1c8
 8005a68:	191e      	adds	r6, r3, r4
 8005a6a:	ec59 8b10 	vmov	r8, r9, d0
 8005a6e:	f106 0a08 	add.w	sl, r6, #8
 8005a72:	462f      	mov	r7, r5
 8005a74:	2f00      	cmp	r7, #0
 8005a76:	f280 80df 	bge.w	8005c38 <__kernel_rem_pio2+0x470>
 8005a7a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8005ae0 <__kernel_rem_pio2+0x318>
 8005a7e:	f04f 0a00 	mov.w	sl, #0
 8005a82:	eba5 030a 	sub.w	r3, r5, sl
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f2c0 810a 	blt.w	8005ca0 <__kernel_rem_pio2+0x4d8>
 8005a8c:	f8df b078 	ldr.w	fp, [pc, #120]	; 8005b08 <__kernel_rem_pio2+0x340>
 8005a90:	ec59 8b18 	vmov	r8, r9, d8
 8005a94:	2700      	movs	r7, #0
 8005a96:	e0f5      	b.n	8005c84 <__kernel_rem_pio2+0x4bc>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	9302      	str	r3, [sp, #8]
 8005a9c:	e760      	b.n	8005960 <__kernel_rem_pio2+0x198>
 8005a9e:	ab0e      	add	r3, sp, #56	; 0x38
 8005aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aa4:	b94d      	cbnz	r5, 8005aba <__kernel_rem_pio2+0x2f2>
 8005aa6:	b12b      	cbz	r3, 8005ab4 <__kernel_rem_pio2+0x2ec>
 8005aa8:	a80e      	add	r0, sp, #56	; 0x38
 8005aaa:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005aae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	3201      	adds	r2, #1
 8005ab6:	461d      	mov	r5, r3
 8005ab8:	e759      	b.n	800596e <__kernel_rem_pio2+0x1a6>
 8005aba:	a80e      	add	r0, sp, #56	; 0x38
 8005abc:	1acb      	subs	r3, r1, r3
 8005abe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005ac2:	462b      	mov	r3, r5
 8005ac4:	e7f6      	b.n	8005ab4 <__kernel_rem_pio2+0x2ec>
 8005ac6:	1e62      	subs	r2, r4, #1
 8005ac8:	ab0e      	add	r3, sp, #56	; 0x38
 8005aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ace:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005ad2:	a90e      	add	r1, sp, #56	; 0x38
 8005ad4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005ad8:	e757      	b.n	800598a <__kernel_rem_pio2+0x1c2>
 8005ada:	bf00      	nop
 8005adc:	f3af 8000 	nop.w
	...
 8005aec:	3ff00000 	.word	0x3ff00000
 8005af0:	08006428 	.word	0x08006428
 8005af4:	40200000 	.word	0x40200000
 8005af8:	3ff00000 	.word	0x3ff00000
 8005afc:	3e700000 	.word	0x3e700000
 8005b00:	41700000 	.word	0x41700000
 8005b04:	3fe00000 	.word	0x3fe00000
 8005b08:	080063e8 	.word	0x080063e8
 8005b0c:	1e62      	subs	r2, r4, #1
 8005b0e:	ab0e      	add	r3, sp, #56	; 0x38
 8005b10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b14:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005b18:	e7db      	b.n	8005ad2 <__kernel_rem_pio2+0x30a>
 8005b1a:	a90e      	add	r1, sp, #56	; 0x38
 8005b1c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005b20:	3b01      	subs	r3, #1
 8005b22:	430a      	orrs	r2, r1
 8005b24:	e78b      	b.n	8005a3e <__kernel_rem_pio2+0x276>
 8005b26:	3301      	adds	r3, #1
 8005b28:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005b2c:	2900      	cmp	r1, #0
 8005b2e:	d0fa      	beq.n	8005b26 <__kernel_rem_pio2+0x35e>
 8005b30:	9a08      	ldr	r2, [sp, #32]
 8005b32:	4422      	add	r2, r4
 8005b34:	00d2      	lsls	r2, r2, #3
 8005b36:	a922      	add	r1, sp, #136	; 0x88
 8005b38:	18e3      	adds	r3, r4, r3
 8005b3a:	9206      	str	r2, [sp, #24]
 8005b3c:	440a      	add	r2, r1
 8005b3e:	9302      	str	r3, [sp, #8]
 8005b40:	f10b 0108 	add.w	r1, fp, #8
 8005b44:	f102 0308 	add.w	r3, r2, #8
 8005b48:	1c66      	adds	r6, r4, #1
 8005b4a:	910a      	str	r1, [sp, #40]	; 0x28
 8005b4c:	2500      	movs	r5, #0
 8005b4e:	930d      	str	r3, [sp, #52]	; 0x34
 8005b50:	9b02      	ldr	r3, [sp, #8]
 8005b52:	42b3      	cmp	r3, r6
 8005b54:	da04      	bge.n	8005b60 <__kernel_rem_pio2+0x398>
 8005b56:	461c      	mov	r4, r3
 8005b58:	e6a6      	b.n	80058a8 <__kernel_rem_pio2+0xe0>
 8005b5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e7e3      	b.n	8005b28 <__kernel_rem_pio2+0x360>
 8005b60:	9b06      	ldr	r3, [sp, #24]
 8005b62:	18ef      	adds	r7, r5, r3
 8005b64:	ab22      	add	r3, sp, #136	; 0x88
 8005b66:	441f      	add	r7, r3
 8005b68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b6a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005b6e:	f7fa fc91 	bl	8000494 <__aeabi_i2d>
 8005b72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b74:	461c      	mov	r4, r3
 8005b76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b78:	e9c7 0100 	strd	r0, r1, [r7]
 8005b7c:	eb03 0b05 	add.w	fp, r3, r5
 8005b80:	2700      	movs	r7, #0
 8005b82:	f04f 0800 	mov.w	r8, #0
 8005b86:	f04f 0900 	mov.w	r9, #0
 8005b8a:	9b07      	ldr	r3, [sp, #28]
 8005b8c:	429f      	cmp	r7, r3
 8005b8e:	dd08      	ble.n	8005ba2 <__kernel_rem_pio2+0x3da>
 8005b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b92:	aa72      	add	r2, sp, #456	; 0x1c8
 8005b94:	18eb      	adds	r3, r5, r3
 8005b96:	4413      	add	r3, r2
 8005b98:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8005b9c:	3601      	adds	r6, #1
 8005b9e:	3508      	adds	r5, #8
 8005ba0:	e7d6      	b.n	8005b50 <__kernel_rem_pio2+0x388>
 8005ba2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005ba6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005baa:	f7fa fcdd 	bl	8000568 <__aeabi_dmul>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4640      	mov	r0, r8
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	f7fa fb21 	bl	80001fc <__adddf3>
 8005bba:	3701      	adds	r7, #1
 8005bbc:	4680      	mov	r8, r0
 8005bbe:	4689      	mov	r9, r1
 8005bc0:	e7e3      	b.n	8005b8a <__kernel_rem_pio2+0x3c2>
 8005bc2:	3d01      	subs	r5, #1
 8005bc4:	e741      	b.n	8005a4a <__kernel_rem_pio2+0x282>
 8005bc6:	f1ca 0000 	rsb	r0, sl, #0
 8005bca:	ec47 6b10 	vmov	d0, r6, r7
 8005bce:	f000 fa83 	bl	80060d8 <scalbn>
 8005bd2:	ec57 6b10 	vmov	r6, r7, d0
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	4b99      	ldr	r3, [pc, #612]	; (8005e40 <__kernel_rem_pio2+0x678>)
 8005bda:	ee10 0a10 	vmov	r0, s0
 8005bde:	4639      	mov	r1, r7
 8005be0:	f7fa ff48 	bl	8000a74 <__aeabi_dcmpge>
 8005be4:	b1f8      	cbz	r0, 8005c26 <__kernel_rem_pio2+0x45e>
 8005be6:	2200      	movs	r2, #0
 8005be8:	4b96      	ldr	r3, [pc, #600]	; (8005e44 <__kernel_rem_pio2+0x67c>)
 8005bea:	4630      	mov	r0, r6
 8005bec:	4639      	mov	r1, r7
 8005bee:	f7fa fcbb 	bl	8000568 <__aeabi_dmul>
 8005bf2:	f7fa ff53 	bl	8000a9c <__aeabi_d2iz>
 8005bf6:	4680      	mov	r8, r0
 8005bf8:	f7fa fc4c 	bl	8000494 <__aeabi_i2d>
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	4b90      	ldr	r3, [pc, #576]	; (8005e40 <__kernel_rem_pio2+0x678>)
 8005c00:	f7fa fcb2 	bl	8000568 <__aeabi_dmul>
 8005c04:	460b      	mov	r3, r1
 8005c06:	4602      	mov	r2, r0
 8005c08:	4639      	mov	r1, r7
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	f7fa faf4 	bl	80001f8 <__aeabi_dsub>
 8005c10:	f7fa ff44 	bl	8000a9c <__aeabi_d2iz>
 8005c14:	1c65      	adds	r5, r4, #1
 8005c16:	ab0e      	add	r3, sp, #56	; 0x38
 8005c18:	f10a 0a18 	add.w	sl, sl, #24
 8005c1c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005c20:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005c24:	e719      	b.n	8005a5a <__kernel_rem_pio2+0x292>
 8005c26:	4630      	mov	r0, r6
 8005c28:	4639      	mov	r1, r7
 8005c2a:	f7fa ff37 	bl	8000a9c <__aeabi_d2iz>
 8005c2e:	ab0e      	add	r3, sp, #56	; 0x38
 8005c30:	4625      	mov	r5, r4
 8005c32:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005c36:	e710      	b.n	8005a5a <__kernel_rem_pio2+0x292>
 8005c38:	ab0e      	add	r3, sp, #56	; 0x38
 8005c3a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005c3e:	f7fa fc29 	bl	8000494 <__aeabi_i2d>
 8005c42:	4642      	mov	r2, r8
 8005c44:	464b      	mov	r3, r9
 8005c46:	f7fa fc8f 	bl	8000568 <__aeabi_dmul>
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8005c50:	4b7c      	ldr	r3, [pc, #496]	; (8005e44 <__kernel_rem_pio2+0x67c>)
 8005c52:	4640      	mov	r0, r8
 8005c54:	4649      	mov	r1, r9
 8005c56:	f7fa fc87 	bl	8000568 <__aeabi_dmul>
 8005c5a:	3f01      	subs	r7, #1
 8005c5c:	4680      	mov	r8, r0
 8005c5e:	4689      	mov	r9, r1
 8005c60:	e708      	b.n	8005a74 <__kernel_rem_pio2+0x2ac>
 8005c62:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8005c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8005c6e:	f7fa fc7b 	bl	8000568 <__aeabi_dmul>
 8005c72:	4602      	mov	r2, r0
 8005c74:	460b      	mov	r3, r1
 8005c76:	4640      	mov	r0, r8
 8005c78:	4649      	mov	r1, r9
 8005c7a:	f7fa fabf 	bl	80001fc <__adddf3>
 8005c7e:	3701      	adds	r7, #1
 8005c80:	4680      	mov	r8, r0
 8005c82:	4689      	mov	r9, r1
 8005c84:	9b04      	ldr	r3, [sp, #16]
 8005c86:	429f      	cmp	r7, r3
 8005c88:	dc01      	bgt.n	8005c8e <__kernel_rem_pio2+0x4c6>
 8005c8a:	45ba      	cmp	sl, r7
 8005c8c:	dae9      	bge.n	8005c62 <__kernel_rem_pio2+0x49a>
 8005c8e:	ab4a      	add	r3, sp, #296	; 0x128
 8005c90:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c94:	e9c3 8900 	strd	r8, r9, [r3]
 8005c98:	f10a 0a01 	add.w	sl, sl, #1
 8005c9c:	3e08      	subs	r6, #8
 8005c9e:	e6f0      	b.n	8005a82 <__kernel_rem_pio2+0x2ba>
 8005ca0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005ca2:	2b03      	cmp	r3, #3
 8005ca4:	d85b      	bhi.n	8005d5e <__kernel_rem_pio2+0x596>
 8005ca6:	e8df f003 	tbb	[pc, r3]
 8005caa:	264a      	.short	0x264a
 8005cac:	0226      	.short	0x0226
 8005cae:	ab9a      	add	r3, sp, #616	; 0x268
 8005cb0:	441c      	add	r4, r3
 8005cb2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005cb6:	46a2      	mov	sl, r4
 8005cb8:	46ab      	mov	fp, r5
 8005cba:	f1bb 0f00 	cmp.w	fp, #0
 8005cbe:	dc6c      	bgt.n	8005d9a <__kernel_rem_pio2+0x5d2>
 8005cc0:	46a2      	mov	sl, r4
 8005cc2:	46ab      	mov	fp, r5
 8005cc4:	f1bb 0f01 	cmp.w	fp, #1
 8005cc8:	f300 8086 	bgt.w	8005dd8 <__kernel_rem_pio2+0x610>
 8005ccc:	2000      	movs	r0, #0
 8005cce:	2100      	movs	r1, #0
 8005cd0:	2d01      	cmp	r5, #1
 8005cd2:	f300 80a0 	bgt.w	8005e16 <__kernel_rem_pio2+0x64e>
 8005cd6:	9b02      	ldr	r3, [sp, #8]
 8005cd8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8005cdc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f040 809e 	bne.w	8005e22 <__kernel_rem_pio2+0x65a>
 8005ce6:	9b01      	ldr	r3, [sp, #4]
 8005ce8:	e9c3 7800 	strd	r7, r8, [r3]
 8005cec:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005cf0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005cf4:	e033      	b.n	8005d5e <__kernel_rem_pio2+0x596>
 8005cf6:	3408      	adds	r4, #8
 8005cf8:	ab4a      	add	r3, sp, #296	; 0x128
 8005cfa:	441c      	add	r4, r3
 8005cfc:	462e      	mov	r6, r5
 8005cfe:	2000      	movs	r0, #0
 8005d00:	2100      	movs	r1, #0
 8005d02:	2e00      	cmp	r6, #0
 8005d04:	da3a      	bge.n	8005d7c <__kernel_rem_pio2+0x5b4>
 8005d06:	9b02      	ldr	r3, [sp, #8]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d03d      	beq.n	8005d88 <__kernel_rem_pio2+0x5c0>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d12:	9c01      	ldr	r4, [sp, #4]
 8005d14:	e9c4 2300 	strd	r2, r3, [r4]
 8005d18:	4602      	mov	r2, r0
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005d20:	f7fa fa6a 	bl	80001f8 <__aeabi_dsub>
 8005d24:	ae4c      	add	r6, sp, #304	; 0x130
 8005d26:	2401      	movs	r4, #1
 8005d28:	42a5      	cmp	r5, r4
 8005d2a:	da30      	bge.n	8005d8e <__kernel_rem_pio2+0x5c6>
 8005d2c:	9b02      	ldr	r3, [sp, #8]
 8005d2e:	b113      	cbz	r3, 8005d36 <__kernel_rem_pio2+0x56e>
 8005d30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d34:	4619      	mov	r1, r3
 8005d36:	9b01      	ldr	r3, [sp, #4]
 8005d38:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005d3c:	e00f      	b.n	8005d5e <__kernel_rem_pio2+0x596>
 8005d3e:	ab9a      	add	r3, sp, #616	; 0x268
 8005d40:	441c      	add	r4, r3
 8005d42:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005d46:	2000      	movs	r0, #0
 8005d48:	2100      	movs	r1, #0
 8005d4a:	2d00      	cmp	r5, #0
 8005d4c:	da10      	bge.n	8005d70 <__kernel_rem_pio2+0x5a8>
 8005d4e:	9b02      	ldr	r3, [sp, #8]
 8005d50:	b113      	cbz	r3, 8005d58 <__kernel_rem_pio2+0x590>
 8005d52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d56:	4619      	mov	r1, r3
 8005d58:	9b01      	ldr	r3, [sp, #4]
 8005d5a:	e9c3 0100 	strd	r0, r1, [r3]
 8005d5e:	9b06      	ldr	r3, [sp, #24]
 8005d60:	f003 0007 	and.w	r0, r3, #7
 8005d64:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005d68:	ecbd 8b02 	vpop	{d8}
 8005d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d70:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005d74:	f7fa fa42 	bl	80001fc <__adddf3>
 8005d78:	3d01      	subs	r5, #1
 8005d7a:	e7e6      	b.n	8005d4a <__kernel_rem_pio2+0x582>
 8005d7c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005d80:	f7fa fa3c 	bl	80001fc <__adddf3>
 8005d84:	3e01      	subs	r6, #1
 8005d86:	e7bc      	b.n	8005d02 <__kernel_rem_pio2+0x53a>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	460b      	mov	r3, r1
 8005d8c:	e7c1      	b.n	8005d12 <__kernel_rem_pio2+0x54a>
 8005d8e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005d92:	f7fa fa33 	bl	80001fc <__adddf3>
 8005d96:	3401      	adds	r4, #1
 8005d98:	e7c6      	b.n	8005d28 <__kernel_rem_pio2+0x560>
 8005d9a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8005d9e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005da2:	4640      	mov	r0, r8
 8005da4:	ec53 2b17 	vmov	r2, r3, d7
 8005da8:	4649      	mov	r1, r9
 8005daa:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005dae:	f7fa fa25 	bl	80001fc <__adddf3>
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	4606      	mov	r6, r0
 8005db8:	460f      	mov	r7, r1
 8005dba:	4640      	mov	r0, r8
 8005dbc:	4649      	mov	r1, r9
 8005dbe:	f7fa fa1b 	bl	80001f8 <__aeabi_dsub>
 8005dc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dc6:	f7fa fa19 	bl	80001fc <__adddf3>
 8005dca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005dce:	e9ca 0100 	strd	r0, r1, [sl]
 8005dd2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8005dd6:	e770      	b.n	8005cba <__kernel_rem_pio2+0x4f2>
 8005dd8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8005ddc:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005de0:	4630      	mov	r0, r6
 8005de2:	ec53 2b17 	vmov	r2, r3, d7
 8005de6:	4639      	mov	r1, r7
 8005de8:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005dec:	f7fa fa06 	bl	80001fc <__adddf3>
 8005df0:	4602      	mov	r2, r0
 8005df2:	460b      	mov	r3, r1
 8005df4:	4680      	mov	r8, r0
 8005df6:	4689      	mov	r9, r1
 8005df8:	4630      	mov	r0, r6
 8005dfa:	4639      	mov	r1, r7
 8005dfc:	f7fa f9fc 	bl	80001f8 <__aeabi_dsub>
 8005e00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e04:	f7fa f9fa 	bl	80001fc <__adddf3>
 8005e08:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005e0c:	e9ca 0100 	strd	r0, r1, [sl]
 8005e10:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8005e14:	e756      	b.n	8005cc4 <__kernel_rem_pio2+0x4fc>
 8005e16:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005e1a:	f7fa f9ef 	bl	80001fc <__adddf3>
 8005e1e:	3d01      	subs	r5, #1
 8005e20:	e756      	b.n	8005cd0 <__kernel_rem_pio2+0x508>
 8005e22:	9b01      	ldr	r3, [sp, #4]
 8005e24:	9a01      	ldr	r2, [sp, #4]
 8005e26:	601f      	str	r7, [r3, #0]
 8005e28:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8005e2c:	605c      	str	r4, [r3, #4]
 8005e2e:	609d      	str	r5, [r3, #8]
 8005e30:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005e34:	60d3      	str	r3, [r2, #12]
 8005e36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e3a:	6110      	str	r0, [r2, #16]
 8005e3c:	6153      	str	r3, [r2, #20]
 8005e3e:	e78e      	b.n	8005d5e <__kernel_rem_pio2+0x596>
 8005e40:	41700000 	.word	0x41700000
 8005e44:	3e700000 	.word	0x3e700000

08005e48 <__kernel_sin>:
 8005e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e4c:	ec55 4b10 	vmov	r4, r5, d0
 8005e50:	b085      	sub	sp, #20
 8005e52:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005e56:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005e5a:	ed8d 1b00 	vstr	d1, [sp]
 8005e5e:	9002      	str	r0, [sp, #8]
 8005e60:	da06      	bge.n	8005e70 <__kernel_sin+0x28>
 8005e62:	ee10 0a10 	vmov	r0, s0
 8005e66:	4629      	mov	r1, r5
 8005e68:	f7fa fe18 	bl	8000a9c <__aeabi_d2iz>
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	d051      	beq.n	8005f14 <__kernel_sin+0xcc>
 8005e70:	4622      	mov	r2, r4
 8005e72:	462b      	mov	r3, r5
 8005e74:	4620      	mov	r0, r4
 8005e76:	4629      	mov	r1, r5
 8005e78:	f7fa fb76 	bl	8000568 <__aeabi_dmul>
 8005e7c:	4682      	mov	sl, r0
 8005e7e:	468b      	mov	fp, r1
 8005e80:	4602      	mov	r2, r0
 8005e82:	460b      	mov	r3, r1
 8005e84:	4620      	mov	r0, r4
 8005e86:	4629      	mov	r1, r5
 8005e88:	f7fa fb6e 	bl	8000568 <__aeabi_dmul>
 8005e8c:	a341      	add	r3, pc, #260	; (adr r3, 8005f94 <__kernel_sin+0x14c>)
 8005e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e92:	4680      	mov	r8, r0
 8005e94:	4689      	mov	r9, r1
 8005e96:	4650      	mov	r0, sl
 8005e98:	4659      	mov	r1, fp
 8005e9a:	f7fa fb65 	bl	8000568 <__aeabi_dmul>
 8005e9e:	a33f      	add	r3, pc, #252	; (adr r3, 8005f9c <__kernel_sin+0x154>)
 8005ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea4:	f7fa f9a8 	bl	80001f8 <__aeabi_dsub>
 8005ea8:	4652      	mov	r2, sl
 8005eaa:	465b      	mov	r3, fp
 8005eac:	f7fa fb5c 	bl	8000568 <__aeabi_dmul>
 8005eb0:	a33c      	add	r3, pc, #240	; (adr r3, 8005fa4 <__kernel_sin+0x15c>)
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	f7fa f9a1 	bl	80001fc <__adddf3>
 8005eba:	4652      	mov	r2, sl
 8005ebc:	465b      	mov	r3, fp
 8005ebe:	f7fa fb53 	bl	8000568 <__aeabi_dmul>
 8005ec2:	a33a      	add	r3, pc, #232	; (adr r3, 8005fac <__kernel_sin+0x164>)
 8005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec8:	f7fa f996 	bl	80001f8 <__aeabi_dsub>
 8005ecc:	4652      	mov	r2, sl
 8005ece:	465b      	mov	r3, fp
 8005ed0:	f7fa fb4a 	bl	8000568 <__aeabi_dmul>
 8005ed4:	a337      	add	r3, pc, #220	; (adr r3, 8005fb4 <__kernel_sin+0x16c>)
 8005ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eda:	f7fa f98f 	bl	80001fc <__adddf3>
 8005ede:	9b02      	ldr	r3, [sp, #8]
 8005ee0:	4606      	mov	r6, r0
 8005ee2:	460f      	mov	r7, r1
 8005ee4:	b9db      	cbnz	r3, 8005f1e <__kernel_sin+0xd6>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	460b      	mov	r3, r1
 8005eea:	4650      	mov	r0, sl
 8005eec:	4659      	mov	r1, fp
 8005eee:	f7fa fb3b 	bl	8000568 <__aeabi_dmul>
 8005ef2:	a325      	add	r3, pc, #148	; (adr r3, 8005f88 <__kernel_sin+0x140>)
 8005ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef8:	f7fa f97e 	bl	80001f8 <__aeabi_dsub>
 8005efc:	4642      	mov	r2, r8
 8005efe:	464b      	mov	r3, r9
 8005f00:	f7fa fb32 	bl	8000568 <__aeabi_dmul>
 8005f04:	4602      	mov	r2, r0
 8005f06:	460b      	mov	r3, r1
 8005f08:	4620      	mov	r0, r4
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	f7fa f976 	bl	80001fc <__adddf3>
 8005f10:	4604      	mov	r4, r0
 8005f12:	460d      	mov	r5, r1
 8005f14:	ec45 4b10 	vmov	d0, r4, r5
 8005f18:	b005      	add	sp, #20
 8005f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f1e:	2200      	movs	r2, #0
 8005f20:	4b1b      	ldr	r3, [pc, #108]	; (8005f90 <__kernel_sin+0x148>)
 8005f22:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f26:	f7fa fb1f 	bl	8000568 <__aeabi_dmul>
 8005f2a:	4632      	mov	r2, r6
 8005f2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f30:	463b      	mov	r3, r7
 8005f32:	4640      	mov	r0, r8
 8005f34:	4649      	mov	r1, r9
 8005f36:	f7fa fb17 	bl	8000568 <__aeabi_dmul>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f42:	f7fa f959 	bl	80001f8 <__aeabi_dsub>
 8005f46:	4652      	mov	r2, sl
 8005f48:	465b      	mov	r3, fp
 8005f4a:	f7fa fb0d 	bl	8000568 <__aeabi_dmul>
 8005f4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f52:	f7fa f951 	bl	80001f8 <__aeabi_dsub>
 8005f56:	a30c      	add	r3, pc, #48	; (adr r3, 8005f88 <__kernel_sin+0x140>)
 8005f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5c:	4606      	mov	r6, r0
 8005f5e:	460f      	mov	r7, r1
 8005f60:	4640      	mov	r0, r8
 8005f62:	4649      	mov	r1, r9
 8005f64:	f7fa fb00 	bl	8000568 <__aeabi_dmul>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	4630      	mov	r0, r6
 8005f6e:	4639      	mov	r1, r7
 8005f70:	f7fa f944 	bl	80001fc <__adddf3>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4620      	mov	r0, r4
 8005f7a:	4629      	mov	r1, r5
 8005f7c:	f7fa f93c 	bl	80001f8 <__aeabi_dsub>
 8005f80:	e7c6      	b.n	8005f10 <__kernel_sin+0xc8>
 8005f82:	bf00      	nop
 8005f84:	f3af 8000 	nop.w
 8005f88:	55555549 	.word	0x55555549
 8005f8c:	3fc55555 	.word	0x3fc55555
 8005f90:	3fe00000 	.word	0x3fe00000
 8005f94:	5acfd57c 	.word	0x5acfd57c
 8005f98:	3de5d93a 	.word	0x3de5d93a
 8005f9c:	8a2b9ceb 	.word	0x8a2b9ceb
 8005fa0:	3e5ae5e6 	.word	0x3e5ae5e6
 8005fa4:	57b1fe7d 	.word	0x57b1fe7d
 8005fa8:	3ec71de3 	.word	0x3ec71de3
 8005fac:	19c161d5 	.word	0x19c161d5
 8005fb0:	3f2a01a0 	.word	0x3f2a01a0
 8005fb4:	1110f8a6 	.word	0x1110f8a6
 8005fb8:	3f811111 	.word	0x3f811111

08005fbc <fabs>:
 8005fbc:	ec51 0b10 	vmov	r0, r1, d0
 8005fc0:	ee10 2a10 	vmov	r2, s0
 8005fc4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005fc8:	ec43 2b10 	vmov	d0, r2, r3
 8005fcc:	4770      	bx	lr
	...

08005fd0 <floor>:
 8005fd0:	ec51 0b10 	vmov	r0, r1, d0
 8005fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fd8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005fdc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005fe0:	2e13      	cmp	r6, #19
 8005fe2:	460c      	mov	r4, r1
 8005fe4:	ee10 5a10 	vmov	r5, s0
 8005fe8:	4680      	mov	r8, r0
 8005fea:	dc34      	bgt.n	8006056 <floor+0x86>
 8005fec:	2e00      	cmp	r6, #0
 8005fee:	da16      	bge.n	800601e <floor+0x4e>
 8005ff0:	a335      	add	r3, pc, #212	; (adr r3, 80060c8 <floor+0xf8>)
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	f7fa f901 	bl	80001fc <__adddf3>
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	f7fa fd43 	bl	8000a88 <__aeabi_dcmpgt>
 8006002:	b148      	cbz	r0, 8006018 <floor+0x48>
 8006004:	2c00      	cmp	r4, #0
 8006006:	da59      	bge.n	80060bc <floor+0xec>
 8006008:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800600c:	4a30      	ldr	r2, [pc, #192]	; (80060d0 <floor+0x100>)
 800600e:	432b      	orrs	r3, r5
 8006010:	2500      	movs	r5, #0
 8006012:	42ab      	cmp	r3, r5
 8006014:	bf18      	it	ne
 8006016:	4614      	movne	r4, r2
 8006018:	4621      	mov	r1, r4
 800601a:	4628      	mov	r0, r5
 800601c:	e025      	b.n	800606a <floor+0x9a>
 800601e:	4f2d      	ldr	r7, [pc, #180]	; (80060d4 <floor+0x104>)
 8006020:	4137      	asrs	r7, r6
 8006022:	ea01 0307 	and.w	r3, r1, r7
 8006026:	4303      	orrs	r3, r0
 8006028:	d01f      	beq.n	800606a <floor+0x9a>
 800602a:	a327      	add	r3, pc, #156	; (adr r3, 80060c8 <floor+0xf8>)
 800602c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006030:	f7fa f8e4 	bl	80001fc <__adddf3>
 8006034:	2200      	movs	r2, #0
 8006036:	2300      	movs	r3, #0
 8006038:	f7fa fd26 	bl	8000a88 <__aeabi_dcmpgt>
 800603c:	2800      	cmp	r0, #0
 800603e:	d0eb      	beq.n	8006018 <floor+0x48>
 8006040:	2c00      	cmp	r4, #0
 8006042:	bfbe      	ittt	lt
 8006044:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006048:	fa43 f606 	asrlt.w	r6, r3, r6
 800604c:	19a4      	addlt	r4, r4, r6
 800604e:	ea24 0407 	bic.w	r4, r4, r7
 8006052:	2500      	movs	r5, #0
 8006054:	e7e0      	b.n	8006018 <floor+0x48>
 8006056:	2e33      	cmp	r6, #51	; 0x33
 8006058:	dd0b      	ble.n	8006072 <floor+0xa2>
 800605a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800605e:	d104      	bne.n	800606a <floor+0x9a>
 8006060:	ee10 2a10 	vmov	r2, s0
 8006064:	460b      	mov	r3, r1
 8006066:	f7fa f8c9 	bl	80001fc <__adddf3>
 800606a:	ec41 0b10 	vmov	d0, r0, r1
 800606e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006072:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006076:	f04f 33ff 	mov.w	r3, #4294967295
 800607a:	fa23 f707 	lsr.w	r7, r3, r7
 800607e:	4207      	tst	r7, r0
 8006080:	d0f3      	beq.n	800606a <floor+0x9a>
 8006082:	a311      	add	r3, pc, #68	; (adr r3, 80060c8 <floor+0xf8>)
 8006084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006088:	f7fa f8b8 	bl	80001fc <__adddf3>
 800608c:	2200      	movs	r2, #0
 800608e:	2300      	movs	r3, #0
 8006090:	f7fa fcfa 	bl	8000a88 <__aeabi_dcmpgt>
 8006094:	2800      	cmp	r0, #0
 8006096:	d0bf      	beq.n	8006018 <floor+0x48>
 8006098:	2c00      	cmp	r4, #0
 800609a:	da02      	bge.n	80060a2 <floor+0xd2>
 800609c:	2e14      	cmp	r6, #20
 800609e:	d103      	bne.n	80060a8 <floor+0xd8>
 80060a0:	3401      	adds	r4, #1
 80060a2:	ea25 0507 	bic.w	r5, r5, r7
 80060a6:	e7b7      	b.n	8006018 <floor+0x48>
 80060a8:	2301      	movs	r3, #1
 80060aa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80060ae:	fa03 f606 	lsl.w	r6, r3, r6
 80060b2:	4435      	add	r5, r6
 80060b4:	4545      	cmp	r5, r8
 80060b6:	bf38      	it	cc
 80060b8:	18e4      	addcc	r4, r4, r3
 80060ba:	e7f2      	b.n	80060a2 <floor+0xd2>
 80060bc:	2500      	movs	r5, #0
 80060be:	462c      	mov	r4, r5
 80060c0:	e7aa      	b.n	8006018 <floor+0x48>
 80060c2:	bf00      	nop
 80060c4:	f3af 8000 	nop.w
 80060c8:	8800759c 	.word	0x8800759c
 80060cc:	7e37e43c 	.word	0x7e37e43c
 80060d0:	bff00000 	.word	0xbff00000
 80060d4:	000fffff 	.word	0x000fffff

080060d8 <scalbn>:
 80060d8:	b570      	push	{r4, r5, r6, lr}
 80060da:	ec55 4b10 	vmov	r4, r5, d0
 80060de:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80060e2:	4606      	mov	r6, r0
 80060e4:	462b      	mov	r3, r5
 80060e6:	b9aa      	cbnz	r2, 8006114 <scalbn+0x3c>
 80060e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80060ec:	4323      	orrs	r3, r4
 80060ee:	d03b      	beq.n	8006168 <scalbn+0x90>
 80060f0:	4b31      	ldr	r3, [pc, #196]	; (80061b8 <scalbn+0xe0>)
 80060f2:	4629      	mov	r1, r5
 80060f4:	2200      	movs	r2, #0
 80060f6:	ee10 0a10 	vmov	r0, s0
 80060fa:	f7fa fa35 	bl	8000568 <__aeabi_dmul>
 80060fe:	4b2f      	ldr	r3, [pc, #188]	; (80061bc <scalbn+0xe4>)
 8006100:	429e      	cmp	r6, r3
 8006102:	4604      	mov	r4, r0
 8006104:	460d      	mov	r5, r1
 8006106:	da12      	bge.n	800612e <scalbn+0x56>
 8006108:	a327      	add	r3, pc, #156	; (adr r3, 80061a8 <scalbn+0xd0>)
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	f7fa fa2b 	bl	8000568 <__aeabi_dmul>
 8006112:	e009      	b.n	8006128 <scalbn+0x50>
 8006114:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006118:	428a      	cmp	r2, r1
 800611a:	d10c      	bne.n	8006136 <scalbn+0x5e>
 800611c:	ee10 2a10 	vmov	r2, s0
 8006120:	4620      	mov	r0, r4
 8006122:	4629      	mov	r1, r5
 8006124:	f7fa f86a 	bl	80001fc <__adddf3>
 8006128:	4604      	mov	r4, r0
 800612a:	460d      	mov	r5, r1
 800612c:	e01c      	b.n	8006168 <scalbn+0x90>
 800612e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006132:	460b      	mov	r3, r1
 8006134:	3a36      	subs	r2, #54	; 0x36
 8006136:	4432      	add	r2, r6
 8006138:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800613c:	428a      	cmp	r2, r1
 800613e:	dd0b      	ble.n	8006158 <scalbn+0x80>
 8006140:	ec45 4b11 	vmov	d1, r4, r5
 8006144:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80061b0 <scalbn+0xd8>
 8006148:	f000 f83c 	bl	80061c4 <copysign>
 800614c:	a318      	add	r3, pc, #96	; (adr r3, 80061b0 <scalbn+0xd8>)
 800614e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006152:	ec51 0b10 	vmov	r0, r1, d0
 8006156:	e7da      	b.n	800610e <scalbn+0x36>
 8006158:	2a00      	cmp	r2, #0
 800615a:	dd08      	ble.n	800616e <scalbn+0x96>
 800615c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006160:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006164:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006168:	ec45 4b10 	vmov	d0, r4, r5
 800616c:	bd70      	pop	{r4, r5, r6, pc}
 800616e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006172:	da0d      	bge.n	8006190 <scalbn+0xb8>
 8006174:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006178:	429e      	cmp	r6, r3
 800617a:	ec45 4b11 	vmov	d1, r4, r5
 800617e:	dce1      	bgt.n	8006144 <scalbn+0x6c>
 8006180:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80061a8 <scalbn+0xd0>
 8006184:	f000 f81e 	bl	80061c4 <copysign>
 8006188:	a307      	add	r3, pc, #28	; (adr r3, 80061a8 <scalbn+0xd0>)
 800618a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618e:	e7e0      	b.n	8006152 <scalbn+0x7a>
 8006190:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006194:	3236      	adds	r2, #54	; 0x36
 8006196:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800619a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800619e:	4620      	mov	r0, r4
 80061a0:	4629      	mov	r1, r5
 80061a2:	2200      	movs	r2, #0
 80061a4:	4b06      	ldr	r3, [pc, #24]	; (80061c0 <scalbn+0xe8>)
 80061a6:	e7b2      	b.n	800610e <scalbn+0x36>
 80061a8:	c2f8f359 	.word	0xc2f8f359
 80061ac:	01a56e1f 	.word	0x01a56e1f
 80061b0:	8800759c 	.word	0x8800759c
 80061b4:	7e37e43c 	.word	0x7e37e43c
 80061b8:	43500000 	.word	0x43500000
 80061bc:	ffff3cb0 	.word	0xffff3cb0
 80061c0:	3c900000 	.word	0x3c900000

080061c4 <copysign>:
 80061c4:	ec51 0b10 	vmov	r0, r1, d0
 80061c8:	ee11 0a90 	vmov	r0, s3
 80061cc:	ee10 2a10 	vmov	r2, s0
 80061d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80061d4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80061d8:	ea41 0300 	orr.w	r3, r1, r0
 80061dc:	ec43 2b10 	vmov	d0, r2, r3
 80061e0:	4770      	bx	lr
	...

080061e4 <_init>:
 80061e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e6:	bf00      	nop
 80061e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061ea:	bc08      	pop	{r3}
 80061ec:	469e      	mov	lr, r3
 80061ee:	4770      	bx	lr

080061f0 <_fini>:
 80061f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061f2:	bf00      	nop
 80061f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061f6:	bc08      	pop	{r3}
 80061f8:	469e      	mov	lr, r3
 80061fa:	4770      	bx	lr
