RADIX hex
CDEBUG 0
DEBUGVARS {xt INOUT transactor_xt 0 p IN transactor_p 0 twiddle IN transactor_twiddle 0 twiddle_h IN transactor_twiddle_h 0 }
WAVELIST {{DUT xt:rsc(0)(0) xt_rsc_0_0_qb {scverify_top rtl xt_rsc_0_0_qb} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_web {scverify_top rtl xt_rsc_0_0_web} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_db {scverify_top rtl xt_rsc_0_0_db} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_adrb {scverify_top rtl xt_rsc_0_0_adrb} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_qa {scverify_top rtl xt_rsc_0_0_qa} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_wea {scverify_top rtl xt_rsc_0_0_wea} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_da {scverify_top rtl xt_rsc_0_0_da} {}} {DUT xt:rsc(0)(0) xt_rsc_0_0_adra {scverify_top rtl xt_rsc_0_0_adra} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_qb {scverify_top rtl xt_rsc_0_1_qb} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_web {scverify_top rtl xt_rsc_0_1_web} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_db {scverify_top rtl xt_rsc_0_1_db} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_adrb {scverify_top rtl xt_rsc_0_1_adrb} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_qa {scverify_top rtl xt_rsc_0_1_qa} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_wea {scverify_top rtl xt_rsc_0_1_wea} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_da {scverify_top rtl xt_rsc_0_1_da} {}} {DUT xt:rsc(0)(1) xt_rsc_0_1_adra {scverify_top rtl xt_rsc_0_1_adra} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_qb {scverify_top rtl xt_rsc_0_2_qb} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_web {scverify_top rtl xt_rsc_0_2_web} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_db {scverify_top rtl xt_rsc_0_2_db} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_adrb {scverify_top rtl xt_rsc_0_2_adrb} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_qa {scverify_top rtl xt_rsc_0_2_qa} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_wea {scverify_top rtl xt_rsc_0_2_wea} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_da {scverify_top rtl xt_rsc_0_2_da} {}} {DUT xt:rsc(0)(2) xt_rsc_0_2_adra {scverify_top rtl xt_rsc_0_2_adra} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_qb {scverify_top rtl xt_rsc_0_3_qb} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_web {scverify_top rtl xt_rsc_0_3_web} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_db {scverify_top rtl xt_rsc_0_3_db} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_adrb {scverify_top rtl xt_rsc_0_3_adrb} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_qa {scverify_top rtl xt_rsc_0_3_qa} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_wea {scverify_top rtl xt_rsc_0_3_wea} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_da {scverify_top rtl xt_rsc_0_3_da} {}} {DUT xt:rsc(0)(3) xt_rsc_0_3_adra {scverify_top rtl xt_rsc_0_3_adra} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_qb {scverify_top rtl xt_rsc_0_4_qb} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_web {scverify_top rtl xt_rsc_0_4_web} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_db {scverify_top rtl xt_rsc_0_4_db} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_adrb {scverify_top rtl xt_rsc_0_4_adrb} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_qa {scverify_top rtl xt_rsc_0_4_qa} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_wea {scverify_top rtl xt_rsc_0_4_wea} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_da {scverify_top rtl xt_rsc_0_4_da} {}} {DUT xt:rsc(0)(4) xt_rsc_0_4_adra {scverify_top rtl xt_rsc_0_4_adra} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_qb {scverify_top rtl xt_rsc_0_5_qb} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_web {scverify_top rtl xt_rsc_0_5_web} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_db {scverify_top rtl xt_rsc_0_5_db} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_adrb {scverify_top rtl xt_rsc_0_5_adrb} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_qa {scverify_top rtl xt_rsc_0_5_qa} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_wea {scverify_top rtl xt_rsc_0_5_wea} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_da {scverify_top rtl xt_rsc_0_5_da} {}} {DUT xt:rsc(0)(5) xt_rsc_0_5_adra {scverify_top rtl xt_rsc_0_5_adra} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_qb {scverify_top rtl xt_rsc_0_6_qb} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_web {scverify_top rtl xt_rsc_0_6_web} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_db {scverify_top rtl xt_rsc_0_6_db} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_adrb {scverify_top rtl xt_rsc_0_6_adrb} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_qa {scverify_top rtl xt_rsc_0_6_qa} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_wea {scverify_top rtl xt_rsc_0_6_wea} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_da {scverify_top rtl xt_rsc_0_6_da} {}} {DUT xt:rsc(0)(6) xt_rsc_0_6_adra {scverify_top rtl xt_rsc_0_6_adra} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_qb {scverify_top rtl xt_rsc_0_7_qb} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_web {scverify_top rtl xt_rsc_0_7_web} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_db {scverify_top rtl xt_rsc_0_7_db} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_adrb {scverify_top rtl xt_rsc_0_7_adrb} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_qa {scverify_top rtl xt_rsc_0_7_qa} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_wea {scverify_top rtl xt_rsc_0_7_wea} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_da {scverify_top rtl xt_rsc_0_7_da} {}} {DUT xt:rsc(0)(7) xt_rsc_0_7_adra {scverify_top rtl xt_rsc_0_7_adra} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT twiddle:rsc twiddle_rsc_q {scverify_top rtl twiddle_rsc_q} {}} {DUT twiddle:rsc twiddle_rsc_radr {scverify_top rtl twiddle_rsc_radr} {}} {DUT twiddle_h:rsc twiddle_h_rsc_q {scverify_top rtl twiddle_h_rsc_q} {}} {DUT twiddle_h:rsc twiddle_h_rsc_radr {scverify_top rtl twiddle_h_rsc_radr} {}} {DUT {} xt_rsc_triosy_0_0_lz {scverify_top rtl xt_rsc_triosy_0_0_lz} {}} {DUT {} xt_rsc_triosy_0_1_lz {scverify_top rtl xt_rsc_triosy_0_1_lz} {}} {DUT {} xt_rsc_triosy_0_2_lz {scverify_top rtl xt_rsc_triosy_0_2_lz} {}} {DUT {} xt_rsc_triosy_0_3_lz {scverify_top rtl xt_rsc_triosy_0_3_lz} {}} {DUT {} xt_rsc_triosy_0_4_lz {scverify_top rtl xt_rsc_triosy_0_4_lz} {}} {DUT {} xt_rsc_triosy_0_5_lz {scverify_top rtl xt_rsc_triosy_0_5_lz} {}} {DUT {} xt_rsc_triosy_0_6_lz {scverify_top rtl xt_rsc_triosy_0_6_lz} {}} {DUT {} xt_rsc_triosy_0_7_lz {scverify_top rtl xt_rsc_triosy_0_7_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_lz {scverify_top rtl twiddle_rsc_triosy_lz} {}} {DUT {} twiddle_h_rsc_triosy_lz {scverify_top rtl twiddle_h_rsc_triosy_lz} {}} {OutputCompare xt xt-TRANS# {scverify_top user_tb xt_comp _compare_cnt_sig} blue} {OutputCompare xt xt-GOLDEN {scverify_top user_tb xt_comp _golden_sig} {}} {OutputCompare xt xt-DUT {scverify_top user_tb xt_comp _dut_sig} {}} {OutputCompare xt xt-ERR# {scverify_top user_tb xt_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
