{"schemaVersion":{"major":0,"patch":0,"minor":3},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/avradc\/dataregister"]}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"DataRegister"},{"kind":"text","text":": "},{"preciseIdentifier":"s:s6UInt16V","text":"UInt16","kind":"typeIdentifier"},{"kind":"text","text":" { "},{"text":"get","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}],"platforms":["macOS"],"languages":["swift"]}]},{"content":[{"text":"Discussion","level":2,"type":"heading","anchor":"discussion"},{"type":"paragraph","inlineContent":[{"text":"When an ADC conversion is complete, the result is found in these two registers.","type":"text"}]},{"type":"paragraph","inlineContent":[{"type":"text","text":"When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if the result is left"},{"type":"text","text":" "},{"type":"text","text":"adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise,"},{"text":" ","type":"text"},{"type":"text","text":"ADCL must be read first, then ADCH."}]},{"inlineContent":[{"type":"text","text":"The ADLAR bit in ADMUX, and the MUXn bits in ADMUX affect the way the result is read from the registers."},{"type":"text","text":" "},{"type":"text","text":"If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result is right adjusted."}],"type":"paragraph"}],"kind":"content"}],"metadata":{"externalID":"s:7CoreAVR6AVRADCPAAE12DataRegisters6UInt16VvpZ","modules":[{"name":"CoreAVR"}],"extendedModule":"CoreAVR","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"DataRegister","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:s6UInt16V","text":"UInt16","kind":"typeIdentifier"}],"title":"DataRegister","role":"symbol","symbolKind":"property","roleHeading":"Type Property"},"abstract":[{"type":"text","text":"ADC Data Register"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 24.9.4.","type":"text"}],"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/DataRegister"},"references":{"doc://CoreAVR/documentation/CoreAVR/AVRADC/DataRegister":{"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/DataRegister","title":"DataRegister","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"DataRegister"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:s6UInt16V","text":"UInt16"}],"type":"topic","abstract":[{"type":"text","text":"ADC Data Register"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.4.","type":"text"}],"url":"\/documentation\/coreavr\/avradc\/dataregister"},"doc://CoreAVR/documentation/CoreAVR/AVRADC":{"url":"\/documentation\/coreavr\/avradc","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC","kind":"symbol","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"AVRADC"}],"type":"topic","abstract":[],"title":"AVRADC","fragments":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"kind":"identifier","text":"AVRADC"}]},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}