
*** Running vivado
    with args -log ldconv_cnn.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ldconv_cnn.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ldconv_cnn.tcl -notrace
Command: synth_design -top ldconv_cnn -part xa7a12tcpg238-2I -flatten_hierarchy none -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 782.035 ; gain = 179.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ldconv_cnn' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/1dconv_cnn.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_SIZE bound to: 4 - type: integer 
	Parameter Nombre_entree bound to: 1003 - type: integer 
	Parameter Nombre_sortie bound to: 1000 - type: integer 
	Parameter DATA_WIDTH2 bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuffer' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 1003 - type: integer 
WARNING: [Synth 8-614] signal 'read_en' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:29]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:29]
WARNING: [Synth 8-614] signal 'write_en' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:29]
WARNING: [Synth 8-614] signal 'ib_data_in' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ibuffer' (1#1) [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:23]
INFO: [Synth 8-638] synthesizing module 'ipconv1d' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:28]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_SIZE bound to: 4 - type: integer 
	Parameter DATA_WIDTH2 bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:37]
WARNING: [Synth 8-614] signal 'delay_line' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:37]
WARNING: [Synth 8-614] signal 'weights' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:37]
WARNING: [Synth 8-614] signal 'acc_add' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:37]
WARNING: [Synth 8-614] signal 'acc_mult' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ipconv1d' (2#1) [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:28]
INFO: [Synth 8-638] synthesizing module 'psum' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/psum.vhd:23]
	Parameter DATA_WIDTH2 bound to: 16 - type: integer 
	Parameter FIFO_DEPTH bound to: 1000 - type: integer 
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/psum.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'psum' (3#1) [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/psum.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/mux.vhd:17]
	Parameter DATA_WIDTH2 bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (4#1) [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/mux.vhd:17]
INFO: [Synth 8-638] synthesizing module 'addition' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/addition.vhd:17]
	Parameter DATA_WIDTH2 bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addition' (5#1) [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/addition.vhd:17]
INFO: [Synth 8-638] synthesizing module 'fsm' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/fsm.vhd:53]
INFO: [Synth 8-226] default block is never used [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/fsm.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fsm' (6#1) [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/fsm.vhd:53]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/1dconv_cnn.vhd:166]
WARNING: [Synth 8-614] signal 'etat' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/1dconv_cnn.vhd:166]
WARNING: [Synth 8-614] signal 'empty_ibuffer' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/1dconv_cnn.vhd:166]
WARNING: [Synth 8-614] signal 'read_ready' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/1dconv_cnn.vhd:166]
WARNING: [Synth 8-614] signal 'write_ready' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/1dconv_cnn.vhd:166]
WARNING: [Synth 8-614] signal 'tour1' is read in the process but is not in the sensitivity list [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/1dconv_cnn.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'ldconv_cnn' (7#1) [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/1dconv_cnn.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 951.730 ; gain = 349.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 951.730 ; gain = 349.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 951.730 ; gain = 349.488
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/projet labo/code_synthese/project_1/project_1.srcs/constrs_1/new/temps.xdc]
Finished Parsing XDC File [G:/projet labo/code_synthese/project_1/project_1.srcs/constrs_1/new/temps.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1068.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1153.625 ; gain = 84.813
Constraint Validation Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.461 ; gain = 109.648
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1178.461 ; gain = 576.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a12tcpg238-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1178.461 ; gain = 576.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1178.461 ; gain = 576.219
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:62]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:62]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:62]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:62]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "etat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ib_data_out_reg' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'empty_reg' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 'full_reg' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[0]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[26]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[27]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[28]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[29]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[32]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[33]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[34]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[35]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[36]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[37]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[38]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[39]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[40]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[41]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[42]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[43]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[44]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[45]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[46]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[47]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[48]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[49]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[50]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[51]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[52]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[53]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[54]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[55]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[56]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[57]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[58]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[59]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[60]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[61]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[62]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[63]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[64]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[65]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[66]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[67]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[68]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[69]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[70]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[71]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[72]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[73]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[74]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[75]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[76]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[77]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[78]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[79]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[80]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[81]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[82]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[83]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[84]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[85]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[86]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[87]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[88]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[89]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[90]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[91]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[92]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[93]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[94]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[95]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[96]' [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ibuffer.vhd:46]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 1178.461 ; gain = 576.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 8     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 19    
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ldconv_cnn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 8     
Module ibuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 27    
Module ipconv1d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 3     
+---Multipliers : 
	                32x32  Multipliers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
Module psum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 8     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:117]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:117]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:117]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:117]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/projet labo/code_synthese/project_1/project_1.srcs/sources_1/imports/code_synthese/ipconv1d.vhd:79]
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][7]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][17]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][18]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][19]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][20]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][21]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][22]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][23]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][24]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][25]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][26]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][27]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][28]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][29]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][30]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][31]' (LD) to 'ipconv/delay_line_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][8]' (LD) to 'ipconv/delay_line_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][9]' (LD) to 'ipconv/delay_line_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][10]' (LD) to 'ipconv/delay_line_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][11]' (LD) to 'ipconv/delay_line_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][12]' (LD) to 'ipconv/delay_line_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][13]' (LD) to 'ipconv/delay_line_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][14]' (LD) to 'ipconv/delay_line_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[1][15]' (LD) to 'ipconv/delay_line_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[0]' (FDR) to 'psu/psum_tail_reg[0]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[1]' (FDR) to 'psu/psum_tail_reg[1]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[2]' (FDR) to 'psu/psum_tail_reg[2]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[3]' (FDR) to 'psu/psum_tail_reg[3]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[4]' (FDR) to 'psu/psum_tail_reg[4]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[5]' (FDR) to 'psu/psum_tail_reg[5]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[6]' (FDR) to 'psu/psum_tail_reg[6]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[7]' (FDR) to 'psu/psum_tail_reg[7]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[8]' (FDR) to 'psu/psum_tail_reg[8]'
INFO: [Synth 8-3886] merging instance 'psu/psum_tail_reg_rep[9]' (FDR) to 'psu/psum_tail_reg[9]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][7]' (LD) to 'ipconv/delay_line_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][8]' (LD) to 'ipconv/delay_line_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][9]' (LD) to 'ipconv/delay_line_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][10]' (LD) to 'ipconv/delay_line_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][11]' (LD) to 'ipconv/delay_line_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][12]' (LD) to 'ipconv/delay_line_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][13]' (LD) to 'ipconv/delay_line_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][14]' (LD) to 'ipconv/delay_line_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[2][15]' (LD) to 'ipconv/delay_line_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][7]' (LD) to 'ipconv/delay_line_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][8]' (LD) to 'ipconv/delay_line_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][9]' (LD) to 'ipconv/delay_line_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][10]' (LD) to 'ipconv/delay_line_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][11]' (LD) to 'ipconv/delay_line_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][12]' (LD) to 'ipconv/delay_line_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][13]' (LD) to 'ipconv/delay_line_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][14]' (LD) to 'ipconv/delay_line_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[3][15]' (LD) to 'ipconv/delay_line_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][7]' (LD) to 'ipconv/delay_line_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][8]' (LD) to 'ipconv/delay_line_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][9]' (LD) to 'ipconv/delay_line_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][10]' (LD) to 'ipconv/delay_line_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][11]' (LD) to 'ipconv/delay_line_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][12]' (LD) to 'ipconv/delay_line_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][13]' (LD) to 'ipconv/delay_line_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][14]' (LD) to 'ipconv/delay_line_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'ipconv/delay_line_reg[4][15]' (LD) to 'ipconv/delay_line_reg[4][16]'
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][31]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][30]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][29]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][28]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][27]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][26]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][25]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][24]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][23]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][22]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][21]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][20]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][19]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][18]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][17]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[4][16]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][31]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][30]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][29]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][28]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][27]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][26]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][25]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][24]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][23]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][22]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][21]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][20]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][19]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][18]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][17]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[3][16]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][31]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][30]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][29]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][28]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][27]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][26]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][25]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][24]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][23]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][22]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][21]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][20]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][19]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][18]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][17]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[2][16]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][31]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][30]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][29]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][28]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][27]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][26]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][25]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][24]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][23]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][22]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][21]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][20]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][19]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][18]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][17]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_add_reg[1][16]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][31]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][30]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][29]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][28]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][27]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][26]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][25]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][24]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][23]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][22]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][21]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][20]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][19]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][18]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][17]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[4][16]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][31]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][30]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][29]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][28]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][27]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][26]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][25]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][24]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][23]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][22]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][21]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][20]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][19]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][18]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][17]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[3][16]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[2][31]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[2][30]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[2][29]) is unused and will be removed from module ipconv1d.
WARNING: [Synth 8-3332] Sequential element (acc_mult_reg[2][28]) is unused and will be removed from module ipconv1d.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:22 . Memory (MB): peak = 1178.461 ; gain = 576.219
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 44, Available = 40. Use report_utilization command for details.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[4]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: operator acc_mult[4]0 is absorbed into DSP acc_mult[4]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[3]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: operator acc_mult[3]0 is absorbed into DSP acc_mult[3]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[2]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: operator acc_mult[2]0 is absorbed into DSP acc_mult[2]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: Generating DSP acc_mult[1]0, operation Mode is (post resource management): A*B.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
DSP Report: operator acc_mult[1]0 is absorbed into DSP acc_mult[1]0.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|psum:       | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ipconv1d    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ipconv1d    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance psu/i_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:35 . Memory (MB): peak = 1178.461 ; gain = 576.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:46 . Memory (MB): peak = 1284.734 ; gain = 682.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|psum:       | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance psu/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:50 . Memory (MB): peak = 1284.734 ; gain = 682.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:01:54 . Memory (MB): peak = 1284.734 ; gain = 682.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:01:54 . Memory (MB): peak = 1284.734 ; gain = 682.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:01:55 . Memory (MB): peak = 1284.734 ; gain = 682.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    65|
|2     |DSP48E1  |    12|
|3     |LUT1     |     8|
|4     |LUT2     |   178|
|5     |LUT3     |    53|
|6     |LUT4     |    82|
|7     |LUT5     |   984|
|8     |LUT6     |  2785|
|9     |MUXF7    |   916|
|10    |MUXF8    |   414|
|11    |RAMB18E1 |     1|
|12    |FDRE     |    55|
|13    |LD       |  8375|
+------+---------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         | 13928|
|2     |  ibf          |ibuffer  | 12957|
|3     |  ipconv       |ipconv1d |   729|
|4     |  psu          |psum     |   133|
|5     |  mu           |mux      |    16|
|6     |  add          |addition |    20|
|7     |  etat_machine |fsm      |     8|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:01:55 . Memory (MB): peak = 1284.734 ; gain = 682.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1211 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:37 . Memory (MB): peak = 1284.734 ; gain = 455.762
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:01:55 . Memory (MB): peak = 1284.734 ; gain = 682.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9783 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ldconv_cnn' is not ideal for floorplanning, since the cellview 'ibuffer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1284.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8375 instances were transformed.
  LD => LDCE: 8375 instances

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 218 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:04 . Memory (MB): peak = 1284.734 ; gain = 929.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1284.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/projet labo/code_synthese/project_1/project_1.runs/synth_1/ldconv_cnn.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ldconv_cnn_utilization_synth.rpt -pb ldconv_cnn_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 15:07:21 2020...
