/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Nov 17 11:58:05 2014
 *                 Full Compile MD5 Checksum  7c712d144f2919fdac508431993b36d7
 *                     (minus title and desc)
 *                 MD5 Checksum               bc950b877a17d97d6325a810f8bd832e
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15193
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_MAU_0_0_H__
#define BCHP_VICE2_MAU_0_0_H__

/***************************************************************************
 *VICE2_MAU_0_0 - Memory Access Unit Registers
 ***************************************************************************/
#define BCHP_VICE2_MAU_0_0_FW_CONTROL            0x00701400 /* [RW] MAU FW control */
#define BCHP_VICE2_MAU_0_0_CONFIG                0x00701404 /* [DBRW] MAU configuration */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG           0x00701408 /* [DBRW] DRAM configuration */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING          0x0070140c /* [DBRW] DRAM image mapping register */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE          0x00701410 /* [DBRW] Current and reference picture size */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET           0x00701414 /* [DBRW] PFRI Budget control */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH    0x00701418 /* [DBRW] PFRI Budget Threshold control */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_0  0x0070141c /* [DBRW] Luma DRAM base address for reference frame buffer 0 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_1  0x00701420 /* [DBRW] Luma DRAM base address for reference frame buffer 1 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_2  0x00701424 /* [DBRW] Luma DRAM base address for reference frame buffer 2 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_3  0x00701428 /* [DBRW] Luma DRAM base address for reference frame buffer 3 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_4  0x0070142c /* [DBRW] Luma DRAM base address for reference frame buffer 4 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_5  0x00701430 /* [DBRW] Luma DRAM base address for reference frame buffer 5 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_6  0x00701434 /* [DBRW] Luma DRAM base address for reference frame buffer 6 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_7  0x00701438 /* [DBRW] Luma DRAM base address for reference frame buffer 7 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_8  0x0070143c /* [DBRW] Luma DRAM base address for reference frame buffer 8 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_9  0x00701440 /* [DBRW] Luma DRAM base address for reference frame buffer 9 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_10 0x00701444 /* [DBRW] Luma DRAM base address for reference frame buffer 10 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_11 0x00701448 /* [DBRW] Luma DRAM base address for reference frame buffer 11 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_12 0x0070144c /* [DBRW] Luma DRAM base address for reference frame buffer 12 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_13 0x00701450 /* [DBRW] Luma DRAM base address for reference frame buffer 13 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_14 0x00701454 /* [DBRW] Luma DRAM base address for reference frame buffer 14 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_0 0x00701458 /* [DBRW] Chroma DRAM base address for reference frame buffer 0 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_1 0x0070145c /* [DBRW] Chroma DRAM base address for reference frame buffer 1 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_2 0x00701460 /* [DBRW] Chroma DRAM base address for reference frame buffer 2 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_3 0x00701464 /* [DBRW] Chroma DRAM base address for reference frame buffer 3 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_4 0x00701468 /* [DBRW] Chroma DRAM base address for reference frame buffer 4 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_5 0x0070146c /* [DBRW] Chroma DRAM base address for reference frame buffer 5 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_6 0x00701470 /* [DBRW] Chroma DRAM base address for reference frame buffer 6 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_7 0x00701474 /* [DBRW] Chroma DRAM base address for reference frame buffer 7 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_8 0x00701478 /* [DBRW] Chroma DRAM base address for reference frame buffer 8 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_9 0x0070147c /* [DBRW] Chroma DRAM base address for reference frame buffer 9 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_10 0x00701480 /* [DBRW] Chroma DRAM base address for reference frame buffer 10 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_11 0x00701484 /* [DBRW] Chroma DRAM base address for reference frame buffer 11 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_12 0x00701488 /* [DBRW] Chroma DRAM base address for reference frame buffer 12 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_13 0x0070148c /* [DBRW] Chroma DRAM base address for reference frame buffer 13 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_14 0x00701490 /* [DBRW] Chroma DRAM base address for reference frame buffer 14 */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL         0x00701494 /* [RW] MAU debug information select register */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1        0x00701498 /* [RW] MAU debug information select register */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL2        0x0070149c /* [RW] MAU debig information select register */
#define BCHP_VICE2_MAU_0_0_SCRATCH               0x007014a0 /* [RW] Scratch Register */
#define BCHP_VICE2_MAU_0_0_REG_STATUS            0x007014a4 /* [RO] MAU shadow register status */
#define BCHP_VICE2_MAU_0_0_STATUS                0x007014a8 /* [RO] MAU core status */
#define BCHP_VICE2_MAU_0_0_FME_PFRI_BUDGET_STATUS 0x007014ac /* [RO] FME budget status */
#define BCHP_VICE2_MAU_0_0_MC_PFRI_BUDGET_STATUS 0x007014b0 /* [RO] MC budget status */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ 0x007014b4 /* [RO] Status Register : Prediction Cache read count for current picture (FME Required Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT 0x007014b8 /* [RO] Status Register : Prediction Cache read count for current picture (FME Optional Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA 0x007014bc /* [RO] Status Register : Prediction Cache read count for current picture (MC Luma Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA 0x007014c0 /* [RO] Status Register : Prediction Cache read count for current picture (MC Chroma Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_WR 0x007014c4 /* [RO] Status Register : Prediction Cache write count for current picture */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ 0x007014c8 /* [RO] Status Register : Prediction Cache hit count for current picture (FME Required Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT 0x007014cc /* [RO] Status Register : Prediction Cache hit count for current picture (FME Optional Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA 0x007014d0 /* [RO] Status Register : Prediction Cache hit count for current picture (MC Luma Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA 0x007014d4 /* [RO] Status Register : Prediction Cache hit count for current picture (MC Chroma Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME 0x007014d8 /* [RO] Status Register : Optional patch flush count for FME */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC 0x007014dc /* [RO] Status Register : Optional patch flush count for MC */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME 0x007014e0 /* [RO] Status Register : Optional patch process count for FME */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC 0x007014e4 /* [RO] Status Register : Optional patch process count for MC */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME 0x007014e8 /* [RO] Status Register : Optional patch return count for FME */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC 0x007014ec /* [RO] Status Register : Optional patch return count for MC */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW 0x007014f0 /* [RO] Status Register : Prediction Cache Tag Block overflow count for current picture */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT 0x007014f4 /* [RO] Status Register : PFRI command group with different group length count for current picture */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_0      0x007014f8 /* [RO] MAU debug information data register 0 */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_1      0x007014fc /* [RO] MAU debug information data register 1 */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_2      0x00701500 /* [RO] MAU debug information data register 2 */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_3      0x00701504 /* [RO] MAU debug information data register 3 */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ENABLE     0x00701508 /* [RW] MAU error status enable register */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_CLR        0x0070150c /* [WO] MAU error status enable register */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS            0x00701510 /* [RO] MAU error status register */

/***************************************************************************
 *FW_CONTROL - MAU FW control
 ***************************************************************************/
/* VICE2_MAU_0_0 :: FW_CONTROL :: reserved0 [31:02] */
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_reserved0_MASK               0xfffffffc
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_reserved0_SHIFT              2

/* VICE2_MAU_0_0 :: FW_CONTROL :: PIC_START [01:01] */
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_MASK               0x00000002
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_SHIFT              1
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_DEFAULT            0x00000000
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_NULL               0
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_START              1

/* VICE2_MAU_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_MASK             0x00000001
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_SHIFT            0
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT          0x00000000
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_NULL             0
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_DONE             1

/***************************************************************************
 *CONFIG - MAU configuration
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_MASK                0x80000000
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_SHIFT               31
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT             0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_DISABLE             0
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_ENABLE              1

/* VICE2_MAU_0_0 :: CONFIG :: reserved0 [30:14] */
#define BCHP_VICE2_MAU_0_0_CONFIG_reserved0_MASK                   0x7fffc000
#define BCHP_VICE2_MAU_0_0_CONFIG_reserved0_SHIFT                  14

/* VICE2_MAU_0_0 :: CONFIG :: PFRI_CMD_MAX_GROUP [13:08] */
#define BCHP_VICE2_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_MASK          0x00003f00
#define BCHP_VICE2_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_SHIFT         8
#define BCHP_VICE2_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_DEFAULT       0x00000018

/* VICE2_MAU_0_0 :: CONFIG :: PADDING_OPTION [07:07] */
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_MASK              0x00000080
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_SHIFT             7
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_DEFAULT           0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_PAD_ZEROS         0
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_REPLICATE_PIXELS  1

/* VICE2_MAU_0_0 :: CONFIG :: TB_OVERFLOW_ENABLE [06:06] */
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_ENABLE_MASK          0x00000040
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_ENABLE_SHIFT         6
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_ENABLE_DEFAULT       0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_ENABLE_DISABLE       0
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_ENABLE_ENABLE        1

/* VICE2_MAU_0_0 :: CONFIG :: WDOG_TIMER_MODE [05:04] */
#define BCHP_VICE2_MAU_0_0_CONFIG_WDOG_TIMER_MODE_MASK             0x00000030
#define BCHP_VICE2_MAU_0_0_CONFIG_WDOG_TIMER_MODE_SHIFT            4
#define BCHP_VICE2_MAU_0_0_CONFIG_WDOG_TIMER_MODE_DEFAULT          0x00000000

/* VICE2_MAU_0_0 :: CONFIG :: CHROMA_CACHE_ENABLE [03:03] */
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_ENABLE_MASK         0x00000008
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_ENABLE_SHIFT        3
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_ENABLE_DEFAULT      0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_ENABLE_DISABLE      0
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_ENABLE_ENABLE       1

/* VICE2_MAU_0_0 :: CONFIG :: CACHE_FLUSH [02:02] */
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_MASK                 0x00000004
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_SHIFT                2
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_DEFAULT              0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_DISABLE              0
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_ENABLE               1

/* VICE2_MAU_0_0 :: CONFIG :: LUMA_CACHE_ENABLE [01:01] */
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_ENABLE_MASK           0x00000002
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_ENABLE_SHIFT          1
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_ENABLE_DEFAULT        0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_ENABLE_DISABLE        0
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_ENABLE_ENABLE         1

/* VICE2_MAU_0_0 :: CONFIG :: DRAM_STRIPE_WIDTH [00:00] */
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_MASK           0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_SHIFT          0
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_DEFAULT        0x00000000
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_64       0
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_128      1

/***************************************************************************
 *DRAM_CONFIG - DRAM configuration
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DRAM_CONFIG :: reserved0 [31:05] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_reserved0_MASK              0xffffffe0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_reserved0_SHIFT             5

/* VICE2_MAU_0_0 :: DRAM_CONFIG :: DRAM_WORD_SIZE [04:04] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_MASK         0x00000010
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_SHIFT        4
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_DEFAULT      0x00000001
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_GWord        0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_JWord        1

/* VICE2_MAU_0_0 :: DRAM_CONFIG :: DRAM_BANK_TYPE [03:02] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_MASK         0x0000000c
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_SHIFT        2
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_DEFAULT      0x00000001
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_TYPE0        0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_TYPE1        1
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_TYPE2        2

/* VICE2_MAU_0_0 :: DRAM_CONFIG :: DRAM_PAGE_TYPE [01:00] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_MASK         0x00000003
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_SHIFT        0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_DEFAULT      0x00000000
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_TYPE0        0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_TYPE1        1
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_TYPE2        2
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_TYPE3        3

/***************************************************************************
 *DRAM_MAPPING - DRAM image mapping register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DRAM_MAPPING :: reserved0 [31:26] */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_reserved0_MASK             0xfc000000
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_reserved0_SHIFT            26

/* VICE2_MAU_0_0 :: DRAM_MAPPING :: DRAM_NMBY_LUMA [25:16] */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_MASK        0x03ff0000
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_SHIFT       16
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_DEFAULT     0x00000000

/* VICE2_MAU_0_0 :: DRAM_MAPPING :: reserved1 [15:10] */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_reserved1_MASK             0x0000fc00
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_reserved1_SHIFT            10

/* VICE2_MAU_0_0 :: DRAM_MAPPING :: DRAM_NMBY_CHROMA [09:00] */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_MASK      0x000003ff
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_SHIFT     0
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_DEFAULT   0x00000000

/***************************************************************************
 *PICTURE_SIZE - Current and reference picture size
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_reserved0_MASK             0xffff8000
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_reserved0_SHIFT            15

/* VICE2_MAU_0_0 :: PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_HSIZE_MB_MASK              0x00007f00
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_HSIZE_MB_SHIFT             8
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_HSIZE_MB_DEFAULT           0x00000028

/* VICE2_MAU_0_0 :: PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_reserved1_MASK             0x00000080
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_reserved1_SHIFT            7

/* VICE2_MAU_0_0 :: PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_VSIZE_MB_MASK              0x0000007f
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_VSIZE_MB_SHIFT             0
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_VSIZE_MB_DEFAULT           0x0000001e

/***************************************************************************
 *PFRI_BUDGET - PFRI Budget control
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PFRI_BUDGET :: FME_MAX_PFRI_BUDGET [31:24] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_MAX_PFRI_BUDGET_MASK    0xff000000
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_MAX_PFRI_BUDGET_SHIFT   24
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_MAX_PFRI_BUDGET_DEFAULT 0x00000034

/* VICE2_MAU_0_0 :: PFRI_BUDGET :: FME_INIT_PFRI_BUDGET [23:16] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_INIT_PFRI_BUDGET_MASK   0x00ff0000
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_INIT_PFRI_BUDGET_SHIFT  16
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_INIT_PFRI_BUDGET_DEFAULT 0x0000001a

/* VICE2_MAU_0_0 :: PFRI_BUDGET :: MC_MAX_PFRI_BUDGET [15:08] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_MAX_PFRI_BUDGET_MASK     0x0000ff00
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_MAX_PFRI_BUDGET_SHIFT    8
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_MAX_PFRI_BUDGET_DEFAULT  0x0000002c

/* VICE2_MAU_0_0 :: PFRI_BUDGET :: MC_INIT_PFRI_BUDGET [07:00] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_INIT_PFRI_BUDGET_MASK    0x000000ff
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_INIT_PFRI_BUDGET_SHIFT   0
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_INIT_PFRI_BUDGET_DEFAULT 0x00000016

/***************************************************************************
 *PFRI_BUDGET_THRESH - PFRI Budget Threshold control
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PFRI_BUDGET_THRESH :: OVER_BUDGET_HIGH_THRESH [31:16] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_HIGH_THRESH_MASK 0xffff0000
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_HIGH_THRESH_SHIFT 16
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_HIGH_THRESH_DEFAULT 0x00000000

/* VICE2_MAU_0_0 :: PFRI_BUDGET_THRESH :: OVER_BUDGET_LOW_THRESH [15:00] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_LOW_THRESH_MASK 0x0000ffff
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_LOW_THRESH_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_LOW_THRESH_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_0 - Luma DRAM base address for reference frame buffer 0
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_0 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_1 - Luma DRAM base address for reference frame buffer 1
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_1 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_2 - Luma DRAM base address for reference frame buffer 2
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_2 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_3 - Luma DRAM base address for reference frame buffer 3
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_3 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_4 - Luma DRAM base address for reference frame buffer 4
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_4 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_5 - Luma DRAM base address for reference frame buffer 5
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_5 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_6 - Luma DRAM base address for reference frame buffer 6
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_6 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_7 - Luma DRAM base address for reference frame buffer 7
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_7 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_8 - Luma DRAM base address for reference frame buffer 8
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_8 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_9 - Luma DRAM base address for reference frame buffer 9
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_9 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_10 - Luma DRAM base address for reference frame buffer 10
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_10 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_11 - Luma DRAM base address for reference frame buffer 11
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_11 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_12 - Luma DRAM base address for reference frame buffer 12
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_12 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_13 - Luma DRAM base address for reference frame buffer 13
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_13 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_14 - Luma DRAM base address for reference frame buffer 14
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_14 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_0 - Chroma DRAM base address for reference frame buffer 0
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_0 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_1 - Chroma DRAM base address for reference frame buffer 1
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_1 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_2 - Chroma DRAM base address for reference frame buffer 2
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_2 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_3 - Chroma DRAM base address for reference frame buffer 3
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_3 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_4 - Chroma DRAM base address for reference frame buffer 4
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_4 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_5 - Chroma DRAM base address for reference frame buffer 5
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_5 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_6 - Chroma DRAM base address for reference frame buffer 6
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_6 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_7 - Chroma DRAM base address for reference frame buffer 7
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_7 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_8 - Chroma DRAM base address for reference frame buffer 8
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_8 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_9 - Chroma DRAM base address for reference frame buffer 9
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_9 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_10 - Chroma DRAM base address for reference frame buffer 10
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_10 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_11 - Chroma DRAM base address for reference frame buffer 11
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_11 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_12 - Chroma DRAM base address for reference frame buffer 12
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_12 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_13 - Chroma DRAM base address for reference frame buffer 13
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_13 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_14 - Chroma DRAM base address for reference frame buffer 14
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_14 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *MAU_DEBUG_SEL - MAU debug information select register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: reserved0 [31:29] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved0_MASK            0xe0000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved0_SHIFT           29

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: FME_OPT_PATCH_LIMIT_EN [28:28] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_MASK 0x10000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_SHIFT 28
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_DEFAULT 0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: FME_OPT_PATCH_LIMIT [27:24] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_MASK  0x0f000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_SHIFT 24
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_DEFAULT 0x00000002

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: reserved1 [23:21] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved1_MASK            0x00e00000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved1_SHIFT           21

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: MC_OPT_PATCH_LIMIT_EN [20:20] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_MASK 0x00100000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_SHIFT 20
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_DEFAULT 0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: MC_OPT_PATCH_LIMIT [19:16] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_MASK   0x000f0000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_SHIFT  16
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_DEFAULT 0x00000002

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: reserved2 [15:11] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved2_MASK            0x0000f800
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved2_SHIFT           11

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: OPT_PATCH_FULLY_RETURN_DISABLE [10:10] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_OPT_PATCH_FULLY_RETURN_DISABLE_MASK 0x00000400
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_OPT_PATCH_FULLY_RETURN_DISABLE_SHIFT 10
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_OPT_PATCH_FULLY_RETURN_DISABLE_DEFAULT 0x00000000

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: ARB_POLICY_CHANGE_DISABLE [09:09] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_ARB_POLICY_CHANGE_DISABLE_MASK 0x00000200
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_ARB_POLICY_CHANGE_DISABLE_SHIFT 9
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_ARB_POLICY_CHANGE_DISABLE_DEFAULT 0x00000000

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: CACHE_MONITOR_EN [08:08] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_MASK     0x00000100
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_SHIFT    8
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_DEFAULT  0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_DISABLE  0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_ENABLE   1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: MUX_SEL [07:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MUX_SEL_MASK              0x000000ff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MUX_SEL_SHIFT             0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MUX_SEL_DEFAULT           0x00000000

/***************************************************************************
 *MAU_DEBUG_SEL1 - MAU debug information select register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: reserved0 [31:17] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_reserved0_MASK           0xfffe0000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_reserved0_SHIFT          17

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: OVER_BUDGET_CTRL_DISABLE [16:16] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_DISABLE_MASK 0x00010000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_DISABLE_SHIFT 16
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_DISABLE_DEFAULT 0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_DISABLE_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_DISABLE_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: PFRI_OUTPUT_MAX_STALL [15:10] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_MASK 0x0000fc00
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_SHIFT 10
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_DEFAULT 0x00000000

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: PCACHE_WRITETHROUGH_DISABLE [09:09] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_MASK 0x00000200
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_SHIFT 9
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_DEFAULT 0x00000001
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: PFRI_OUTPUT_CONTROL_DISABLE [08:08] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_MASK 0x00000100
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_SHIFT 8
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_DEFAULT 0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: MUX_SEL_FOR_CMD_GROUP_CNT [07:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_MASK 0x000000ff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_DEFAULT 0x00000000

/***************************************************************************
 *MAU_DEBUG_SEL2 - MAU debig information select register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL2 :: DEBUG_MONITOR_SEL [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL2_DEBUG_MONITOR_SEL_MASK   0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL2_DEBUG_MONITOR_SEL_SHIFT  0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL2_DEBUG_MONITOR_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_MAU_0_0_SCRATCH_VALUE_MASK                      0xffffffff
#define BCHP_VICE2_MAU_0_0_SCRATCH_VALUE_SHIFT                     0
#define BCHP_VICE2_MAU_0_0_SCRATCH_VALUE_DEFAULT                   0x00000000

/***************************************************************************
 *REG_STATUS - MAU shadow register status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: REG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_MAU_0_0_REG_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_VICE2_MAU_0_0_REG_STATUS_reserved0_SHIFT              1

/* VICE2_MAU_0_0 :: REG_STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_MASK             0x00000001
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_SHIFT            0
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_DEFAULT          0x00000001
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_WAIT             0
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_AVAILABLE        1

/***************************************************************************
 *STATUS - MAU core status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_MAU_0_0_STATUS_reserved0_MASK                   0xfffffffe
#define BCHP_VICE2_MAU_0_0_STATUS_reserved0_SHIFT                  1

/* VICE2_MAU_0_0 :: STATUS :: MAU_STATUS [00:00] */
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_MASK                  0x00000001
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_SHIFT                 0
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_DEFAULT               0x00000000
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_IDLE                  0
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_BUSY                  1

/***************************************************************************
 *FME_PFRI_BUDGET_STATUS - FME budget status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: FME_PFRI_BUDGET_STATUS :: FME_PFRI_BUDGET_COUNTER [31:00] */
#define BCHP_VICE2_MAU_0_0_FME_PFRI_BUDGET_STATUS_FME_PFRI_BUDGET_COUNTER_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_FME_PFRI_BUDGET_STATUS_FME_PFRI_BUDGET_COUNTER_SHIFT 0
#define BCHP_VICE2_MAU_0_0_FME_PFRI_BUDGET_STATUS_FME_PFRI_BUDGET_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *MC_PFRI_BUDGET_STATUS - MC budget status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MC_PFRI_BUDGET_STATUS :: MC_PFRI_BUDGET_COUNTER [31:00] */
#define BCHP_VICE2_MAU_0_0_MC_PFRI_BUDGET_STATUS_MC_PFRI_BUDGET_COUNTER_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_MC_PFRI_BUDGET_STATUS_MC_PFRI_BUDGET_COUNTER_SHIFT 0
#define BCHP_VICE2_MAU_0_0_MC_PFRI_BUDGET_STATUS_MC_PFRI_BUDGET_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_RD_FME_REQ - Status Register : Prediction Cache read count for current picture (FME Required Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_RD_FME_REQ :: PERFORMANCE_LOG_CACHE_RD [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ_PERFORMANCE_LOG_CACHE_RD_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ_PERFORMANCE_LOG_CACHE_RD_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ_PERFORMANCE_LOG_CACHE_RD_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_RD_FME_OPT - Status Register : Prediction Cache read count for current picture (FME Optional Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_RD_FME_OPT :: PERFORMANCE_LOG_CACHE_RD [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT_PERFORMANCE_LOG_CACHE_RD_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT_PERFORMANCE_LOG_CACHE_RD_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT_PERFORMANCE_LOG_CACHE_RD_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_RD_MC_LUMA - Status Register : Prediction Cache read count for current picture (MC Luma Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_RD_MC_LUMA :: PERFORMANCE_LOG_CACHE_RD [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA_PERFORMANCE_LOG_CACHE_RD_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA_PERFORMANCE_LOG_CACHE_RD_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA_PERFORMANCE_LOG_CACHE_RD_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_RD_MC_CHROMA - Status Register : Prediction Cache read count for current picture (MC Chroma Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_RD_MC_CHROMA :: PERFORMANCE_LOG_CACHE_RD [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA_PERFORMANCE_LOG_CACHE_RD_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA_PERFORMANCE_LOG_CACHE_RD_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA_PERFORMANCE_LOG_CACHE_RD_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_WR - Status Register : Prediction Cache write count for current picture
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_WR :: PERFORMANCE_LOG_CACHE_WR [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_WR_PERFORMANCE_LOG_CACHE_WR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_WR_PERFORMANCE_LOG_CACHE_WR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_WR_PERFORMANCE_LOG_CACHE_WR_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_FME_REQ - Status Register : Prediction Cache hit count for current picture (FME Required Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_FME_REQ :: PERFORMANCE_LOG_CACHE_HIT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_PERFORMANCE_LOG_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_PERFORMANCE_LOG_CACHE_HIT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_PERFORMANCE_LOG_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_FME_OPT - Status Register : Prediction Cache hit count for current picture (FME Optional Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_FME_OPT :: PERFORMANCE_LOG_CACHE_HIT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_PERFORMANCE_LOG_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_PERFORMANCE_LOG_CACHE_HIT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_PERFORMANCE_LOG_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_MC_LUMA - Status Register : Prediction Cache hit count for current picture (MC Luma Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_MC_LUMA :: PERFORMANCE_LOG_CACHE_HIT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_PERFORMANCE_LOG_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_PERFORMANCE_LOG_CACHE_HIT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_PERFORMANCE_LOG_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA - Status Register : Prediction Cache hit count for current picture (MC Chroma Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA :: PERFORMANCE_LOG_CACHE_HIT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_PERFORMANCE_LOG_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_PERFORMANCE_LOG_CACHE_HIT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_PERFORMANCE_LOG_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME - Status Register : Optional patch flush count for FME
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME :: PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC - Status Register : Optional patch flush count for MC
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC :: PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME - Status Register : Optional patch process count for FME
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME :: PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC - Status Register : Optional patch process count for MC
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC :: PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME - Status Register : Optional patch return count for FME
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME :: PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC - Status Register : Optional patch return count for MC
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC :: PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_TB_OVERFLOW - Status Register : Prediction Cache Tag Block overflow count for current picture
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_TB_OVERFLOW :: reserved0 [31:16] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_reserved0_MASK 0xffff0000
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_reserved0_SHIFT 16

/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_TB_OVERFLOW :: PERFORMANCE_LOG_TB_OVERFLOW [15:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_PERFORMANCE_LOG_TB_OVERFLOW_MASK 0x0000ffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_PERFORMANCE_LOG_TB_OVERFLOW_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_PERFORMANCE_LOG_TB_OVERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT - Status Register : PFRI command group with different group length count for current picture
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT :: PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_DEFAULT 0x00000000

/***************************************************************************
 *MAU_DEBUG_INFO_0 - MAU debug information data register 0
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_INFO_0 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_0_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_0_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_0_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *MAU_DEBUG_INFO_1 - MAU debug information data register 1
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_INFO_1 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_1_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_1_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_1_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *MAU_DEBUG_INFO_2 - MAU debug information data register 2
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_INFO_2 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_2_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_2_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_2_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *MAU_DEBUG_INFO_3 - MAU debug information data register 3
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_INFO_3 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_3_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_3_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_3_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *ERR_STATUS_ENABLE - MAU error status enable register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: ERR_STATUS_ENABLE :: ERR_STATUS_ENABLE [31:00] */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_SHIFT 0
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *ERR_STATUS_CLR - MAU error status enable register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: ERR_STATUS_CLR :: ERR_STATUS_CLR [31:00] */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_MASK      0xffffffff
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_SHIFT     0
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_DEFAULT   0x00000000

/***************************************************************************
 *ERR_STATUS - MAU error status register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: ERR_STATUS :: ERR_STATUS [31:00] */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ERR_STATUS_MASK              0xffffffff
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ERR_STATUS_SHIFT             0
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ERR_STATUS_DEFAULT           0x00000000

#endif /* #ifndef BCHP_VICE2_MAU_0_0_H__ */

/* End of File */
