# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../SRW.srcs/sources_1/imports/src/Angel.sv" \
"../../../../SRW.srcs/sources_1/imports/src/Cordic.sv" \
"../../../../SRW.srcs/sources_1/imports/src/DataScale.sv" \
"../../../../SRW.srcs/sources_1/imports/src/FourierTransform.sv" \
"../../../../SRW.srcs/sources_1/imports/src/Herzel.sv" \
"../../../../SRW.srcs/sources_1/imports/src/sim/Herzel_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
