
Dpp_counter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd44  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800ffe4  0800ffe4  00010fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010170  08010170  00011170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010178  08010178  00011178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801017c  0801017c  0001117c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000068  24000000  08010180  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00066918  24000068  080101e8  00012068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24066980  080101e8  00012980  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00012068  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002ad3e  00000000  00000000  00012096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000055d2  00000000  00000000  0003cdd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e68  00000000  00000000  000423a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000174d  00000000  00000000  00044210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e14e  00000000  00000000  0004595d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002b7ad  00000000  00000000  00083aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018652e  00000000  00000000  000af258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b8  00000000  00000000  00235786  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008598  00000000  00000000  00235840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000060  00000000  00000000  0023ddd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    00000d00  00000000  00000000  0023de38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000020  00000000  00000000  0023eb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000068 	.word	0x24000068
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ffcc 	.word	0x0800ffcc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400006c 	.word	0x2400006c
 80002dc:	0800ffcc 	.word	0x0800ffcc

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	@ 0x28
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000686:	f107 031c 	add.w	r3, r7, #28
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000692:	463b      	mov	r3, r7
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]
 80006a0:	615a      	str	r2, [r3, #20]
 80006a2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006a4:	4b30      	ldr	r3, [pc, #192]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006a6:	4a31      	ldr	r2, [pc, #196]	@ (800076c <MX_ADC1_Init+0xec>)
 80006a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006aa:	4b2f      	ldr	r3, [pc, #188]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006b0:	4b2d      	ldr	r3, [pc, #180]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006b2:	2208      	movs	r2, #8
 80006b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006b6:	4b2c      	ldr	r3, [pc, #176]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006bc:	4b2a      	ldr	r3, [pc, #168]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006be:	2204      	movs	r2, #4
 80006c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006c2:	4b29      	ldr	r3, [pc, #164]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006c8:	4b27      	ldr	r3, [pc, #156]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006ca:	2201      	movs	r2, #1
 80006cc:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80006ce:	4b26      	ldr	r3, [pc, #152]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006d0:	2201      	movs	r2, #1
 80006d2:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006d4:	4b24      	ldr	r3, [pc, #144]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006da:	4b23      	ldr	r3, [pc, #140]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006dc:	2200      	movs	r2, #0
 80006de:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006e0:	4b21      	ldr	r3, [pc, #132]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80006e6:	4b20      	ldr	r3, [pc, #128]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006e8:	2203      	movs	r2, #3
 80006ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80006ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006ee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80006f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80006fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <MX_ADC1_Init+0xe8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000702:	4819      	ldr	r0, [pc, #100]	@ (8000768 <MX_ADC1_Init+0xe8>)
 8000704:	f001 fc3e 	bl	8001f84 <HAL_ADC_Init>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800070e:	f000 fe57 	bl	80013c0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000712:	2300      	movs	r3, #0
 8000714:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	4619      	mov	r1, r3
 800071c:	4812      	ldr	r0, [pc, #72]	@ (8000768 <MX_ADC1_Init+0xe8>)
 800071e:	f002 fdd5 	bl	80032cc <HAL_ADCEx_MultiModeConfigChannel>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000728:	f000 fe4a 	bl	80013c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800072c:	4b10      	ldr	r3, [pc, #64]	@ (8000770 <MX_ADC1_Init+0xf0>)
 800072e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000730:	2306      	movs	r3, #6
 8000732:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 8000734:	2304      	movs	r3, #4
 8000736:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000738:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800073c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800073e:	2304      	movs	r3, #4
 8000740:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000746:	2300      	movs	r3, #0
 8000748:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800074a:	463b      	mov	r3, r7
 800074c:	4619      	mov	r1, r3
 800074e:	4806      	ldr	r0, [pc, #24]	@ (8000768 <MX_ADC1_Init+0xe8>)
 8000750:	f001 fef4 	bl	800253c <HAL_ADC_ConfigChannel>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800075a:	f000 fe31 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800075e:	bf00      	nop
 8000760:	3728      	adds	r7, #40	@ 0x28
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	24000084 	.word	0x24000084
 800076c:	40022000 	.word	0x40022000
 8000770:	3ef08000 	.word	0x3ef08000

08000774 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b0ba      	sub	sp, #232	@ 0xe8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800078c:	f107 0310 	add.w	r3, r7, #16
 8000790:	22c0      	movs	r2, #192	@ 0xc0
 8000792:	2100      	movs	r1, #0
 8000794:	4618      	mov	r0, r3
 8000796:	f00e ff43 	bl	800f620 <memset>
  if(adcHandle->Instance==ADC1)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a44      	ldr	r2, [pc, #272]	@ (80008b0 <HAL_ADC_MspInit+0x13c>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	f040 8081 	bne.w	80008a8 <HAL_ADC_MspInit+0x134>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007a6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80007aa:	f04f 0300 	mov.w	r3, #0
 80007ae:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 80007b2:	2301      	movs	r3, #1
 80007b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 100;
 80007b6:	2364      	movs	r3, #100	@ 0x64
 80007b8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 80007ba:	2308      	movs	r3, #8
 80007bc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80007be:	2302      	movs	r3, #2
 80007c0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80007c2:	2302      	movs	r3, #2
 80007c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80007c6:	23c0      	movs	r3, #192	@ 0xc0
 80007c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80007ca:	2300      	movs	r3, #0
 80007cc:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80007d2:	2300      	movs	r3, #0
 80007d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007d8:	f107 0310 	add.w	r3, r7, #16
 80007dc:	4618      	mov	r0, r3
 80007de:	f007 fae5 	bl	8007dac <HAL_RCCEx_PeriphCLKConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80007e8:	f000 fdea 	bl	80013c0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80007ec:	4b31      	ldr	r3, [pc, #196]	@ (80008b4 <HAL_ADC_MspInit+0x140>)
 80007ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007f2:	4a30      	ldr	r2, [pc, #192]	@ (80008b4 <HAL_ADC_MspInit+0x140>)
 80007f4:	f043 0320 	orr.w	r3, r3, #32
 80007f8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80007fc:	4b2d      	ldr	r3, [pc, #180]	@ (80008b4 <HAL_ADC_MspInit+0x140>)
 80007fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000802:	f003 0320 	and.w	r3, r3, #32
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800080a:	4b2a      	ldr	r3, [pc, #168]	@ (80008b4 <HAL_ADC_MspInit+0x140>)
 800080c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000810:	4a28      	ldr	r2, [pc, #160]	@ (80008b4 <HAL_ADC_MspInit+0x140>)
 8000812:	f043 0301 	orr.w	r3, r3, #1
 8000816:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800081a:	4b26      	ldr	r3, [pc, #152]	@ (80008b4 <HAL_ADC_MspInit+0x140>)
 800081c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000820:	f003 0301 	and.w	r3, r3, #1
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_INP15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000828:	2308      	movs	r3, #8
 800082a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800082e:	2303      	movs	r3, #3
 8000830:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000834:	2300      	movs	r3, #0
 8000836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800083e:	4619      	mov	r1, r3
 8000840:	481d      	ldr	r0, [pc, #116]	@ (80008b8 <HAL_ADC_MspInit+0x144>)
 8000842:	f005 ff2d 	bl	80066a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000846:	4b1d      	ldr	r3, [pc, #116]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 8000848:	4a1d      	ldr	r2, [pc, #116]	@ (80008c0 <HAL_ADC_MspInit+0x14c>)
 800084a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800084c:	4b1b      	ldr	r3, [pc, #108]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 800084e:	2209      	movs	r2, #9
 8000850:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000852:	4b1a      	ldr	r3, [pc, #104]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000858:	4b18      	ldr	r3, [pc, #96]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800085e:	4b17      	ldr	r3, [pc, #92]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 8000860:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000864:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000866:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 8000868:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800086c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800086e:	4b13      	ldr	r3, [pc, #76]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 8000870:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000874:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000876:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 8000878:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800087c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800087e:	4b0f      	ldr	r3, [pc, #60]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 8000880:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000884:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000886:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 8000888:	2200      	movs	r2, #0
 800088a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800088c:	480b      	ldr	r0, [pc, #44]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 800088e:	f003 f8cb 	bl	8003a28 <HAL_DMA_Init>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8000898:	f000 fd92 	bl	80013c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4a07      	ldr	r2, [pc, #28]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 80008a0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80008a2:	4a06      	ldr	r2, [pc, #24]	@ (80008bc <HAL_ADC_MspInit+0x148>)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80008a8:	bf00      	nop
 80008aa:	37e8      	adds	r7, #232	@ 0xe8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40022000 	.word	0x40022000
 80008b4:	58024400 	.word	0x58024400
 80008b8:	58020000 	.word	0x58020000
 80008bc:	240000e8 	.word	0x240000e8
 80008c0:	40020010 	.word	0x40020010

080008c4 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80008c8:	4b12      	ldr	r3, [pc, #72]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008ca:	4a13      	ldr	r2, [pc, #76]	@ (8000918 <MX_COMP1_Init+0x54>)
 80008cc:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_3_4VREFINT;
 80008ce:	4b11      	ldr	r3, [pc, #68]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008d0:	4a12      	ldr	r2, [pc, #72]	@ (800091c <MX_COMP1_Init+0x58>)
 80008d2:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80008da:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008de:	2200      	movs	r2, #0
 80008e0:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80008e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80008ee:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80008f4:	4b07      	ldr	r3, [pc, #28]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80008fa:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <MX_COMP1_Init+0x50>)
 80008fc:	2211      	movs	r2, #17
 80008fe:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000900:	4804      	ldr	r0, [pc, #16]	@ (8000914 <MX_COMP1_Init+0x50>)
 8000902:	f002 fdc1 	bl	8003488 <HAL_COMP_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_COMP1_Init+0x4c>
  {
    Error_Handler();
 800090c:	f000 fd58 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	24000160 	.word	0x24000160
 8000918:	5800380c 	.word	0x5800380c
 800091c:	00020006 	.word	0x00020006

08000920 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08a      	sub	sp, #40	@ 0x28
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]
 8000936:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a1c      	ldr	r2, [pc, #112]	@ (80009b0 <HAL_COMP_MspInit+0x90>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d131      	bne.n	80009a6 <HAL_COMP_MspInit+0x86>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
    /* COMP1 clock enable */
    __HAL_RCC_COMP12_CLK_ENABLE();
 8000942:	4b1c      	ldr	r3, [pc, #112]	@ (80009b4 <HAL_COMP_MspInit+0x94>)
 8000944:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000948:	4a1a      	ldr	r2, [pc, #104]	@ (80009b4 <HAL_COMP_MspInit+0x94>)
 800094a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800094e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000952:	4b18      	ldr	r3, [pc, #96]	@ (80009b4 <HAL_COMP_MspInit+0x94>)
 8000954:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000958:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800095c:	613b      	str	r3, [r7, #16]
 800095e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000960:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <HAL_COMP_MspInit+0x94>)
 8000962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000966:	4a13      	ldr	r2, [pc, #76]	@ (80009b4 <HAL_COMP_MspInit+0x94>)
 8000968:	f043 0302 	orr.w	r3, r3, #2
 800096c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000970:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <HAL_COMP_MspInit+0x94>)
 8000972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000976:	f003 0302 	and.w	r3, r3, #2
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800097e:	2304      	movs	r3, #4
 8000980:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000982:	2303      	movs	r3, #3
 8000984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	4619      	mov	r1, r3
 8000990:	4809      	ldr	r0, [pc, #36]	@ (80009b8 <HAL_COMP_MspInit+0x98>)
 8000992:	f005 fe85 	bl	80066a0 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP_IRQn, 5, 0);
 8000996:	2200      	movs	r2, #0
 8000998:	2105      	movs	r1, #5
 800099a:	2089      	movs	r0, #137	@ 0x89
 800099c:	f003 f81c 	bl	80039d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP_IRQn);
 80009a0:	2089      	movs	r0, #137	@ 0x89
 80009a2:	f003 f833 	bl	8003a0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 80009a6:	bf00      	nop
 80009a8:	3728      	adds	r7, #40	@ 0x28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	5800380c 	.word	0x5800380c
 80009b4:	58024400 	.word	0x58024400
 80009b8:	58020400 	.word	0x58020400

080009bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009c2:	4b0d      	ldr	r3, [pc, #52]	@ (80009f8 <MX_DMA_Init+0x3c>)
 80009c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009c8:	4a0b      	ldr	r2, [pc, #44]	@ (80009f8 <MX_DMA_Init+0x3c>)
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80009d2:	4b09      	ldr	r3, [pc, #36]	@ (80009f8 <MX_DMA_Init+0x3c>)
 80009d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009d8:	f003 0301 	and.w	r3, r3, #1
 80009dc:	607b      	str	r3, [r7, #4]
 80009de:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2105      	movs	r1, #5
 80009e4:	200b      	movs	r0, #11
 80009e6:	f002 fff7 	bl	80039d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80009ea:	200b      	movs	r0, #11
 80009ec:	f003 f80e 	bl	8003a0c <HAL_NVIC_EnableIRQ>

}
 80009f0:	bf00      	nop
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	58024400 	.word	0x58024400

080009fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	4a07      	ldr	r2, [pc, #28]	@ (8000a28 <vApplicationGetIdleTaskMemory+0x2c>)
 8000a0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	4a06      	ldr	r2, [pc, #24]	@ (8000a2c <vApplicationGetIdleTaskMemory+0x30>)
 8000a12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2280      	movs	r2, #128	@ 0x80
 8000a18:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000a1a:	bf00      	nop
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	24062278 	.word	0x24062278
 8000a2c:	24062318 	.word	0x24062318

08000a30 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000a30:	b5b0      	push	{r4, r5, r7, lr}
 8000a32:	b096      	sub	sp, #88	@ 0x58
 8000a34:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of mainTask */
  osThreadDef(mainTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000a36:	4b1d      	ldr	r3, [pc, #116]	@ (8000aac <MX_FREERTOS_Init+0x7c>)
 8000a38:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000a3c:	461d      	mov	r5, r3
 8000a3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  mainTaskHandle = osThreadCreate(osThread(mainTask), NULL);
 8000a4a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f00d f8c1 	bl	800dbd8 <osThreadCreate>
 8000a56:	4603      	mov	r3, r0
 8000a58:	4a15      	ldr	r2, [pc, #84]	@ (8000ab0 <MX_FREERTOS_Init+0x80>)
 8000a5a:	6013      	str	r3, [r2, #0]

  /* definition and creation of samplingTask */
  osThreadDef(samplingTask, StartSamplingTask, osPriorityNormal, 0, 128);
 8000a5c:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <MX_FREERTOS_Init+0x84>)
 8000a5e:	f107 0420 	add.w	r4, r7, #32
 8000a62:	461d      	mov	r5, r3
 8000a64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a68:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  samplingTaskHandle = osThreadCreate(osThread(samplingTask), NULL);
 8000a70:	f107 0320 	add.w	r3, r7, #32
 8000a74:	2100      	movs	r1, #0
 8000a76:	4618      	mov	r0, r3
 8000a78:	f00d f8ae 	bl	800dbd8 <osThreadCreate>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ab8 <MX_FREERTOS_Init+0x88>)
 8000a80:	6013      	str	r3, [r2, #0]

  /* definition and creation of SerialTask */
  osThreadDef(SerialTask, StartSerialTask, osPriorityNormal, 0, 128);
 8000a82:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <MX_FREERTOS_Init+0x8c>)
 8000a84:	1d3c      	adds	r4, r7, #4
 8000a86:	461d      	mov	r5, r3
 8000a88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a90:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SerialTaskHandle = osThreadCreate(osThread(SerialTask), NULL);
 8000a94:	1d3b      	adds	r3, r7, #4
 8000a96:	2100      	movs	r1, #0
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f00d f89d 	bl	800dbd8 <osThreadCreate>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	4a07      	ldr	r2, [pc, #28]	@ (8000ac0 <MX_FREERTOS_Init+0x90>)
 8000aa2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000aa4:	bf00      	nop
 8000aa6:	3758      	adds	r7, #88	@ 0x58
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bdb0      	pop	{r4, r5, r7, pc}
 8000aac:	0800fff0 	.word	0x0800fff0
 8000ab0:	2406226c 	.word	0x2406226c
 8000ab4:	0801001c 	.word	0x0801001c
 8000ab8:	24062270 	.word	0x24062270
 8000abc:	08010044 	.word	0x08010044
 8000ac0:	24062274 	.word	0x24062274

08000ac4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {

    osDelay(1);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f00d f8cf 	bl	800dc70 <osDelay>
 8000ad2:	e7fb      	b.n	8000acc <StartDefaultTask+0x8>

08000ad4 <StartSamplingTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSamplingTask */
void StartSamplingTask(void const * argument)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	@ 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSamplingTask */
	HAL_ADC_Start_DMA(&hadc1, currentBuffer, BUFFER_SIZE);
 8000adc:	4b91      	ldr	r3, [pc, #580]	@ (8000d24 <StartSamplingTask+0x250>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4890      	ldr	r0, [pc, #576]	@ (8000d28 <StartSamplingTask+0x254>)
 8000ae8:	f001 fbee 	bl	80022c8 <HAL_ADC_Start_DMA>
	HAL_COMP_Start_IT(&hcomp1);
 8000aec:	488f      	ldr	r0, [pc, #572]	@ (8000d2c <StartSamplingTask+0x258>)
 8000aee:	f002 fdf5 	bl	80036dc <HAL_COMP_Start_IT>

	initFIR();
 8000af2:	f000 f9e9 	bl	8000ec8 <initFIR>
	//HAL_ADC_Start(&hadc1);
  /* Infinite loop */
  for(;;)
  {

	  if (capture_done == 1) {
 8000af6:	4b8e      	ldr	r3, [pc, #568]	@ (8000d30 <StartSamplingTask+0x25c>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d1fb      	bne.n	8000af6 <StartSamplingTask+0x22>
		  capture_done = 0;
 8000afe:	4b8c      	ldr	r3, [pc, #560]	@ (8000d30 <StartSamplingTask+0x25c>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	701a      	strb	r2, [r3, #0]


		  for (int i = 0; i < BUFFER_SIZE; i++){
 8000b04:	2300      	movs	r3, #0
 8000b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b08:	e01e      	b.n	8000b48 <StartSamplingTask+0x74>
			  if (*(sendBuffer+i) > 2000) {
 8000b0a:	4b8a      	ldr	r3, [pc, #552]	@ (8000d34 <StartSamplingTask+0x260>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000b1a:	d912      	bls.n	8000b42 <StartSamplingTask+0x6e>
				  write_ptr = (i + BUFFER_SIZE - PREEMPT_SIZE) % BUFFER_SIZE;
 8000b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1e:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8000b22:	425a      	negs	r2, r3
 8000b24:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000b28:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8000b2c:	bf58      	it	pl
 8000b2e:	4253      	negpl	r3, r2
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b81      	ldr	r3, [pc, #516]	@ (8000d38 <StartSamplingTask+0x264>)
 8000b34:	601a      	str	r2, [r3, #0]
				  contador++;
 8000b36:	4b81      	ldr	r3, [pc, #516]	@ (8000d3c <StartSamplingTask+0x268>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	4a7f      	ldr	r2, [pc, #508]	@ (8000d3c <StartSamplingTask+0x268>)
 8000b3e:	6013      	str	r3, [r2, #0]
				  break;
 8000b40:	e006      	b.n	8000b50 <StartSamplingTask+0x7c>
		  for (int i = 0; i < BUFFER_SIZE; i++){
 8000b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b44:	3301      	adds	r3, #1
 8000b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000b4e:	dbdc      	blt.n	8000b0a <StartSamplingTask+0x36>
			  }
		  }

		  // Copiar los datos del buffer ADC al buffer de entrada
		  for (int i = 0; i < BUFFER_SIZE; i++) {
 8000b50:	2300      	movs	r3, #0
 8000b52:	623b      	str	r3, [r7, #32]
 8000b54:	e012      	b.n	8000b7c <StartSamplingTask+0xa8>
			input[i] = (float32_t)sendBuffer[i];
 8000b56:	4b77      	ldr	r3, [pc, #476]	@ (8000d34 <StartSamplingTask+0x260>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	6a3b      	ldr	r3, [r7, #32]
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	4413      	add	r3, r2
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	ee07 3a90 	vmov	s15, r3
 8000b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b6a:	4a75      	ldr	r2, [pc, #468]	@ (8000d40 <StartSamplingTask+0x26c>)
 8000b6c:	6a3b      	ldr	r3, [r7, #32]
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	4413      	add	r3, r2
 8000b72:	edc3 7a00 	vstr	s15, [r3]
		  for (int i = 0; i < BUFFER_SIZE; i++) {
 8000b76:	6a3b      	ldr	r3, [r7, #32]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	623b      	str	r3, [r7, #32]
 8000b7c:	6a3b      	ldr	r3, [r7, #32]
 8000b7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000b82:	dbe8      	blt.n	8000b56 <StartSamplingTask+0x82>

		  }

		  // Aplicar el filtro FIR
		  arm_fir_f32(&S, input, output, BUFFER_SIZE);
 8000b84:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000b88:	4a6e      	ldr	r2, [pc, #440]	@ (8000d44 <StartSamplingTask+0x270>)
 8000b8a:	496d      	ldr	r1, [pc, #436]	@ (8000d40 <StartSamplingTask+0x26c>)
 8000b8c:	486e      	ldr	r0, [pc, #440]	@ (8000d48 <StartSamplingTask+0x274>)
 8000b8e:	f00e faa3 	bl	800f0d8 <arm_fir_f32>


		  // Calculo del trapz shaper
		  for (int i = (K_TRAPZ + L_TRAPZ); i < BUFFER_PRINT; i++){
 8000b92:	234f      	movs	r3, #79	@ 0x4f
 8000b94:	61fb      	str	r3, [r7, #28]
 8000b96:	e067      	b.n	8000c68 <StartSamplingTask+0x194>
			  float32_t Acc = output[(write_ptr + i) % BUFFER_SIZE] -
 8000b98:	4b67      	ldr	r3, [pc, #412]	@ (8000d38 <StartSamplingTask+0x264>)
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000ba4:	4a67      	ldr	r2, [pc, #412]	@ (8000d44 <StartSamplingTask+0x270>)
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	4413      	add	r3, r2
 8000baa:	ed93 7a00 	vldr	s14, [r3]
							  output[((write_ptr + i - K_TRAPZ) % BUFFER_SIZE)] -
 8000bae:	4b62      	ldr	r3, [pc, #392]	@ (8000d38 <StartSamplingTask+0x264>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	3b1d      	subs	r3, #29
 8000bb8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000bbc:	4a61      	ldr	r2, [pc, #388]	@ (8000d44 <StartSamplingTask+0x270>)
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	4413      	add	r3, r2
 8000bc2:	edd3 7a00 	vldr	s15, [r3]
			  float32_t Acc = output[(write_ptr + i) % BUFFER_SIZE] -
 8000bc6:	ee37 7a67 	vsub.f32	s14, s14, s15
							  output[((write_ptr + i - L_TRAPZ) % BUFFER_SIZE)] +
 8000bca:	4b5b      	ldr	r3, [pc, #364]	@ (8000d38 <StartSamplingTask+0x264>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	69fb      	ldr	r3, [r7, #28]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	3b32      	subs	r3, #50	@ 0x32
 8000bd4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000bd8:	4a5a      	ldr	r2, [pc, #360]	@ (8000d44 <StartSamplingTask+0x270>)
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	4413      	add	r3, r2
 8000bde:	edd3 7a00 	vldr	s15, [r3]
							  output[((write_ptr + i - K_TRAPZ) % BUFFER_SIZE)] -
 8000be2:	ee37 7a67 	vsub.f32	s14, s14, s15
							  output[((write_ptr + i - K_TRAPZ - L_TRAPZ) % BUFFER_SIZE)];
 8000be6:	4b54      	ldr	r3, [pc, #336]	@ (8000d38 <StartSamplingTask+0x264>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	69fb      	ldr	r3, [r7, #28]
 8000bec:	4413      	add	r3, r2
 8000bee:	3b4f      	subs	r3, #79	@ 0x4f
 8000bf0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000bf4:	4a53      	ldr	r2, [pc, #332]	@ (8000d44 <StartSamplingTask+0x270>)
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	4413      	add	r3, r2
 8000bfa:	edd3 7a00 	vldr	s15, [r3]
			  float32_t Acc = output[(write_ptr + i) % BUFFER_SIZE] -
 8000bfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c02:	edc7 7a03 	vstr	s15, [r7, #12]
			  trapzStateF32[i] = trapzStateF32[i - 1] + Acc;
 8000c06:	69fb      	ldr	r3, [r7, #28]
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	4a50      	ldr	r2, [pc, #320]	@ (8000d4c <StartSamplingTask+0x278>)
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	4413      	add	r3, r2
 8000c10:	ed93 7a00 	vldr	s14, [r3]
 8000c14:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c1c:	4a4b      	ldr	r2, [pc, #300]	@ (8000d4c <StartSamplingTask+0x278>)
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	4413      	add	r3, r2
 8000c24:	edc3 7a00 	vstr	s15, [r3]
			  outpTrapz[i] = outpTrapz[i - 1] + trapzStateF32[i] + Acc * M_TRAPZ;
 8000c28:	69fb      	ldr	r3, [r7, #28]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	4a48      	ldr	r2, [pc, #288]	@ (8000d50 <StartSamplingTask+0x27c>)
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	4413      	add	r3, r2
 8000c32:	ed93 7a00 	vldr	s14, [r3]
 8000c36:	4a45      	ldr	r2, [pc, #276]	@ (8000d4c <StartSamplingTask+0x278>)
 8000c38:	69fb      	ldr	r3, [r7, #28]
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	4413      	add	r3, r2
 8000c3e:	edd3 7a00 	vldr	s15, [r3]
 8000c42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c46:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c4a:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000c4e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c56:	4a3e      	ldr	r2, [pc, #248]	@ (8000d50 <StartSamplingTask+0x27c>)
 8000c58:	69fb      	ldr	r3, [r7, #28]
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	4413      	add	r3, r2
 8000c5e:	edc3 7a00 	vstr	s15, [r3]
		  for (int i = (K_TRAPZ + L_TRAPZ); i < BUFFER_PRINT; i++){
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	3301      	adds	r3, #1
 8000c66:	61fb      	str	r3, [r7, #28]
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c6e:	db93      	blt.n	8000b98 <StartSamplingTask+0xc4>
		  }


		  // Comparacion de tamaño para el DPP
		  for (int i = PREEMPT_SIZE; i < PREEMPT_SIZE + 300; i++){
 8000c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c74:	61bb      	str	r3, [r7, #24]
 8000c76:	e041      	b.n	8000cfc <StartSamplingTask+0x228>
			  int32_t diff = 1000;
 8000c78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c7c:	617b      	str	r3, [r7, #20]
			  if (outpTrapz[i] > 200000) {
 8000c7e:	4a34      	ldr	r2, [pc, #208]	@ (8000d50 <StartSamplingTask+0x27c>)
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	4413      	add	r3, r2
 8000c86:	edd3 7a00 	vldr	s15, [r3]
 8000c8a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8000d54 <StartSamplingTask+0x280>
 8000c8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c96:	dd2e      	ble.n	8000cf6 <StartSamplingTask+0x222>
				  diff = outpTrapz[i] - outpTrapz[i-1];
 8000c98:	4a2d      	ldr	r2, [pc, #180]	@ (8000d50 <StartSamplingTask+0x27c>)
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	ed93 7a00 	vldr	s14, [r3]
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	4a29      	ldr	r2, [pc, #164]	@ (8000d50 <StartSamplingTask+0x27c>)
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	4413      	add	r3, r2
 8000cae:	edd3 7a00 	vldr	s15, [r3]
 8000cb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cba:	ee17 3a90 	vmov	r3, s15
 8000cbe:	617b      	str	r3, [r7, #20]
				  if (diff < 0) {
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	da17      	bge.n	8000cf6 <StartSamplingTask+0x222>
					  int dir = ((uint32_t)outpTrapz[i]>>11 & 0x7FF);
 8000cc6:	4a22      	ldr	r2, [pc, #136]	@ (8000d50 <StartSamplingTask+0x27c>)
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	4413      	add	r3, r2
 8000cce:	edd3 7a00 	vldr	s15, [r3]
 8000cd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cd6:	ee17 3a90 	vmov	r3, s15
 8000cda:	0adb      	lsrs	r3, r3, #11
 8000cdc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ce0:	613b      	str	r3, [r7, #16]
					  dppBuffer[dir]++;
 8000ce2:	4a1d      	ldr	r2, [pc, #116]	@ (8000d58 <StartSamplingTask+0x284>)
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	491a      	ldr	r1, [pc, #104]	@ (8000d58 <StartSamplingTask+0x284>)
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					  break;
 8000cf4:	e007      	b.n	8000d06 <StartSamplingTask+0x232>
		  for (int i = PREEMPT_SIZE; i < PREEMPT_SIZE + 300; i++){
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	61bb      	str	r3, [r7, #24]
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	f240 522b 	movw	r2, #1323	@ 0x52b
 8000d02:	4293      	cmp	r3, r2
 8000d04:	ddb8      	ble.n	8000c78 <StartSamplingTask+0x1a4>
			  }

		  }


		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8000d06:	2201      	movs	r2, #1
 8000d08:	2102      	movs	r1, #2
 8000d0a:	4814      	ldr	r0, [pc, #80]	@ (8000d5c <StartSamplingTask+0x288>)
 8000d0c:	f005 fe78 	bl	8006a00 <HAL_GPIO_WritePin>
		  osDelay(20);
 8000d10:	2014      	movs	r0, #20
 8000d12:	f00c ffad 	bl	800dc70 <osDelay>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2102      	movs	r1, #2
 8000d1a:	4810      	ldr	r0, [pc, #64]	@ (8000d5c <StartSamplingTask+0x288>)
 8000d1c:	f005 fe70 	bl	8006a00 <HAL_GPIO_WritePin>
	  if (capture_done == 1) {
 8000d20:	e6e9      	b.n	8000af6 <StartSamplingTask+0x22>
 8000d22:	bf00      	nop
 8000d24:	24000000 	.word	0x24000000
 8000d28:	24000084 	.word	0x24000084
 8000d2c:	24000160 	.word	0x24000160
 8000d30:	240201e0 	.word	0x240201e0
 8000d34:	240201d4 	.word	0x240201d4
 8000d38:	240201dc 	.word	0x240201dc
 8000d3c:	240201e4 	.word	0x240201e4
 8000d40:	2403026c 	.word	0x2403026c
 8000d44:	2404026c 	.word	0x2404026c
 8000d48:	24030260 	.word	0x24030260
 8000d4c:	2405826c 	.word	0x2405826c
 8000d50:	2405026c 	.word	0x2405026c
 8000d54:	48435000 	.word	0x48435000
 8000d58:	2406026c 	.word	0x2406026c
 8000d5c:	58021000 	.word	0x58021000

08000d60 <StartSerialTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSerialTask */
void StartSerialTask(void const * argument)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af02      	add	r7, sp, #8
 8000d66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSerialTask */
	//__HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);   // enable idle line interrupt

	HAL_UART_Receive_IT(&huart3, Rx_Data, 1);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4947      	ldr	r1, [pc, #284]	@ (8000e88 <StartSerialTask+0x128>)
 8000d6c:	4847      	ldr	r0, [pc, #284]	@ (8000e8c <StartSerialTask+0x12c>)
 8000d6e:	f00a f8c7 	bl	800af00 <HAL_UART_Receive_IT>
  /* Infinite loop */
  for(;;)
  {

	  if (fl_receive == 1){
 8000d72:	4b47      	ldr	r3, [pc, #284]	@ (8000e90 <StartSerialTask+0x130>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d144      	bne.n	8000e04 <StartSerialTask+0xa4>
		  fl_receive = 0;
 8000d7a:	4b45      	ldr	r3, [pc, #276]	@ (8000e90 <StartSerialTask+0x130>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]



		  //HAL_UART_Transmit_IT(&huart3, "HELLO FABIAN\n", 13);
		  for (int i = 0; i < BUFFER_PRINT ; i++){
 8000d80:	2300      	movs	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	e03a      	b.n	8000dfc <StartSerialTask+0x9c>
			  sprintf(Tx_Data, "%lu,%lu,%lu\r\n", (uint32_t)outpTrapz[i],
 8000d86:	4a43      	ldr	r2, [pc, #268]	@ (8000e94 <StartSerialTask+0x134>)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	4413      	add	r3, r2
 8000d8e:	edd3 7a00 	vldr	s15, [r3]
 8000d92:	eebc 7ae7 	vcvt.u32.f32	s14, s15
					  	  	  	  	  	  	  (uint32_t)output[(write_ptr + i) % BUFFER_SIZE],
 8000d96:	4b40      	ldr	r3, [pc, #256]	@ (8000e98 <StartSerialTask+0x138>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000da2:	4a3e      	ldr	r2, [pc, #248]	@ (8000e9c <StartSerialTask+0x13c>)
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	4413      	add	r3, r2
 8000da8:	edd3 7a00 	vldr	s15, [r3]
			  sprintf(Tx_Data, "%lu,%lu,%lu\r\n", (uint32_t)outpTrapz[i],
 8000dac:	eefc 6ae7 	vcvt.u32.f32	s13, s15
											  (uint32_t)input[(write_ptr + i) % BUFFER_SIZE]);
 8000db0:	4b39      	ldr	r3, [pc, #228]	@ (8000e98 <StartSerialTask+0x138>)
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	4413      	add	r3, r2
 8000db8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000dbc:	4a38      	ldr	r2, [pc, #224]	@ (8000ea0 <StartSerialTask+0x140>)
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	4413      	add	r3, r2
 8000dc2:	edd3 7a00 	vldr	s15, [r3]
			  sprintf(Tx_Data, "%lu,%lu,%lu\r\n", (uint32_t)outpTrapz[i],
 8000dc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000dca:	ee17 3a90 	vmov	r3, s15
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	ee16 3a90 	vmov	r3, s13
 8000dd4:	ee17 2a10 	vmov	r2, s14
 8000dd8:	4932      	ldr	r1, [pc, #200]	@ (8000ea4 <StartSerialTask+0x144>)
 8000dda:	4833      	ldr	r0, [pc, #204]	@ (8000ea8 <StartSerialTask+0x148>)
 8000ddc:	f00e fc00 	bl	800f5e0 <siprintf>
					                         // *(sendBuffer + ((write_ptr + i) % BUFFER_SIZE)));
			  // sprintf(Tx_Data, "%lu\r\n", *(sendBuffer + ((write_ptr + i) % BUFFER_SIZE)));
			  HAL_UART_Transmit(&huart3, Tx_Data, strlen(Tx_Data), HAL_MAX_DELAY);
 8000de0:	4831      	ldr	r0, [pc, #196]	@ (8000ea8 <StartSerialTask+0x148>)
 8000de2:	f7ff fa7d 	bl	80002e0 <strlen>
 8000de6:	4603      	mov	r3, r0
 8000de8:	b29a      	uxth	r2, r3
 8000dea:	f04f 33ff 	mov.w	r3, #4294967295
 8000dee:	492e      	ldr	r1, [pc, #184]	@ (8000ea8 <StartSerialTask+0x148>)
 8000df0:	4826      	ldr	r0, [pc, #152]	@ (8000e8c <StartSerialTask+0x12c>)
 8000df2:	f009 fff7 	bl	800ade4 <HAL_UART_Transmit>
		  for (int i = 0; i < BUFFER_PRINT ; i++){
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	60fb      	str	r3, [r7, #12]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e02:	dbc0      	blt.n	8000d86 <StartSerialTask+0x26>
		  }


	  }

	  if (fl_dpp == 1){
 8000e04:	4b29      	ldr	r3, [pc, #164]	@ (8000eac <StartSerialTask+0x14c>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d120      	bne.n	8000e4e <StartSerialTask+0xee>
		  fl_dpp = 0;
 8000e0c:	4b27      	ldr	r3, [pc, #156]	@ (8000eac <StartSerialTask+0x14c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]

		  //HAL_UART_Transmit_IT(&huart3, "HELLO FABIAN\n", 13);
		  for (int i = 0; i < DPP_DEEP ; i++){
 8000e12:	2300      	movs	r3, #0
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	e016      	b.n	8000e46 <StartSerialTask+0xe6>
			  sprintf(Tx_DPP, "%lu\r\n", dppBuffer[i]);
 8000e18:	4a25      	ldr	r2, [pc, #148]	@ (8000eb0 <StartSerialTask+0x150>)
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4924      	ldr	r1, [pc, #144]	@ (8000eb4 <StartSerialTask+0x154>)
 8000e24:	4824      	ldr	r0, [pc, #144]	@ (8000eb8 <StartSerialTask+0x158>)
 8000e26:	f00e fbdb 	bl	800f5e0 <siprintf>
			  HAL_UART_Transmit(&huart3, Tx_DPP, strlen(Tx_DPP), HAL_MAX_DELAY);
 8000e2a:	4823      	ldr	r0, [pc, #140]	@ (8000eb8 <StartSerialTask+0x158>)
 8000e2c:	f7ff fa58 	bl	80002e0 <strlen>
 8000e30:	4603      	mov	r3, r0
 8000e32:	b29a      	uxth	r2, r3
 8000e34:	f04f 33ff 	mov.w	r3, #4294967295
 8000e38:	491f      	ldr	r1, [pc, #124]	@ (8000eb8 <StartSerialTask+0x158>)
 8000e3a:	4814      	ldr	r0, [pc, #80]	@ (8000e8c <StartSerialTask+0x12c>)
 8000e3c:	f009 ffd2 	bl	800ade4 <HAL_UART_Transmit>
		  for (int i = 0; i < DPP_DEEP ; i++){
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	3301      	adds	r3, #1
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000e4c:	dbe4      	blt.n	8000e18 <StartSerialTask+0xb8>
		  }


	  }

	  if (fl_counter == 1){
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <StartSerialTask+0x15c>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d114      	bne.n	8000e80 <StartSerialTask+0x120>
		  fl_counter = 0;
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <StartSerialTask+0x15c>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]

		  //HAL_UART_Transmit_IT(&huart3, "HELLO FABIAN\n", 13);
		  sprintf(Tx_Count, "%lu\r\n", contador);
 8000e5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ec0 <StartSerialTask+0x160>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	461a      	mov	r2, r3
 8000e62:	4914      	ldr	r1, [pc, #80]	@ (8000eb4 <StartSerialTask+0x154>)
 8000e64:	4817      	ldr	r0, [pc, #92]	@ (8000ec4 <StartSerialTask+0x164>)
 8000e66:	f00e fbbb 	bl	800f5e0 <siprintf>
		  HAL_UART_Transmit(&huart3, Tx_Count, strlen(Tx_Count), HAL_MAX_DELAY);
 8000e6a:	4816      	ldr	r0, [pc, #88]	@ (8000ec4 <StartSerialTask+0x164>)
 8000e6c:	f7ff fa38 	bl	80002e0 <strlen>
 8000e70:	4603      	mov	r3, r0
 8000e72:	b29a      	uxth	r2, r3
 8000e74:	f04f 33ff 	mov.w	r3, #4294967295
 8000e78:	4912      	ldr	r1, [pc, #72]	@ (8000ec4 <StartSerialTask+0x164>)
 8000e7a:	4804      	ldr	r0, [pc, #16]	@ (8000e8c <StartSerialTask+0x12c>)
 8000e7c:	f009 ffb2 	bl	800ade4 <HAL_UART_Transmit>


	   }

    osDelay(1);
 8000e80:	2001      	movs	r0, #1
 8000e82:	f00c fef5 	bl	800dc70 <osDelay>
	  if (fl_receive == 1){
 8000e86:	e774      	b.n	8000d72 <StartSerialTask+0x12>
 8000e88:	2400018c 	.word	0x2400018c
 8000e8c:	24062568 	.word	0x24062568
 8000e90:	24000196 	.word	0x24000196
 8000e94:	2405026c 	.word	0x2405026c
 8000e98:	240201dc 	.word	0x240201dc
 8000e9c:	2404026c 	.word	0x2404026c
 8000ea0:	2403026c 	.word	0x2403026c
 8000ea4:	08010060 	.word	0x08010060
 8000ea8:	2400019c 	.word	0x2400019c
 8000eac:	24000197 	.word	0x24000197
 8000eb0:	2406026c 	.word	0x2406026c
 8000eb4:	08010070 	.word	0x08010070
 8000eb8:	240001bc 	.word	0x240001bc
 8000ebc:	24000198 	.word	0x24000198
 8000ec0:	240201e4 	.word	0x240201e4
 8000ec4:	240001c8 	.word	0x240001c8

08000ec8 <initFIR>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void initFIR(void) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af02      	add	r7, sp, #8
  // arm_fir_init_q31(&S, FIR_TAP_NUM, &firCoeffs32, &firStateF32, BUFFER_SIZE);
  arm_fir_init_f32(&S, FIR_TAP_NUM, firCoeffs32, firStateF32, BUFFER_SIZE);
 8000ece:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ed2:	9300      	str	r3, [sp, #0]
 8000ed4:	4b04      	ldr	r3, [pc, #16]	@ (8000ee8 <initFIR+0x20>)
 8000ed6:	4a05      	ldr	r2, [pc, #20]	@ (8000eec <initFIR+0x24>)
 8000ed8:	211f      	movs	r1, #31
 8000eda:	4805      	ldr	r0, [pc, #20]	@ (8000ef0 <initFIR+0x28>)
 8000edc:	f00e f8ea 	bl	800f0b4 <arm_fir_init_f32>
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	240201e8 	.word	0x240201e8
 8000eec:	08010080 	.word	0x08010080
 8000ef0:	24030260 	.word	0x24030260

08000ef4 <HAL_COMP_TriggerCallback>:

/* ******************************************************************************** */
void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp){
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	fl_trigger = 1;
 8000efc:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <HAL_COMP_TriggerCallback+0x1c>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	701a      	strb	r2, [r3, #0]


}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	24000199 	.word	0x24000199

08000f14 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	read_ptr = (read_ptr + 1) % BUFFER_SIZE;
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x74>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	3301      	adds	r3, #1
 8000f22:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000f26:	4a18      	ldr	r2, [pc, #96]	@ (8000f88 <HAL_ADC_ConvCpltCallback+0x74>)
 8000f28:	6013      	str	r3, [r2, #0]

	if (fl_trigger == 1){
 8000f2a:	4b18      	ldr	r3, [pc, #96]	@ (8000f8c <HAL_ADC_ConvCpltCallback+0x78>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d126      	bne.n	8000f80 <HAL_ADC_ConvCpltCallback+0x6c>
		fl_trigger = 0;
 8000f32:	4b16      	ldr	r3, [pc, #88]	@ (8000f8c <HAL_ADC_ConvCpltCallback+0x78>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	701a      	strb	r2, [r3, #0]
		if (capture_done ==  0) {
 8000f38:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d11f      	bne.n	8000f80 <HAL_ADC_ConvCpltCallback+0x6c>
				capture_done = 1;
 8000f40:	4b13      	ldr	r3, [pc, #76]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Stop_DMA(&hadc1);
 8000f46:	4813      	ldr	r0, [pc, #76]	@ (8000f94 <HAL_ADC_ConvCpltCallback+0x80>)
 8000f48:	f001 fa82 	bl	8002450 <HAL_ADC_Stop_DMA>
			  // Alternar buffers
			  if (currentBuffer == medicion)
 8000f4c:	4b12      	ldr	r3, [pc, #72]	@ (8000f98 <HAL_ADC_ConvCpltCallback+0x84>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a12      	ldr	r2, [pc, #72]	@ (8000f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d106      	bne.n	8000f64 <HAL_ADC_ConvCpltCallback+0x50>
			  {
				  currentBuffer = envio;
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <HAL_ADC_ConvCpltCallback+0x84>)
 8000f58:	4a11      	ldr	r2, [pc, #68]	@ (8000fa0 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000f5a:	601a      	str	r2, [r3, #0]
				  sendBuffer = medicion;
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <HAL_ADC_ConvCpltCallback+0x90>)
 8000f5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	e005      	b.n	8000f70 <HAL_ADC_ConvCpltCallback+0x5c>
			  }
			  else
			  {
				  currentBuffer = medicion;
 8000f64:	4b0c      	ldr	r3, [pc, #48]	@ (8000f98 <HAL_ADC_ConvCpltCallback+0x84>)
 8000f66:	4a0d      	ldr	r2, [pc, #52]	@ (8000f9c <HAL_ADC_ConvCpltCallback+0x88>)
 8000f68:	601a      	str	r2, [r3, #0]
				  sendBuffer = envio;
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_ADC_ConvCpltCallback+0x90>)
 8000f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa0 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000f6e:	601a      	str	r2, [r3, #0]
			  }

			  // Reiniciar el DMA con el nuevo buffer
			  HAL_ADC_Start_DMA(&hadc1, currentBuffer, BUFFER_SIZE);
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <HAL_ADC_ConvCpltCallback+0x84>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4806      	ldr	r0, [pc, #24]	@ (8000f94 <HAL_ADC_ConvCpltCallback+0x80>)
 8000f7c:	f001 f9a4 	bl	80022c8 <HAL_ADC_Start_DMA>
			}
	}
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	240201d8 	.word	0x240201d8
 8000f8c:	24000199 	.word	0x24000199
 8000f90:	240201e0 	.word	0x240201e0
 8000f94:	24000084 	.word	0x24000084
 8000f98:	24000000 	.word	0x24000000
 8000f9c:	240001d4 	.word	0x240001d4
 8000fa0:	240101d4 	.word	0x240101d4
 8000fa4:	240201d4 	.word	0x240201d4

08000fa8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin (LD3_GPIO_Port, LD3_Pin);
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000fb0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fb4:	4803      	ldr	r0, [pc, #12]	@ (8000fc4 <HAL_UART_TxCpltCallback+0x1c>)
 8000fb6:	f005 fd3c 	bl	8006a32 <HAL_GPIO_TogglePin>
	return;
 8000fba:	bf00      	nop
}
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	58020400 	.word	0x58020400

08000fc8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]

	HAL_UART_Receive_IT(&huart3, Rx_Data, 1);
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4914      	ldr	r1, [pc, #80]	@ (8001024 <HAL_UART_RxCpltCallback+0x5c>)
 8000fd4:	4814      	ldr	r0, [pc, #80]	@ (8001028 <HAL_UART_RxCpltCallback+0x60>)
 8000fd6:	f009 ff93 	bl	800af00 <HAL_UART_Receive_IT>
	if (Rx_Data[0] == 'R'){
 8000fda:	4b12      	ldr	r3, [pc, #72]	@ (8001024 <HAL_UART_RxCpltCallback+0x5c>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b52      	cmp	r3, #82	@ 0x52
 8000fe0:	d107      	bne.n	8000ff2 <HAL_UART_RxCpltCallback+0x2a>
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	4811      	ldr	r0, [pc, #68]	@ (800102c <HAL_UART_RxCpltCallback+0x64>)
 8000fe6:	f005 fd24 	bl	8006a32 <HAL_GPIO_TogglePin>
		fl_receive = 1;
 8000fea:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <HAL_UART_RxCpltCallback+0x68>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	701a      	strb	r2, [r3, #0]
		fl_dpp = 1;
	} else if (Rx_Data[0] == 'J'){
		fl_counter = 1;
	}

	return;
 8000ff0:	e014      	b.n	800101c <HAL_UART_RxCpltCallback+0x54>
	} else if (Rx_Data[0] == 'H'){
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <HAL_UART_RxCpltCallback+0x5c>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b48      	cmp	r3, #72	@ 0x48
 8000ff8:	d108      	bne.n	800100c <HAL_UART_RxCpltCallback+0x44>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000ffa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ffe:	480b      	ldr	r0, [pc, #44]	@ (800102c <HAL_UART_RxCpltCallback+0x64>)
 8001000:	f005 fd17 	bl	8006a32 <HAL_GPIO_TogglePin>
		fl_dpp = 1;
 8001004:	4b0b      	ldr	r3, [pc, #44]	@ (8001034 <HAL_UART_RxCpltCallback+0x6c>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
	return;
 800100a:	e007      	b.n	800101c <HAL_UART_RxCpltCallback+0x54>
	} else if (Rx_Data[0] == 'J'){
 800100c:	4b05      	ldr	r3, [pc, #20]	@ (8001024 <HAL_UART_RxCpltCallback+0x5c>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b4a      	cmp	r3, #74	@ 0x4a
 8001012:	d103      	bne.n	800101c <HAL_UART_RxCpltCallback+0x54>
		fl_counter = 1;
 8001014:	4b08      	ldr	r3, [pc, #32]	@ (8001038 <HAL_UART_RxCpltCallback+0x70>)
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]
	return;
 800101a:	bf00      	nop
 800101c:	bf00      	nop
}
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	2400018c 	.word	0x2400018c
 8001028:	24062568 	.word	0x24062568
 800102c:	58020400 	.word	0x58020400
 8001030:	24000196 	.word	0x24000196
 8001034:	24000197 	.word	0x24000197
 8001038:	24000198 	.word	0x24000198

0800103c <MX_GPIO_Init>:
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA3   ------> ADCx_INP15
*/
void MX_GPIO_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08c      	sub	sp, #48	@ 0x30
 8001040:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001042:	f107 031c 	add.w	r3, r7, #28
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001052:	4b68      	ldr	r3, [pc, #416]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001058:	4a66      	ldr	r2, [pc, #408]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 800105a:	f043 0304 	orr.w	r3, r3, #4
 800105e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001062:	4b64      	ldr	r3, [pc, #400]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	61bb      	str	r3, [r7, #24]
 800106e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001070:	4b60      	ldr	r3, [pc, #384]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001072:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001076:	4a5f      	ldr	r2, [pc, #380]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800107c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001080:	4b5c      	ldr	r3, [pc, #368]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001082:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b59      	ldr	r3, [pc, #356]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001094:	4a57      	ldr	r2, [pc, #348]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001096:	f043 0301 	orr.w	r3, r3, #1
 800109a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800109e:	4b55      	ldr	r3, [pc, #340]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ac:	4b51      	ldr	r3, [pc, #324]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b2:	4a50      	ldr	r2, [pc, #320]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010b4:	f043 0302 	orr.w	r3, r3, #2
 80010b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010bc:	4b4d      	ldr	r3, [pc, #308]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ca:	4b4a      	ldr	r3, [pc, #296]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d0:	4a48      	ldr	r2, [pc, #288]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010d2:	f043 0308 	orr.w	r3, r3, #8
 80010d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010da:	4b46      	ldr	r3, [pc, #280]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e0:	f003 0308 	and.w	r3, r3, #8
 80010e4:	60bb      	str	r3, [r7, #8]
 80010e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010e8:	4b42      	ldr	r3, [pc, #264]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ee:	4a41      	ldr	r2, [pc, #260]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010f8:	4b3e      	ldr	r3, [pc, #248]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 80010fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001106:	4b3b      	ldr	r3, [pc, #236]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800110c:	4a39      	ldr	r2, [pc, #228]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 800110e:	f043 0310 	orr.w	r3, r3, #16
 8001112:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001116:	4b37      	ldr	r3, [pc, #220]	@ (80011f4 <MX_GPIO_Init+0x1b8>)
 8001118:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800111c:	f003 0310 	and.w	r3, r3, #16
 8001120:	603b      	str	r3, [r7, #0]
 8001122:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	f244 0101 	movw	r1, #16385	@ 0x4001
 800112a:	4833      	ldr	r0, [pc, #204]	@ (80011f8 <MX_GPIO_Init+0x1bc>)
 800112c:	f005 fc68 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001130:	2200      	movs	r2, #0
 8001132:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001136:	4831      	ldr	r0, [pc, #196]	@ (80011fc <MX_GPIO_Init+0x1c0>)
 8001138:	f005 fc62 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	2102      	movs	r1, #2
 8001140:	482f      	ldr	r0, [pc, #188]	@ (8001200 <MX_GPIO_Init+0x1c4>)
 8001142:	f005 fc5d 	bl	8006a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001146:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800114a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800114c:	2300      	movs	r3, #0
 800114e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001154:	f107 031c 	add.w	r3, r7, #28
 8001158:	4619      	mov	r1, r3
 800115a:	482a      	ldr	r0, [pc, #168]	@ (8001204 <MX_GPIO_Init+0x1c8>)
 800115c:	f005 faa0 	bl	80066a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001160:	2308      	movs	r3, #8
 8001162:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001164:	2303      	movs	r3, #3
 8001166:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116c:	f107 031c 	add.w	r3, r7, #28
 8001170:	4619      	mov	r1, r3
 8001172:	4825      	ldr	r0, [pc, #148]	@ (8001208 <MX_GPIO_Init+0x1cc>)
 8001174:	f005 fa94 	bl	80066a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8001178:	f244 0301 	movw	r3, #16385	@ 0x4001
 800117c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117e:	2301      	movs	r3, #1
 8001180:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001186:	2300      	movs	r3, #0
 8001188:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118a:	f107 031c 	add.w	r3, r7, #28
 800118e:	4619      	mov	r1, r3
 8001190:	4819      	ldr	r0, [pc, #100]	@ (80011f8 <MX_GPIO_Init+0x1bc>)
 8001192:	f005 fa85 	bl	80066a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8001196:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800119a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800119c:	2301      	movs	r3, #1
 800119e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a4:	2300      	movs	r3, #0
 80011a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80011a8:	f107 031c 	add.w	r3, r7, #28
 80011ac:	4619      	mov	r1, r3
 80011ae:	4813      	ldr	r0, [pc, #76]	@ (80011fc <MX_GPIO_Init+0x1c0>)
 80011b0:	f005 fa76 	bl	80066a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80011b4:	2380      	movs	r3, #128	@ 0x80
 80011b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80011c2:	f107 031c 	add.w	r3, r7, #28
 80011c6:	4619      	mov	r1, r3
 80011c8:	4810      	ldr	r0, [pc, #64]	@ (800120c <MX_GPIO_Init+0x1d0>)
 80011ca:	f005 fa69 	bl	80066a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011ce:	2302      	movs	r3, #2
 80011d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 031c 	add.w	r3, r7, #28
 80011e2:	4619      	mov	r1, r3
 80011e4:	4806      	ldr	r0, [pc, #24]	@ (8001200 <MX_GPIO_Init+0x1c4>)
 80011e6:	f005 fa5b 	bl	80066a0 <HAL_GPIO_Init>

}
 80011ea:	bf00      	nop
 80011ec:	3730      	adds	r7, #48	@ 0x30
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	58024400 	.word	0x58024400
 80011f8:	58020400 	.word	0x58020400
 80011fc:	58020c00 	.word	0x58020c00
 8001200:	58021000 	.word	0x58021000
 8001204:	58020800 	.word	0x58020800
 8001208:	58020000 	.word	0x58020000
 800120c:	58021800 	.word	0x58021800

08001210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001214:	f000 fbf2 	bl	80019fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001218:	f000 f812 	bl	8001240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800121c:	f7ff ff0e 	bl	800103c <MX_GPIO_Init>
  MX_DMA_Init();
 8001220:	f7ff fbcc 	bl	80009bc <MX_DMA_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001224:	f000 fb12 	bl	800184c <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8001228:	f7ff fa2a 	bl	8000680 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 800122c:	f000 fa50 	bl	80016d0 <MX_USART3_UART_Init>
  MX_COMP1_Init();
 8001230:	f7ff fb48 	bl	80008c4 <MX_COMP1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001234:	f7ff fbfc 	bl	8000a30 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001238:	f00c fcc7 	bl	800dbca <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <main+0x2c>

08001240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b09e      	sub	sp, #120	@ 0x78
 8001244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001246:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800124a:	224c      	movs	r2, #76	@ 0x4c
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f00e f9e6 	bl	800f620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001254:	f107 030c 	add.w	r3, r7, #12
 8001258:	2220      	movs	r2, #32
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f00e f9df 	bl	800f620 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001262:	2002      	movs	r0, #2
 8001264:	f005 fd30 	bl	8006cc8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	4b48      	ldr	r3, [pc, #288]	@ (8001390 <SystemClock_Config+0x150>)
 800126e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001270:	4a47      	ldr	r2, [pc, #284]	@ (8001390 <SystemClock_Config+0x150>)
 8001272:	f023 0301 	bic.w	r3, r3, #1
 8001276:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001278:	4b45      	ldr	r3, [pc, #276]	@ (8001390 <SystemClock_Config+0x150>)
 800127a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	4b44      	ldr	r3, [pc, #272]	@ (8001394 <SystemClock_Config+0x154>)
 8001284:	699b      	ldr	r3, [r3, #24]
 8001286:	4a43      	ldr	r2, [pc, #268]	@ (8001394 <SystemClock_Config+0x154>)
 8001288:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800128c:	6193      	str	r3, [r2, #24]
 800128e:	4b41      	ldr	r3, [pc, #260]	@ (8001394 <SystemClock_Config+0x154>)
 8001290:	699b      	ldr	r3, [r3, #24]
 8001292:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800129a:	bf00      	nop
 800129c:	4b3d      	ldr	r3, [pc, #244]	@ (8001394 <SystemClock_Config+0x154>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012a8:	d1f8      	bne.n	800129c <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001398 <SystemClock_Config+0x158>)
 80012ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012b0:	4a39      	ldr	r2, [pc, #228]	@ (8001398 <SystemClock_Config+0x158>)
 80012b2:	f043 0302 	orr.w	r3, r3, #2
 80012b6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80012ba:	4b37      	ldr	r3, [pc, #220]	@ (8001398 <SystemClock_Config+0x158>)
 80012bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80012c8:	2300      	movs	r3, #0
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	4b31      	ldr	r3, [pc, #196]	@ (8001394 <SystemClock_Config+0x154>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	4a30      	ldr	r2, [pc, #192]	@ (8001394 <SystemClock_Config+0x154>)
 80012d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012d6:	6193      	str	r3, [r2, #24]
 80012d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001394 <SystemClock_Config+0x154>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012e0:	603b      	str	r3, [r7, #0]
 80012e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001390 <SystemClock_Config+0x150>)
 80012e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012e6:	4a2a      	ldr	r2, [pc, #168]	@ (8001390 <SystemClock_Config+0x150>)
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80012ee:	4b28      	ldr	r3, [pc, #160]	@ (8001390 <SystemClock_Config+0x150>)
 80012f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	603b      	str	r3, [r7, #0]
 80012f8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80012fa:	bf00      	nop
 80012fc:	4b25      	ldr	r3, [pc, #148]	@ (8001394 <SystemClock_Config+0x154>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001304:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001308:	d1f8      	bne.n	80012fc <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800130a:	2301      	movs	r3, #1
 800130c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800130e:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001312:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001314:	2302      	movs	r3, #2
 8001316:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001318:	2302      	movs	r3, #2
 800131a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 1;
 800131c:	2301      	movs	r3, #1
 800131e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 120;
 8001320:	2378      	movs	r3, #120	@ 0x78
 8001322:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001324:	2302      	movs	r3, #2
 8001326:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001328:	230f      	movs	r3, #15
 800132a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 800132c:	2302      	movs	r3, #2
 800132e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001330:	230c      	movs	r3, #12
 8001332:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001334:	2300      	movs	r3, #0
 8001336:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800133c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001340:	4618      	mov	r0, r3
 8001342:	f005 fd0b 	bl	8006d5c <HAL_RCC_OscConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <SystemClock_Config+0x110>
  {
    Error_Handler();
 800134c:	f000 f838 	bl	80013c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001350:	233f      	movs	r3, #63	@ 0x3f
 8001352:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001354:	2303      	movs	r3, #3
 8001356:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800135c:	2308      	movs	r3, #8
 800135e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001360:	2340      	movs	r3, #64	@ 0x40
 8001362:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001364:	2340      	movs	r3, #64	@ 0x40
 8001366:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001368:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800136e:	2340      	movs	r3, #64	@ 0x40
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001372:	f107 030c 	add.w	r3, r7, #12
 8001376:	2104      	movs	r1, #4
 8001378:	4618      	mov	r0, r3
 800137a:	f006 f949 	bl	8007610 <HAL_RCC_ClockConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <SystemClock_Config+0x148>
  {
    Error_Handler();
 8001384:	f000 f81c 	bl	80013c0 <Error_Handler>
  }
}
 8001388:	bf00      	nop
 800138a:	3778      	adds	r7, #120	@ 0x78
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	58000400 	.word	0x58000400
 8001394:	58024800 	.word	0x58024800
 8001398:	58024400 	.word	0x58024400

0800139c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a04      	ldr	r2, [pc, #16]	@ (80013bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d101      	bne.n	80013b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013ae:	f000 fb61 	bl	8001a74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40010000 	.word	0x40010000

080013c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c4:	b672      	cpsid	i
}
 80013c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <Error_Handler+0x8>

080013cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <HAL_MspInit+0x38>)
 80013d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <HAL_MspInit+0x38>)
 80013da:	f043 0302 	orr.w	r3, r3, #2
 80013de:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80013e2:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <HAL_MspInit+0x38>)
 80013e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013e8:	f003 0302 	and.w	r3, r3, #2
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	210f      	movs	r1, #15
 80013f4:	f06f 0001 	mvn.w	r0, #1
 80013f8:	f002 faee 	bl	80039d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fc:	bf00      	nop
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	58024400 	.word	0x58024400

08001408 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08e      	sub	sp, #56	@ 0x38
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b0f      	cmp	r3, #15
 8001414:	d844      	bhi.n	80014a0 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8001416:	2200      	movs	r2, #0
 8001418:	6879      	ldr	r1, [r7, #4]
 800141a:	2019      	movs	r0, #25
 800141c:	f002 fadc 	bl	80039d8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001420:	2019      	movs	r0, #25
 8001422:	f002 faf3 	bl	8003a0c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8001426:	4a24      	ldr	r2, [pc, #144]	@ (80014b8 <HAL_InitTick+0xb0>)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800142c:	4b23      	ldr	r3, [pc, #140]	@ (80014bc <HAL_InitTick+0xb4>)
 800142e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001432:	4a22      	ldr	r2, [pc, #136]	@ (80014bc <HAL_InitTick+0xb4>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800143c:	4b1f      	ldr	r3, [pc, #124]	@ (80014bc <HAL_InitTick+0xb4>)
 800143e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800144a:	f107 020c 	add.w	r2, r7, #12
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4611      	mov	r1, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f006 fc67 	bl	8007d28 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800145a:	f006 fc4f 	bl	8007cfc <HAL_RCC_GetPCLK2Freq>
 800145e:	4603      	mov	r3, r0
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001466:	4a16      	ldr	r2, [pc, #88]	@ (80014c0 <HAL_InitTick+0xb8>)
 8001468:	fba2 2303 	umull	r2, r3, r2, r3
 800146c:	0c9b      	lsrs	r3, r3, #18
 800146e:	3b01      	subs	r3, #1
 8001470:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001472:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <HAL_InitTick+0xbc>)
 8001474:	4a14      	ldr	r2, [pc, #80]	@ (80014c8 <HAL_InitTick+0xc0>)
 8001476:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001478:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <HAL_InitTick+0xbc>)
 800147a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800147e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001480:	4a10      	ldr	r2, [pc, #64]	@ (80014c4 <HAL_InitTick+0xbc>)
 8001482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001484:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001486:	4b0f      	ldr	r3, [pc, #60]	@ (80014c4 <HAL_InitTick+0xbc>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148c:	4b0d      	ldr	r3, [pc, #52]	@ (80014c4 <HAL_InitTick+0xbc>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001492:	480c      	ldr	r0, [pc, #48]	@ (80014c4 <HAL_InitTick+0xbc>)
 8001494:	f009 f988 	bl	800a7a8 <HAL_TIM_Base_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d107      	bne.n	80014ae <HAL_InitTick+0xa6>
 800149e:	e001      	b.n	80014a4 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e005      	b.n	80014b0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80014a4:	4807      	ldr	r0, [pc, #28]	@ (80014c4 <HAL_InitTick+0xbc>)
 80014a6:	f009 f9e1 	bl	800a86c <HAL_TIM_Base_Start_IT>
 80014aa:	4603      	mov	r3, r0
 80014ac:	e000      	b.n	80014b0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3738      	adds	r7, #56	@ 0x38
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	2400000c 	.word	0x2400000c
 80014bc:	58024400 	.word	0x58024400
 80014c0:	431bde83 	.word	0x431bde83
 80014c4:	24062518 	.word	0x24062518
 80014c8:	40010000 	.word	0x40010000

080014cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014d0:	bf00      	nop
 80014d2:	e7fd      	b.n	80014d0 <NMI_Handler+0x4>

080014d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d8:	bf00      	nop
 80014da:	e7fd      	b.n	80014d8 <HardFault_Handler+0x4>

080014dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <MemManage_Handler+0x4>

080014e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e8:	bf00      	nop
 80014ea:	e7fd      	b.n	80014e8 <BusFault_Handler+0x4>

080014ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <UsageFault_Handler+0x4>

080014f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
	...

08001504 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001508:	4802      	ldr	r0, [pc, #8]	@ (8001514 <DMA1_Stream0_IRQHandler+0x10>)
 800150a:	f003 fdb7 	bl	800507c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	240000e8 	.word	0x240000e8

08001518 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800151c:	4802      	ldr	r0, [pc, #8]	@ (8001528 <TIM1_UP_IRQHandler+0x10>)
 800151e:	f009 fa1d 	bl	800a95c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	24062518 	.word	0x24062518

0800152c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001530:	4802      	ldr	r0, [pc, #8]	@ (800153c <USART3_IRQHandler+0x10>)
 8001532:	f009 fd31 	bl	800af98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	24062568 	.word	0x24062568

08001540 <COMP1_IRQHandler>:

/**
  * @brief This function handles COMP1 and COMP2 interrupts through EXTI lines 20 and 21.
  */
void COMP_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP_IRQn 0 */

  /* USER CODE END COMP_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <COMP1_IRQHandler+0x10>)
 8001546:	f002 f91b 	bl	8003780 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP_IRQn 1 */

  /* USER CODE END COMP_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	24000160 	.word	0x24000160

08001554 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800155c:	4a14      	ldr	r2, [pc, #80]	@ (80015b0 <_sbrk+0x5c>)
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <_sbrk+0x60>)
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001568:	4b13      	ldr	r3, [pc, #76]	@ (80015b8 <_sbrk+0x64>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d102      	bne.n	8001576 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001570:	4b11      	ldr	r3, [pc, #68]	@ (80015b8 <_sbrk+0x64>)
 8001572:	4a12      	ldr	r2, [pc, #72]	@ (80015bc <_sbrk+0x68>)
 8001574:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001576:	4b10      	ldr	r3, [pc, #64]	@ (80015b8 <_sbrk+0x64>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4413      	add	r3, r2
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	429a      	cmp	r2, r3
 8001582:	d207      	bcs.n	8001594 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001584:	f00e f8aa 	bl	800f6dc <__errno>
 8001588:	4603      	mov	r3, r0
 800158a:	220c      	movs	r2, #12
 800158c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800158e:	f04f 33ff 	mov.w	r3, #4294967295
 8001592:	e009      	b.n	80015a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001594:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <_sbrk+0x64>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800159a:	4b07      	ldr	r3, [pc, #28]	@ (80015b8 <_sbrk+0x64>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4413      	add	r3, r2
 80015a2:	4a05      	ldr	r2, [pc, #20]	@ (80015b8 <_sbrk+0x64>)
 80015a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015a6:	68fb      	ldr	r3, [r7, #12]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	24080000 	.word	0x24080000
 80015b4:	00000400 	.word	0x00000400
 80015b8:	24062564 	.word	0x24062564
 80015bc:	24066980 	.word	0x24066980

080015c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015c4:	4b37      	ldr	r3, [pc, #220]	@ (80016a4 <SystemInit+0xe4>)
 80015c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015ca:	4a36      	ldr	r2, [pc, #216]	@ (80016a4 <SystemInit+0xe4>)
 80015cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80015d4:	4b34      	ldr	r3, [pc, #208]	@ (80016a8 <SystemInit+0xe8>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 030f 	and.w	r3, r3, #15
 80015dc:	2b06      	cmp	r3, #6
 80015de:	d807      	bhi.n	80015f0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80015e0:	4b31      	ldr	r3, [pc, #196]	@ (80016a8 <SystemInit+0xe8>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f023 030f 	bic.w	r3, r3, #15
 80015e8:	4a2f      	ldr	r2, [pc, #188]	@ (80016a8 <SystemInit+0xe8>)
 80015ea:	f043 0307 	orr.w	r3, r3, #7
 80015ee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80015f0:	4b2e      	ldr	r3, [pc, #184]	@ (80016ac <SystemInit+0xec>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a2d      	ldr	r2, [pc, #180]	@ (80016ac <SystemInit+0xec>)
 80015f6:	f043 0301 	orr.w	r3, r3, #1
 80015fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80015fc:	4b2b      	ldr	r3, [pc, #172]	@ (80016ac <SystemInit+0xec>)
 80015fe:	2200      	movs	r2, #0
 8001600:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001602:	4b2a      	ldr	r3, [pc, #168]	@ (80016ac <SystemInit+0xec>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	4929      	ldr	r1, [pc, #164]	@ (80016ac <SystemInit+0xec>)
 8001608:	4b29      	ldr	r3, [pc, #164]	@ (80016b0 <SystemInit+0xf0>)
 800160a:	4013      	ands	r3, r2
 800160c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800160e:	4b26      	ldr	r3, [pc, #152]	@ (80016a8 <SystemInit+0xe8>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 0308 	and.w	r3, r3, #8
 8001616:	2b00      	cmp	r3, #0
 8001618:	d007      	beq.n	800162a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800161a:	4b23      	ldr	r3, [pc, #140]	@ (80016a8 <SystemInit+0xe8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f023 030f 	bic.w	r3, r3, #15
 8001622:	4a21      	ldr	r2, [pc, #132]	@ (80016a8 <SystemInit+0xe8>)
 8001624:	f043 0307 	orr.w	r3, r3, #7
 8001628:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800162a:	4b20      	ldr	r3, [pc, #128]	@ (80016ac <SystemInit+0xec>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001630:	4b1e      	ldr	r3, [pc, #120]	@ (80016ac <SystemInit+0xec>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001636:	4b1d      	ldr	r3, [pc, #116]	@ (80016ac <SystemInit+0xec>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800163c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <SystemInit+0xec>)
 800163e:	4a1d      	ldr	r2, [pc, #116]	@ (80016b4 <SystemInit+0xf4>)
 8001640:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001642:	4b1a      	ldr	r3, [pc, #104]	@ (80016ac <SystemInit+0xec>)
 8001644:	4a1c      	ldr	r2, [pc, #112]	@ (80016b8 <SystemInit+0xf8>)
 8001646:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001648:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <SystemInit+0xec>)
 800164a:	4a1c      	ldr	r2, [pc, #112]	@ (80016bc <SystemInit+0xfc>)
 800164c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800164e:	4b17      	ldr	r3, [pc, #92]	@ (80016ac <SystemInit+0xec>)
 8001650:	2200      	movs	r2, #0
 8001652:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001654:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <SystemInit+0xec>)
 8001656:	4a19      	ldr	r2, [pc, #100]	@ (80016bc <SystemInit+0xfc>)
 8001658:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800165a:	4b14      	ldr	r3, [pc, #80]	@ (80016ac <SystemInit+0xec>)
 800165c:	2200      	movs	r2, #0
 800165e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001660:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <SystemInit+0xec>)
 8001662:	4a16      	ldr	r2, [pc, #88]	@ (80016bc <SystemInit+0xfc>)
 8001664:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001666:	4b11      	ldr	r3, [pc, #68]	@ (80016ac <SystemInit+0xec>)
 8001668:	2200      	movs	r2, #0
 800166a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800166c:	4b0f      	ldr	r3, [pc, #60]	@ (80016ac <SystemInit+0xec>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a0e      	ldr	r2, [pc, #56]	@ (80016ac <SystemInit+0xec>)
 8001672:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001676:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001678:	4b0c      	ldr	r3, [pc, #48]	@ (80016ac <SystemInit+0xec>)
 800167a:	2200      	movs	r2, #0
 800167c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <SystemInit+0x100>)
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	4b10      	ldr	r3, [pc, #64]	@ (80016c4 <SystemInit+0x104>)
 8001684:	4013      	ands	r3, r2
 8001686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800168a:	d202      	bcs.n	8001692 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800168c:	4b0e      	ldr	r3, [pc, #56]	@ (80016c8 <SystemInit+0x108>)
 800168e:	2201      	movs	r2, #1
 8001690:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001692:	4b0e      	ldr	r3, [pc, #56]	@ (80016cc <SystemInit+0x10c>)
 8001694:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001698:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800169a:	bf00      	nop
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	e000ed00 	.word	0xe000ed00
 80016a8:	52002000 	.word	0x52002000
 80016ac:	58024400 	.word	0x58024400
 80016b0:	eaf6ed7f 	.word	0xeaf6ed7f
 80016b4:	02020200 	.word	0x02020200
 80016b8:	01ff0000 	.word	0x01ff0000
 80016bc:	01010280 	.word	0x01010280
 80016c0:	5c001000 	.word	0x5c001000
 80016c4:	ffff0000 	.word	0xffff0000
 80016c8:	51008108 	.word	0x51008108
 80016cc:	52004000 	.word	0x52004000

080016d0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016d4:	4b22      	ldr	r3, [pc, #136]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 80016d6:	4a23      	ldr	r2, [pc, #140]	@ (8001764 <MX_USART3_UART_Init+0x94>)
 80016d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 460800;
 80016da:	4b21      	ldr	r3, [pc, #132]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 80016dc:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 80016e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 80016f6:	220c      	movs	r2, #12
 80016f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016fa:	4b19      	ldr	r3, [pc, #100]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001700:	4b17      	ldr	r3, [pc, #92]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001706:	4b16      	ldr	r3, [pc, #88]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 8001708:	2200      	movs	r2, #0
 800170a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 800170e:	2200      	movs	r2, #0
 8001710:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001712:	4b13      	ldr	r3, [pc, #76]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 8001714:	2200      	movs	r2, #0
 8001716:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001718:	4811      	ldr	r0, [pc, #68]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 800171a:	f009 fb13 	bl	800ad44 <HAL_UART_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001724:	f7ff fe4c 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001728:	2100      	movs	r1, #0
 800172a:	480d      	ldr	r0, [pc, #52]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 800172c:	f00b fe63 	bl	800d3f6 <HAL_UARTEx_SetTxFifoThreshold>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001736:	f7ff fe43 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800173a:	2100      	movs	r1, #0
 800173c:	4808      	ldr	r0, [pc, #32]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 800173e:	f00b fe98 	bl	800d472 <HAL_UARTEx_SetRxFifoThreshold>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001748:	f7ff fe3a 	bl	80013c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800174c:	4804      	ldr	r0, [pc, #16]	@ (8001760 <MX_USART3_UART_Init+0x90>)
 800174e:	f00b fe19 	bl	800d384 <HAL_UARTEx_DisableFifoMode>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001758:	f7ff fe32 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}
 8001760:	24062568 	.word	0x24062568
 8001764:	40004800 	.word	0x40004800

08001768 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b0ba      	sub	sp, #232	@ 0xe8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001780:	f107 0310 	add.w	r3, r7, #16
 8001784:	22c0      	movs	r2, #192	@ 0xc0
 8001786:	2100      	movs	r1, #0
 8001788:	4618      	mov	r0, r3
 800178a:	f00d ff49 	bl	800f620 <memset>
  if(uartHandle->Instance==USART3)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a2b      	ldr	r2, [pc, #172]	@ (8001840 <HAL_UART_MspInit+0xd8>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d14e      	bne.n	8001836 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001798:	f04f 0202 	mov.w	r2, #2
 800179c:	f04f 0300 	mov.w	r3, #0
 80017a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80017a4:	2300      	movs	r3, #0
 80017a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017aa:	f107 0310 	add.w	r3, r7, #16
 80017ae:	4618      	mov	r0, r3
 80017b0:	f006 fafc 	bl	8007dac <HAL_RCCEx_PeriphCLKConfig>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80017ba:	f7ff fe01 	bl	80013c0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80017be:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <HAL_UART_MspInit+0xdc>)
 80017c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001844 <HAL_UART_MspInit+0xdc>)
 80017c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80017ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001844 <HAL_UART_MspInit+0xdc>)
 80017d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017dc:	4b19      	ldr	r3, [pc, #100]	@ (8001844 <HAL_UART_MspInit+0xdc>)
 80017de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017e2:	4a18      	ldr	r2, [pc, #96]	@ (8001844 <HAL_UART_MspInit+0xdc>)
 80017e4:	f043 0308 	orr.w	r3, r3, #8
 80017e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017ec:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <HAL_UART_MspInit+0xdc>)
 80017ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80017fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001802:	2302      	movs	r3, #2
 8001804:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2300      	movs	r3, #0
 8001810:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001814:	2307      	movs	r3, #7
 8001816:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800181a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800181e:	4619      	mov	r1, r3
 8001820:	4809      	ldr	r0, [pc, #36]	@ (8001848 <HAL_UART_MspInit+0xe0>)
 8001822:	f004 ff3d 	bl	80066a0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2105      	movs	r1, #5
 800182a:	2027      	movs	r0, #39	@ 0x27
 800182c:	f002 f8d4 	bl	80039d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001830:	2027      	movs	r0, #39	@ 0x27
 8001832:	f002 f8eb 	bl	8003a0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001836:	bf00      	nop
 8001838:	37e8      	adds	r7, #232	@ 0xe8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40004800 	.word	0x40004800
 8001844:	58024400 	.word	0x58024400
 8001848:	58020c00 	.word	0x58020c00

0800184c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001850:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001852:	4a16      	ldr	r2, [pc, #88]	@ (80018ac <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001854:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8001856:	4b14      	ldr	r3, [pc, #80]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001858:	2209      	movs	r2, #9
 800185a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800185c:	4b12      	ldr	r3, [pc, #72]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800185e:	2202      	movs	r2, #2
 8001860:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001862:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001864:	2200      	movs	r2, #0
 8001866:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001868:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800186a:	2202      	movs	r2, #2
 800186c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800186e:	4b0e      	ldr	r3, [pc, #56]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001870:	2201      	movs	r2, #1
 8001872:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001874:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001876:	2200      	movs	r2, #0
 8001878:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800187a:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800187c:	2200      	movs	r2, #0
 800187e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001880:	4b09      	ldr	r3, [pc, #36]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001882:	2201      	movs	r2, #1
 8001884:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001886:	4b08      	ldr	r3, [pc, #32]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001888:	2201      	movs	r2, #1
 800188a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800188c:	4b06      	ldr	r3, [pc, #24]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800188e:	2200      	movs	r2, #0
 8001890:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001892:	4805      	ldr	r0, [pc, #20]	@ (80018a8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001894:	f005 f8e7 	bl	8006a66 <HAL_PCD_Init>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800189e:	f7ff fd8f 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	240625fc 	.word	0x240625fc
 80018ac:	40080000 	.word	0x40080000

080018b0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b0ba      	sub	sp, #232	@ 0xe8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018c8:	f107 0310 	add.w	r3, r7, #16
 80018cc:	22c0      	movs	r2, #192	@ 0xc0
 80018ce:	2100      	movs	r1, #0
 80018d0:	4618      	mov	r0, r3
 80018d2:	f00d fea5 	bl	800f620 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a30      	ldr	r2, [pc, #192]	@ (800199c <HAL_PCD_MspInit+0xec>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d159      	bne.n	8001994 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80018e0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80018e4:	f04f 0300 	mov.w	r3, #0
 80018e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80018ec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80018f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018f4:	f107 0310 	add.w	r3, r7, #16
 80018f8:	4618      	mov	r0, r3
 80018fa:	f006 fa57 	bl	8007dac <HAL_RCCEx_PeriphCLKConfig>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8001904:	f7ff fd5c 	bl	80013c0 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001908:	f005 fa18 	bl	8006d3c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190c:	4b24      	ldr	r3, [pc, #144]	@ (80019a0 <HAL_PCD_MspInit+0xf0>)
 800190e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001912:	4a23      	ldr	r2, [pc, #140]	@ (80019a0 <HAL_PCD_MspInit+0xf0>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800191c:	4b20      	ldr	r3, [pc, #128]	@ (80019a0 <HAL_PCD_MspInit+0xf0>)
 800191e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800192a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800192e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	2300      	movs	r3, #0
 8001940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001944:	230a      	movs	r3, #10
 8001946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800194e:	4619      	mov	r1, r3
 8001950:	4814      	ldr	r0, [pc, #80]	@ (80019a4 <HAL_PCD_MspInit+0xf4>)
 8001952:	f004 fea5 	bl	80066a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001956:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800195a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800195e:	2300      	movs	r3, #0
 8001960:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800196e:	4619      	mov	r1, r3
 8001970:	480c      	ldr	r0, [pc, #48]	@ (80019a4 <HAL_PCD_MspInit+0xf4>)
 8001972:	f004 fe95 	bl	80066a0 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001976:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <HAL_PCD_MspInit+0xf0>)
 8001978:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800197c:	4a08      	ldr	r2, [pc, #32]	@ (80019a0 <HAL_PCD_MspInit+0xf0>)
 800197e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001982:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_PCD_MspInit+0xf0>)
 8001988:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800198c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001994:	bf00      	nop
 8001996:	37e8      	adds	r7, #232	@ 0xe8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40080000 	.word	0x40080000
 80019a0:	58024400 	.word	0x58024400
 80019a4:	58020000 	.word	0x58020000

080019a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80019a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019e0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019ac:	f7ff fe08 	bl	80015c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b0:	480c      	ldr	r0, [pc, #48]	@ (80019e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019b2:	490d      	ldr	r1, [pc, #52]	@ (80019e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019b4:	4a0d      	ldr	r2, [pc, #52]	@ (80019ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b8:	e002      	b.n	80019c0 <LoopCopyDataInit>

080019ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019be:	3304      	adds	r3, #4

080019c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c4:	d3f9      	bcc.n	80019ba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c6:	4a0a      	ldr	r2, [pc, #40]	@ (80019f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019c8:	4c0a      	ldr	r4, [pc, #40]	@ (80019f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019cc:	e001      	b.n	80019d2 <LoopFillZerobss>

080019ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d0:	3204      	adds	r2, #4

080019d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d4:	d3fb      	bcc.n	80019ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019d6:	f00d fe87 	bl	800f6e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019da:	f7ff fc19 	bl	8001210 <main>
  bx  lr
 80019de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019e0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80019e4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019e8:	24000068 	.word	0x24000068
  ldr r2, =_sidata
 80019ec:	08010180 	.word	0x08010180
  ldr r2, =_sbss
 80019f0:	24000068 	.word	0x24000068
  ldr r4, =_ebss
 80019f4:	24066980 	.word	0x24066980

080019f8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019f8:	e7fe      	b.n	80019f8 <ADC3_IRQHandler>
	...

080019fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a02:	2003      	movs	r0, #3
 8001a04:	f001 ffdd 	bl	80039c2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001a08:	f005 ffb8 	bl	800797c <HAL_RCC_GetSysClockFreq>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <HAL_Init+0x68>)
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	0a1b      	lsrs	r3, r3, #8
 8001a14:	f003 030f 	and.w	r3, r3, #15
 8001a18:	4913      	ldr	r1, [pc, #76]	@ (8001a68 <HAL_Init+0x6c>)
 8001a1a:	5ccb      	ldrb	r3, [r1, r3]
 8001a1c:	f003 031f 	and.w	r3, r3, #31
 8001a20:	fa22 f303 	lsr.w	r3, r2, r3
 8001a24:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001a26:	4b0f      	ldr	r3, [pc, #60]	@ (8001a64 <HAL_Init+0x68>)
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001a68 <HAL_Init+0x6c>)
 8001a30:	5cd3      	ldrb	r3, [r2, r3]
 8001a32:	f003 031f 	and.w	r3, r3, #31
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a6c <HAL_Init+0x70>)
 8001a3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001a40:	4a0b      	ldr	r2, [pc, #44]	@ (8001a70 <HAL_Init+0x74>)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a46:	200f      	movs	r0, #15
 8001a48:	f7ff fcde 	bl	8001408 <HAL_InitTick>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e002      	b.n	8001a5c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a56:	f7ff fcb9 	bl	80013cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a5a:	2300      	movs	r3, #0
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	58024400 	.word	0x58024400
 8001a68:	080100fc 	.word	0x080100fc
 8001a6c:	24000008 	.word	0x24000008
 8001a70:	24000004 	.word	0x24000004

08001a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <HAL_IncTick+0x20>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <HAL_IncTick+0x24>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4413      	add	r3, r2
 8001a84:	4a04      	ldr	r2, [pc, #16]	@ (8001a98 <HAL_IncTick+0x24>)
 8001a86:	6013      	str	r3, [r2, #0]
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	24000010 	.word	0x24000010
 8001a98:	24062ae0 	.word	0x24062ae0

08001a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa0:	4b03      	ldr	r3, [pc, #12]	@ (8001ab0 <HAL_GetTick+0x14>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	24062ae0 	.word	0x24062ae0

08001ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001abc:	f7ff ffee 	bl	8001a9c <HAL_GetTick>
 8001ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001acc:	d005      	beq.n	8001ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ace:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <HAL_Delay+0x44>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ada:	bf00      	nop
 8001adc:	f7ff ffde 	bl	8001a9c <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d8f7      	bhi.n	8001adc <HAL_Delay+0x28>
  {
  }
}
 8001aec:	bf00      	nop
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	24000010 	.word	0x24000010

08001afc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001b00:	4b03      	ldr	r3, [pc, #12]	@ (8001b10 <HAL_GetREVID+0x14>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	0c1b      	lsrs	r3, r3, #16
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	5c001000 	.word	0x5c001000

08001b14 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
 8001b42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	609a      	str	r2, [r3, #8]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
 8001b88:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3360      	adds	r3, #96	@ 0x60
 8001b8e:	461a      	mov	r2, r3
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	430b      	orrs	r3, r1
 8001baa:	431a      	orrs	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	371c      	adds	r7, #28
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	f003 031f 	and.w	r3, r3, #31
 8001bd6:	6879      	ldr	r1, [r7, #4]
 8001bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bdc:	431a      	orrs	r2, r3
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	611a      	str	r2, [r3, #16]
}
 8001be2:	bf00      	nop
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b087      	sub	sp, #28
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	60f8      	str	r0, [r7, #12]
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	3360      	adds	r3, #96	@ 0x60
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	431a      	orrs	r2, r3
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	601a      	str	r2, [r3, #0]
  }
}
 8001c18:	bf00      	nop
 8001c1a:	371c      	adds	r7, #28
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d101      	bne.n	8001c3c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e000      	b.n	8001c3e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b087      	sub	sp, #28
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	60f8      	str	r0, [r7, #12]
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	3330      	adds	r3, #48	@ 0x30
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	0a1b      	lsrs	r3, r3, #8
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	f003 030c 	and.w	r3, r3, #12
 8001c66:	4413      	add	r3, r2
 8001c68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	f003 031f 	and.w	r3, r3, #31
 8001c74:	211f      	movs	r1, #31
 8001c76:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	401a      	ands	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	0e9b      	lsrs	r3, r3, #26
 8001c82:	f003 011f 	and.w	r1, r3, #31
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	f003 031f 	and.w	r3, r3, #31
 8001c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c90:	431a      	orrs	r2, r3
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c96:	bf00      	nop
 8001c98:	371c      	adds	r7, #28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
 8001caa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	f023 0203 	bic.w	r2, r3, #3
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	60da      	str	r2, [r3, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b087      	sub	sp, #28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	3314      	adds	r3, #20
 8001cd8:	461a      	mov	r2, r3
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	0e5b      	lsrs	r3, r3, #25
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	4413      	add	r3, r2
 8001ce6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	0d1b      	lsrs	r3, r3, #20
 8001cf0:	f003 031f 	and.w	r3, r3, #31
 8001cf4:	2107      	movs	r1, #7
 8001cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	401a      	ands	r2, r3
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	0d1b      	lsrs	r3, r3, #20
 8001d02:	f003 031f 	and.w	r3, r3, #31
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d12:	bf00      	nop
 8001d14:	371c      	adds	r7, #28
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f003 0318 	and.w	r3, r3, #24
 8001d42:	4908      	ldr	r1, [pc, #32]	@ (8001d64 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d44:	40d9      	lsrs	r1, r3
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	400b      	ands	r3, r1
 8001d4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001d56:	bf00      	nop
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	000fffff 	.word	0x000fffff

08001d68 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f003 031f 	and.w	r3, r3, #31
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	4b04      	ldr	r3, [pc, #16]	@ (8001da4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001d92:	4013      	ands	r3, r2
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	6093      	str	r3, [r2, #8]
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	5fffffc0 	.word	0x5fffffc0

08001da8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001db8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001dbc:	d101      	bne.n	8001dc2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e000      	b.n	8001dc4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	4b05      	ldr	r3, [pc, #20]	@ (8001df4 <LL_ADC_EnableInternalRegulator+0x24>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	6fffffc0 	.word	0x6fffffc0

08001df8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e0c:	d101      	bne.n	8001e12 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	4b05      	ldr	r3, [pc, #20]	@ (8001e44 <LL_ADC_Enable+0x24>)
 8001e2e:	4013      	ands	r3, r2
 8001e30:	f043 0201 	orr.w	r2, r3, #1
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	7fffffc0 	.word	0x7fffffc0

08001e48 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	4b05      	ldr	r3, [pc, #20]	@ (8001e6c <LL_ADC_Disable+0x24>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	f043 0202 	orr.w	r2, r3, #2
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	7fffffc0 	.word	0x7fffffc0

08001e70 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d101      	bne.n	8001e88 <LL_ADC_IsEnabled+0x18>
 8001e84:	2301      	movs	r3, #1
 8001e86:	e000      	b.n	8001e8a <LL_ADC_IsEnabled+0x1a>
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d101      	bne.n	8001eae <LL_ADC_IsDisableOngoing+0x18>
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e000      	b.n	8001eb0 <LL_ADC_IsDisableOngoing+0x1a>
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	4b05      	ldr	r3, [pc, #20]	@ (8001ee0 <LL_ADC_REG_StartConversion+0x24>)
 8001eca:	4013      	ands	r3, r2
 8001ecc:	f043 0204 	orr.w	r2, r3, #4
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	7fffffc0 	.word	0x7fffffc0

08001ee4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	4b05      	ldr	r3, [pc, #20]	@ (8001f08 <LL_ADC_REG_StopConversion+0x24>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	f043 0210 	orr.w	r2, r3, #16
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	7fffffc0 	.word	0x7fffffc0

08001f0c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b04      	cmp	r3, #4
 8001f1e:	d101      	bne.n	8001f24 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f20:	2301      	movs	r3, #1
 8001f22:	e000      	b.n	8001f26 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	4b05      	ldr	r3, [pc, #20]	@ (8001f58 <LL_ADC_INJ_StopConversion+0x24>)
 8001f42:	4013      	ands	r3, r2
 8001f44:	f043 0220 	orr.w	r2, r3, #32
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	7fffffc0 	.word	0x7fffffc0

08001f5c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f003 0308 	and.w	r3, r3, #8
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d101      	bne.n	8001f74 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f70:	2301      	movs	r3, #1
 8001f72:	e000      	b.n	8001f76 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f84:	b590      	push	{r4, r7, lr}
 8001f86:	b089      	sub	sp, #36	@ 0x24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e18f      	b.n	80022be <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d109      	bne.n	8001fc0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7fe fbe1 	bl	8000774 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff feef 	bl	8001da8 <LL_ADC_IsDeepPowerDownEnabled>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d004      	beq.n	8001fda <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fed5 	bl	8001d84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff ff0a 	bl	8001df8 <LL_ADC_IsInternalRegulatorEnabled>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d114      	bne.n	8002014 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff feee 	bl	8001dd0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ff4:	4b87      	ldr	r3, [pc, #540]	@ (8002214 <HAL_ADC_Init+0x290>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	099b      	lsrs	r3, r3, #6
 8001ffa:	4a87      	ldr	r2, [pc, #540]	@ (8002218 <HAL_ADC_Init+0x294>)
 8001ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8002000:	099b      	lsrs	r3, r3, #6
 8002002:	3301      	adds	r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002006:	e002      	b.n	800200e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	3b01      	subs	r3, #1
 800200c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1f9      	bne.n	8002008 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff feed 	bl	8001df8 <LL_ADC_IsInternalRegulatorEnabled>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10d      	bne.n	8002040 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002028:	f043 0210 	orr.w	r2, r3, #16
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002034:	f043 0201 	orr.w	r2, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff ff61 	bl	8001f0c <LL_ADC_REG_IsConversionOngoing>
 800204a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002050:	f003 0310 	and.w	r3, r3, #16
 8002054:	2b00      	cmp	r3, #0
 8002056:	f040 8129 	bne.w	80022ac <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	2b00      	cmp	r3, #0
 800205e:	f040 8125 	bne.w	80022ac <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002066:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800206a:	f043 0202 	orr.w	r2, r3, #2
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fefa 	bl	8001e70 <LL_ADC_IsEnabled>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d136      	bne.n	80020f0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a65      	ldr	r2, [pc, #404]	@ (800221c <HAL_ADC_Init+0x298>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d004      	beq.n	8002096 <HAL_ADC_Init+0x112>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a63      	ldr	r2, [pc, #396]	@ (8002220 <HAL_ADC_Init+0x29c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d10e      	bne.n	80020b4 <HAL_ADC_Init+0x130>
 8002096:	4861      	ldr	r0, [pc, #388]	@ (800221c <HAL_ADC_Init+0x298>)
 8002098:	f7ff feea 	bl	8001e70 <LL_ADC_IsEnabled>
 800209c:	4604      	mov	r4, r0
 800209e:	4860      	ldr	r0, [pc, #384]	@ (8002220 <HAL_ADC_Init+0x29c>)
 80020a0:	f7ff fee6 	bl	8001e70 <LL_ADC_IsEnabled>
 80020a4:	4603      	mov	r3, r0
 80020a6:	4323      	orrs	r3, r4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	bf0c      	ite	eq
 80020ac:	2301      	moveq	r3, #1
 80020ae:	2300      	movne	r3, #0
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	e008      	b.n	80020c6 <HAL_ADC_Init+0x142>
 80020b4:	485b      	ldr	r0, [pc, #364]	@ (8002224 <HAL_ADC_Init+0x2a0>)
 80020b6:	f7ff fedb 	bl	8001e70 <LL_ADC_IsEnabled>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	bf0c      	ite	eq
 80020c0:	2301      	moveq	r3, #1
 80020c2:	2300      	movne	r3, #0
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d012      	beq.n	80020f0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a53      	ldr	r2, [pc, #332]	@ (800221c <HAL_ADC_Init+0x298>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d004      	beq.n	80020de <HAL_ADC_Init+0x15a>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a51      	ldr	r2, [pc, #324]	@ (8002220 <HAL_ADC_Init+0x29c>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d101      	bne.n	80020e2 <HAL_ADC_Init+0x15e>
 80020de:	4a52      	ldr	r2, [pc, #328]	@ (8002228 <HAL_ADC_Init+0x2a4>)
 80020e0:	e000      	b.n	80020e4 <HAL_ADC_Init+0x160>
 80020e2:	4a52      	ldr	r2, [pc, #328]	@ (800222c <HAL_ADC_Init+0x2a8>)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	4619      	mov	r1, r3
 80020ea:	4610      	mov	r0, r2
 80020ec:	f7ff fd12 	bl	8001b14 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80020f0:	f7ff fd04 	bl	8001afc <HAL_GetREVID>
 80020f4:	4603      	mov	r3, r0
 80020f6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d914      	bls.n	8002128 <HAL_ADC_Init+0x1a4>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2b10      	cmp	r3, #16
 8002104:	d110      	bne.n	8002128 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	7d5b      	ldrb	r3, [r3, #21]
 800210a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002110:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002116:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	7f1b      	ldrb	r3, [r3, #28]
 800211c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800211e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002120:	f043 030c 	orr.w	r3, r3, #12
 8002124:	61bb      	str	r3, [r7, #24]
 8002126:	e00d      	b.n	8002144 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	7d5b      	ldrb	r3, [r3, #21]
 800212c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002132:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002138:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	7f1b      	ldrb	r3, [r3, #28]
 800213e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	7f1b      	ldrb	r3, [r3, #28]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d106      	bne.n	800215a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	3b01      	subs	r3, #1
 8002152:	045b      	lsls	r3, r3, #17
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4313      	orrs	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215e:	2b00      	cmp	r3, #0
 8002160:	d009      	beq.n	8002176 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002166:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4313      	orrs	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	4b2c      	ldr	r3, [pc, #176]	@ (8002230 <HAL_ADC_Init+0x2ac>)
 800217e:	4013      	ands	r3, r2
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	6812      	ldr	r2, [r2, #0]
 8002184:	69b9      	ldr	r1, [r7, #24]
 8002186:	430b      	orrs	r3, r1
 8002188:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff febc 	bl	8001f0c <LL_ADC_REG_IsConversionOngoing>
 8002194:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff fede 	bl	8001f5c <LL_ADC_INJ_IsConversionOngoing>
 80021a0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d15f      	bne.n	8002268 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d15c      	bne.n	8002268 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	7d1b      	ldrb	r3, [r3, #20]
 80021b2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80021b8:	4313      	orrs	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68da      	ldr	r2, [r3, #12]
 80021c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002234 <HAL_ADC_Init+0x2b0>)
 80021c4:	4013      	ands	r3, r2
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	6812      	ldr	r2, [r2, #0]
 80021ca:	69b9      	ldr	r1, [r7, #24]
 80021cc:	430b      	orrs	r3, r1
 80021ce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d130      	bne.n	800223c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021de:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	691a      	ldr	r2, [r3, #16]
 80021e6:	4b14      	ldr	r3, [pc, #80]	@ (8002238 <HAL_ADC_Init+0x2b4>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80021ee:	3a01      	subs	r2, #1
 80021f0:	0411      	lsls	r1, r2, #16
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80021f6:	4311      	orrs	r1, r2
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80021fc:	4311      	orrs	r1, r2
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002202:	430a      	orrs	r2, r1
 8002204:	431a      	orrs	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f042 0201 	orr.w	r2, r2, #1
 800220e:	611a      	str	r2, [r3, #16]
 8002210:	e01c      	b.n	800224c <HAL_ADC_Init+0x2c8>
 8002212:	bf00      	nop
 8002214:	24000004 	.word	0x24000004
 8002218:	053e2d63 	.word	0x053e2d63
 800221c:	40022000 	.word	0x40022000
 8002220:	40022100 	.word	0x40022100
 8002224:	58026000 	.word	0x58026000
 8002228:	40022300 	.word	0x40022300
 800222c:	58026300 	.word	0x58026300
 8002230:	fff0c003 	.word	0xfff0c003
 8002234:	ffffbffc 	.word	0xffffbffc
 8002238:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	691a      	ldr	r2, [r3, #16]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 0201 	bic.w	r2, r2, #1
 800224a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	430a      	orrs	r2, r1
 8002260:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 ff00 	bl	8003068 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d10c      	bne.n	800228a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f023 010f 	bic.w	r1, r3, #15
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	1e5a      	subs	r2, r3, #1
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	631a      	str	r2, [r3, #48]	@ 0x30
 8002288:	e007      	b.n	800229a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 020f 	bic.w	r2, r2, #15
 8002298:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800229e:	f023 0303 	bic.w	r3, r3, #3
 80022a2:	f043 0201 	orr.w	r2, r3, #1
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	655a      	str	r2, [r3, #84]	@ 0x54
 80022aa:	e007      	b.n	80022bc <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022b0:	f043 0210 	orr.w	r2, r3, #16
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80022bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3724      	adds	r7, #36	@ 0x24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd90      	pop	{r4, r7, pc}
 80022c6:	bf00      	nop

080022c8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a55      	ldr	r2, [pc, #340]	@ (8002430 <HAL_ADC_Start_DMA+0x168>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d004      	beq.n	80022e8 <HAL_ADC_Start_DMA+0x20>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a54      	ldr	r2, [pc, #336]	@ (8002434 <HAL_ADC_Start_DMA+0x16c>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d101      	bne.n	80022ec <HAL_ADC_Start_DMA+0x24>
 80022e8:	4b53      	ldr	r3, [pc, #332]	@ (8002438 <HAL_ADC_Start_DMA+0x170>)
 80022ea:	e000      	b.n	80022ee <HAL_ADC_Start_DMA+0x26>
 80022ec:	4b53      	ldr	r3, [pc, #332]	@ (800243c <HAL_ADC_Start_DMA+0x174>)
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff fd3a 	bl	8001d68 <LL_ADC_GetMultimode>
 80022f4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff fe06 	bl	8001f0c <LL_ADC_REG_IsConversionOngoing>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	f040 808c 	bne.w	8002420 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800230e:	2b01      	cmp	r3, #1
 8002310:	d101      	bne.n	8002316 <HAL_ADC_Start_DMA+0x4e>
 8002312:	2302      	movs	r3, #2
 8002314:	e087      	b.n	8002426 <HAL_ADC_Start_DMA+0x15e>
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d005      	beq.n	8002330 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	2b05      	cmp	r3, #5
 8002328:	d002      	beq.n	8002330 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	2b09      	cmp	r3, #9
 800232e:	d170      	bne.n	8002412 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f000 fd1b 	bl	8002d6c <ADC_Enable>
 8002336:	4603      	mov	r3, r0
 8002338:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800233a:	7dfb      	ldrb	r3, [r7, #23]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d163      	bne.n	8002408 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002344:	4b3e      	ldr	r3, [pc, #248]	@ (8002440 <HAL_ADC_Start_DMA+0x178>)
 8002346:	4013      	ands	r3, r2
 8002348:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a37      	ldr	r2, [pc, #220]	@ (8002434 <HAL_ADC_Start_DMA+0x16c>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d002      	beq.n	8002360 <HAL_ADC_Start_DMA+0x98>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	e000      	b.n	8002362 <HAL_ADC_Start_DMA+0x9a>
 8002360:	4b33      	ldr	r3, [pc, #204]	@ (8002430 <HAL_ADC_Start_DMA+0x168>)
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	6812      	ldr	r2, [r2, #0]
 8002366:	4293      	cmp	r3, r2
 8002368:	d002      	beq.n	8002370 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d105      	bne.n	800237c <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002374:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002380:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d006      	beq.n	8002396 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238c:	f023 0206 	bic.w	r2, r3, #6
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	659a      	str	r2, [r3, #88]	@ 0x58
 8002394:	e002      	b.n	800239c <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a0:	4a28      	ldr	r2, [pc, #160]	@ (8002444 <HAL_ADC_Start_DMA+0x17c>)
 80023a2:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a8:	4a27      	ldr	r2, [pc, #156]	@ (8002448 <HAL_ADC_Start_DMA+0x180>)
 80023aa:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b0:	4a26      	ldr	r2, [pc, #152]	@ (800244c <HAL_ADC_Start_DMA+0x184>)
 80023b2:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	221c      	movs	r2, #28
 80023ba:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0210 	orr.w	r2, r2, #16
 80023d2:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023dc:	4619      	mov	r1, r3
 80023de:	4610      	mov	r0, r2
 80023e0:	f7ff fc5f 	bl	8001ca2 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	3340      	adds	r3, #64	@ 0x40
 80023ee:	4619      	mov	r1, r3
 80023f0:	68ba      	ldr	r2, [r7, #8]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f001 fe74 	bl	80040e0 <HAL_DMA_Start_IT>
 80023f8:	4603      	mov	r3, r0
 80023fa:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fd5b 	bl	8001ebc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002406:	e00d      	b.n	8002424 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8002410:	e008      	b.n	8002424 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800241e:	e001      	b.n	8002424 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002420:	2302      	movs	r3, #2
 8002422:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002424:	7dfb      	ldrb	r3, [r7, #23]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40022000 	.word	0x40022000
 8002434:	40022100 	.word	0x40022100
 8002438:	40022300 	.word	0x40022300
 800243c:	58026300 	.word	0x58026300
 8002440:	fffff0fe 	.word	0xfffff0fe
 8002444:	08002f3f 	.word	0x08002f3f
 8002448:	08003017 	.word	0x08003017
 800244c:	08003033 	.word	0x08003033

08002450 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800245e:	2b01      	cmp	r3, #1
 8002460:	d101      	bne.n	8002466 <HAL_ADC_Stop_DMA+0x16>
 8002462:	2302      	movs	r3, #2
 8002464:	e04f      	b.n	8002506 <HAL_ADC_Stop_DMA+0xb6>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2201      	movs	r2, #1
 800246a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800246e:	2103      	movs	r1, #3
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 fbbf 	bl	8002bf4 <ADC_ConversionStop>
 8002476:	4603      	mov	r3, r0
 8002478:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800247a:	7bfb      	ldrb	r3, [r7, #15]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d13d      	bne.n	80024fc <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 0203 	bic.w	r2, r2, #3
 800248e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002494:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d10f      	bne.n	80024be <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024a2:	4618      	mov	r0, r3
 80024a4:	f002 f886 	bl	80045b4 <HAL_DMA_Abort>
 80024a8:	4603      	mov	r3, r0
 80024aa:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0210 	bic.w	r2, r2, #16
 80024cc:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d105      	bne.n	80024e0 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 fcd3 	bl	8002e80 <ADC_Disable>
 80024da:	4603      	mov	r3, r0
 80024dc:	73fb      	strb	r3, [r7, #15]
 80024de:	e002      	b.n	80024e6 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 fccd 	bl	8002e80 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d107      	bne.n	80024fc <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80024f0:	4b07      	ldr	r3, [pc, #28]	@ (8002510 <HAL_ADC_Stop_DMA+0xc0>)
 80024f2:	4013      	ands	r3, r2
 80024f4:	f043 0201 	orr.w	r2, r3, #1
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002504:	7bfb      	ldrb	r3, [r7, #15]
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	ffffeefe 	.word	0xffffeefe

08002514 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800253c:	b590      	push	{r4, r7, lr}
 800253e:	b0a1      	sub	sp, #132	@ 0x84
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	4a65      	ldr	r2, [pc, #404]	@ (80026ec <HAL_ADC_ConfigChannel+0x1b0>)
 8002556:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800255e:	2b01      	cmp	r3, #1
 8002560:	d101      	bne.n	8002566 <HAL_ADC_ConfigChannel+0x2a>
 8002562:	2302      	movs	r3, #2
 8002564:	e32e      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x688>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff fcca 	bl	8001f0c <LL_ADC_REG_IsConversionOngoing>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	f040 8313 	bne.w	8002ba6 <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	db2c      	blt.n	80025e2 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002590:	2b00      	cmp	r3, #0
 8002592:	d108      	bne.n	80025a6 <HAL_ADC_ConfigChannel+0x6a>
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	0e9b      	lsrs	r3, r3, #26
 800259a:	f003 031f 	and.w	r3, r3, #31
 800259e:	2201      	movs	r2, #1
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	e016      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x98>
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025ae:	fa93 f3a3 	rbit	r3, r3
 80025b2:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80025b6:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80025b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 80025be:	2320      	movs	r3, #32
 80025c0:	e003      	b.n	80025ca <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 80025c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025c4:	fab3 f383 	clz	r3, r3
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	f003 031f 	and.w	r3, r3, #31
 80025ce:	2201      	movs	r2, #1
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	6812      	ldr	r2, [r2, #0]
 80025d8:	69d1      	ldr	r1, [r2, #28]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6812      	ldr	r2, [r2, #0]
 80025de:	430b      	orrs	r3, r1
 80025e0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6818      	ldr	r0, [r3, #0]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	6859      	ldr	r1, [r3, #4]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	461a      	mov	r2, r3
 80025f0:	f7ff fb2b 	bl	8001c4a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff fc87 	bl	8001f0c <LL_ADC_REG_IsConversionOngoing>
 80025fe:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff fca9 	bl	8001f5c <LL_ADC_INJ_IsConversionOngoing>
 800260a:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800260c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800260e:	2b00      	cmp	r3, #0
 8002610:	f040 80b8 	bne.w	8002784 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002614:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002616:	2b00      	cmp	r3, #0
 8002618:	f040 80b4 	bne.w	8002784 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6818      	ldr	r0, [r3, #0]
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	6819      	ldr	r1, [r3, #0]
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	461a      	mov	r2, r3
 800262a:	f7ff fb4d 	bl	8001cc8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800262e:	4b30      	ldr	r3, [pc, #192]	@ (80026f0 <HAL_ADC_ConfigChannel+0x1b4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800263a:	d10b      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x118>
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	695a      	ldr	r2, [r3, #20]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	089b      	lsrs	r3, r3, #2
 8002648:	f003 0307 	and.w	r3, r3, #7
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	e01d      	b.n	8002690 <HAL_ADC_ConfigChannel+0x154>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	f003 0310 	and.w	r3, r3, #16
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10b      	bne.n	800267a <HAL_ADC_ConfigChannel+0x13e>
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	695a      	ldr	r2, [r3, #20]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	089b      	lsrs	r3, r3, #2
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	e00a      	b.n	8002690 <HAL_ADC_ConfigChannel+0x154>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	695a      	ldr	r2, [r3, #20]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	089b      	lsrs	r3, r3, #2
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	2b04      	cmp	r3, #4
 8002698:	d02c      	beq.n	80026f4 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6818      	ldr	r0, [r3, #0]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	6919      	ldr	r1, [r3, #16]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026a8:	f7ff fa68 	bl	8001b7c <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6818      	ldr	r0, [r3, #0]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	6919      	ldr	r1, [r3, #16]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	7e5b      	ldrb	r3, [r3, #25]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d102      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x186>
 80026bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80026c0:	e000      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x188>
 80026c2:	2300      	movs	r3, #0
 80026c4:	461a      	mov	r2, r3
 80026c6:	f7ff fa92 	bl	8001bee <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6818      	ldr	r0, [r3, #0]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	6919      	ldr	r1, [r3, #16]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	7e1b      	ldrb	r3, [r3, #24]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d102      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x1a4>
 80026da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026de:	e000      	b.n	80026e2 <HAL_ADC_ConfigChannel+0x1a6>
 80026e0:	2300      	movs	r3, #0
 80026e2:	461a      	mov	r2, r3
 80026e4:	f7ff fa6a 	bl	8001bbc <LL_ADC_SetDataRightShift>
 80026e8:	e04c      	b.n	8002784 <HAL_ADC_ConfigChannel+0x248>
 80026ea:	bf00      	nop
 80026ec:	47ff0000 	.word	0x47ff0000
 80026f0:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	069b      	lsls	r3, r3, #26
 8002704:	429a      	cmp	r2, r3
 8002706:	d107      	bne.n	8002718 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002716:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800271e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	069b      	lsls	r3, r3, #26
 8002728:	429a      	cmp	r2, r3
 800272a:	d107      	bne.n	800273c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800273a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002742:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	069b      	lsls	r3, r3, #26
 800274c:	429a      	cmp	r2, r3
 800274e:	d107      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800275e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002766:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	069b      	lsls	r3, r3, #26
 8002770:	429a      	cmp	r2, r3
 8002772:	d107      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002782:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff fb71 	bl	8001e70 <LL_ADC_IsEnabled>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	f040 8211 	bne.w	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6818      	ldr	r0, [r3, #0]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	6819      	ldr	r1, [r3, #0]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	461a      	mov	r2, r3
 80027a4:	f7ff fabc 	bl	8001d20 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	4aa1      	ldr	r2, [pc, #644]	@ (8002a34 <HAL_ADC_ConfigChannel+0x4f8>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	f040 812e 	bne.w	8002a10 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10b      	bne.n	80027dc <HAL_ADC_ConfigChannel+0x2a0>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	0e9b      	lsrs	r3, r3, #26
 80027ca:	3301      	adds	r3, #1
 80027cc:	f003 031f 	and.w	r3, r3, #31
 80027d0:	2b09      	cmp	r3, #9
 80027d2:	bf94      	ite	ls
 80027d4:	2301      	movls	r3, #1
 80027d6:	2300      	movhi	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	e019      	b.n	8002810 <HAL_ADC_ConfigChannel+0x2d4>
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027e4:	fa93 f3a3 	rbit	r3, r3
 80027e8:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80027ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80027ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d101      	bne.n	80027f8 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 80027f4:	2320      	movs	r3, #32
 80027f6:	e003      	b.n	8002800 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 80027f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	3301      	adds	r3, #1
 8002802:	f003 031f 	and.w	r3, r3, #31
 8002806:	2b09      	cmp	r3, #9
 8002808:	bf94      	ite	ls
 800280a:	2301      	movls	r3, #1
 800280c:	2300      	movhi	r3, #0
 800280e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002810:	2b00      	cmp	r3, #0
 8002812:	d079      	beq.n	8002908 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800281c:	2b00      	cmp	r3, #0
 800281e:	d107      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x2f4>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	0e9b      	lsrs	r3, r3, #26
 8002826:	3301      	adds	r3, #1
 8002828:	069b      	lsls	r3, r3, #26
 800282a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800282e:	e015      	b.n	800285c <HAL_ADC_ConfigChannel+0x320>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002838:	fa93 f3a3 	rbit	r3, r3
 800283c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800283e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002840:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002842:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8002848:	2320      	movs	r3, #32
 800284a:	e003      	b.n	8002854 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 800284c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800284e:	fab3 f383 	clz	r3, r3
 8002852:	b2db      	uxtb	r3, r3
 8002854:	3301      	adds	r3, #1
 8002856:	069b      	lsls	r3, r3, #26
 8002858:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002864:	2b00      	cmp	r3, #0
 8002866:	d109      	bne.n	800287c <HAL_ADC_ConfigChannel+0x340>
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	0e9b      	lsrs	r3, r3, #26
 800286e:	3301      	adds	r3, #1
 8002870:	f003 031f 	and.w	r3, r3, #31
 8002874:	2101      	movs	r1, #1
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	e017      	b.n	80028ac <HAL_ADC_ConfigChannel+0x370>
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002884:	fa93 f3a3 	rbit	r3, r3
 8002888:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800288a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800288c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800288e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8002894:	2320      	movs	r3, #32
 8002896:	e003      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8002898:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800289a:	fab3 f383 	clz	r3, r3
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	3301      	adds	r3, #1
 80028a2:	f003 031f 	and.w	r3, r3, #31
 80028a6:	2101      	movs	r1, #1
 80028a8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ac:	ea42 0103 	orr.w	r1, r2, r3
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d10a      	bne.n	80028d2 <HAL_ADC_ConfigChannel+0x396>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	0e9b      	lsrs	r3, r3, #26
 80028c2:	3301      	adds	r3, #1
 80028c4:	f003 021f 	and.w	r2, r3, #31
 80028c8:	4613      	mov	r3, r2
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	4413      	add	r3, r2
 80028ce:	051b      	lsls	r3, r3, #20
 80028d0:	e018      	b.n	8002904 <HAL_ADC_ConfigChannel+0x3c8>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028da:	fa93 f3a3 	rbit	r3, r3
 80028de:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80028e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80028e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 80028ea:	2320      	movs	r3, #32
 80028ec:	e003      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 80028ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f0:	fab3 f383 	clz	r3, r3
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	3301      	adds	r3, #1
 80028f8:	f003 021f 	and.w	r2, r3, #31
 80028fc:	4613      	mov	r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	4413      	add	r3, r2
 8002902:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002904:	430b      	orrs	r3, r1
 8002906:	e07e      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002910:	2b00      	cmp	r3, #0
 8002912:	d107      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x3e8>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	0e9b      	lsrs	r3, r3, #26
 800291a:	3301      	adds	r3, #1
 800291c:	069b      	lsls	r3, r3, #26
 800291e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002922:	e015      	b.n	8002950 <HAL_ADC_ConfigChannel+0x414>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800292c:	fa93 f3a3 	rbit	r3, r3
 8002930:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002934:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 800293c:	2320      	movs	r3, #32
 800293e:	e003      	b.n	8002948 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8002940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002942:	fab3 f383 	clz	r3, r3
 8002946:	b2db      	uxtb	r3, r3
 8002948:	3301      	adds	r3, #1
 800294a:	069b      	lsls	r3, r3, #26
 800294c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002958:	2b00      	cmp	r3, #0
 800295a:	d109      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x434>
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	0e9b      	lsrs	r3, r3, #26
 8002962:	3301      	adds	r3, #1
 8002964:	f003 031f 	and.w	r3, r3, #31
 8002968:	2101      	movs	r1, #1
 800296a:	fa01 f303 	lsl.w	r3, r1, r3
 800296e:	e017      	b.n	80029a0 <HAL_ADC_ConfigChannel+0x464>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	fa93 f3a3 	rbit	r3, r3
 800297c:	61bb      	str	r3, [r7, #24]
  return result;
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002982:	6a3b      	ldr	r3, [r7, #32]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8002988:	2320      	movs	r3, #32
 800298a:	e003      	b.n	8002994 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 800298c:	6a3b      	ldr	r3, [r7, #32]
 800298e:	fab3 f383 	clz	r3, r3
 8002992:	b2db      	uxtb	r3, r3
 8002994:	3301      	adds	r3, #1
 8002996:	f003 031f 	and.w	r3, r3, #31
 800299a:	2101      	movs	r1, #1
 800299c:	fa01 f303 	lsl.w	r3, r1, r3
 80029a0:	ea42 0103 	orr.w	r1, r2, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10d      	bne.n	80029cc <HAL_ADC_ConfigChannel+0x490>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	0e9b      	lsrs	r3, r3, #26
 80029b6:	3301      	adds	r3, #1
 80029b8:	f003 021f 	and.w	r2, r3, #31
 80029bc:	4613      	mov	r3, r2
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	4413      	add	r3, r2
 80029c2:	3b1e      	subs	r3, #30
 80029c4:	051b      	lsls	r3, r3, #20
 80029c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029ca:	e01b      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x4c8>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	fa93 f3a3 	rbit	r3, r3
 80029d8:	60fb      	str	r3, [r7, #12]
  return result;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d101      	bne.n	80029e8 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 80029e4:	2320      	movs	r3, #32
 80029e6:	e003      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	fab3 f383 	clz	r3, r3
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	3301      	adds	r3, #1
 80029f2:	f003 021f 	and.w	r2, r3, #31
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	3b1e      	subs	r3, #30
 80029fe:	051b      	lsls	r3, r3, #20
 8002a00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a04:	430b      	orrs	r3, r1
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	6892      	ldr	r2, [r2, #8]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	f7ff f95c 	bl	8001cc8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f280 80cf 	bge.w	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a06      	ldr	r2, [pc, #24]	@ (8002a38 <HAL_ADC_ConfigChannel+0x4fc>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d004      	beq.n	8002a2e <HAL_ADC_ConfigChannel+0x4f2>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a04      	ldr	r2, [pc, #16]	@ (8002a3c <HAL_ADC_ConfigChannel+0x500>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d10a      	bne.n	8002a44 <HAL_ADC_ConfigChannel+0x508>
 8002a2e:	4b04      	ldr	r3, [pc, #16]	@ (8002a40 <HAL_ADC_ConfigChannel+0x504>)
 8002a30:	e009      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x50a>
 8002a32:	bf00      	nop
 8002a34:	47ff0000 	.word	0x47ff0000
 8002a38:	40022000 	.word	0x40022000
 8002a3c:	40022100 	.word	0x40022100
 8002a40:	40022300 	.word	0x40022300
 8002a44:	4b61      	ldr	r3, [pc, #388]	@ (8002bcc <HAL_ADC_ConfigChannel+0x690>)
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff f88a 	bl	8001b60 <LL_ADC_GetCommonPathInternalCh>
 8002a4c:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a5f      	ldr	r2, [pc, #380]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x694>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d004      	beq.n	8002a62 <HAL_ADC_ConfigChannel+0x526>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a5d      	ldr	r2, [pc, #372]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x698>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d10e      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x544>
 8002a62:	485b      	ldr	r0, [pc, #364]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x694>)
 8002a64:	f7ff fa04 	bl	8001e70 <LL_ADC_IsEnabled>
 8002a68:	4604      	mov	r4, r0
 8002a6a:	485a      	ldr	r0, [pc, #360]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x698>)
 8002a6c:	f7ff fa00 	bl	8001e70 <LL_ADC_IsEnabled>
 8002a70:	4603      	mov	r3, r0
 8002a72:	4323      	orrs	r3, r4
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	bf0c      	ite	eq
 8002a78:	2301      	moveq	r3, #1
 8002a7a:	2300      	movne	r3, #0
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	e008      	b.n	8002a92 <HAL_ADC_ConfigChannel+0x556>
 8002a80:	4855      	ldr	r0, [pc, #340]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x69c>)
 8002a82:	f7ff f9f5 	bl	8001e70 <LL_ADC_IsEnabled>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	bf0c      	ite	eq
 8002a8c:	2301      	moveq	r3, #1
 8002a8e:	2300      	movne	r3, #0
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d07d      	beq.n	8002b92 <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a50      	ldr	r2, [pc, #320]	@ (8002bdc <HAL_ADC_ConfigChannel+0x6a0>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d130      	bne.n	8002b02 <HAL_ADC_ConfigChannel+0x5c6>
 8002aa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002aa2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d12b      	bne.n	8002b02 <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a4a      	ldr	r2, [pc, #296]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x69c>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	f040 8081 	bne.w	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a45      	ldr	r2, [pc, #276]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x694>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d004      	beq.n	8002aca <HAL_ADC_ConfigChannel+0x58e>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a43      	ldr	r2, [pc, #268]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x698>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d101      	bne.n	8002ace <HAL_ADC_ConfigChannel+0x592>
 8002aca:	4a45      	ldr	r2, [pc, #276]	@ (8002be0 <HAL_ADC_ConfigChannel+0x6a4>)
 8002acc:	e000      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x594>
 8002ace:	4a3f      	ldr	r2, [pc, #252]	@ (8002bcc <HAL_ADC_ConfigChannel+0x690>)
 8002ad0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ad2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4610      	mov	r0, r2
 8002ada:	f7ff f82e 	bl	8001b3a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ade:	4b41      	ldr	r3, [pc, #260]	@ (8002be4 <HAL_ADC_ConfigChannel+0x6a8>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	099b      	lsrs	r3, r3, #6
 8002ae4:	4a40      	ldr	r2, [pc, #256]	@ (8002be8 <HAL_ADC_ConfigChannel+0x6ac>)
 8002ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aea:	099b      	lsrs	r3, r3, #6
 8002aec:	3301      	adds	r3, #1
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002af2:	e002      	b.n	8002afa <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	3b01      	subs	r3, #1
 8002af8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1f9      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b00:	e05a      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a39      	ldr	r2, [pc, #228]	@ (8002bec <HAL_ADC_ConfigChannel+0x6b0>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d11e      	bne.n	8002b4a <HAL_ADC_ConfigChannel+0x60e>
 8002b0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d119      	bne.n	8002b4a <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a2f      	ldr	r2, [pc, #188]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x69c>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d14b      	bne.n	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a2a      	ldr	r2, [pc, #168]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x694>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d004      	beq.n	8002b34 <HAL_ADC_ConfigChannel+0x5f8>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a29      	ldr	r2, [pc, #164]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x698>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d101      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x5fc>
 8002b34:	4a2a      	ldr	r2, [pc, #168]	@ (8002be0 <HAL_ADC_ConfigChannel+0x6a4>)
 8002b36:	e000      	b.n	8002b3a <HAL_ADC_ConfigChannel+0x5fe>
 8002b38:	4a24      	ldr	r2, [pc, #144]	@ (8002bcc <HAL_ADC_ConfigChannel+0x690>)
 8002b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b3c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b40:	4619      	mov	r1, r3
 8002b42:	4610      	mov	r0, r2
 8002b44:	f7fe fff9 	bl	8001b3a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b48:	e036      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a28      	ldr	r2, [pc, #160]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x6b4>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d131      	bne.n	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
 8002b54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d12c      	bne.n	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x69c>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d127      	bne.n	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a18      	ldr	r2, [pc, #96]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x694>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d004      	beq.n	8002b7c <HAL_ADC_ConfigChannel+0x640>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a17      	ldr	r2, [pc, #92]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x698>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d101      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x644>
 8002b7c:	4a18      	ldr	r2, [pc, #96]	@ (8002be0 <HAL_ADC_ConfigChannel+0x6a4>)
 8002b7e:	e000      	b.n	8002b82 <HAL_ADC_ConfigChannel+0x646>
 8002b80:	4a12      	ldr	r2, [pc, #72]	@ (8002bcc <HAL_ADC_ConfigChannel+0x690>)
 8002b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b84:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4610      	mov	r0, r2
 8002b8c:	f7fe ffd5 	bl	8001b3a <LL_ADC_SetCommonPathInternalCh>
 8002b90:	e012      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b96:	f043 0220 	orr.w	r2, r3, #32
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002ba4:	e008      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002baa:	f043 0220 	orr.w	r2, r3, #32
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002bc0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3784      	adds	r7, #132	@ 0x84
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd90      	pop	{r4, r7, pc}
 8002bcc:	58026300 	.word	0x58026300
 8002bd0:	40022000 	.word	0x40022000
 8002bd4:	40022100 	.word	0x40022100
 8002bd8:	58026000 	.word	0x58026000
 8002bdc:	cb840000 	.word	0xcb840000
 8002be0:	40022300 	.word	0x40022300
 8002be4:	24000004 	.word	0x24000004
 8002be8:	053e2d63 	.word	0x053e2d63
 8002bec:	c7520000 	.word	0xc7520000
 8002bf0:	cfb80000 	.word	0xcfb80000

08002bf4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff f97e 	bl	8001f0c <LL_ADC_REG_IsConversionOngoing>
 8002c10:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff f9a0 	bl	8001f5c <LL_ADC_INJ_IsConversionOngoing>
 8002c1c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d103      	bne.n	8002c2c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f000 8098 	beq.w	8002d5c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d02a      	beq.n	8002c90 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	7d5b      	ldrb	r3, [r3, #21]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d126      	bne.n	8002c90 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	7d1b      	ldrb	r3, [r3, #20]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d122      	bne.n	8002c90 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002c4e:	e014      	b.n	8002c7a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	4a45      	ldr	r2, [pc, #276]	@ (8002d68 <ADC_ConversionStop+0x174>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d90d      	bls.n	8002c74 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5c:	f043 0210 	orr.w	r2, r3, #16
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c68:	f043 0201 	orr.w	r2, r3, #1
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e074      	b.n	8002d5e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	3301      	adds	r3, #1
 8002c78:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c84:	2b40      	cmp	r3, #64	@ 0x40
 8002c86:	d1e3      	bne.n	8002c50 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2240      	movs	r2, #64	@ 0x40
 8002c8e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d014      	beq.n	8002cc0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff f936 	bl	8001f0c <LL_ADC_REG_IsConversionOngoing>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d00c      	beq.n	8002cc0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff f8f3 	bl	8001e96 <LL_ADC_IsDisableOngoing>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d104      	bne.n	8002cc0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff f912 	bl	8001ee4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d014      	beq.n	8002cf0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff f946 	bl	8001f5c <LL_ADC_INJ_IsConversionOngoing>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00c      	beq.n	8002cf0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff f8db 	bl	8001e96 <LL_ADC_IsDisableOngoing>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d104      	bne.n	8002cf0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff f922 	bl	8001f34 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d005      	beq.n	8002d02 <ADC_ConversionStop+0x10e>
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	d105      	bne.n	8002d08 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002cfc:	230c      	movs	r3, #12
 8002cfe:	617b      	str	r3, [r7, #20]
        break;
 8002d00:	e005      	b.n	8002d0e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002d02:	2308      	movs	r3, #8
 8002d04:	617b      	str	r3, [r7, #20]
        break;
 8002d06:	e002      	b.n	8002d0e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002d08:	2304      	movs	r3, #4
 8002d0a:	617b      	str	r3, [r7, #20]
        break;
 8002d0c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002d0e:	f7fe fec5 	bl	8001a9c <HAL_GetTick>
 8002d12:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002d14:	e01b      	b.n	8002d4e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002d16:	f7fe fec1 	bl	8001a9c <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b05      	cmp	r3, #5
 8002d22:	d914      	bls.n	8002d4e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d00d      	beq.n	8002d4e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d36:	f043 0210 	orr.w	r2, r3, #16
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d42:	f043 0201 	orr.w	r2, r3, #1
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e007      	b.n	8002d5e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1dc      	bne.n	8002d16 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3720      	adds	r7, #32
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	000cdbff 	.word	0x000cdbff

08002d6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff f879 	bl	8001e70 <LL_ADC_IsEnabled>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d16e      	bne.n	8002e62 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689a      	ldr	r2, [r3, #8]
 8002d8a:	4b38      	ldr	r3, [pc, #224]	@ (8002e6c <ADC_Enable+0x100>)
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d00d      	beq.n	8002dae <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d96:	f043 0210 	orr.w	r2, r3, #16
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da2:	f043 0201 	orr.w	r2, r3, #1
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e05a      	b.n	8002e64 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff f834 	bl	8001e20 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002db8:	f7fe fe70 	bl	8001a9c <HAL_GetTick>
 8002dbc:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a2b      	ldr	r2, [pc, #172]	@ (8002e70 <ADC_Enable+0x104>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d004      	beq.n	8002dd2 <ADC_Enable+0x66>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a29      	ldr	r2, [pc, #164]	@ (8002e74 <ADC_Enable+0x108>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d101      	bne.n	8002dd6 <ADC_Enable+0x6a>
 8002dd2:	4b29      	ldr	r3, [pc, #164]	@ (8002e78 <ADC_Enable+0x10c>)
 8002dd4:	e000      	b.n	8002dd8 <ADC_Enable+0x6c>
 8002dd6:	4b29      	ldr	r3, [pc, #164]	@ (8002e7c <ADC_Enable+0x110>)
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7fe ffc5 	bl	8001d68 <LL_ADC_GetMultimode>
 8002dde:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a23      	ldr	r2, [pc, #140]	@ (8002e74 <ADC_Enable+0x108>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d002      	beq.n	8002df0 <ADC_Enable+0x84>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	e000      	b.n	8002df2 <ADC_Enable+0x86>
 8002df0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e70 <ADC_Enable+0x104>)
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6812      	ldr	r2, [r2, #0]
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d02c      	beq.n	8002e54 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d130      	bne.n	8002e62 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e00:	e028      	b.n	8002e54 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff f832 	bl	8001e70 <LL_ADC_IsEnabled>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d104      	bne.n	8002e1c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff f802 	bl	8001e20 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e1c:	f7fe fe3e 	bl	8001a9c <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d914      	bls.n	8002e54 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d00d      	beq.n	8002e54 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3c:	f043 0210 	orr.w	r2, r3, #16
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e48:	f043 0201 	orr.w	r2, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e007      	b.n	8002e64 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d1cf      	bne.n	8002e02 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	8000003f 	.word	0x8000003f
 8002e70:	40022000 	.word	0x40022000
 8002e74:	40022100 	.word	0x40022100
 8002e78:	40022300 	.word	0x40022300
 8002e7c:	58026300 	.word	0x58026300

08002e80 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff f802 	bl	8001e96 <LL_ADC_IsDisableOngoing>
 8002e92:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7fe ffe9 	bl	8001e70 <LL_ADC_IsEnabled>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d047      	beq.n	8002f34 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d144      	bne.n	8002f34 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 030d 	and.w	r3, r3, #13
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d10c      	bne.n	8002ed2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7fe ffc3 	bl	8001e48 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002eca:	f7fe fde7 	bl	8001a9c <HAL_GetTick>
 8002ece:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ed0:	e029      	b.n	8002f26 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed6:	f043 0210 	orr.w	r2, r3, #16
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee2:	f043 0201 	orr.w	r2, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e023      	b.n	8002f36 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002eee:	f7fe fdd5 	bl	8001a9c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d914      	bls.n	8002f26 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00d      	beq.n	8002f26 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f0e:	f043 0210 	orr.w	r2, r3, #16
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	f043 0201 	orr.w	r2, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e007      	b.n	8002f36 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1dc      	bne.n	8002eee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b084      	sub	sp, #16
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f50:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d14b      	bne.n	8002ff0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f5c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d021      	beq.n	8002fb6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe fe54 	bl	8001c24 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d032      	beq.n	8002fe8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d12b      	bne.n	8002fe8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d11f      	bne.n	8002fe8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fac:	f043 0201 	orr.w	r2, r3, #1
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	655a      	str	r2, [r3, #84]	@ 0x54
 8002fb4:	e018      	b.n	8002fe8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d111      	bne.n	8002fe8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d105      	bne.n	8002fe8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe0:	f043 0201 	orr.w	r2, r3, #1
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f7fd ff93 	bl	8000f14 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002fee:	e00e      	b.n	800300e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d003      	beq.n	8003004 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f7ff fa93 	bl	8002528 <HAL_ADC_ErrorCallback>
}
 8003002:	e004      	b.n	800300e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	4798      	blx	r3
}
 800300e:	bf00      	nop
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b084      	sub	sp, #16
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003022:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	f7ff fa75 	bl	8002514 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800302a:	bf00      	nop
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b084      	sub	sp, #16
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800303e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003044:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003050:	f043 0204 	orr.w	r2, r3, #4
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f7ff fa65 	bl	8002528 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
	...

08003068 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a7a      	ldr	r2, [pc, #488]	@ (8003260 <ADC_ConfigureBoostMode+0x1f8>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d004      	beq.n	8003084 <ADC_ConfigureBoostMode+0x1c>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a79      	ldr	r2, [pc, #484]	@ (8003264 <ADC_ConfigureBoostMode+0x1fc>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d109      	bne.n	8003098 <ADC_ConfigureBoostMode+0x30>
 8003084:	4b78      	ldr	r3, [pc, #480]	@ (8003268 <ADC_ConfigureBoostMode+0x200>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800308c:	2b00      	cmp	r3, #0
 800308e:	bf14      	ite	ne
 8003090:	2301      	movne	r3, #1
 8003092:	2300      	moveq	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	e008      	b.n	80030aa <ADC_ConfigureBoostMode+0x42>
 8003098:	4b74      	ldr	r3, [pc, #464]	@ (800326c <ADC_ConfigureBoostMode+0x204>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	bf14      	ite	ne
 80030a4:	2301      	movne	r3, #1
 80030a6:	2300      	moveq	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d01c      	beq.n	80030e8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80030ae:	f004 fddf 	bl	8007c70 <HAL_RCC_GetHCLKFreq>
 80030b2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80030bc:	d010      	beq.n	80030e0 <ADC_ConfigureBoostMode+0x78>
 80030be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80030c2:	d873      	bhi.n	80031ac <ADC_ConfigureBoostMode+0x144>
 80030c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030c8:	d002      	beq.n	80030d0 <ADC_ConfigureBoostMode+0x68>
 80030ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80030ce:	d16d      	bne.n	80031ac <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	0c1b      	lsrs	r3, r3, #16
 80030d6:	68fa      	ldr	r2, [r7, #12]
 80030d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030dc:	60fb      	str	r3, [r7, #12]
        break;
 80030de:	e068      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	089b      	lsrs	r3, r3, #2
 80030e4:	60fb      	str	r3, [r7, #12]
        break;
 80030e6:	e064      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80030e8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80030ec:	f04f 0100 	mov.w	r1, #0
 80030f0:	f006 f866 	bl	80091c0 <HAL_RCCEx_GetPeriphCLKFreq>
 80030f4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80030fe:	d051      	beq.n	80031a4 <ADC_ConfigureBoostMode+0x13c>
 8003100:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003104:	d854      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 8003106:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800310a:	d047      	beq.n	800319c <ADC_ConfigureBoostMode+0x134>
 800310c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003110:	d84e      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 8003112:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003116:	d03d      	beq.n	8003194 <ADC_ConfigureBoostMode+0x12c>
 8003118:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800311c:	d848      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 800311e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003122:	d033      	beq.n	800318c <ADC_ConfigureBoostMode+0x124>
 8003124:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003128:	d842      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 800312a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800312e:	d029      	beq.n	8003184 <ADC_ConfigureBoostMode+0x11c>
 8003130:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003134:	d83c      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 8003136:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800313a:	d01a      	beq.n	8003172 <ADC_ConfigureBoostMode+0x10a>
 800313c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003140:	d836      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 8003142:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003146:	d014      	beq.n	8003172 <ADC_ConfigureBoostMode+0x10a>
 8003148:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800314c:	d830      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 800314e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003152:	d00e      	beq.n	8003172 <ADC_ConfigureBoostMode+0x10a>
 8003154:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003158:	d82a      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 800315a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800315e:	d008      	beq.n	8003172 <ADC_ConfigureBoostMode+0x10a>
 8003160:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003164:	d824      	bhi.n	80031b0 <ADC_ConfigureBoostMode+0x148>
 8003166:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800316a:	d002      	beq.n	8003172 <ADC_ConfigureBoostMode+0x10a>
 800316c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003170:	d11e      	bne.n	80031b0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	0c9b      	lsrs	r3, r3, #18
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003180:	60fb      	str	r3, [r7, #12]
        break;
 8003182:	e016      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	091b      	lsrs	r3, r3, #4
 8003188:	60fb      	str	r3, [r7, #12]
        break;
 800318a:	e012      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	095b      	lsrs	r3, r3, #5
 8003190:	60fb      	str	r3, [r7, #12]
        break;
 8003192:	e00e      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	099b      	lsrs	r3, r3, #6
 8003198:	60fb      	str	r3, [r7, #12]
        break;
 800319a:	e00a      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	09db      	lsrs	r3, r3, #7
 80031a0:	60fb      	str	r3, [r7, #12]
        break;
 80031a2:	e006      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	0a1b      	lsrs	r3, r3, #8
 80031a8:	60fb      	str	r3, [r7, #12]
        break;
 80031aa:	e002      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80031ac:	bf00      	nop
 80031ae:	e000      	b.n	80031b2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80031b0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80031b2:	f7fe fca3 	bl	8001afc <HAL_GetREVID>
 80031b6:	4603      	mov	r3, r0
 80031b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80031bc:	4293      	cmp	r3, r2
 80031be:	d815      	bhi.n	80031ec <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4a2b      	ldr	r2, [pc, #172]	@ (8003270 <ADC_ConfigureBoostMode+0x208>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d908      	bls.n	80031da <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031d6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80031d8:	e03e      	b.n	8003258 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	689a      	ldr	r2, [r3, #8]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031e8:	609a      	str	r2, [r3, #8]
}
 80031ea:	e035      	b.n	8003258 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	085b      	lsrs	r3, r3, #1
 80031f0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4a1f      	ldr	r2, [pc, #124]	@ (8003274 <ADC_ConfigureBoostMode+0x20c>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d808      	bhi.n	800320c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003208:	609a      	str	r2, [r3, #8]
}
 800320a:	e025      	b.n	8003258 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4a1a      	ldr	r2, [pc, #104]	@ (8003278 <ADC_ConfigureBoostMode+0x210>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d80a      	bhi.n	800322a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003226:	609a      	str	r2, [r3, #8]
}
 8003228:	e016      	b.n	8003258 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	4a13      	ldr	r2, [pc, #76]	@ (800327c <ADC_ConfigureBoostMode+0x214>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d80a      	bhi.n	8003248 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003244:	609a      	str	r2, [r3, #8]
}
 8003246:	e007      	b.n	8003258 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689a      	ldr	r2, [r3, #8]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003256:	609a      	str	r2, [r3, #8]
}
 8003258:	bf00      	nop
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40022000 	.word	0x40022000
 8003264:	40022100 	.word	0x40022100
 8003268:	40022300 	.word	0x40022300
 800326c:	58026300 	.word	0x58026300
 8003270:	01312d00 	.word	0x01312d00
 8003274:	005f5e10 	.word	0x005f5e10
 8003278:	00bebc20 	.word	0x00bebc20
 800327c:	017d7840 	.word	0x017d7840

08003280 <LL_ADC_IsEnabled>:
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <LL_ADC_IsEnabled+0x18>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <LL_ADC_IsEnabled+0x1a>
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80032a6:	b480      	push	{r7}
 80032a8:	b083      	sub	sp, #12
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f003 0304 	and.w	r3, r3, #4
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d101      	bne.n	80032be <LL_ADC_REG_IsConversionOngoing+0x18>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80032cc:	b590      	push	{r4, r7, lr}
 80032ce:	b09f      	sub	sp, #124	@ 0x7c
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e0be      	b.n	8003468 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80032f2:	2300      	movs	r3, #0
 80032f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80032f6:	2300      	movs	r3, #0
 80032f8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a5c      	ldr	r2, [pc, #368]	@ (8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d102      	bne.n	800330a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003304:	4b5b      	ldr	r3, [pc, #364]	@ (8003474 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003306:	60bb      	str	r3, [r7, #8]
 8003308:	e001      	b.n	800330e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800330a:	2300      	movs	r3, #0
 800330c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10b      	bne.n	800332c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003318:	f043 0220 	orr.w	r2, r3, #32
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e09d      	b.n	8003468 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff ffb9 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 8003334:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7ff ffb3 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d17f      	bne.n	8003446 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003346:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003348:	2b00      	cmp	r3, #0
 800334a:	d17c      	bne.n	8003446 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a47      	ldr	r2, [pc, #284]	@ (8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d004      	beq.n	8003360 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a46      	ldr	r2, [pc, #280]	@ (8003474 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d101      	bne.n	8003364 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003360:	4b45      	ldr	r3, [pc, #276]	@ (8003478 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003362:	e000      	b.n	8003366 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003364:	4b45      	ldr	r3, [pc, #276]	@ (800347c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003366:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d039      	beq.n	80033e4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003370:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	431a      	orrs	r2, r3
 800337e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003380:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a3a      	ldr	r2, [pc, #232]	@ (8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d004      	beq.n	8003396 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a38      	ldr	r2, [pc, #224]	@ (8003474 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d10e      	bne.n	80033b4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003396:	4836      	ldr	r0, [pc, #216]	@ (8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003398:	f7ff ff72 	bl	8003280 <LL_ADC_IsEnabled>
 800339c:	4604      	mov	r4, r0
 800339e:	4835      	ldr	r0, [pc, #212]	@ (8003474 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80033a0:	f7ff ff6e 	bl	8003280 <LL_ADC_IsEnabled>
 80033a4:	4603      	mov	r3, r0
 80033a6:	4323      	orrs	r3, r4
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	bf0c      	ite	eq
 80033ac:	2301      	moveq	r3, #1
 80033ae:	2300      	movne	r3, #0
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	e008      	b.n	80033c6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80033b4:	4832      	ldr	r0, [pc, #200]	@ (8003480 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80033b6:	f7ff ff63 	bl	8003280 <LL_ADC_IsEnabled>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	bf0c      	ite	eq
 80033c0:	2301      	moveq	r3, #1
 80033c2:	2300      	movne	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d047      	beq.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80033ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033cc:	689a      	ldr	r2, [r3, #8]
 80033ce:	4b2d      	ldr	r3, [pc, #180]	@ (8003484 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80033d0:	4013      	ands	r3, r2
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	6811      	ldr	r1, [r2, #0]
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	6892      	ldr	r2, [r2, #8]
 80033da:	430a      	orrs	r2, r1
 80033dc:	431a      	orrs	r2, r3
 80033de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033e0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033e2:	e03a      	b.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80033e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80033ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033ee:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d004      	beq.n	8003404 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003474 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d10e      	bne.n	8003422 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003404:	481a      	ldr	r0, [pc, #104]	@ (8003470 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003406:	f7ff ff3b 	bl	8003280 <LL_ADC_IsEnabled>
 800340a:	4604      	mov	r4, r0
 800340c:	4819      	ldr	r0, [pc, #100]	@ (8003474 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800340e:	f7ff ff37 	bl	8003280 <LL_ADC_IsEnabled>
 8003412:	4603      	mov	r3, r0
 8003414:	4323      	orrs	r3, r4
 8003416:	2b00      	cmp	r3, #0
 8003418:	bf0c      	ite	eq
 800341a:	2301      	moveq	r3, #1
 800341c:	2300      	movne	r3, #0
 800341e:	b2db      	uxtb	r3, r3
 8003420:	e008      	b.n	8003434 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003422:	4817      	ldr	r0, [pc, #92]	@ (8003480 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003424:	f7ff ff2c 	bl	8003280 <LL_ADC_IsEnabled>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	bf0c      	ite	eq
 800342e:	2301      	moveq	r3, #1
 8003430:	2300      	movne	r3, #0
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	d010      	beq.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003438:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	4b11      	ldr	r3, [pc, #68]	@ (8003484 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800343e:	4013      	ands	r3, r2
 8003440:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003442:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003444:	e009      	b.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344a:	f043 0220 	orr.w	r2, r3, #32
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003458:	e000      	b.n	800345c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800345a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003464:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003468:	4618      	mov	r0, r3
 800346a:	377c      	adds	r7, #124	@ 0x7c
 800346c:	46bd      	mov	sp, r7
 800346e:	bd90      	pop	{r4, r7, pc}
 8003470:	40022000 	.word	0x40022000
 8003474:	40022100 	.word	0x40022100
 8003478:	40022300 	.word	0x40022300
 800347c:	58026300 	.word	0x58026300
 8003480:	58026000 	.word	0x58026000
 8003484:	fffff0e0 	.word	0xfffff0e0

08003488 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b088      	sub	sp, #32
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003490:	2300      	movs	r3, #0
 8003492:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 8003494:	2300      	movs	r3, #0
 8003496:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d102      	bne.n	80034a4 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	77fb      	strb	r3, [r7, #31]
 80034a2:	e10e      	b.n	80036c2 <HAL_COMP_Init+0x23a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80034ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034b2:	d102      	bne.n	80034ba <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	77fb      	strb	r3, [r7, #31]
 80034b8:	e103      	b.n	80036c2 <HAL_COMP_Init+0x23a>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d109      	bne.n	80034da <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f7fd fa23 	bl	8000920 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80034ee:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 80034f4:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 80034fa:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 8003500:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8003506:	4313      	orrs	r3, r2
 8003508:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	4b6e      	ldr	r3, [pc, #440]	@ (80036cc <HAL_COMP_Init+0x244>)
 8003512:	4013      	ands	r3, r2
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	6812      	ldr	r2, [r2, #0]
 8003518:	6979      	ldr	r1, [r7, #20]
 800351a:	430b      	orrs	r3, r1
 800351c:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	2b10      	cmp	r3, #16
 8003524:	d108      	bne.n	8003538 <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f042 0210 	orr.w	r2, r2, #16
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	e007      	b.n	8003548 <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 0210 	bic.w	r2, r2, #16
 8003546:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0304 	and.w	r3, r3, #4
 8003552:	2b00      	cmp	r3, #0
 8003554:	d016      	beq.n	8003584 <HAL_COMP_Init+0xfc>
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d013      	beq.n	8003584 <HAL_COMP_Init+0xfc>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800355c:	4b5c      	ldr	r3, [pc, #368]	@ (80036d0 <HAL_COMP_Init+0x248>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	099b      	lsrs	r3, r3, #6
 8003562:	4a5c      	ldr	r2, [pc, #368]	@ (80036d4 <HAL_COMP_Init+0x24c>)
 8003564:	fba2 2303 	umull	r2, r3, r2, r3
 8003568:	099b      	lsrs	r3, r3, #6
 800356a:	1c5a      	adds	r2, r3, #1
 800356c:	4613      	mov	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 8003576:	e002      	b.n	800357e <HAL_COMP_Init+0xf6>
     {
       wait_loop_index --;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	3b01      	subs	r3, #1
 800357c:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1f9      	bne.n	8003578 <HAL_COMP_Init+0xf0>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a53      	ldr	r2, [pc, #332]	@ (80036d8 <HAL_COMP_Init+0x250>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d102      	bne.n	8003594 <HAL_COMP_Init+0x10c>
 800358e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003592:	e001      	b.n	8003598 <HAL_COMP_Init+0x110>
 8003594:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003598:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a1b      	ldr	r3, [r3, #32]
 800359e:	f003 0303 	and.w	r3, r3, #3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d06d      	beq.n	8003682 <HAL_COMP_Init+0x1fa>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a1b      	ldr	r3, [r3, #32]
 80035aa:	f003 0310 	and.w	r3, r3, #16
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d008      	beq.n	80035c4 <HAL_COMP_Init+0x13c>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 80035b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	4313      	orrs	r3, r2
 80035c0:	600b      	str	r3, [r1, #0]
 80035c2:	e008      	b.n	80035d6 <HAL_COMP_Init+0x14e>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 80035c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	43db      	mvns	r3, r3
 80035ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035d2:	4013      	ands	r3, r2
 80035d4:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	f003 0320 	and.w	r3, r3, #32
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d008      	beq.n	80035f4 <HAL_COMP_Init+0x16c>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 80035e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	604b      	str	r3, [r1, #4]
 80035f2:	e008      	b.n	8003606 <HAL_COMP_Init+0x17e>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 80035f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	43db      	mvns	r3, r3
 80035fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003602:	4013      	ands	r3, r2
 8003604:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 8003606:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <HAL_COMP_Init+0x1aa>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 800361c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003620:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003624:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	4313      	orrs	r3, r2
 800362c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
 8003630:	e00a      	b.n	8003648 <HAL_COMP_Init+0x1c0>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 8003632:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003636:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	43db      	mvns	r3, r3
 800363e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003642:	4013      	ands	r3, r2
 8003644:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00a      	beq.n	800366a <HAL_COMP_Init+0x1e2>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8003654:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003658:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800365c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	4313      	orrs	r3, r2
 8003664:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
 8003668:	e021      	b.n	80036ae <HAL_COMP_Init+0x226>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 800366a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800366e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	43db      	mvns	r3, r3
 8003676:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800367a:	4013      	ands	r3, r2
 800367c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
 8003680:	e015      	b.n	80036ae <HAL_COMP_Init+0x226>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8003682:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003686:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	43db      	mvns	r3, r3
 800368e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003692:	4013      	ands	r3, r2
 8003694:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8003698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800369c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	43db      	mvns	r3, r3
 80036a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036a8:	4013      	ands	r3, r2
 80036aa:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d103      	bne.n	80036c2 <HAL_COMP_Init+0x23a>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
   
  }
  
  return status;
 80036c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3720      	adds	r7, #32
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	f0e8cce1 	.word	0xf0e8cce1
 80036d0:	24000004 	.word	0x24000004
 80036d4:	053e2d63 	.word	0x053e2d63
 80036d8:	5800380c 	.word	0x5800380c

080036dc <HAL_COMP_Start_IT>:
  * @brief  Enable the interrupt and start the comparator.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start_IT(COMP_HandleTypeDef *hcomp)
{ 
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  
 __IO uint32_t wait_loop_index = 0UL;
 80036e4:	2300      	movs	r3, #0
 80036e6:	60bb      	str	r3, [r7, #8]
 HAL_StatusTypeDef status = HAL_OK;
 80036e8:	2300      	movs	r3, #0
 80036ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d102      	bne.n	80036f8 <HAL_COMP_Start_IT+0x1c>
  {
    status = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	73fb      	strb	r3, [r7, #15]
 80036f6:	e038      	b.n	800376a <HAL_COMP_Start_IT+0x8e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003702:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003706:	d102      	bne.n	800370e <HAL_COMP_Start_IT+0x32>
  {
    status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
 800370c:	e02d      	b.n	800376a <HAL_COMP_Start_IT+0x8e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
    /* Set HAL COMP handle state */
    if(hcomp->State == HAL_COMP_STATE_READY)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b01      	cmp	r3, #1
 8003718:	d125      	bne.n	8003766 <HAL_COMP_Start_IT+0x8a>
    {

    /* Enable the selected comparator */
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f042 0201 	orr.w	r2, r2, #1
 8003728:	601a      	str	r2, [r3, #0]
    /* Enable the Interrupt comparator */
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_ITEN);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003738:	601a      	str	r2, [r3, #0]

    hcomp->State = HAL_COMP_STATE_BUSY; 
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2202      	movs	r2, #2
 800373e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */

     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003742:	4b0d      	ldr	r3, [pc, #52]	@ (8003778 <HAL_COMP_Start_IT+0x9c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	099b      	lsrs	r3, r3, #6
 8003748:	4a0c      	ldr	r2, [pc, #48]	@ (800377c <HAL_COMP_Start_IT+0xa0>)
 800374a:	fba2 2303 	umull	r2, r3, r2, r3
 800374e:	099b      	lsrs	r3, r3, #6
 8003750:	3301      	adds	r3, #1
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	60bb      	str	r3, [r7, #8]
     while(wait_loop_index != 0UL)
 8003756:	e002      	b.n	800375e <HAL_COMP_Start_IT+0x82>
     {
       wait_loop_index--;
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	3b01      	subs	r3, #1
 800375c:	60bb      	str	r3, [r7, #8]
     while(wait_loop_index != 0UL)
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1f9      	bne.n	8003758 <HAL_COMP_Start_IT+0x7c>
 8003764:	e001      	b.n	800376a <HAL_COMP_Start_IT+0x8e>
     }

    }
    else
    {
       status = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	73fb      	strb	r3, [r7, #15]
    }
   }

  return status;
 800376a:	7bfb      	ldrb	r3, [r7, #15]
}
 800376c:	4618      	mov	r0, r3
 800376e:	3714      	adds	r7, #20
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	24000004 	.word	0x24000004
 800377c:	053e2d63 	.word	0x053e2d63

08003780 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ Handler. 
  * @param  hcomp COMP handle
  * @retval HAL status
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a33      	ldr	r2, [pc, #204]	@ (800385c <HAL_COMP_IRQHandler+0xdc>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d102      	bne.n	8003798 <HAL_COMP_IRQHandler+0x18>
 8003792:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003796:	e001      	b.n	800379c <HAL_COMP_IRQHandler+0x1c>
 8003798:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800379c:	60fb      	str	r3, [r7, #12]

 
 } 
#else
    /* Check COMP EXTI flag */
    if(READ_BIT(EXTI->PR1, exti_line) != 0UL)
 800379e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	4013      	ands	r3, r2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d014      	beq.n	80037d8 <HAL_COMP_IRQHandler+0x58>
    {    
       /* Check whether comparator is in independent or window mode */
        if(READ_BIT(COMP12_COMMON->CFGR, COMP_CFGRx_WINMODE) != 0UL)
 80037ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003860 <HAL_COMP_IRQHandler+0xe0>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0310 	and.w	r3, r3, #16
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d006      	beq.n	80037c8 <HAL_COMP_IRQHandler+0x48>
          /* Note: Pair of comparators in window mode can both trig IRQ when      */
          /*       input voltage is changing from "out of window" area            */
          /*       (low or high ) to the other "out of window" area (high or low).*/
          /*       Both flags must be cleared to call comparator trigger          */
          /*       callback is called once.                                       */
          WRITE_REG(EXTI->PR1, (COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2));
 80037ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037be:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 80037c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80037c6:	e004      	b.n	80037d2 <HAL_COMP_IRQHandler+0x52>
        }
        else
        {
          /* Clear COMP EXTI line pending bit */
          WRITE_REG(EXTI->PR1, exti_line);
 80037c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7fd fb8e 	bl	8000ef4 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
#endif /*DUAL_CORE*/

   /* Get COMP interrupt source */
  if (__HAL_COMP_GET_IT_SOURCE(hcomp, COMP_IT_EN) != RESET)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037e2:	2b40      	cmp	r3, #64	@ 0x40
 80037e4:	d136      	bne.n	8003854 <HAL_COMP_IRQHandler+0xd4>
  {

    if((__HAL_COMP_GET_FLAG( COMP_FLAG_C1I)) != 0UL)
 80037e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003864 <HAL_COMP_IRQHandler+0xe4>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037f2:	d101      	bne.n	80037f8 <HAL_COMP_IRQHandler+0x78>
 80037f4:	2301      	movs	r3, #1
 80037f6:	e000      	b.n	80037fa <HAL_COMP_IRQHandler+0x7a>
 80037f8:	2300      	movs	r3, #0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00b      	beq.n	8003816 <HAL_COMP_IRQHandler+0x96>
    {
      /* Clear the COMP channel 1 interrupt flag */
         __HAL_COMP_CLEAR_C1IFLAG();
 80037fe:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <HAL_COMP_IRQHandler+0xe4>)
 8003800:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003804:	605a      	str	r2, [r3, #4]
   
      /* Disable COMP interrupt */
       __HAL_COMP_DISABLE_IT(hcomp,COMP_IT_EN);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003814:	601a      	str	r2, [r3, #0]
   
    }
    if((__HAL_COMP_GET_FLAG( COMP_FLAG_C2I)) != 0UL)
 8003816:	4b13      	ldr	r3, [pc, #76]	@ (8003864 <HAL_COMP_IRQHandler+0xe4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800381e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003822:	d101      	bne.n	8003828 <HAL_COMP_IRQHandler+0xa8>
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <HAL_COMP_IRQHandler+0xaa>
 8003828:	2300      	movs	r3, #0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00b      	beq.n	8003846 <HAL_COMP_IRQHandler+0xc6>
    {
     /* Clear the COMP channel 2 interrupt flag */
       __HAL_COMP_CLEAR_C2IFLAG();
 800382e:	4b0d      	ldr	r3, [pc, #52]	@ (8003864 <HAL_COMP_IRQHandler+0xe4>)
 8003830:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003834:	605a      	str	r2, [r3, #4]
   
     /* Disable COMP interrupt */
     __HAL_COMP_DISABLE_IT(hcomp,COMP_IT_EN);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003844:	601a      	str	r2, [r3, #0]
       
    }

    /* Change COMP state */
    hcomp->State = HAL_COMP_STATE_READY;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7fd fb50 	bl	8000ef4 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }    
 

}
 8003854:	bf00      	nop
 8003856:	3710      	adds	r7, #16
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	5800380c 	.word	0x5800380c
 8003860:	58003810 	.word	0x58003810
 8003864:	58003800 	.word	0x58003800

08003868 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003878:	4b0b      	ldr	r3, [pc, #44]	@ (80038a8 <__NVIC_SetPriorityGrouping+0x40>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800387e:	68ba      	ldr	r2, [r7, #8]
 8003880:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003884:	4013      	ands	r3, r2
 8003886:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003890:	4b06      	ldr	r3, [pc, #24]	@ (80038ac <__NVIC_SetPriorityGrouping+0x44>)
 8003892:	4313      	orrs	r3, r2
 8003894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003896:	4a04      	ldr	r2, [pc, #16]	@ (80038a8 <__NVIC_SetPriorityGrouping+0x40>)
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	60d3      	str	r3, [r2, #12]
}
 800389c:	bf00      	nop
 800389e:	3714      	adds	r7, #20
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	e000ed00 	.word	0xe000ed00
 80038ac:	05fa0000 	.word	0x05fa0000

080038b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038b4:	4b04      	ldr	r3, [pc, #16]	@ (80038c8 <__NVIC_GetPriorityGrouping+0x18>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	0a1b      	lsrs	r3, r3, #8
 80038ba:	f003 0307 	and.w	r3, r3, #7
}
 80038be:	4618      	mov	r0, r3
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	e000ed00 	.word	0xe000ed00

080038cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80038d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	db0b      	blt.n	80038f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038de:	88fb      	ldrh	r3, [r7, #6]
 80038e0:	f003 021f 	and.w	r2, r3, #31
 80038e4:	4907      	ldr	r1, [pc, #28]	@ (8003904 <__NVIC_EnableIRQ+0x38>)
 80038e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038ea:	095b      	lsrs	r3, r3, #5
 80038ec:	2001      	movs	r0, #1
 80038ee:	fa00 f202 	lsl.w	r2, r0, r2
 80038f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038f6:	bf00      	nop
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	e000e100 	.word	0xe000e100

08003908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	4603      	mov	r3, r0
 8003910:	6039      	str	r1, [r7, #0]
 8003912:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003914:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003918:	2b00      	cmp	r3, #0
 800391a:	db0a      	blt.n	8003932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	b2da      	uxtb	r2, r3
 8003920:	490c      	ldr	r1, [pc, #48]	@ (8003954 <__NVIC_SetPriority+0x4c>)
 8003922:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003926:	0112      	lsls	r2, r2, #4
 8003928:	b2d2      	uxtb	r2, r2
 800392a:	440b      	add	r3, r1
 800392c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003930:	e00a      	b.n	8003948 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	b2da      	uxtb	r2, r3
 8003936:	4908      	ldr	r1, [pc, #32]	@ (8003958 <__NVIC_SetPriority+0x50>)
 8003938:	88fb      	ldrh	r3, [r7, #6]
 800393a:	f003 030f 	and.w	r3, r3, #15
 800393e:	3b04      	subs	r3, #4
 8003940:	0112      	lsls	r2, r2, #4
 8003942:	b2d2      	uxtb	r2, r2
 8003944:	440b      	add	r3, r1
 8003946:	761a      	strb	r2, [r3, #24]
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	e000e100 	.word	0xe000e100
 8003958:	e000ed00 	.word	0xe000ed00

0800395c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800395c:	b480      	push	{r7}
 800395e:	b089      	sub	sp, #36	@ 0x24
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	f1c3 0307 	rsb	r3, r3, #7
 8003976:	2b04      	cmp	r3, #4
 8003978:	bf28      	it	cs
 800397a:	2304      	movcs	r3, #4
 800397c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	3304      	adds	r3, #4
 8003982:	2b06      	cmp	r3, #6
 8003984:	d902      	bls.n	800398c <NVIC_EncodePriority+0x30>
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	3b03      	subs	r3, #3
 800398a:	e000      	b.n	800398e <NVIC_EncodePriority+0x32>
 800398c:	2300      	movs	r3, #0
 800398e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003990:	f04f 32ff 	mov.w	r2, #4294967295
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	43da      	mvns	r2, r3
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	401a      	ands	r2, r3
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039a4:	f04f 31ff 	mov.w	r1, #4294967295
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	fa01 f303 	lsl.w	r3, r1, r3
 80039ae:	43d9      	mvns	r1, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039b4:	4313      	orrs	r3, r2
         );
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3724      	adds	r7, #36	@ 0x24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b082      	sub	sp, #8
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f7ff ff4c 	bl	8003868 <__NVIC_SetPriorityGrouping>
}
 80039d0:	bf00      	nop
 80039d2:	3708      	adds	r7, #8
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	4603      	mov	r3, r0
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
 80039e4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039e6:	f7ff ff63 	bl	80038b0 <__NVIC_GetPriorityGrouping>
 80039ea:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	68b9      	ldr	r1, [r7, #8]
 80039f0:	6978      	ldr	r0, [r7, #20]
 80039f2:	f7ff ffb3 	bl	800395c <NVIC_EncodePriority>
 80039f6:	4602      	mov	r2, r0
 80039f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80039fc:	4611      	mov	r1, r2
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7ff ff82 	bl	8003908 <__NVIC_SetPriority>
}
 8003a04:	bf00      	nop
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff ff56 	bl	80038cc <__NVIC_EnableIRQ>
}
 8003a20:	bf00      	nop
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003a30:	f7fe f834 	bl	8001a9c <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d101      	bne.n	8003a40 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e316      	b.n	800406e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a66      	ldr	r2, [pc, #408]	@ (8003be0 <HAL_DMA_Init+0x1b8>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d04a      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a65      	ldr	r2, [pc, #404]	@ (8003be4 <HAL_DMA_Init+0x1bc>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d045      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a63      	ldr	r2, [pc, #396]	@ (8003be8 <HAL_DMA_Init+0x1c0>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d040      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a62      	ldr	r2, [pc, #392]	@ (8003bec <HAL_DMA_Init+0x1c4>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d03b      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a60      	ldr	r2, [pc, #384]	@ (8003bf0 <HAL_DMA_Init+0x1c8>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d036      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a5f      	ldr	r2, [pc, #380]	@ (8003bf4 <HAL_DMA_Init+0x1cc>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d031      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a5d      	ldr	r2, [pc, #372]	@ (8003bf8 <HAL_DMA_Init+0x1d0>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d02c      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a5c      	ldr	r2, [pc, #368]	@ (8003bfc <HAL_DMA_Init+0x1d4>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d027      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a5a      	ldr	r2, [pc, #360]	@ (8003c00 <HAL_DMA_Init+0x1d8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d022      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a59      	ldr	r2, [pc, #356]	@ (8003c04 <HAL_DMA_Init+0x1dc>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d01d      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a57      	ldr	r2, [pc, #348]	@ (8003c08 <HAL_DMA_Init+0x1e0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d018      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a56      	ldr	r2, [pc, #344]	@ (8003c0c <HAL_DMA_Init+0x1e4>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d013      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a54      	ldr	r2, [pc, #336]	@ (8003c10 <HAL_DMA_Init+0x1e8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00e      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a53      	ldr	r2, [pc, #332]	@ (8003c14 <HAL_DMA_Init+0x1ec>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d009      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a51      	ldr	r2, [pc, #324]	@ (8003c18 <HAL_DMA_Init+0x1f0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d004      	beq.n	8003ae0 <HAL_DMA_Init+0xb8>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a50      	ldr	r2, [pc, #320]	@ (8003c1c <HAL_DMA_Init+0x1f4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d101      	bne.n	8003ae4 <HAL_DMA_Init+0xbc>
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e000      	b.n	8003ae6 <HAL_DMA_Init+0xbe>
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 813b 	beq.w	8003d62 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a37      	ldr	r2, [pc, #220]	@ (8003be0 <HAL_DMA_Init+0x1b8>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d04a      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a36      	ldr	r2, [pc, #216]	@ (8003be4 <HAL_DMA_Init+0x1bc>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d045      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a34      	ldr	r2, [pc, #208]	@ (8003be8 <HAL_DMA_Init+0x1c0>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d040      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a33      	ldr	r2, [pc, #204]	@ (8003bec <HAL_DMA_Init+0x1c4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d03b      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a31      	ldr	r2, [pc, #196]	@ (8003bf0 <HAL_DMA_Init+0x1c8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d036      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a30      	ldr	r2, [pc, #192]	@ (8003bf4 <HAL_DMA_Init+0x1cc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d031      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a2e      	ldr	r2, [pc, #184]	@ (8003bf8 <HAL_DMA_Init+0x1d0>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d02c      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a2d      	ldr	r2, [pc, #180]	@ (8003bfc <HAL_DMA_Init+0x1d4>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d027      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a2b      	ldr	r2, [pc, #172]	@ (8003c00 <HAL_DMA_Init+0x1d8>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d022      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a2a      	ldr	r2, [pc, #168]	@ (8003c04 <HAL_DMA_Init+0x1dc>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d01d      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a28      	ldr	r2, [pc, #160]	@ (8003c08 <HAL_DMA_Init+0x1e0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d018      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a27      	ldr	r2, [pc, #156]	@ (8003c0c <HAL_DMA_Init+0x1e4>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d013      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a25      	ldr	r2, [pc, #148]	@ (8003c10 <HAL_DMA_Init+0x1e8>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d00e      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a24      	ldr	r2, [pc, #144]	@ (8003c14 <HAL_DMA_Init+0x1ec>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d009      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a22      	ldr	r2, [pc, #136]	@ (8003c18 <HAL_DMA_Init+0x1f0>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d004      	beq.n	8003b9c <HAL_DMA_Init+0x174>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a21      	ldr	r2, [pc, #132]	@ (8003c1c <HAL_DMA_Init+0x1f4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d108      	bne.n	8003bae <HAL_DMA_Init+0x186>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0201 	bic.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]
 8003bac:	e007      	b.n	8003bbe <HAL_DMA_Init+0x196>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f022 0201 	bic.w	r2, r2, #1
 8003bbc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003bbe:	e02f      	b.n	8003c20 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bc0:	f7fd ff6c 	bl	8001a9c <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b05      	cmp	r3, #5
 8003bcc:	d928      	bls.n	8003c20 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2203      	movs	r2, #3
 8003bd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e246      	b.n	800406e <HAL_DMA_Init+0x646>
 8003be0:	40020010 	.word	0x40020010
 8003be4:	40020028 	.word	0x40020028
 8003be8:	40020040 	.word	0x40020040
 8003bec:	40020058 	.word	0x40020058
 8003bf0:	40020070 	.word	0x40020070
 8003bf4:	40020088 	.word	0x40020088
 8003bf8:	400200a0 	.word	0x400200a0
 8003bfc:	400200b8 	.word	0x400200b8
 8003c00:	40020410 	.word	0x40020410
 8003c04:	40020428 	.word	0x40020428
 8003c08:	40020440 	.word	0x40020440
 8003c0c:	40020458 	.word	0x40020458
 8003c10:	40020470 	.word	0x40020470
 8003c14:	40020488 	.word	0x40020488
 8003c18:	400204a0 	.word	0x400204a0
 8003c1c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1c8      	bne.n	8003bc0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	4b83      	ldr	r3, [pc, #524]	@ (8003e48 <HAL_DMA_Init+0x420>)
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003c46:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c52:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c5e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c70:	2b04      	cmp	r3, #4
 8003c72:	d107      	bne.n	8003c84 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003c84:	4b71      	ldr	r3, [pc, #452]	@ (8003e4c <HAL_DMA_Init+0x424>)
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	4b71      	ldr	r3, [pc, #452]	@ (8003e50 <HAL_DMA_Init+0x428>)
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c90:	d328      	bcc.n	8003ce4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2b28      	cmp	r3, #40	@ 0x28
 8003c98:	d903      	bls.n	8003ca2 <HAL_DMA_Init+0x27a>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ca0:	d917      	bls.n	8003cd2 <HAL_DMA_Init+0x2aa>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ca8:	d903      	bls.n	8003cb2 <HAL_DMA_Init+0x28a>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2b42      	cmp	r3, #66	@ 0x42
 8003cb0:	d90f      	bls.n	8003cd2 <HAL_DMA_Init+0x2aa>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b46      	cmp	r3, #70	@ 0x46
 8003cb8:	d903      	bls.n	8003cc2 <HAL_DMA_Init+0x29a>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	2b48      	cmp	r3, #72	@ 0x48
 8003cc0:	d907      	bls.n	8003cd2 <HAL_DMA_Init+0x2aa>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	2b4e      	cmp	r3, #78	@ 0x4e
 8003cc8:	d905      	bls.n	8003cd6 <HAL_DMA_Init+0x2ae>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2b52      	cmp	r3, #82	@ 0x52
 8003cd0:	d801      	bhi.n	8003cd6 <HAL_DMA_Init+0x2ae>
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e000      	b.n	8003cd8 <HAL_DMA_Init+0x2b0>
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d003      	beq.n	8003ce4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ce2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	697a      	ldr	r2, [r7, #20]
 8003cea:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f023 0307 	bic.w	r3, r3, #7
 8003cfa:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	d117      	bne.n	8003d3e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00e      	beq.n	8003d3e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f002 fb33 	bl	800638c <DMA_CheckFifoParam>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d008      	beq.n	8003d3e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2240      	movs	r2, #64	@ 0x40
 8003d30:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e197      	b.n	800406e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f002 fa6e 	bl	8006228 <DMA_CalcBaseAndBitshift>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d54:	f003 031f 	and.w	r3, r3, #31
 8003d58:	223f      	movs	r2, #63	@ 0x3f
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	609a      	str	r2, [r3, #8]
 8003d60:	e0cd      	b.n	8003efe <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a3b      	ldr	r2, [pc, #236]	@ (8003e54 <HAL_DMA_Init+0x42c>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d022      	beq.n	8003db2 <HAL_DMA_Init+0x38a>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a39      	ldr	r2, [pc, #228]	@ (8003e58 <HAL_DMA_Init+0x430>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d01d      	beq.n	8003db2 <HAL_DMA_Init+0x38a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a38      	ldr	r2, [pc, #224]	@ (8003e5c <HAL_DMA_Init+0x434>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d018      	beq.n	8003db2 <HAL_DMA_Init+0x38a>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a36      	ldr	r2, [pc, #216]	@ (8003e60 <HAL_DMA_Init+0x438>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d013      	beq.n	8003db2 <HAL_DMA_Init+0x38a>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a35      	ldr	r2, [pc, #212]	@ (8003e64 <HAL_DMA_Init+0x43c>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d00e      	beq.n	8003db2 <HAL_DMA_Init+0x38a>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a33      	ldr	r2, [pc, #204]	@ (8003e68 <HAL_DMA_Init+0x440>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d009      	beq.n	8003db2 <HAL_DMA_Init+0x38a>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a32      	ldr	r2, [pc, #200]	@ (8003e6c <HAL_DMA_Init+0x444>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d004      	beq.n	8003db2 <HAL_DMA_Init+0x38a>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a30      	ldr	r2, [pc, #192]	@ (8003e70 <HAL_DMA_Init+0x448>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d101      	bne.n	8003db6 <HAL_DMA_Init+0x38e>
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <HAL_DMA_Init+0x390>
 8003db6:	2300      	movs	r3, #0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 8097 	beq.w	8003eec <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a24      	ldr	r2, [pc, #144]	@ (8003e54 <HAL_DMA_Init+0x42c>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d021      	beq.n	8003e0c <HAL_DMA_Init+0x3e4>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a22      	ldr	r2, [pc, #136]	@ (8003e58 <HAL_DMA_Init+0x430>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d01c      	beq.n	8003e0c <HAL_DMA_Init+0x3e4>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a21      	ldr	r2, [pc, #132]	@ (8003e5c <HAL_DMA_Init+0x434>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d017      	beq.n	8003e0c <HAL_DMA_Init+0x3e4>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a1f      	ldr	r2, [pc, #124]	@ (8003e60 <HAL_DMA_Init+0x438>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d012      	beq.n	8003e0c <HAL_DMA_Init+0x3e4>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a1e      	ldr	r2, [pc, #120]	@ (8003e64 <HAL_DMA_Init+0x43c>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d00d      	beq.n	8003e0c <HAL_DMA_Init+0x3e4>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a1c      	ldr	r2, [pc, #112]	@ (8003e68 <HAL_DMA_Init+0x440>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d008      	beq.n	8003e0c <HAL_DMA_Init+0x3e4>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a1b      	ldr	r2, [pc, #108]	@ (8003e6c <HAL_DMA_Init+0x444>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d003      	beq.n	8003e0c <HAL_DMA_Init+0x3e4>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a19      	ldr	r2, [pc, #100]	@ (8003e70 <HAL_DMA_Init+0x448>)
 8003e0a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	4b13      	ldr	r3, [pc, #76]	@ (8003e74 <HAL_DMA_Init+0x44c>)
 8003e28:	4013      	ands	r3, r2
 8003e2a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	2b40      	cmp	r3, #64	@ 0x40
 8003e32:	d021      	beq.n	8003e78 <HAL_DMA_Init+0x450>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	2b80      	cmp	r3, #128	@ 0x80
 8003e3a:	d102      	bne.n	8003e42 <HAL_DMA_Init+0x41a>
 8003e3c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003e40:	e01b      	b.n	8003e7a <HAL_DMA_Init+0x452>
 8003e42:	2300      	movs	r3, #0
 8003e44:	e019      	b.n	8003e7a <HAL_DMA_Init+0x452>
 8003e46:	bf00      	nop
 8003e48:	fe10803f 	.word	0xfe10803f
 8003e4c:	5c001000 	.word	0x5c001000
 8003e50:	ffff0000 	.word	0xffff0000
 8003e54:	58025408 	.word	0x58025408
 8003e58:	5802541c 	.word	0x5802541c
 8003e5c:	58025430 	.word	0x58025430
 8003e60:	58025444 	.word	0x58025444
 8003e64:	58025458 	.word	0x58025458
 8003e68:	5802546c 	.word	0x5802546c
 8003e6c:	58025480 	.word	0x58025480
 8003e70:	58025494 	.word	0x58025494
 8003e74:	fffe000f 	.word	0xfffe000f
 8003e78:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	68d2      	ldr	r2, [r2, #12]
 8003e7e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003e80:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003e88:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003e90:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003e98:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003ea0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003ea8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	4b6e      	ldr	r3, [pc, #440]	@ (8004078 <HAL_DMA_Init+0x650>)
 8003ec0:	4413      	add	r3, r2
 8003ec2:	4a6e      	ldr	r2, [pc, #440]	@ (800407c <HAL_DMA_Init+0x654>)
 8003ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	009a      	lsls	r2, r3, #2
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f002 f9a9 	bl	8006228 <DMA_CalcBaseAndBitshift>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ede:	f003 031f 	and.w	r3, r3, #31
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	409a      	lsls	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	605a      	str	r2, [r3, #4]
 8003eea:	e008      	b.n	8003efe <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2240      	movs	r2, #64	@ 0x40
 8003ef0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2203      	movs	r2, #3
 8003ef6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e0b7      	b.n	800406e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a5f      	ldr	r2, [pc, #380]	@ (8004080 <HAL_DMA_Init+0x658>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d072      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a5d      	ldr	r2, [pc, #372]	@ (8004084 <HAL_DMA_Init+0x65c>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d06d      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a5c      	ldr	r2, [pc, #368]	@ (8004088 <HAL_DMA_Init+0x660>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d068      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a5a      	ldr	r2, [pc, #360]	@ (800408c <HAL_DMA_Init+0x664>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d063      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a59      	ldr	r2, [pc, #356]	@ (8004090 <HAL_DMA_Init+0x668>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d05e      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a57      	ldr	r2, [pc, #348]	@ (8004094 <HAL_DMA_Init+0x66c>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d059      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a56      	ldr	r2, [pc, #344]	@ (8004098 <HAL_DMA_Init+0x670>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d054      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a54      	ldr	r2, [pc, #336]	@ (800409c <HAL_DMA_Init+0x674>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d04f      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a53      	ldr	r2, [pc, #332]	@ (80040a0 <HAL_DMA_Init+0x678>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d04a      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a51      	ldr	r2, [pc, #324]	@ (80040a4 <HAL_DMA_Init+0x67c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d045      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a50      	ldr	r2, [pc, #320]	@ (80040a8 <HAL_DMA_Init+0x680>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d040      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a4e      	ldr	r2, [pc, #312]	@ (80040ac <HAL_DMA_Init+0x684>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d03b      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a4d      	ldr	r2, [pc, #308]	@ (80040b0 <HAL_DMA_Init+0x688>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d036      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a4b      	ldr	r2, [pc, #300]	@ (80040b4 <HAL_DMA_Init+0x68c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d031      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a4a      	ldr	r2, [pc, #296]	@ (80040b8 <HAL_DMA_Init+0x690>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d02c      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a48      	ldr	r2, [pc, #288]	@ (80040bc <HAL_DMA_Init+0x694>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d027      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a47      	ldr	r2, [pc, #284]	@ (80040c0 <HAL_DMA_Init+0x698>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d022      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a45      	ldr	r2, [pc, #276]	@ (80040c4 <HAL_DMA_Init+0x69c>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d01d      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a44      	ldr	r2, [pc, #272]	@ (80040c8 <HAL_DMA_Init+0x6a0>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d018      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a42      	ldr	r2, [pc, #264]	@ (80040cc <HAL_DMA_Init+0x6a4>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d013      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a41      	ldr	r2, [pc, #260]	@ (80040d0 <HAL_DMA_Init+0x6a8>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d00e      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a3f      	ldr	r2, [pc, #252]	@ (80040d4 <HAL_DMA_Init+0x6ac>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d009      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a3e      	ldr	r2, [pc, #248]	@ (80040d8 <HAL_DMA_Init+0x6b0>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d004      	beq.n	8003fee <HAL_DMA_Init+0x5c6>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a3c      	ldr	r2, [pc, #240]	@ (80040dc <HAL_DMA_Init+0x6b4>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d101      	bne.n	8003ff2 <HAL_DMA_Init+0x5ca>
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e000      	b.n	8003ff4 <HAL_DMA_Init+0x5cc>
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d032      	beq.n	800405e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f002 fa43 	bl	8006484 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	2b80      	cmp	r3, #128	@ 0x80
 8004004:	d102      	bne.n	800400c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004020:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d010      	beq.n	800404c <HAL_DMA_Init+0x624>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b08      	cmp	r3, #8
 8004030:	d80c      	bhi.n	800404c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f002 fac0 	bl	80065b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004048:	605a      	str	r2, [r3, #4]
 800404a:	e008      	b.n	800405e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	a7fdabf8 	.word	0xa7fdabf8
 800407c:	cccccccd 	.word	0xcccccccd
 8004080:	40020010 	.word	0x40020010
 8004084:	40020028 	.word	0x40020028
 8004088:	40020040 	.word	0x40020040
 800408c:	40020058 	.word	0x40020058
 8004090:	40020070 	.word	0x40020070
 8004094:	40020088 	.word	0x40020088
 8004098:	400200a0 	.word	0x400200a0
 800409c:	400200b8 	.word	0x400200b8
 80040a0:	40020410 	.word	0x40020410
 80040a4:	40020428 	.word	0x40020428
 80040a8:	40020440 	.word	0x40020440
 80040ac:	40020458 	.word	0x40020458
 80040b0:	40020470 	.word	0x40020470
 80040b4:	40020488 	.word	0x40020488
 80040b8:	400204a0 	.word	0x400204a0
 80040bc:	400204b8 	.word	0x400204b8
 80040c0:	58025408 	.word	0x58025408
 80040c4:	5802541c 	.word	0x5802541c
 80040c8:	58025430 	.word	0x58025430
 80040cc:	58025444 	.word	0x58025444
 80040d0:	58025458 	.word	0x58025458
 80040d4:	5802546c 	.word	0x5802546c
 80040d8:	58025480 	.word	0x58025480
 80040dc:	58025494 	.word	0x58025494

080040e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]
 80040ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040ee:	2300      	movs	r3, #0
 80040f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e226      	b.n	800454a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004102:	2b01      	cmp	r3, #1
 8004104:	d101      	bne.n	800410a <HAL_DMA_Start_IT+0x2a>
 8004106:	2302      	movs	r3, #2
 8004108:	e21f      	b.n	800454a <HAL_DMA_Start_IT+0x46a>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b01      	cmp	r3, #1
 800411c:	f040 820a 	bne.w	8004534 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a68      	ldr	r2, [pc, #416]	@ (80042d4 <HAL_DMA_Start_IT+0x1f4>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d04a      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a66      	ldr	r2, [pc, #408]	@ (80042d8 <HAL_DMA_Start_IT+0x1f8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d045      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a65      	ldr	r2, [pc, #404]	@ (80042dc <HAL_DMA_Start_IT+0x1fc>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d040      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a63      	ldr	r2, [pc, #396]	@ (80042e0 <HAL_DMA_Start_IT+0x200>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d03b      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a62      	ldr	r2, [pc, #392]	@ (80042e4 <HAL_DMA_Start_IT+0x204>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d036      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a60      	ldr	r2, [pc, #384]	@ (80042e8 <HAL_DMA_Start_IT+0x208>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d031      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a5f      	ldr	r2, [pc, #380]	@ (80042ec <HAL_DMA_Start_IT+0x20c>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d02c      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a5d      	ldr	r2, [pc, #372]	@ (80042f0 <HAL_DMA_Start_IT+0x210>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d027      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a5c      	ldr	r2, [pc, #368]	@ (80042f4 <HAL_DMA_Start_IT+0x214>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d022      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a5a      	ldr	r2, [pc, #360]	@ (80042f8 <HAL_DMA_Start_IT+0x218>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d01d      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a59      	ldr	r2, [pc, #356]	@ (80042fc <HAL_DMA_Start_IT+0x21c>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d018      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a57      	ldr	r2, [pc, #348]	@ (8004300 <HAL_DMA_Start_IT+0x220>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d013      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a56      	ldr	r2, [pc, #344]	@ (8004304 <HAL_DMA_Start_IT+0x224>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d00e      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a54      	ldr	r2, [pc, #336]	@ (8004308 <HAL_DMA_Start_IT+0x228>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d009      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a53      	ldr	r2, [pc, #332]	@ (800430c <HAL_DMA_Start_IT+0x22c>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d004      	beq.n	80041ce <HAL_DMA_Start_IT+0xee>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a51      	ldr	r2, [pc, #324]	@ (8004310 <HAL_DMA_Start_IT+0x230>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d108      	bne.n	80041e0 <HAL_DMA_Start_IT+0x100>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0201 	bic.w	r2, r2, #1
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	e007      	b.n	80041f0 <HAL_DMA_Start_IT+0x110>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0201 	bic.w	r2, r2, #1
 80041ee:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	68b9      	ldr	r1, [r7, #8]
 80041f6:	68f8      	ldr	r0, [r7, #12]
 80041f8:	f001 fe6a 	bl	8005ed0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a34      	ldr	r2, [pc, #208]	@ (80042d4 <HAL_DMA_Start_IT+0x1f4>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d04a      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a33      	ldr	r2, [pc, #204]	@ (80042d8 <HAL_DMA_Start_IT+0x1f8>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d045      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a31      	ldr	r2, [pc, #196]	@ (80042dc <HAL_DMA_Start_IT+0x1fc>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d040      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a30      	ldr	r2, [pc, #192]	@ (80042e0 <HAL_DMA_Start_IT+0x200>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d03b      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a2e      	ldr	r2, [pc, #184]	@ (80042e4 <HAL_DMA_Start_IT+0x204>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d036      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a2d      	ldr	r2, [pc, #180]	@ (80042e8 <HAL_DMA_Start_IT+0x208>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d031      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a2b      	ldr	r2, [pc, #172]	@ (80042ec <HAL_DMA_Start_IT+0x20c>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d02c      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a2a      	ldr	r2, [pc, #168]	@ (80042f0 <HAL_DMA_Start_IT+0x210>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d027      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a28      	ldr	r2, [pc, #160]	@ (80042f4 <HAL_DMA_Start_IT+0x214>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d022      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a27      	ldr	r2, [pc, #156]	@ (80042f8 <HAL_DMA_Start_IT+0x218>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d01d      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a25      	ldr	r2, [pc, #148]	@ (80042fc <HAL_DMA_Start_IT+0x21c>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d018      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a24      	ldr	r2, [pc, #144]	@ (8004300 <HAL_DMA_Start_IT+0x220>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d013      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a22      	ldr	r2, [pc, #136]	@ (8004304 <HAL_DMA_Start_IT+0x224>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00e      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a21      	ldr	r2, [pc, #132]	@ (8004308 <HAL_DMA_Start_IT+0x228>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d009      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a1f      	ldr	r2, [pc, #124]	@ (800430c <HAL_DMA_Start_IT+0x22c>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d004      	beq.n	800429c <HAL_DMA_Start_IT+0x1bc>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a1e      	ldr	r2, [pc, #120]	@ (8004310 <HAL_DMA_Start_IT+0x230>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d101      	bne.n	80042a0 <HAL_DMA_Start_IT+0x1c0>
 800429c:	2301      	movs	r3, #1
 800429e:	e000      	b.n	80042a2 <HAL_DMA_Start_IT+0x1c2>
 80042a0:	2300      	movs	r3, #0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d036      	beq.n	8004314 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f023 021e 	bic.w	r2, r3, #30
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f042 0216 	orr.w	r2, r2, #22
 80042b8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d03e      	beq.n	8004340 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f042 0208 	orr.w	r2, r2, #8
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	e035      	b.n	8004340 <HAL_DMA_Start_IT+0x260>
 80042d4:	40020010 	.word	0x40020010
 80042d8:	40020028 	.word	0x40020028
 80042dc:	40020040 	.word	0x40020040
 80042e0:	40020058 	.word	0x40020058
 80042e4:	40020070 	.word	0x40020070
 80042e8:	40020088 	.word	0x40020088
 80042ec:	400200a0 	.word	0x400200a0
 80042f0:	400200b8 	.word	0x400200b8
 80042f4:	40020410 	.word	0x40020410
 80042f8:	40020428 	.word	0x40020428
 80042fc:	40020440 	.word	0x40020440
 8004300:	40020458 	.word	0x40020458
 8004304:	40020470 	.word	0x40020470
 8004308:	40020488 	.word	0x40020488
 800430c:	400204a0 	.word	0x400204a0
 8004310:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f023 020e 	bic.w	r2, r3, #14
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f042 020a 	orr.w	r2, r2, #10
 8004326:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432c:	2b00      	cmp	r3, #0
 800432e:	d007      	beq.n	8004340 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0204 	orr.w	r2, r2, #4
 800433e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a83      	ldr	r2, [pc, #524]	@ (8004554 <HAL_DMA_Start_IT+0x474>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d072      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a82      	ldr	r2, [pc, #520]	@ (8004558 <HAL_DMA_Start_IT+0x478>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d06d      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a80      	ldr	r2, [pc, #512]	@ (800455c <HAL_DMA_Start_IT+0x47c>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d068      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a7f      	ldr	r2, [pc, #508]	@ (8004560 <HAL_DMA_Start_IT+0x480>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d063      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a7d      	ldr	r2, [pc, #500]	@ (8004564 <HAL_DMA_Start_IT+0x484>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d05e      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a7c      	ldr	r2, [pc, #496]	@ (8004568 <HAL_DMA_Start_IT+0x488>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d059      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a7a      	ldr	r2, [pc, #488]	@ (800456c <HAL_DMA_Start_IT+0x48c>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d054      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a79      	ldr	r2, [pc, #484]	@ (8004570 <HAL_DMA_Start_IT+0x490>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d04f      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a77      	ldr	r2, [pc, #476]	@ (8004574 <HAL_DMA_Start_IT+0x494>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d04a      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a76      	ldr	r2, [pc, #472]	@ (8004578 <HAL_DMA_Start_IT+0x498>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d045      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a74      	ldr	r2, [pc, #464]	@ (800457c <HAL_DMA_Start_IT+0x49c>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d040      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a73      	ldr	r2, [pc, #460]	@ (8004580 <HAL_DMA_Start_IT+0x4a0>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d03b      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a71      	ldr	r2, [pc, #452]	@ (8004584 <HAL_DMA_Start_IT+0x4a4>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d036      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a70      	ldr	r2, [pc, #448]	@ (8004588 <HAL_DMA_Start_IT+0x4a8>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d031      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a6e      	ldr	r2, [pc, #440]	@ (800458c <HAL_DMA_Start_IT+0x4ac>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d02c      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a6d      	ldr	r2, [pc, #436]	@ (8004590 <HAL_DMA_Start_IT+0x4b0>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d027      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a6b      	ldr	r2, [pc, #428]	@ (8004594 <HAL_DMA_Start_IT+0x4b4>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d022      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a6a      	ldr	r2, [pc, #424]	@ (8004598 <HAL_DMA_Start_IT+0x4b8>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d01d      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a68      	ldr	r2, [pc, #416]	@ (800459c <HAL_DMA_Start_IT+0x4bc>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d018      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a67      	ldr	r2, [pc, #412]	@ (80045a0 <HAL_DMA_Start_IT+0x4c0>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d013      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a65      	ldr	r2, [pc, #404]	@ (80045a4 <HAL_DMA_Start_IT+0x4c4>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d00e      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a64      	ldr	r2, [pc, #400]	@ (80045a8 <HAL_DMA_Start_IT+0x4c8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d009      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a62      	ldr	r2, [pc, #392]	@ (80045ac <HAL_DMA_Start_IT+0x4cc>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d004      	beq.n	8004430 <HAL_DMA_Start_IT+0x350>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a61      	ldr	r2, [pc, #388]	@ (80045b0 <HAL_DMA_Start_IT+0x4d0>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d101      	bne.n	8004434 <HAL_DMA_Start_IT+0x354>
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <HAL_DMA_Start_IT+0x356>
 8004434:	2300      	movs	r3, #0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d01a      	beq.n	8004470 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d007      	beq.n	8004458 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004452:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004456:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800445c:	2b00      	cmp	r3, #0
 800445e:	d007      	beq.n	8004470 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800446a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800446e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a37      	ldr	r2, [pc, #220]	@ (8004554 <HAL_DMA_Start_IT+0x474>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d04a      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a36      	ldr	r2, [pc, #216]	@ (8004558 <HAL_DMA_Start_IT+0x478>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d045      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a34      	ldr	r2, [pc, #208]	@ (800455c <HAL_DMA_Start_IT+0x47c>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d040      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a33      	ldr	r2, [pc, #204]	@ (8004560 <HAL_DMA_Start_IT+0x480>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d03b      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a31      	ldr	r2, [pc, #196]	@ (8004564 <HAL_DMA_Start_IT+0x484>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d036      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a30      	ldr	r2, [pc, #192]	@ (8004568 <HAL_DMA_Start_IT+0x488>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d031      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a2e      	ldr	r2, [pc, #184]	@ (800456c <HAL_DMA_Start_IT+0x48c>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d02c      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004570 <HAL_DMA_Start_IT+0x490>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d027      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a2b      	ldr	r2, [pc, #172]	@ (8004574 <HAL_DMA_Start_IT+0x494>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d022      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004578 <HAL_DMA_Start_IT+0x498>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d01d      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a28      	ldr	r2, [pc, #160]	@ (800457c <HAL_DMA_Start_IT+0x49c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d018      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a27      	ldr	r2, [pc, #156]	@ (8004580 <HAL_DMA_Start_IT+0x4a0>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d013      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a25      	ldr	r2, [pc, #148]	@ (8004584 <HAL_DMA_Start_IT+0x4a4>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d00e      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a24      	ldr	r2, [pc, #144]	@ (8004588 <HAL_DMA_Start_IT+0x4a8>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d009      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a22      	ldr	r2, [pc, #136]	@ (800458c <HAL_DMA_Start_IT+0x4ac>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d004      	beq.n	8004510 <HAL_DMA_Start_IT+0x430>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a21      	ldr	r2, [pc, #132]	@ (8004590 <HAL_DMA_Start_IT+0x4b0>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d108      	bne.n	8004522 <HAL_DMA_Start_IT+0x442>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0201 	orr.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e012      	b.n	8004548 <HAL_DMA_Start_IT+0x468>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f042 0201 	orr.w	r2, r2, #1
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	e009      	b.n	8004548 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800453a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004548:	7dfb      	ldrb	r3, [r7, #23]
}
 800454a:	4618      	mov	r0, r3
 800454c:	3718      	adds	r7, #24
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	40020010 	.word	0x40020010
 8004558:	40020028 	.word	0x40020028
 800455c:	40020040 	.word	0x40020040
 8004560:	40020058 	.word	0x40020058
 8004564:	40020070 	.word	0x40020070
 8004568:	40020088 	.word	0x40020088
 800456c:	400200a0 	.word	0x400200a0
 8004570:	400200b8 	.word	0x400200b8
 8004574:	40020410 	.word	0x40020410
 8004578:	40020428 	.word	0x40020428
 800457c:	40020440 	.word	0x40020440
 8004580:	40020458 	.word	0x40020458
 8004584:	40020470 	.word	0x40020470
 8004588:	40020488 	.word	0x40020488
 800458c:	400204a0 	.word	0x400204a0
 8004590:	400204b8 	.word	0x400204b8
 8004594:	58025408 	.word	0x58025408
 8004598:	5802541c 	.word	0x5802541c
 800459c:	58025430 	.word	0x58025430
 80045a0:	58025444 	.word	0x58025444
 80045a4:	58025458 	.word	0x58025458
 80045a8:	5802546c 	.word	0x5802546c
 80045ac:	58025480 	.word	0x58025480
 80045b0:	58025494 	.word	0x58025494

080045b4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b086      	sub	sp, #24
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80045bc:	f7fd fa6e 	bl	8001a9c <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d101      	bne.n	80045cc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e2dc      	b.n	8004b86 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d008      	beq.n	80045ea <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2280      	movs	r2, #128	@ 0x80
 80045dc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e2cd      	b.n	8004b86 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a76      	ldr	r2, [pc, #472]	@ (80047c8 <HAL_DMA_Abort+0x214>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d04a      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a74      	ldr	r2, [pc, #464]	@ (80047cc <HAL_DMA_Abort+0x218>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d045      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a73      	ldr	r2, [pc, #460]	@ (80047d0 <HAL_DMA_Abort+0x21c>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d040      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a71      	ldr	r2, [pc, #452]	@ (80047d4 <HAL_DMA_Abort+0x220>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d03b      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a70      	ldr	r2, [pc, #448]	@ (80047d8 <HAL_DMA_Abort+0x224>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d036      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a6e      	ldr	r2, [pc, #440]	@ (80047dc <HAL_DMA_Abort+0x228>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d031      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a6d      	ldr	r2, [pc, #436]	@ (80047e0 <HAL_DMA_Abort+0x22c>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d02c      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a6b      	ldr	r2, [pc, #428]	@ (80047e4 <HAL_DMA_Abort+0x230>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d027      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a6a      	ldr	r2, [pc, #424]	@ (80047e8 <HAL_DMA_Abort+0x234>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d022      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a68      	ldr	r2, [pc, #416]	@ (80047ec <HAL_DMA_Abort+0x238>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d01d      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a67      	ldr	r2, [pc, #412]	@ (80047f0 <HAL_DMA_Abort+0x23c>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d018      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a65      	ldr	r2, [pc, #404]	@ (80047f4 <HAL_DMA_Abort+0x240>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d013      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a64      	ldr	r2, [pc, #400]	@ (80047f8 <HAL_DMA_Abort+0x244>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d00e      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a62      	ldr	r2, [pc, #392]	@ (80047fc <HAL_DMA_Abort+0x248>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d009      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a61      	ldr	r2, [pc, #388]	@ (8004800 <HAL_DMA_Abort+0x24c>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d004      	beq.n	800468a <HAL_DMA_Abort+0xd6>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a5f      	ldr	r2, [pc, #380]	@ (8004804 <HAL_DMA_Abort+0x250>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d101      	bne.n	800468e <HAL_DMA_Abort+0xda>
 800468a:	2301      	movs	r3, #1
 800468c:	e000      	b.n	8004690 <HAL_DMA_Abort+0xdc>
 800468e:	2300      	movs	r3, #0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d013      	beq.n	80046bc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 021e 	bic.w	r2, r2, #30
 80046a2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	695a      	ldr	r2, [r3, #20]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046b2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	617b      	str	r3, [r7, #20]
 80046ba:	e00a      	b.n	80046d2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 020e 	bic.w	r2, r2, #14
 80046ca:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a3c      	ldr	r2, [pc, #240]	@ (80047c8 <HAL_DMA_Abort+0x214>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d072      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a3a      	ldr	r2, [pc, #232]	@ (80047cc <HAL_DMA_Abort+0x218>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d06d      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a39      	ldr	r2, [pc, #228]	@ (80047d0 <HAL_DMA_Abort+0x21c>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d068      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a37      	ldr	r2, [pc, #220]	@ (80047d4 <HAL_DMA_Abort+0x220>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d063      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a36      	ldr	r2, [pc, #216]	@ (80047d8 <HAL_DMA_Abort+0x224>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d05e      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a34      	ldr	r2, [pc, #208]	@ (80047dc <HAL_DMA_Abort+0x228>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d059      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a33      	ldr	r2, [pc, #204]	@ (80047e0 <HAL_DMA_Abort+0x22c>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d054      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a31      	ldr	r2, [pc, #196]	@ (80047e4 <HAL_DMA_Abort+0x230>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d04f      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a30      	ldr	r2, [pc, #192]	@ (80047e8 <HAL_DMA_Abort+0x234>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d04a      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a2e      	ldr	r2, [pc, #184]	@ (80047ec <HAL_DMA_Abort+0x238>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d045      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a2d      	ldr	r2, [pc, #180]	@ (80047f0 <HAL_DMA_Abort+0x23c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d040      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a2b      	ldr	r2, [pc, #172]	@ (80047f4 <HAL_DMA_Abort+0x240>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d03b      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a2a      	ldr	r2, [pc, #168]	@ (80047f8 <HAL_DMA_Abort+0x244>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d036      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a28      	ldr	r2, [pc, #160]	@ (80047fc <HAL_DMA_Abort+0x248>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d031      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a27      	ldr	r2, [pc, #156]	@ (8004800 <HAL_DMA_Abort+0x24c>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d02c      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a25      	ldr	r2, [pc, #148]	@ (8004804 <HAL_DMA_Abort+0x250>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d027      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a24      	ldr	r2, [pc, #144]	@ (8004808 <HAL_DMA_Abort+0x254>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d022      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a22      	ldr	r2, [pc, #136]	@ (800480c <HAL_DMA_Abort+0x258>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d01d      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a21      	ldr	r2, [pc, #132]	@ (8004810 <HAL_DMA_Abort+0x25c>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d018      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a1f      	ldr	r2, [pc, #124]	@ (8004814 <HAL_DMA_Abort+0x260>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d013      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a1e      	ldr	r2, [pc, #120]	@ (8004818 <HAL_DMA_Abort+0x264>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d00e      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a1c      	ldr	r2, [pc, #112]	@ (800481c <HAL_DMA_Abort+0x268>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d009      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a1b      	ldr	r2, [pc, #108]	@ (8004820 <HAL_DMA_Abort+0x26c>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d004      	beq.n	80047c2 <HAL_DMA_Abort+0x20e>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a19      	ldr	r2, [pc, #100]	@ (8004824 <HAL_DMA_Abort+0x270>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d132      	bne.n	8004828 <HAL_DMA_Abort+0x274>
 80047c2:	2301      	movs	r3, #1
 80047c4:	e031      	b.n	800482a <HAL_DMA_Abort+0x276>
 80047c6:	bf00      	nop
 80047c8:	40020010 	.word	0x40020010
 80047cc:	40020028 	.word	0x40020028
 80047d0:	40020040 	.word	0x40020040
 80047d4:	40020058 	.word	0x40020058
 80047d8:	40020070 	.word	0x40020070
 80047dc:	40020088 	.word	0x40020088
 80047e0:	400200a0 	.word	0x400200a0
 80047e4:	400200b8 	.word	0x400200b8
 80047e8:	40020410 	.word	0x40020410
 80047ec:	40020428 	.word	0x40020428
 80047f0:	40020440 	.word	0x40020440
 80047f4:	40020458 	.word	0x40020458
 80047f8:	40020470 	.word	0x40020470
 80047fc:	40020488 	.word	0x40020488
 8004800:	400204a0 	.word	0x400204a0
 8004804:	400204b8 	.word	0x400204b8
 8004808:	58025408 	.word	0x58025408
 800480c:	5802541c 	.word	0x5802541c
 8004810:	58025430 	.word	0x58025430
 8004814:	58025444 	.word	0x58025444
 8004818:	58025458 	.word	0x58025458
 800481c:	5802546c 	.word	0x5802546c
 8004820:	58025480 	.word	0x58025480
 8004824:	58025494 	.word	0x58025494
 8004828:	2300      	movs	r3, #0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d007      	beq.n	800483e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004838:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800483c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a6d      	ldr	r2, [pc, #436]	@ (80049f8 <HAL_DMA_Abort+0x444>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d04a      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a6b      	ldr	r2, [pc, #428]	@ (80049fc <HAL_DMA_Abort+0x448>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d045      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a6a      	ldr	r2, [pc, #424]	@ (8004a00 <HAL_DMA_Abort+0x44c>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d040      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a68      	ldr	r2, [pc, #416]	@ (8004a04 <HAL_DMA_Abort+0x450>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d03b      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a67      	ldr	r2, [pc, #412]	@ (8004a08 <HAL_DMA_Abort+0x454>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d036      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a65      	ldr	r2, [pc, #404]	@ (8004a0c <HAL_DMA_Abort+0x458>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d031      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a64      	ldr	r2, [pc, #400]	@ (8004a10 <HAL_DMA_Abort+0x45c>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d02c      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a62      	ldr	r2, [pc, #392]	@ (8004a14 <HAL_DMA_Abort+0x460>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d027      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a61      	ldr	r2, [pc, #388]	@ (8004a18 <HAL_DMA_Abort+0x464>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d022      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a5f      	ldr	r2, [pc, #380]	@ (8004a1c <HAL_DMA_Abort+0x468>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d01d      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a5e      	ldr	r2, [pc, #376]	@ (8004a20 <HAL_DMA_Abort+0x46c>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d018      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a5c      	ldr	r2, [pc, #368]	@ (8004a24 <HAL_DMA_Abort+0x470>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a5b      	ldr	r2, [pc, #364]	@ (8004a28 <HAL_DMA_Abort+0x474>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d00e      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a59      	ldr	r2, [pc, #356]	@ (8004a2c <HAL_DMA_Abort+0x478>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d009      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a58      	ldr	r2, [pc, #352]	@ (8004a30 <HAL_DMA_Abort+0x47c>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d004      	beq.n	80048de <HAL_DMA_Abort+0x32a>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a56      	ldr	r2, [pc, #344]	@ (8004a34 <HAL_DMA_Abort+0x480>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d108      	bne.n	80048f0 <HAL_DMA_Abort+0x33c>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f022 0201 	bic.w	r2, r2, #1
 80048ec:	601a      	str	r2, [r3, #0]
 80048ee:	e007      	b.n	8004900 <HAL_DMA_Abort+0x34c>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0201 	bic.w	r2, r2, #1
 80048fe:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004900:	e013      	b.n	800492a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004902:	f7fd f8cb 	bl	8001a9c <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b05      	cmp	r3, #5
 800490e:	d90c      	bls.n	800492a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2220      	movs	r2, #32
 8004914:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2203      	movs	r2, #3
 800491a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e12d      	b.n	8004b86 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1e5      	bne.n	8004902 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a2f      	ldr	r2, [pc, #188]	@ (80049f8 <HAL_DMA_Abort+0x444>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d04a      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a2d      	ldr	r2, [pc, #180]	@ (80049fc <HAL_DMA_Abort+0x448>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d045      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a2c      	ldr	r2, [pc, #176]	@ (8004a00 <HAL_DMA_Abort+0x44c>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d040      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a2a      	ldr	r2, [pc, #168]	@ (8004a04 <HAL_DMA_Abort+0x450>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d03b      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a29      	ldr	r2, [pc, #164]	@ (8004a08 <HAL_DMA_Abort+0x454>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d036      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a27      	ldr	r2, [pc, #156]	@ (8004a0c <HAL_DMA_Abort+0x458>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d031      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a26      	ldr	r2, [pc, #152]	@ (8004a10 <HAL_DMA_Abort+0x45c>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d02c      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a24      	ldr	r2, [pc, #144]	@ (8004a14 <HAL_DMA_Abort+0x460>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d027      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a23      	ldr	r2, [pc, #140]	@ (8004a18 <HAL_DMA_Abort+0x464>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d022      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a21      	ldr	r2, [pc, #132]	@ (8004a1c <HAL_DMA_Abort+0x468>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d01d      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a20      	ldr	r2, [pc, #128]	@ (8004a20 <HAL_DMA_Abort+0x46c>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d018      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004a24 <HAL_DMA_Abort+0x470>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d013      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a1d      	ldr	r2, [pc, #116]	@ (8004a28 <HAL_DMA_Abort+0x474>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d00e      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a1b      	ldr	r2, [pc, #108]	@ (8004a2c <HAL_DMA_Abort+0x478>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d009      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a1a      	ldr	r2, [pc, #104]	@ (8004a30 <HAL_DMA_Abort+0x47c>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d004      	beq.n	80049d6 <HAL_DMA_Abort+0x422>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a18      	ldr	r2, [pc, #96]	@ (8004a34 <HAL_DMA_Abort+0x480>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d101      	bne.n	80049da <HAL_DMA_Abort+0x426>
 80049d6:	2301      	movs	r3, #1
 80049d8:	e000      	b.n	80049dc <HAL_DMA_Abort+0x428>
 80049da:	2300      	movs	r3, #0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d02b      	beq.n	8004a38 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ea:	f003 031f 	and.w	r3, r3, #31
 80049ee:	223f      	movs	r2, #63	@ 0x3f
 80049f0:	409a      	lsls	r2, r3
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	609a      	str	r2, [r3, #8]
 80049f6:	e02a      	b.n	8004a4e <HAL_DMA_Abort+0x49a>
 80049f8:	40020010 	.word	0x40020010
 80049fc:	40020028 	.word	0x40020028
 8004a00:	40020040 	.word	0x40020040
 8004a04:	40020058 	.word	0x40020058
 8004a08:	40020070 	.word	0x40020070
 8004a0c:	40020088 	.word	0x40020088
 8004a10:	400200a0 	.word	0x400200a0
 8004a14:	400200b8 	.word	0x400200b8
 8004a18:	40020410 	.word	0x40020410
 8004a1c:	40020428 	.word	0x40020428
 8004a20:	40020440 	.word	0x40020440
 8004a24:	40020458 	.word	0x40020458
 8004a28:	40020470 	.word	0x40020470
 8004a2c:	40020488 	.word	0x40020488
 8004a30:	400204a0 	.word	0x400204a0
 8004a34:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a3c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a42:	f003 031f 	and.w	r3, r3, #31
 8004a46:	2201      	movs	r2, #1
 8004a48:	409a      	lsls	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a4f      	ldr	r2, [pc, #316]	@ (8004b90 <HAL_DMA_Abort+0x5dc>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d072      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a4d      	ldr	r2, [pc, #308]	@ (8004b94 <HAL_DMA_Abort+0x5e0>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d06d      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a4c      	ldr	r2, [pc, #304]	@ (8004b98 <HAL_DMA_Abort+0x5e4>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d068      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a4a      	ldr	r2, [pc, #296]	@ (8004b9c <HAL_DMA_Abort+0x5e8>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d063      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a49      	ldr	r2, [pc, #292]	@ (8004ba0 <HAL_DMA_Abort+0x5ec>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d05e      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a47      	ldr	r2, [pc, #284]	@ (8004ba4 <HAL_DMA_Abort+0x5f0>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d059      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a46      	ldr	r2, [pc, #280]	@ (8004ba8 <HAL_DMA_Abort+0x5f4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d054      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a44      	ldr	r2, [pc, #272]	@ (8004bac <HAL_DMA_Abort+0x5f8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d04f      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a43      	ldr	r2, [pc, #268]	@ (8004bb0 <HAL_DMA_Abort+0x5fc>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d04a      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a41      	ldr	r2, [pc, #260]	@ (8004bb4 <HAL_DMA_Abort+0x600>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d045      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a40      	ldr	r2, [pc, #256]	@ (8004bb8 <HAL_DMA_Abort+0x604>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d040      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a3e      	ldr	r2, [pc, #248]	@ (8004bbc <HAL_DMA_Abort+0x608>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d03b      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a3d      	ldr	r2, [pc, #244]	@ (8004bc0 <HAL_DMA_Abort+0x60c>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d036      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a3b      	ldr	r2, [pc, #236]	@ (8004bc4 <HAL_DMA_Abort+0x610>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d031      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a3a      	ldr	r2, [pc, #232]	@ (8004bc8 <HAL_DMA_Abort+0x614>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d02c      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a38      	ldr	r2, [pc, #224]	@ (8004bcc <HAL_DMA_Abort+0x618>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d027      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a37      	ldr	r2, [pc, #220]	@ (8004bd0 <HAL_DMA_Abort+0x61c>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d022      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a35      	ldr	r2, [pc, #212]	@ (8004bd4 <HAL_DMA_Abort+0x620>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d01d      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a34      	ldr	r2, [pc, #208]	@ (8004bd8 <HAL_DMA_Abort+0x624>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d018      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a32      	ldr	r2, [pc, #200]	@ (8004bdc <HAL_DMA_Abort+0x628>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d013      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a31      	ldr	r2, [pc, #196]	@ (8004be0 <HAL_DMA_Abort+0x62c>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00e      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a2f      	ldr	r2, [pc, #188]	@ (8004be4 <HAL_DMA_Abort+0x630>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d009      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a2e      	ldr	r2, [pc, #184]	@ (8004be8 <HAL_DMA_Abort+0x634>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d004      	beq.n	8004b3e <HAL_DMA_Abort+0x58a>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a2c      	ldr	r2, [pc, #176]	@ (8004bec <HAL_DMA_Abort+0x638>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d101      	bne.n	8004b42 <HAL_DMA_Abort+0x58e>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e000      	b.n	8004b44 <HAL_DMA_Abort+0x590>
 8004b42:	2300      	movs	r3, #0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d015      	beq.n	8004b74 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004b50:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00c      	beq.n	8004b74 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b68:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b72:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3718      	adds	r7, #24
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40020010 	.word	0x40020010
 8004b94:	40020028 	.word	0x40020028
 8004b98:	40020040 	.word	0x40020040
 8004b9c:	40020058 	.word	0x40020058
 8004ba0:	40020070 	.word	0x40020070
 8004ba4:	40020088 	.word	0x40020088
 8004ba8:	400200a0 	.word	0x400200a0
 8004bac:	400200b8 	.word	0x400200b8
 8004bb0:	40020410 	.word	0x40020410
 8004bb4:	40020428 	.word	0x40020428
 8004bb8:	40020440 	.word	0x40020440
 8004bbc:	40020458 	.word	0x40020458
 8004bc0:	40020470 	.word	0x40020470
 8004bc4:	40020488 	.word	0x40020488
 8004bc8:	400204a0 	.word	0x400204a0
 8004bcc:	400204b8 	.word	0x400204b8
 8004bd0:	58025408 	.word	0x58025408
 8004bd4:	5802541c 	.word	0x5802541c
 8004bd8:	58025430 	.word	0x58025430
 8004bdc:	58025444 	.word	0x58025444
 8004be0:	58025458 	.word	0x58025458
 8004be4:	5802546c 	.word	0x5802546c
 8004be8:	58025480 	.word	0x58025480
 8004bec:	58025494 	.word	0x58025494

08004bf0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d101      	bne.n	8004c02 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e237      	b.n	8005072 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d004      	beq.n	8004c18 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2280      	movs	r2, #128	@ 0x80
 8004c12:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e22c      	b.n	8005072 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a5c      	ldr	r2, [pc, #368]	@ (8004d90 <HAL_DMA_Abort_IT+0x1a0>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d04a      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a5b      	ldr	r2, [pc, #364]	@ (8004d94 <HAL_DMA_Abort_IT+0x1a4>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d045      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a59      	ldr	r2, [pc, #356]	@ (8004d98 <HAL_DMA_Abort_IT+0x1a8>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d040      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a58      	ldr	r2, [pc, #352]	@ (8004d9c <HAL_DMA_Abort_IT+0x1ac>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d03b      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a56      	ldr	r2, [pc, #344]	@ (8004da0 <HAL_DMA_Abort_IT+0x1b0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d036      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a55      	ldr	r2, [pc, #340]	@ (8004da4 <HAL_DMA_Abort_IT+0x1b4>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d031      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a53      	ldr	r2, [pc, #332]	@ (8004da8 <HAL_DMA_Abort_IT+0x1b8>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d02c      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a52      	ldr	r2, [pc, #328]	@ (8004dac <HAL_DMA_Abort_IT+0x1bc>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d027      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a50      	ldr	r2, [pc, #320]	@ (8004db0 <HAL_DMA_Abort_IT+0x1c0>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d022      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a4f      	ldr	r2, [pc, #316]	@ (8004db4 <HAL_DMA_Abort_IT+0x1c4>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d01d      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a4d      	ldr	r2, [pc, #308]	@ (8004db8 <HAL_DMA_Abort_IT+0x1c8>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d018      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a4c      	ldr	r2, [pc, #304]	@ (8004dbc <HAL_DMA_Abort_IT+0x1cc>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d013      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a4a      	ldr	r2, [pc, #296]	@ (8004dc0 <HAL_DMA_Abort_IT+0x1d0>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d00e      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a49      	ldr	r2, [pc, #292]	@ (8004dc4 <HAL_DMA_Abort_IT+0x1d4>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d009      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a47      	ldr	r2, [pc, #284]	@ (8004dc8 <HAL_DMA_Abort_IT+0x1d8>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d004      	beq.n	8004cb8 <HAL_DMA_Abort_IT+0xc8>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a46      	ldr	r2, [pc, #280]	@ (8004dcc <HAL_DMA_Abort_IT+0x1dc>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d101      	bne.n	8004cbc <HAL_DMA_Abort_IT+0xcc>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e000      	b.n	8004cbe <HAL_DMA_Abort_IT+0xce>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f000 8086 	beq.w	8004dd0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2204      	movs	r2, #4
 8004cc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a2f      	ldr	r2, [pc, #188]	@ (8004d90 <HAL_DMA_Abort_IT+0x1a0>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d04a      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a2e      	ldr	r2, [pc, #184]	@ (8004d94 <HAL_DMA_Abort_IT+0x1a4>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d045      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a2c      	ldr	r2, [pc, #176]	@ (8004d98 <HAL_DMA_Abort_IT+0x1a8>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d040      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a2b      	ldr	r2, [pc, #172]	@ (8004d9c <HAL_DMA_Abort_IT+0x1ac>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d03b      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a29      	ldr	r2, [pc, #164]	@ (8004da0 <HAL_DMA_Abort_IT+0x1b0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d036      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a28      	ldr	r2, [pc, #160]	@ (8004da4 <HAL_DMA_Abort_IT+0x1b4>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d031      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a26      	ldr	r2, [pc, #152]	@ (8004da8 <HAL_DMA_Abort_IT+0x1b8>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d02c      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a25      	ldr	r2, [pc, #148]	@ (8004dac <HAL_DMA_Abort_IT+0x1bc>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d027      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a23      	ldr	r2, [pc, #140]	@ (8004db0 <HAL_DMA_Abort_IT+0x1c0>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d022      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a22      	ldr	r2, [pc, #136]	@ (8004db4 <HAL_DMA_Abort_IT+0x1c4>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d01d      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a20      	ldr	r2, [pc, #128]	@ (8004db8 <HAL_DMA_Abort_IT+0x1c8>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d018      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8004dbc <HAL_DMA_Abort_IT+0x1cc>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d013      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a1d      	ldr	r2, [pc, #116]	@ (8004dc0 <HAL_DMA_Abort_IT+0x1d0>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d00e      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a1c      	ldr	r2, [pc, #112]	@ (8004dc4 <HAL_DMA_Abort_IT+0x1d4>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d009      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc8 <HAL_DMA_Abort_IT+0x1d8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d004      	beq.n	8004d6c <HAL_DMA_Abort_IT+0x17c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a19      	ldr	r2, [pc, #100]	@ (8004dcc <HAL_DMA_Abort_IT+0x1dc>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d108      	bne.n	8004d7e <HAL_DMA_Abort_IT+0x18e>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 0201 	bic.w	r2, r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]
 8004d7c:	e178      	b.n	8005070 <HAL_DMA_Abort_IT+0x480>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f022 0201 	bic.w	r2, r2, #1
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	e16f      	b.n	8005070 <HAL_DMA_Abort_IT+0x480>
 8004d90:	40020010 	.word	0x40020010
 8004d94:	40020028 	.word	0x40020028
 8004d98:	40020040 	.word	0x40020040
 8004d9c:	40020058 	.word	0x40020058
 8004da0:	40020070 	.word	0x40020070
 8004da4:	40020088 	.word	0x40020088
 8004da8:	400200a0 	.word	0x400200a0
 8004dac:	400200b8 	.word	0x400200b8
 8004db0:	40020410 	.word	0x40020410
 8004db4:	40020428 	.word	0x40020428
 8004db8:	40020440 	.word	0x40020440
 8004dbc:	40020458 	.word	0x40020458
 8004dc0:	40020470 	.word	0x40020470
 8004dc4:	40020488 	.word	0x40020488
 8004dc8:	400204a0 	.word	0x400204a0
 8004dcc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f022 020e 	bic.w	r2, r2, #14
 8004dde:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a6c      	ldr	r2, [pc, #432]	@ (8004f98 <HAL_DMA_Abort_IT+0x3a8>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d04a      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a6b      	ldr	r2, [pc, #428]	@ (8004f9c <HAL_DMA_Abort_IT+0x3ac>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d045      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a69      	ldr	r2, [pc, #420]	@ (8004fa0 <HAL_DMA_Abort_IT+0x3b0>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d040      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a68      	ldr	r2, [pc, #416]	@ (8004fa4 <HAL_DMA_Abort_IT+0x3b4>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d03b      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a66      	ldr	r2, [pc, #408]	@ (8004fa8 <HAL_DMA_Abort_IT+0x3b8>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d036      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a65      	ldr	r2, [pc, #404]	@ (8004fac <HAL_DMA_Abort_IT+0x3bc>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d031      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a63      	ldr	r2, [pc, #396]	@ (8004fb0 <HAL_DMA_Abort_IT+0x3c0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d02c      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a62      	ldr	r2, [pc, #392]	@ (8004fb4 <HAL_DMA_Abort_IT+0x3c4>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d027      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a60      	ldr	r2, [pc, #384]	@ (8004fb8 <HAL_DMA_Abort_IT+0x3c8>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d022      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a5f      	ldr	r2, [pc, #380]	@ (8004fbc <HAL_DMA_Abort_IT+0x3cc>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d01d      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a5d      	ldr	r2, [pc, #372]	@ (8004fc0 <HAL_DMA_Abort_IT+0x3d0>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d018      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a5c      	ldr	r2, [pc, #368]	@ (8004fc4 <HAL_DMA_Abort_IT+0x3d4>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d013      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a5a      	ldr	r2, [pc, #360]	@ (8004fc8 <HAL_DMA_Abort_IT+0x3d8>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d00e      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a59      	ldr	r2, [pc, #356]	@ (8004fcc <HAL_DMA_Abort_IT+0x3dc>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d009      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a57      	ldr	r2, [pc, #348]	@ (8004fd0 <HAL_DMA_Abort_IT+0x3e0>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d004      	beq.n	8004e80 <HAL_DMA_Abort_IT+0x290>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a56      	ldr	r2, [pc, #344]	@ (8004fd4 <HAL_DMA_Abort_IT+0x3e4>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d108      	bne.n	8004e92 <HAL_DMA_Abort_IT+0x2a2>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 0201 	bic.w	r2, r2, #1
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	e007      	b.n	8004ea2 <HAL_DMA_Abort_IT+0x2b2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 0201 	bic.w	r2, r2, #1
 8004ea0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a3c      	ldr	r2, [pc, #240]	@ (8004f98 <HAL_DMA_Abort_IT+0x3a8>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d072      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a3a      	ldr	r2, [pc, #232]	@ (8004f9c <HAL_DMA_Abort_IT+0x3ac>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d06d      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a39      	ldr	r2, [pc, #228]	@ (8004fa0 <HAL_DMA_Abort_IT+0x3b0>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d068      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a37      	ldr	r2, [pc, #220]	@ (8004fa4 <HAL_DMA_Abort_IT+0x3b4>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d063      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a36      	ldr	r2, [pc, #216]	@ (8004fa8 <HAL_DMA_Abort_IT+0x3b8>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d05e      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a34      	ldr	r2, [pc, #208]	@ (8004fac <HAL_DMA_Abort_IT+0x3bc>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d059      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a33      	ldr	r2, [pc, #204]	@ (8004fb0 <HAL_DMA_Abort_IT+0x3c0>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d054      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a31      	ldr	r2, [pc, #196]	@ (8004fb4 <HAL_DMA_Abort_IT+0x3c4>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d04f      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a30      	ldr	r2, [pc, #192]	@ (8004fb8 <HAL_DMA_Abort_IT+0x3c8>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d04a      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a2e      	ldr	r2, [pc, #184]	@ (8004fbc <HAL_DMA_Abort_IT+0x3cc>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d045      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a2d      	ldr	r2, [pc, #180]	@ (8004fc0 <HAL_DMA_Abort_IT+0x3d0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d040      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc4 <HAL_DMA_Abort_IT+0x3d4>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d03b      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a2a      	ldr	r2, [pc, #168]	@ (8004fc8 <HAL_DMA_Abort_IT+0x3d8>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d036      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a28      	ldr	r2, [pc, #160]	@ (8004fcc <HAL_DMA_Abort_IT+0x3dc>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d031      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a27      	ldr	r2, [pc, #156]	@ (8004fd0 <HAL_DMA_Abort_IT+0x3e0>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d02c      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a25      	ldr	r2, [pc, #148]	@ (8004fd4 <HAL_DMA_Abort_IT+0x3e4>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d027      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a24      	ldr	r2, [pc, #144]	@ (8004fd8 <HAL_DMA_Abort_IT+0x3e8>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d022      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a22      	ldr	r2, [pc, #136]	@ (8004fdc <HAL_DMA_Abort_IT+0x3ec>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d01d      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a21      	ldr	r2, [pc, #132]	@ (8004fe0 <HAL_DMA_Abort_IT+0x3f0>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d018      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a1f      	ldr	r2, [pc, #124]	@ (8004fe4 <HAL_DMA_Abort_IT+0x3f4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d013      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe8 <HAL_DMA_Abort_IT+0x3f8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d00e      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1c      	ldr	r2, [pc, #112]	@ (8004fec <HAL_DMA_Abort_IT+0x3fc>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d009      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff0 <HAL_DMA_Abort_IT+0x400>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d004      	beq.n	8004f92 <HAL_DMA_Abort_IT+0x3a2>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a19      	ldr	r2, [pc, #100]	@ (8004ff4 <HAL_DMA_Abort_IT+0x404>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d132      	bne.n	8004ff8 <HAL_DMA_Abort_IT+0x408>
 8004f92:	2301      	movs	r3, #1
 8004f94:	e031      	b.n	8004ffa <HAL_DMA_Abort_IT+0x40a>
 8004f96:	bf00      	nop
 8004f98:	40020010 	.word	0x40020010
 8004f9c:	40020028 	.word	0x40020028
 8004fa0:	40020040 	.word	0x40020040
 8004fa4:	40020058 	.word	0x40020058
 8004fa8:	40020070 	.word	0x40020070
 8004fac:	40020088 	.word	0x40020088
 8004fb0:	400200a0 	.word	0x400200a0
 8004fb4:	400200b8 	.word	0x400200b8
 8004fb8:	40020410 	.word	0x40020410
 8004fbc:	40020428 	.word	0x40020428
 8004fc0:	40020440 	.word	0x40020440
 8004fc4:	40020458 	.word	0x40020458
 8004fc8:	40020470 	.word	0x40020470
 8004fcc:	40020488 	.word	0x40020488
 8004fd0:	400204a0 	.word	0x400204a0
 8004fd4:	400204b8 	.word	0x400204b8
 8004fd8:	58025408 	.word	0x58025408
 8004fdc:	5802541c 	.word	0x5802541c
 8004fe0:	58025430 	.word	0x58025430
 8004fe4:	58025444 	.word	0x58025444
 8004fe8:	58025458 	.word	0x58025458
 8004fec:	5802546c 	.word	0x5802546c
 8004ff0:	58025480 	.word	0x58025480
 8004ff4:	58025494 	.word	0x58025494
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d028      	beq.n	8005050 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005008:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800500c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005012:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005018:	f003 031f 	and.w	r3, r3, #31
 800501c:	2201      	movs	r2, #1
 800501e:	409a      	lsls	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800502c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00c      	beq.n	8005050 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005044:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800504e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005064:	2b00      	cmp	r3, #0
 8005066:	d003      	beq.n	8005070 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3710      	adds	r7, #16
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop

0800507c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b08a      	sub	sp, #40	@ 0x28
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005084:	2300      	movs	r3, #0
 8005086:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005088:	4b67      	ldr	r3, [pc, #412]	@ (8005228 <HAL_DMA_IRQHandler+0x1ac>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a67      	ldr	r2, [pc, #412]	@ (800522c <HAL_DMA_IRQHandler+0x1b0>)
 800508e:	fba2 2303 	umull	r2, r3, r2, r3
 8005092:	0a9b      	lsrs	r3, r3, #10
 8005094:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800509a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050a0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80050a2:	6a3b      	ldr	r3, [r7, #32]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a5f      	ldr	r2, [pc, #380]	@ (8005230 <HAL_DMA_IRQHandler+0x1b4>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d04a      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a5d      	ldr	r2, [pc, #372]	@ (8005234 <HAL_DMA_IRQHandler+0x1b8>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d045      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a5c      	ldr	r2, [pc, #368]	@ (8005238 <HAL_DMA_IRQHandler+0x1bc>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d040      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a5a      	ldr	r2, [pc, #360]	@ (800523c <HAL_DMA_IRQHandler+0x1c0>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d03b      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a59      	ldr	r2, [pc, #356]	@ (8005240 <HAL_DMA_IRQHandler+0x1c4>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d036      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a57      	ldr	r2, [pc, #348]	@ (8005244 <HAL_DMA_IRQHandler+0x1c8>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d031      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a56      	ldr	r2, [pc, #344]	@ (8005248 <HAL_DMA_IRQHandler+0x1cc>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d02c      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a54      	ldr	r2, [pc, #336]	@ (800524c <HAL_DMA_IRQHandler+0x1d0>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d027      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a53      	ldr	r2, [pc, #332]	@ (8005250 <HAL_DMA_IRQHandler+0x1d4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d022      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a51      	ldr	r2, [pc, #324]	@ (8005254 <HAL_DMA_IRQHandler+0x1d8>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d01d      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a50      	ldr	r2, [pc, #320]	@ (8005258 <HAL_DMA_IRQHandler+0x1dc>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d018      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a4e      	ldr	r2, [pc, #312]	@ (800525c <HAL_DMA_IRQHandler+0x1e0>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d013      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a4d      	ldr	r2, [pc, #308]	@ (8005260 <HAL_DMA_IRQHandler+0x1e4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d00e      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a4b      	ldr	r2, [pc, #300]	@ (8005264 <HAL_DMA_IRQHandler+0x1e8>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d009      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a4a      	ldr	r2, [pc, #296]	@ (8005268 <HAL_DMA_IRQHandler+0x1ec>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d004      	beq.n	800514e <HAL_DMA_IRQHandler+0xd2>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a48      	ldr	r2, [pc, #288]	@ (800526c <HAL_DMA_IRQHandler+0x1f0>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d101      	bne.n	8005152 <HAL_DMA_IRQHandler+0xd6>
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <HAL_DMA_IRQHandler+0xd8>
 8005152:	2300      	movs	r3, #0
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 842b 	beq.w	80059b0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800515e:	f003 031f 	and.w	r3, r3, #31
 8005162:	2208      	movs	r2, #8
 8005164:	409a      	lsls	r2, r3
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	4013      	ands	r3, r2
 800516a:	2b00      	cmp	r3, #0
 800516c:	f000 80a2 	beq.w	80052b4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a2e      	ldr	r2, [pc, #184]	@ (8005230 <HAL_DMA_IRQHandler+0x1b4>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d04a      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a2d      	ldr	r2, [pc, #180]	@ (8005234 <HAL_DMA_IRQHandler+0x1b8>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d045      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a2b      	ldr	r2, [pc, #172]	@ (8005238 <HAL_DMA_IRQHandler+0x1bc>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d040      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a2a      	ldr	r2, [pc, #168]	@ (800523c <HAL_DMA_IRQHandler+0x1c0>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d03b      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a28      	ldr	r2, [pc, #160]	@ (8005240 <HAL_DMA_IRQHandler+0x1c4>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d036      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a27      	ldr	r2, [pc, #156]	@ (8005244 <HAL_DMA_IRQHandler+0x1c8>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d031      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a25      	ldr	r2, [pc, #148]	@ (8005248 <HAL_DMA_IRQHandler+0x1cc>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d02c      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a24      	ldr	r2, [pc, #144]	@ (800524c <HAL_DMA_IRQHandler+0x1d0>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d027      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a22      	ldr	r2, [pc, #136]	@ (8005250 <HAL_DMA_IRQHandler+0x1d4>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d022      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a21      	ldr	r2, [pc, #132]	@ (8005254 <HAL_DMA_IRQHandler+0x1d8>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d01d      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005258 <HAL_DMA_IRQHandler+0x1dc>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d018      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a1e      	ldr	r2, [pc, #120]	@ (800525c <HAL_DMA_IRQHandler+0x1e0>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d013      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a1c      	ldr	r2, [pc, #112]	@ (8005260 <HAL_DMA_IRQHandler+0x1e4>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d00e      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a1b      	ldr	r2, [pc, #108]	@ (8005264 <HAL_DMA_IRQHandler+0x1e8>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d009      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a19      	ldr	r2, [pc, #100]	@ (8005268 <HAL_DMA_IRQHandler+0x1ec>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d004      	beq.n	8005210 <HAL_DMA_IRQHandler+0x194>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a18      	ldr	r2, [pc, #96]	@ (800526c <HAL_DMA_IRQHandler+0x1f0>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d12f      	bne.n	8005270 <HAL_DMA_IRQHandler+0x1f4>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0304 	and.w	r3, r3, #4
 800521a:	2b00      	cmp	r3, #0
 800521c:	bf14      	ite	ne
 800521e:	2301      	movne	r3, #1
 8005220:	2300      	moveq	r3, #0
 8005222:	b2db      	uxtb	r3, r3
 8005224:	e02e      	b.n	8005284 <HAL_DMA_IRQHandler+0x208>
 8005226:	bf00      	nop
 8005228:	24000004 	.word	0x24000004
 800522c:	1b4e81b5 	.word	0x1b4e81b5
 8005230:	40020010 	.word	0x40020010
 8005234:	40020028 	.word	0x40020028
 8005238:	40020040 	.word	0x40020040
 800523c:	40020058 	.word	0x40020058
 8005240:	40020070 	.word	0x40020070
 8005244:	40020088 	.word	0x40020088
 8005248:	400200a0 	.word	0x400200a0
 800524c:	400200b8 	.word	0x400200b8
 8005250:	40020410 	.word	0x40020410
 8005254:	40020428 	.word	0x40020428
 8005258:	40020440 	.word	0x40020440
 800525c:	40020458 	.word	0x40020458
 8005260:	40020470 	.word	0x40020470
 8005264:	40020488 	.word	0x40020488
 8005268:	400204a0 	.word	0x400204a0
 800526c:	400204b8 	.word	0x400204b8
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 0308 	and.w	r3, r3, #8
 800527a:	2b00      	cmp	r3, #0
 800527c:	bf14      	ite	ne
 800527e:	2301      	movne	r3, #1
 8005280:	2300      	moveq	r3, #0
 8005282:	b2db      	uxtb	r3, r3
 8005284:	2b00      	cmp	r3, #0
 8005286:	d015      	beq.n	80052b4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f022 0204 	bic.w	r2, r2, #4
 8005296:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800529c:	f003 031f 	and.w	r3, r3, #31
 80052a0:	2208      	movs	r2, #8
 80052a2:	409a      	lsls	r2, r3
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ac:	f043 0201 	orr.w	r2, r3, #1
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b8:	f003 031f 	and.w	r3, r3, #31
 80052bc:	69ba      	ldr	r2, [r7, #24]
 80052be:	fa22 f303 	lsr.w	r3, r2, r3
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d06e      	beq.n	80053a8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a69      	ldr	r2, [pc, #420]	@ (8005474 <HAL_DMA_IRQHandler+0x3f8>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d04a      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a67      	ldr	r2, [pc, #412]	@ (8005478 <HAL_DMA_IRQHandler+0x3fc>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d045      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a66      	ldr	r2, [pc, #408]	@ (800547c <HAL_DMA_IRQHandler+0x400>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d040      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a64      	ldr	r2, [pc, #400]	@ (8005480 <HAL_DMA_IRQHandler+0x404>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d03b      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a63      	ldr	r2, [pc, #396]	@ (8005484 <HAL_DMA_IRQHandler+0x408>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d036      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a61      	ldr	r2, [pc, #388]	@ (8005488 <HAL_DMA_IRQHandler+0x40c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d031      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a60      	ldr	r2, [pc, #384]	@ (800548c <HAL_DMA_IRQHandler+0x410>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d02c      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a5e      	ldr	r2, [pc, #376]	@ (8005490 <HAL_DMA_IRQHandler+0x414>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d027      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a5d      	ldr	r2, [pc, #372]	@ (8005494 <HAL_DMA_IRQHandler+0x418>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d022      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a5b      	ldr	r2, [pc, #364]	@ (8005498 <HAL_DMA_IRQHandler+0x41c>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d01d      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a5a      	ldr	r2, [pc, #360]	@ (800549c <HAL_DMA_IRQHandler+0x420>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d018      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a58      	ldr	r2, [pc, #352]	@ (80054a0 <HAL_DMA_IRQHandler+0x424>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d013      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a57      	ldr	r2, [pc, #348]	@ (80054a4 <HAL_DMA_IRQHandler+0x428>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d00e      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a55      	ldr	r2, [pc, #340]	@ (80054a8 <HAL_DMA_IRQHandler+0x42c>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d009      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a54      	ldr	r2, [pc, #336]	@ (80054ac <HAL_DMA_IRQHandler+0x430>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d004      	beq.n	800536a <HAL_DMA_IRQHandler+0x2ee>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a52      	ldr	r2, [pc, #328]	@ (80054b0 <HAL_DMA_IRQHandler+0x434>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d10a      	bne.n	8005380 <HAL_DMA_IRQHandler+0x304>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005374:	2b00      	cmp	r3, #0
 8005376:	bf14      	ite	ne
 8005378:	2301      	movne	r3, #1
 800537a:	2300      	moveq	r3, #0
 800537c:	b2db      	uxtb	r3, r3
 800537e:	e003      	b.n	8005388 <HAL_DMA_IRQHandler+0x30c>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2300      	movs	r3, #0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00d      	beq.n	80053a8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005390:	f003 031f 	and.w	r3, r3, #31
 8005394:	2201      	movs	r2, #1
 8005396:	409a      	lsls	r2, r3
 8005398:	6a3b      	ldr	r3, [r7, #32]
 800539a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a0:	f043 0202 	orr.w	r2, r3, #2
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ac:	f003 031f 	and.w	r3, r3, #31
 80053b0:	2204      	movs	r2, #4
 80053b2:	409a      	lsls	r2, r3
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	4013      	ands	r3, r2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 808f 	beq.w	80054dc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a2c      	ldr	r2, [pc, #176]	@ (8005474 <HAL_DMA_IRQHandler+0x3f8>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d04a      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a2a      	ldr	r2, [pc, #168]	@ (8005478 <HAL_DMA_IRQHandler+0x3fc>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d045      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a29      	ldr	r2, [pc, #164]	@ (800547c <HAL_DMA_IRQHandler+0x400>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d040      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a27      	ldr	r2, [pc, #156]	@ (8005480 <HAL_DMA_IRQHandler+0x404>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d03b      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a26      	ldr	r2, [pc, #152]	@ (8005484 <HAL_DMA_IRQHandler+0x408>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d036      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a24      	ldr	r2, [pc, #144]	@ (8005488 <HAL_DMA_IRQHandler+0x40c>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d031      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a23      	ldr	r2, [pc, #140]	@ (800548c <HAL_DMA_IRQHandler+0x410>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d02c      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a21      	ldr	r2, [pc, #132]	@ (8005490 <HAL_DMA_IRQHandler+0x414>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d027      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a20      	ldr	r2, [pc, #128]	@ (8005494 <HAL_DMA_IRQHandler+0x418>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d022      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a1e      	ldr	r2, [pc, #120]	@ (8005498 <HAL_DMA_IRQHandler+0x41c>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d01d      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a1d      	ldr	r2, [pc, #116]	@ (800549c <HAL_DMA_IRQHandler+0x420>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d018      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a1b      	ldr	r2, [pc, #108]	@ (80054a0 <HAL_DMA_IRQHandler+0x424>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d013      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a1a      	ldr	r2, [pc, #104]	@ (80054a4 <HAL_DMA_IRQHandler+0x428>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d00e      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a18      	ldr	r2, [pc, #96]	@ (80054a8 <HAL_DMA_IRQHandler+0x42c>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d009      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a17      	ldr	r2, [pc, #92]	@ (80054ac <HAL_DMA_IRQHandler+0x430>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d004      	beq.n	800545e <HAL_DMA_IRQHandler+0x3e2>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a15      	ldr	r2, [pc, #84]	@ (80054b0 <HAL_DMA_IRQHandler+0x434>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d12a      	bne.n	80054b4 <HAL_DMA_IRQHandler+0x438>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	bf14      	ite	ne
 800546c:	2301      	movne	r3, #1
 800546e:	2300      	moveq	r3, #0
 8005470:	b2db      	uxtb	r3, r3
 8005472:	e023      	b.n	80054bc <HAL_DMA_IRQHandler+0x440>
 8005474:	40020010 	.word	0x40020010
 8005478:	40020028 	.word	0x40020028
 800547c:	40020040 	.word	0x40020040
 8005480:	40020058 	.word	0x40020058
 8005484:	40020070 	.word	0x40020070
 8005488:	40020088 	.word	0x40020088
 800548c:	400200a0 	.word	0x400200a0
 8005490:	400200b8 	.word	0x400200b8
 8005494:	40020410 	.word	0x40020410
 8005498:	40020428 	.word	0x40020428
 800549c:	40020440 	.word	0x40020440
 80054a0:	40020458 	.word	0x40020458
 80054a4:	40020470 	.word	0x40020470
 80054a8:	40020488 	.word	0x40020488
 80054ac:	400204a0 	.word	0x400204a0
 80054b0:	400204b8 	.word	0x400204b8
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2300      	movs	r3, #0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00d      	beq.n	80054dc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054c4:	f003 031f 	and.w	r3, r3, #31
 80054c8:	2204      	movs	r2, #4
 80054ca:	409a      	lsls	r2, r3
 80054cc:	6a3b      	ldr	r3, [r7, #32]
 80054ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d4:	f043 0204 	orr.w	r2, r3, #4
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054e0:	f003 031f 	and.w	r3, r3, #31
 80054e4:	2210      	movs	r2, #16
 80054e6:	409a      	lsls	r2, r3
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	4013      	ands	r3, r2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 80a6 	beq.w	800563e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a85      	ldr	r2, [pc, #532]	@ (800570c <HAL_DMA_IRQHandler+0x690>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d04a      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a83      	ldr	r2, [pc, #524]	@ (8005710 <HAL_DMA_IRQHandler+0x694>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d045      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a82      	ldr	r2, [pc, #520]	@ (8005714 <HAL_DMA_IRQHandler+0x698>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d040      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a80      	ldr	r2, [pc, #512]	@ (8005718 <HAL_DMA_IRQHandler+0x69c>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d03b      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a7f      	ldr	r2, [pc, #508]	@ (800571c <HAL_DMA_IRQHandler+0x6a0>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d036      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a7d      	ldr	r2, [pc, #500]	@ (8005720 <HAL_DMA_IRQHandler+0x6a4>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d031      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a7c      	ldr	r2, [pc, #496]	@ (8005724 <HAL_DMA_IRQHandler+0x6a8>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d02c      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a7a      	ldr	r2, [pc, #488]	@ (8005728 <HAL_DMA_IRQHandler+0x6ac>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d027      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a79      	ldr	r2, [pc, #484]	@ (800572c <HAL_DMA_IRQHandler+0x6b0>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d022      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a77      	ldr	r2, [pc, #476]	@ (8005730 <HAL_DMA_IRQHandler+0x6b4>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d01d      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a76      	ldr	r2, [pc, #472]	@ (8005734 <HAL_DMA_IRQHandler+0x6b8>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d018      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a74      	ldr	r2, [pc, #464]	@ (8005738 <HAL_DMA_IRQHandler+0x6bc>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d013      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a73      	ldr	r2, [pc, #460]	@ (800573c <HAL_DMA_IRQHandler+0x6c0>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d00e      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a71      	ldr	r2, [pc, #452]	@ (8005740 <HAL_DMA_IRQHandler+0x6c4>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d009      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a70      	ldr	r2, [pc, #448]	@ (8005744 <HAL_DMA_IRQHandler+0x6c8>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d004      	beq.n	8005592 <HAL_DMA_IRQHandler+0x516>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a6e      	ldr	r2, [pc, #440]	@ (8005748 <HAL_DMA_IRQHandler+0x6cc>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d10a      	bne.n	80055a8 <HAL_DMA_IRQHandler+0x52c>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0308 	and.w	r3, r3, #8
 800559c:	2b00      	cmp	r3, #0
 800559e:	bf14      	ite	ne
 80055a0:	2301      	movne	r3, #1
 80055a2:	2300      	moveq	r3, #0
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	e009      	b.n	80055bc <HAL_DMA_IRQHandler+0x540>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0304 	and.w	r3, r3, #4
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	bf14      	ite	ne
 80055b6:	2301      	movne	r3, #1
 80055b8:	2300      	moveq	r3, #0
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d03e      	beq.n	800563e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055c4:	f003 031f 	and.w	r3, r3, #31
 80055c8:	2210      	movs	r2, #16
 80055ca:	409a      	lsls	r2, r3
 80055cc:	6a3b      	ldr	r3, [r7, #32]
 80055ce:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d018      	beq.n	8005610 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d108      	bne.n	80055fe <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d024      	beq.n	800563e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	4798      	blx	r3
 80055fc:	e01f      	b.n	800563e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005602:	2b00      	cmp	r3, #0
 8005604:	d01b      	beq.n	800563e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	4798      	blx	r3
 800560e:	e016      	b.n	800563e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800561a:	2b00      	cmp	r3, #0
 800561c:	d107      	bne.n	800562e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f022 0208 	bic.w	r2, r2, #8
 800562c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005632:	2b00      	cmp	r3, #0
 8005634:	d003      	beq.n	800563e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005642:	f003 031f 	and.w	r3, r3, #31
 8005646:	2220      	movs	r2, #32
 8005648:	409a      	lsls	r2, r3
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	4013      	ands	r3, r2
 800564e:	2b00      	cmp	r3, #0
 8005650:	f000 8110 	beq.w	8005874 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a2c      	ldr	r2, [pc, #176]	@ (800570c <HAL_DMA_IRQHandler+0x690>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d04a      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a2b      	ldr	r2, [pc, #172]	@ (8005710 <HAL_DMA_IRQHandler+0x694>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d045      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a29      	ldr	r2, [pc, #164]	@ (8005714 <HAL_DMA_IRQHandler+0x698>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d040      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a28      	ldr	r2, [pc, #160]	@ (8005718 <HAL_DMA_IRQHandler+0x69c>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d03b      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a26      	ldr	r2, [pc, #152]	@ (800571c <HAL_DMA_IRQHandler+0x6a0>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d036      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a25      	ldr	r2, [pc, #148]	@ (8005720 <HAL_DMA_IRQHandler+0x6a4>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d031      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a23      	ldr	r2, [pc, #140]	@ (8005724 <HAL_DMA_IRQHandler+0x6a8>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d02c      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a22      	ldr	r2, [pc, #136]	@ (8005728 <HAL_DMA_IRQHandler+0x6ac>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d027      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a20      	ldr	r2, [pc, #128]	@ (800572c <HAL_DMA_IRQHandler+0x6b0>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d022      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a1f      	ldr	r2, [pc, #124]	@ (8005730 <HAL_DMA_IRQHandler+0x6b4>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d01d      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a1d      	ldr	r2, [pc, #116]	@ (8005734 <HAL_DMA_IRQHandler+0x6b8>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d018      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005738 <HAL_DMA_IRQHandler+0x6bc>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d013      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a1a      	ldr	r2, [pc, #104]	@ (800573c <HAL_DMA_IRQHandler+0x6c0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d00e      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a19      	ldr	r2, [pc, #100]	@ (8005740 <HAL_DMA_IRQHandler+0x6c4>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d009      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a17      	ldr	r2, [pc, #92]	@ (8005744 <HAL_DMA_IRQHandler+0x6c8>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d004      	beq.n	80056f4 <HAL_DMA_IRQHandler+0x678>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a16      	ldr	r2, [pc, #88]	@ (8005748 <HAL_DMA_IRQHandler+0x6cc>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d12b      	bne.n	800574c <HAL_DMA_IRQHandler+0x6d0>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0310 	and.w	r3, r3, #16
 80056fe:	2b00      	cmp	r3, #0
 8005700:	bf14      	ite	ne
 8005702:	2301      	movne	r3, #1
 8005704:	2300      	moveq	r3, #0
 8005706:	b2db      	uxtb	r3, r3
 8005708:	e02a      	b.n	8005760 <HAL_DMA_IRQHandler+0x6e4>
 800570a:	bf00      	nop
 800570c:	40020010 	.word	0x40020010
 8005710:	40020028 	.word	0x40020028
 8005714:	40020040 	.word	0x40020040
 8005718:	40020058 	.word	0x40020058
 800571c:	40020070 	.word	0x40020070
 8005720:	40020088 	.word	0x40020088
 8005724:	400200a0 	.word	0x400200a0
 8005728:	400200b8 	.word	0x400200b8
 800572c:	40020410 	.word	0x40020410
 8005730:	40020428 	.word	0x40020428
 8005734:	40020440 	.word	0x40020440
 8005738:	40020458 	.word	0x40020458
 800573c:	40020470 	.word	0x40020470
 8005740:	40020488 	.word	0x40020488
 8005744:	400204a0 	.word	0x400204a0
 8005748:	400204b8 	.word	0x400204b8
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b00      	cmp	r3, #0
 8005758:	bf14      	ite	ne
 800575a:	2301      	movne	r3, #1
 800575c:	2300      	moveq	r3, #0
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 8087 	beq.w	8005874 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800576a:	f003 031f 	and.w	r3, r3, #31
 800576e:	2220      	movs	r2, #32
 8005770:	409a      	lsls	r2, r3
 8005772:	6a3b      	ldr	r3, [r7, #32]
 8005774:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b04      	cmp	r3, #4
 8005780:	d139      	bne.n	80057f6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0216 	bic.w	r2, r2, #22
 8005790:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	695a      	ldr	r2, [r3, #20]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057a0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d103      	bne.n	80057b2 <HAL_DMA_IRQHandler+0x736>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d007      	beq.n	80057c2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f022 0208 	bic.w	r2, r2, #8
 80057c0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c6:	f003 031f 	and.w	r3, r3, #31
 80057ca:	223f      	movs	r2, #63	@ 0x3f
 80057cc:	409a      	lsls	r2, r3
 80057ce:	6a3b      	ldr	r3, [r7, #32]
 80057d0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2201      	movs	r2, #1
 80057d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	f000 834a 	beq.w	8005e80 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	4798      	blx	r3
          }
          return;
 80057f4:	e344      	b.n	8005e80 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d018      	beq.n	8005836 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d108      	bne.n	8005824 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005816:	2b00      	cmp	r3, #0
 8005818:	d02c      	beq.n	8005874 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	4798      	blx	r3
 8005822:	e027      	b.n	8005874 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d023      	beq.n	8005874 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	4798      	blx	r3
 8005834:	e01e      	b.n	8005874 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005840:	2b00      	cmp	r3, #0
 8005842:	d10f      	bne.n	8005864 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f022 0210 	bic.w	r2, r2, #16
 8005852:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005868:	2b00      	cmp	r3, #0
 800586a:	d003      	beq.n	8005874 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005878:	2b00      	cmp	r3, #0
 800587a:	f000 8306 	beq.w	8005e8a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b00      	cmp	r3, #0
 8005888:	f000 8088 	beq.w	800599c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2204      	movs	r2, #4
 8005890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a7a      	ldr	r2, [pc, #488]	@ (8005a84 <HAL_DMA_IRQHandler+0xa08>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d04a      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a79      	ldr	r2, [pc, #484]	@ (8005a88 <HAL_DMA_IRQHandler+0xa0c>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d045      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a77      	ldr	r2, [pc, #476]	@ (8005a8c <HAL_DMA_IRQHandler+0xa10>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d040      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a76      	ldr	r2, [pc, #472]	@ (8005a90 <HAL_DMA_IRQHandler+0xa14>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d03b      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a74      	ldr	r2, [pc, #464]	@ (8005a94 <HAL_DMA_IRQHandler+0xa18>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d036      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a73      	ldr	r2, [pc, #460]	@ (8005a98 <HAL_DMA_IRQHandler+0xa1c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d031      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a71      	ldr	r2, [pc, #452]	@ (8005a9c <HAL_DMA_IRQHandler+0xa20>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d02c      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a70      	ldr	r2, [pc, #448]	@ (8005aa0 <HAL_DMA_IRQHandler+0xa24>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d027      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a6e      	ldr	r2, [pc, #440]	@ (8005aa4 <HAL_DMA_IRQHandler+0xa28>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d022      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a6d      	ldr	r2, [pc, #436]	@ (8005aa8 <HAL_DMA_IRQHandler+0xa2c>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d01d      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a6b      	ldr	r2, [pc, #428]	@ (8005aac <HAL_DMA_IRQHandler+0xa30>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d018      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a6a      	ldr	r2, [pc, #424]	@ (8005ab0 <HAL_DMA_IRQHandler+0xa34>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d013      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a68      	ldr	r2, [pc, #416]	@ (8005ab4 <HAL_DMA_IRQHandler+0xa38>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d00e      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a67      	ldr	r2, [pc, #412]	@ (8005ab8 <HAL_DMA_IRQHandler+0xa3c>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d009      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a65      	ldr	r2, [pc, #404]	@ (8005abc <HAL_DMA_IRQHandler+0xa40>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d004      	beq.n	8005934 <HAL_DMA_IRQHandler+0x8b8>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a64      	ldr	r2, [pc, #400]	@ (8005ac0 <HAL_DMA_IRQHandler+0xa44>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d108      	bne.n	8005946 <HAL_DMA_IRQHandler+0x8ca>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 0201 	bic.w	r2, r2, #1
 8005942:	601a      	str	r2, [r3, #0]
 8005944:	e007      	b.n	8005956 <HAL_DMA_IRQHandler+0x8da>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f022 0201 	bic.w	r2, r2, #1
 8005954:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	3301      	adds	r3, #1
 800595a:	60fb      	str	r3, [r7, #12]
 800595c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800595e:	429a      	cmp	r2, r3
 8005960:	d307      	bcc.n	8005972 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0301 	and.w	r3, r3, #1
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1f2      	bne.n	8005956 <HAL_DMA_IRQHandler+0x8da>
 8005970:	e000      	b.n	8005974 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005972:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0301 	and.w	r3, r3, #1
 800597e:	2b00      	cmp	r3, #0
 8005980:	d004      	beq.n	800598c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2203      	movs	r2, #3
 8005986:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800598a:	e003      	b.n	8005994 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 8272 	beq.w	8005e8a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	4798      	blx	r3
 80059ae:	e26c      	b.n	8005e8a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a43      	ldr	r2, [pc, #268]	@ (8005ac4 <HAL_DMA_IRQHandler+0xa48>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d022      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x984>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a42      	ldr	r2, [pc, #264]	@ (8005ac8 <HAL_DMA_IRQHandler+0xa4c>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d01d      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x984>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a40      	ldr	r2, [pc, #256]	@ (8005acc <HAL_DMA_IRQHandler+0xa50>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d018      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x984>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a3f      	ldr	r2, [pc, #252]	@ (8005ad0 <HAL_DMA_IRQHandler+0xa54>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d013      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x984>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a3d      	ldr	r2, [pc, #244]	@ (8005ad4 <HAL_DMA_IRQHandler+0xa58>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00e      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x984>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a3c      	ldr	r2, [pc, #240]	@ (8005ad8 <HAL_DMA_IRQHandler+0xa5c>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d009      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x984>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a3a      	ldr	r2, [pc, #232]	@ (8005adc <HAL_DMA_IRQHandler+0xa60>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d004      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x984>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a39      	ldr	r2, [pc, #228]	@ (8005ae0 <HAL_DMA_IRQHandler+0xa64>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d101      	bne.n	8005a04 <HAL_DMA_IRQHandler+0x988>
 8005a00:	2301      	movs	r3, #1
 8005a02:	e000      	b.n	8005a06 <HAL_DMA_IRQHandler+0x98a>
 8005a04:	2300      	movs	r3, #0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	f000 823f 	beq.w	8005e8a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a18:	f003 031f 	and.w	r3, r3, #31
 8005a1c:	2204      	movs	r2, #4
 8005a1e:	409a      	lsls	r2, r3
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	4013      	ands	r3, r2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f000 80cd 	beq.w	8005bc4 <HAL_DMA_IRQHandler+0xb48>
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 80c7 	beq.w	8005bc4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a3a:	f003 031f 	and.w	r3, r3, #31
 8005a3e:	2204      	movs	r2, #4
 8005a40:	409a      	lsls	r2, r3
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d049      	beq.n	8005ae4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d109      	bne.n	8005a6e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 8210 	beq.w	8005e84 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a6c:	e20a      	b.n	8005e84 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f000 8206 	beq.w	8005e84 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a80:	e200      	b.n	8005e84 <HAL_DMA_IRQHandler+0xe08>
 8005a82:	bf00      	nop
 8005a84:	40020010 	.word	0x40020010
 8005a88:	40020028 	.word	0x40020028
 8005a8c:	40020040 	.word	0x40020040
 8005a90:	40020058 	.word	0x40020058
 8005a94:	40020070 	.word	0x40020070
 8005a98:	40020088 	.word	0x40020088
 8005a9c:	400200a0 	.word	0x400200a0
 8005aa0:	400200b8 	.word	0x400200b8
 8005aa4:	40020410 	.word	0x40020410
 8005aa8:	40020428 	.word	0x40020428
 8005aac:	40020440 	.word	0x40020440
 8005ab0:	40020458 	.word	0x40020458
 8005ab4:	40020470 	.word	0x40020470
 8005ab8:	40020488 	.word	0x40020488
 8005abc:	400204a0 	.word	0x400204a0
 8005ac0:	400204b8 	.word	0x400204b8
 8005ac4:	58025408 	.word	0x58025408
 8005ac8:	5802541c 	.word	0x5802541c
 8005acc:	58025430 	.word	0x58025430
 8005ad0:	58025444 	.word	0x58025444
 8005ad4:	58025458 	.word	0x58025458
 8005ad8:	5802546c 	.word	0x5802546c
 8005adc:	58025480 	.word	0x58025480
 8005ae0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	f003 0320 	and.w	r3, r3, #32
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d160      	bne.n	8005bb0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a7f      	ldr	r2, [pc, #508]	@ (8005cf0 <HAL_DMA_IRQHandler+0xc74>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d04a      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a7d      	ldr	r2, [pc, #500]	@ (8005cf4 <HAL_DMA_IRQHandler+0xc78>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d045      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a7c      	ldr	r2, [pc, #496]	@ (8005cf8 <HAL_DMA_IRQHandler+0xc7c>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d040      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a7a      	ldr	r2, [pc, #488]	@ (8005cfc <HAL_DMA_IRQHandler+0xc80>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d03b      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a79      	ldr	r2, [pc, #484]	@ (8005d00 <HAL_DMA_IRQHandler+0xc84>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d036      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a77      	ldr	r2, [pc, #476]	@ (8005d04 <HAL_DMA_IRQHandler+0xc88>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d031      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a76      	ldr	r2, [pc, #472]	@ (8005d08 <HAL_DMA_IRQHandler+0xc8c>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d02c      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a74      	ldr	r2, [pc, #464]	@ (8005d0c <HAL_DMA_IRQHandler+0xc90>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d027      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a73      	ldr	r2, [pc, #460]	@ (8005d10 <HAL_DMA_IRQHandler+0xc94>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d022      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a71      	ldr	r2, [pc, #452]	@ (8005d14 <HAL_DMA_IRQHandler+0xc98>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d01d      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a70      	ldr	r2, [pc, #448]	@ (8005d18 <HAL_DMA_IRQHandler+0xc9c>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d018      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a6e      	ldr	r2, [pc, #440]	@ (8005d1c <HAL_DMA_IRQHandler+0xca0>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d013      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a6d      	ldr	r2, [pc, #436]	@ (8005d20 <HAL_DMA_IRQHandler+0xca4>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00e      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a6b      	ldr	r2, [pc, #428]	@ (8005d24 <HAL_DMA_IRQHandler+0xca8>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d009      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a6a      	ldr	r2, [pc, #424]	@ (8005d28 <HAL_DMA_IRQHandler+0xcac>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d004      	beq.n	8005b8e <HAL_DMA_IRQHandler+0xb12>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a68      	ldr	r2, [pc, #416]	@ (8005d2c <HAL_DMA_IRQHandler+0xcb0>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d108      	bne.n	8005ba0 <HAL_DMA_IRQHandler+0xb24>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f022 0208 	bic.w	r2, r2, #8
 8005b9c:	601a      	str	r2, [r3, #0]
 8005b9e:	e007      	b.n	8005bb0 <HAL_DMA_IRQHandler+0xb34>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 0204 	bic.w	r2, r2, #4
 8005bae:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	f000 8165 	beq.w	8005e84 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bc2:	e15f      	b.n	8005e84 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bc8:	f003 031f 	and.w	r3, r3, #31
 8005bcc:	2202      	movs	r2, #2
 8005bce:	409a      	lsls	r2, r3
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	f000 80c5 	beq.w	8005d64 <HAL_DMA_IRQHandler+0xce8>
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f003 0302 	and.w	r3, r3, #2
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 80bf 	beq.w	8005d64 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bea:	f003 031f 	and.w	r3, r3, #31
 8005bee:	2202      	movs	r2, #2
 8005bf0:	409a      	lsls	r2, r3
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d018      	beq.n	8005c32 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d109      	bne.n	8005c1e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 813a 	beq.w	8005e88 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c1c:	e134      	b.n	8005e88 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	f000 8130 	beq.w	8005e88 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c30:	e12a      	b.n	8005e88 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	f003 0320 	and.w	r3, r3, #32
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f040 8089 	bne.w	8005d50 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a2b      	ldr	r2, [pc, #172]	@ (8005cf0 <HAL_DMA_IRQHandler+0xc74>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d04a      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a29      	ldr	r2, [pc, #164]	@ (8005cf4 <HAL_DMA_IRQHandler+0xc78>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d045      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a28      	ldr	r2, [pc, #160]	@ (8005cf8 <HAL_DMA_IRQHandler+0xc7c>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d040      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a26      	ldr	r2, [pc, #152]	@ (8005cfc <HAL_DMA_IRQHandler+0xc80>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d03b      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a25      	ldr	r2, [pc, #148]	@ (8005d00 <HAL_DMA_IRQHandler+0xc84>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d036      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a23      	ldr	r2, [pc, #140]	@ (8005d04 <HAL_DMA_IRQHandler+0xc88>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d031      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a22      	ldr	r2, [pc, #136]	@ (8005d08 <HAL_DMA_IRQHandler+0xc8c>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d02c      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a20      	ldr	r2, [pc, #128]	@ (8005d0c <HAL_DMA_IRQHandler+0xc90>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d027      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a1f      	ldr	r2, [pc, #124]	@ (8005d10 <HAL_DMA_IRQHandler+0xc94>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d022      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8005d14 <HAL_DMA_IRQHandler+0xc98>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d01d      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8005d18 <HAL_DMA_IRQHandler+0xc9c>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d018      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a1a      	ldr	r2, [pc, #104]	@ (8005d1c <HAL_DMA_IRQHandler+0xca0>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d013      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a19      	ldr	r2, [pc, #100]	@ (8005d20 <HAL_DMA_IRQHandler+0xca4>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d00e      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a17      	ldr	r2, [pc, #92]	@ (8005d24 <HAL_DMA_IRQHandler+0xca8>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d009      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a16      	ldr	r2, [pc, #88]	@ (8005d28 <HAL_DMA_IRQHandler+0xcac>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d004      	beq.n	8005cde <HAL_DMA_IRQHandler+0xc62>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a14      	ldr	r2, [pc, #80]	@ (8005d2c <HAL_DMA_IRQHandler+0xcb0>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d128      	bne.n	8005d30 <HAL_DMA_IRQHandler+0xcb4>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0214 	bic.w	r2, r2, #20
 8005cec:	601a      	str	r2, [r3, #0]
 8005cee:	e027      	b.n	8005d40 <HAL_DMA_IRQHandler+0xcc4>
 8005cf0:	40020010 	.word	0x40020010
 8005cf4:	40020028 	.word	0x40020028
 8005cf8:	40020040 	.word	0x40020040
 8005cfc:	40020058 	.word	0x40020058
 8005d00:	40020070 	.word	0x40020070
 8005d04:	40020088 	.word	0x40020088
 8005d08:	400200a0 	.word	0x400200a0
 8005d0c:	400200b8 	.word	0x400200b8
 8005d10:	40020410 	.word	0x40020410
 8005d14:	40020428 	.word	0x40020428
 8005d18:	40020440 	.word	0x40020440
 8005d1c:	40020458 	.word	0x40020458
 8005d20:	40020470 	.word	0x40020470
 8005d24:	40020488 	.word	0x40020488
 8005d28:	400204a0 	.word	0x400204a0
 8005d2c:	400204b8 	.word	0x400204b8
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f022 020a 	bic.w	r2, r2, #10
 8005d3e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f000 8097 	beq.w	8005e88 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d62:	e091      	b.n	8005e88 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d68:	f003 031f 	and.w	r3, r3, #31
 8005d6c:	2208      	movs	r2, #8
 8005d6e:	409a      	lsls	r2, r3
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	4013      	ands	r3, r2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 8088 	beq.w	8005e8a <HAL_DMA_IRQHandler+0xe0e>
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f003 0308 	and.w	r3, r3, #8
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 8082 	beq.w	8005e8a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a41      	ldr	r2, [pc, #260]	@ (8005e90 <HAL_DMA_IRQHandler+0xe14>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d04a      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a3f      	ldr	r2, [pc, #252]	@ (8005e94 <HAL_DMA_IRQHandler+0xe18>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d045      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a3e      	ldr	r2, [pc, #248]	@ (8005e98 <HAL_DMA_IRQHandler+0xe1c>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d040      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a3c      	ldr	r2, [pc, #240]	@ (8005e9c <HAL_DMA_IRQHandler+0xe20>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d03b      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a3b      	ldr	r2, [pc, #236]	@ (8005ea0 <HAL_DMA_IRQHandler+0xe24>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d036      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a39      	ldr	r2, [pc, #228]	@ (8005ea4 <HAL_DMA_IRQHandler+0xe28>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d031      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a38      	ldr	r2, [pc, #224]	@ (8005ea8 <HAL_DMA_IRQHandler+0xe2c>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d02c      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a36      	ldr	r2, [pc, #216]	@ (8005eac <HAL_DMA_IRQHandler+0xe30>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d027      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a35      	ldr	r2, [pc, #212]	@ (8005eb0 <HAL_DMA_IRQHandler+0xe34>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d022      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a33      	ldr	r2, [pc, #204]	@ (8005eb4 <HAL_DMA_IRQHandler+0xe38>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d01d      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a32      	ldr	r2, [pc, #200]	@ (8005eb8 <HAL_DMA_IRQHandler+0xe3c>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d018      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a30      	ldr	r2, [pc, #192]	@ (8005ebc <HAL_DMA_IRQHandler+0xe40>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d013      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a2f      	ldr	r2, [pc, #188]	@ (8005ec0 <HAL_DMA_IRQHandler+0xe44>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d00e      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a2d      	ldr	r2, [pc, #180]	@ (8005ec4 <HAL_DMA_IRQHandler+0xe48>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d009      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a2c      	ldr	r2, [pc, #176]	@ (8005ec8 <HAL_DMA_IRQHandler+0xe4c>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d004      	beq.n	8005e26 <HAL_DMA_IRQHandler+0xdaa>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a2a      	ldr	r2, [pc, #168]	@ (8005ecc <HAL_DMA_IRQHandler+0xe50>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d108      	bne.n	8005e38 <HAL_DMA_IRQHandler+0xdbc>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 021c 	bic.w	r2, r2, #28
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	e007      	b.n	8005e48 <HAL_DMA_IRQHandler+0xdcc>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 020e 	bic.w	r2, r2, #14
 8005e46:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e4c:	f003 031f 	and.w	r3, r3, #31
 8005e50:	2201      	movs	r2, #1
 8005e52:	409a      	lsls	r2, r3
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d009      	beq.n	8005e8a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	4798      	blx	r3
 8005e7e:	e004      	b.n	8005e8a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005e80:	bf00      	nop
 8005e82:	e002      	b.n	8005e8a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e84:	bf00      	nop
 8005e86:	e000      	b.n	8005e8a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005e88:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005e8a:	3728      	adds	r7, #40	@ 0x28
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	40020010 	.word	0x40020010
 8005e94:	40020028 	.word	0x40020028
 8005e98:	40020040 	.word	0x40020040
 8005e9c:	40020058 	.word	0x40020058
 8005ea0:	40020070 	.word	0x40020070
 8005ea4:	40020088 	.word	0x40020088
 8005ea8:	400200a0 	.word	0x400200a0
 8005eac:	400200b8 	.word	0x400200b8
 8005eb0:	40020410 	.word	0x40020410
 8005eb4:	40020428 	.word	0x40020428
 8005eb8:	40020440 	.word	0x40020440
 8005ebc:	40020458 	.word	0x40020458
 8005ec0:	40020470 	.word	0x40020470
 8005ec4:	40020488 	.word	0x40020488
 8005ec8:	400204a0 	.word	0x400204a0
 8005ecc:	400204b8 	.word	0x400204b8

08005ed0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
 8005edc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ee2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ee8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a7f      	ldr	r2, [pc, #508]	@ (80060ec <DMA_SetConfig+0x21c>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d072      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a7d      	ldr	r2, [pc, #500]	@ (80060f0 <DMA_SetConfig+0x220>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d06d      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a7c      	ldr	r2, [pc, #496]	@ (80060f4 <DMA_SetConfig+0x224>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d068      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a7a      	ldr	r2, [pc, #488]	@ (80060f8 <DMA_SetConfig+0x228>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d063      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a79      	ldr	r2, [pc, #484]	@ (80060fc <DMA_SetConfig+0x22c>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d05e      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a77      	ldr	r2, [pc, #476]	@ (8006100 <DMA_SetConfig+0x230>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d059      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a76      	ldr	r2, [pc, #472]	@ (8006104 <DMA_SetConfig+0x234>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d054      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a74      	ldr	r2, [pc, #464]	@ (8006108 <DMA_SetConfig+0x238>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d04f      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a73      	ldr	r2, [pc, #460]	@ (800610c <DMA_SetConfig+0x23c>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d04a      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a71      	ldr	r2, [pc, #452]	@ (8006110 <DMA_SetConfig+0x240>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d045      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a70      	ldr	r2, [pc, #448]	@ (8006114 <DMA_SetConfig+0x244>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d040      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a6e      	ldr	r2, [pc, #440]	@ (8006118 <DMA_SetConfig+0x248>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d03b      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a6d      	ldr	r2, [pc, #436]	@ (800611c <DMA_SetConfig+0x24c>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d036      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a6b      	ldr	r2, [pc, #428]	@ (8006120 <DMA_SetConfig+0x250>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d031      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a6a      	ldr	r2, [pc, #424]	@ (8006124 <DMA_SetConfig+0x254>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d02c      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a68      	ldr	r2, [pc, #416]	@ (8006128 <DMA_SetConfig+0x258>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d027      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a67      	ldr	r2, [pc, #412]	@ (800612c <DMA_SetConfig+0x25c>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d022      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a65      	ldr	r2, [pc, #404]	@ (8006130 <DMA_SetConfig+0x260>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d01d      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a64      	ldr	r2, [pc, #400]	@ (8006134 <DMA_SetConfig+0x264>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d018      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a62      	ldr	r2, [pc, #392]	@ (8006138 <DMA_SetConfig+0x268>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d013      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a61      	ldr	r2, [pc, #388]	@ (800613c <DMA_SetConfig+0x26c>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d00e      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a5f      	ldr	r2, [pc, #380]	@ (8006140 <DMA_SetConfig+0x270>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d009      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a5e      	ldr	r2, [pc, #376]	@ (8006144 <DMA_SetConfig+0x274>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d004      	beq.n	8005fda <DMA_SetConfig+0x10a>
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a5c      	ldr	r2, [pc, #368]	@ (8006148 <DMA_SetConfig+0x278>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d101      	bne.n	8005fde <DMA_SetConfig+0x10e>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e000      	b.n	8005fe0 <DMA_SetConfig+0x110>
 8005fde:	2300      	movs	r3, #0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00d      	beq.n	8006000 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fe8:	68fa      	ldr	r2, [r7, #12]
 8005fea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005fec:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d004      	beq.n	8006000 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005ffe:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a39      	ldr	r2, [pc, #228]	@ (80060ec <DMA_SetConfig+0x21c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d04a      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a38      	ldr	r2, [pc, #224]	@ (80060f0 <DMA_SetConfig+0x220>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d045      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a36      	ldr	r2, [pc, #216]	@ (80060f4 <DMA_SetConfig+0x224>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d040      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a35      	ldr	r2, [pc, #212]	@ (80060f8 <DMA_SetConfig+0x228>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d03b      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a33      	ldr	r2, [pc, #204]	@ (80060fc <DMA_SetConfig+0x22c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d036      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a32      	ldr	r2, [pc, #200]	@ (8006100 <DMA_SetConfig+0x230>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d031      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a30      	ldr	r2, [pc, #192]	@ (8006104 <DMA_SetConfig+0x234>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d02c      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a2f      	ldr	r2, [pc, #188]	@ (8006108 <DMA_SetConfig+0x238>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d027      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a2d      	ldr	r2, [pc, #180]	@ (800610c <DMA_SetConfig+0x23c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d022      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a2c      	ldr	r2, [pc, #176]	@ (8006110 <DMA_SetConfig+0x240>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d01d      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a2a      	ldr	r2, [pc, #168]	@ (8006114 <DMA_SetConfig+0x244>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d018      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a29      	ldr	r2, [pc, #164]	@ (8006118 <DMA_SetConfig+0x248>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d013      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a27      	ldr	r2, [pc, #156]	@ (800611c <DMA_SetConfig+0x24c>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00e      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a26      	ldr	r2, [pc, #152]	@ (8006120 <DMA_SetConfig+0x250>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d009      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a24      	ldr	r2, [pc, #144]	@ (8006124 <DMA_SetConfig+0x254>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d004      	beq.n	80060a0 <DMA_SetConfig+0x1d0>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a23      	ldr	r2, [pc, #140]	@ (8006128 <DMA_SetConfig+0x258>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d101      	bne.n	80060a4 <DMA_SetConfig+0x1d4>
 80060a0:	2301      	movs	r3, #1
 80060a2:	e000      	b.n	80060a6 <DMA_SetConfig+0x1d6>
 80060a4:	2300      	movs	r3, #0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d059      	beq.n	800615e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ae:	f003 031f 	and.w	r3, r3, #31
 80060b2:	223f      	movs	r2, #63	@ 0x3f
 80060b4:	409a      	lsls	r2, r3
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80060c8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	683a      	ldr	r2, [r7, #0]
 80060d0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	2b40      	cmp	r3, #64	@ 0x40
 80060d8:	d138      	bne.n	800614c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80060ea:	e086      	b.n	80061fa <DMA_SetConfig+0x32a>
 80060ec:	40020010 	.word	0x40020010
 80060f0:	40020028 	.word	0x40020028
 80060f4:	40020040 	.word	0x40020040
 80060f8:	40020058 	.word	0x40020058
 80060fc:	40020070 	.word	0x40020070
 8006100:	40020088 	.word	0x40020088
 8006104:	400200a0 	.word	0x400200a0
 8006108:	400200b8 	.word	0x400200b8
 800610c:	40020410 	.word	0x40020410
 8006110:	40020428 	.word	0x40020428
 8006114:	40020440 	.word	0x40020440
 8006118:	40020458 	.word	0x40020458
 800611c:	40020470 	.word	0x40020470
 8006120:	40020488 	.word	0x40020488
 8006124:	400204a0 	.word	0x400204a0
 8006128:	400204b8 	.word	0x400204b8
 800612c:	58025408 	.word	0x58025408
 8006130:	5802541c 	.word	0x5802541c
 8006134:	58025430 	.word	0x58025430
 8006138:	58025444 	.word	0x58025444
 800613c:	58025458 	.word	0x58025458
 8006140:	5802546c 	.word	0x5802546c
 8006144:	58025480 	.word	0x58025480
 8006148:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	60da      	str	r2, [r3, #12]
}
 800615c:	e04d      	b.n	80061fa <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a29      	ldr	r2, [pc, #164]	@ (8006208 <DMA_SetConfig+0x338>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d022      	beq.n	80061ae <DMA_SetConfig+0x2de>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a27      	ldr	r2, [pc, #156]	@ (800620c <DMA_SetConfig+0x33c>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d01d      	beq.n	80061ae <DMA_SetConfig+0x2de>
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a26      	ldr	r2, [pc, #152]	@ (8006210 <DMA_SetConfig+0x340>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d018      	beq.n	80061ae <DMA_SetConfig+0x2de>
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a24      	ldr	r2, [pc, #144]	@ (8006214 <DMA_SetConfig+0x344>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d013      	beq.n	80061ae <DMA_SetConfig+0x2de>
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a23      	ldr	r2, [pc, #140]	@ (8006218 <DMA_SetConfig+0x348>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d00e      	beq.n	80061ae <DMA_SetConfig+0x2de>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a21      	ldr	r2, [pc, #132]	@ (800621c <DMA_SetConfig+0x34c>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d009      	beq.n	80061ae <DMA_SetConfig+0x2de>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a20      	ldr	r2, [pc, #128]	@ (8006220 <DMA_SetConfig+0x350>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d004      	beq.n	80061ae <DMA_SetConfig+0x2de>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a1e      	ldr	r2, [pc, #120]	@ (8006224 <DMA_SetConfig+0x354>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d101      	bne.n	80061b2 <DMA_SetConfig+0x2e2>
 80061ae:	2301      	movs	r3, #1
 80061b0:	e000      	b.n	80061b4 <DMA_SetConfig+0x2e4>
 80061b2:	2300      	movs	r3, #0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d020      	beq.n	80061fa <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061bc:	f003 031f 	and.w	r3, r3, #31
 80061c0:	2201      	movs	r2, #1
 80061c2:	409a      	lsls	r2, r3
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	683a      	ldr	r2, [r7, #0]
 80061ce:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	2b40      	cmp	r3, #64	@ 0x40
 80061d6:	d108      	bne.n	80061ea <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	60da      	str	r2, [r3, #12]
}
 80061e8:	e007      	b.n	80061fa <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68ba      	ldr	r2, [r7, #8]
 80061f0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	60da      	str	r2, [r3, #12]
}
 80061fa:	bf00      	nop
 80061fc:	371c      	adds	r7, #28
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	58025408 	.word	0x58025408
 800620c:	5802541c 	.word	0x5802541c
 8006210:	58025430 	.word	0x58025430
 8006214:	58025444 	.word	0x58025444
 8006218:	58025458 	.word	0x58025458
 800621c:	5802546c 	.word	0x5802546c
 8006220:	58025480 	.word	0x58025480
 8006224:	58025494 	.word	0x58025494

08006228 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a42      	ldr	r2, [pc, #264]	@ (8006340 <DMA_CalcBaseAndBitshift+0x118>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d04a      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a41      	ldr	r2, [pc, #260]	@ (8006344 <DMA_CalcBaseAndBitshift+0x11c>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d045      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a3f      	ldr	r2, [pc, #252]	@ (8006348 <DMA_CalcBaseAndBitshift+0x120>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d040      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a3e      	ldr	r2, [pc, #248]	@ (800634c <DMA_CalcBaseAndBitshift+0x124>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d03b      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a3c      	ldr	r2, [pc, #240]	@ (8006350 <DMA_CalcBaseAndBitshift+0x128>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d036      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a3b      	ldr	r2, [pc, #236]	@ (8006354 <DMA_CalcBaseAndBitshift+0x12c>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d031      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a39      	ldr	r2, [pc, #228]	@ (8006358 <DMA_CalcBaseAndBitshift+0x130>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d02c      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a38      	ldr	r2, [pc, #224]	@ (800635c <DMA_CalcBaseAndBitshift+0x134>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d027      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a36      	ldr	r2, [pc, #216]	@ (8006360 <DMA_CalcBaseAndBitshift+0x138>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d022      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a35      	ldr	r2, [pc, #212]	@ (8006364 <DMA_CalcBaseAndBitshift+0x13c>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d01d      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a33      	ldr	r2, [pc, #204]	@ (8006368 <DMA_CalcBaseAndBitshift+0x140>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d018      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a32      	ldr	r2, [pc, #200]	@ (800636c <DMA_CalcBaseAndBitshift+0x144>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d013      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a30      	ldr	r2, [pc, #192]	@ (8006370 <DMA_CalcBaseAndBitshift+0x148>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00e      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a2f      	ldr	r2, [pc, #188]	@ (8006374 <DMA_CalcBaseAndBitshift+0x14c>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d009      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006378 <DMA_CalcBaseAndBitshift+0x150>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d004      	beq.n	80062d0 <DMA_CalcBaseAndBitshift+0xa8>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a2c      	ldr	r2, [pc, #176]	@ (800637c <DMA_CalcBaseAndBitshift+0x154>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d101      	bne.n	80062d4 <DMA_CalcBaseAndBitshift+0xac>
 80062d0:	2301      	movs	r3, #1
 80062d2:	e000      	b.n	80062d6 <DMA_CalcBaseAndBitshift+0xae>
 80062d4:	2300      	movs	r3, #0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d024      	beq.n	8006324 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	3b10      	subs	r3, #16
 80062e2:	4a27      	ldr	r2, [pc, #156]	@ (8006380 <DMA_CalcBaseAndBitshift+0x158>)
 80062e4:	fba2 2303 	umull	r2, r3, r2, r3
 80062e8:	091b      	lsrs	r3, r3, #4
 80062ea:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f003 0307 	and.w	r3, r3, #7
 80062f2:	4a24      	ldr	r2, [pc, #144]	@ (8006384 <DMA_CalcBaseAndBitshift+0x15c>)
 80062f4:	5cd3      	ldrb	r3, [r2, r3]
 80062f6:	461a      	mov	r2, r3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2b03      	cmp	r3, #3
 8006300:	d908      	bls.n	8006314 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	461a      	mov	r2, r3
 8006308:	4b1f      	ldr	r3, [pc, #124]	@ (8006388 <DMA_CalcBaseAndBitshift+0x160>)
 800630a:	4013      	ands	r3, r2
 800630c:	1d1a      	adds	r2, r3, #4
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	659a      	str	r2, [r3, #88]	@ 0x58
 8006312:	e00d      	b.n	8006330 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	461a      	mov	r2, r3
 800631a:	4b1b      	ldr	r3, [pc, #108]	@ (8006388 <DMA_CalcBaseAndBitshift+0x160>)
 800631c:	4013      	ands	r3, r2
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	6593      	str	r3, [r2, #88]	@ 0x58
 8006322:	e005      	b.n	8006330 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006334:	4618      	mov	r0, r3
 8006336:	3714      	adds	r7, #20
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	40020010 	.word	0x40020010
 8006344:	40020028 	.word	0x40020028
 8006348:	40020040 	.word	0x40020040
 800634c:	40020058 	.word	0x40020058
 8006350:	40020070 	.word	0x40020070
 8006354:	40020088 	.word	0x40020088
 8006358:	400200a0 	.word	0x400200a0
 800635c:	400200b8 	.word	0x400200b8
 8006360:	40020410 	.word	0x40020410
 8006364:	40020428 	.word	0x40020428
 8006368:	40020440 	.word	0x40020440
 800636c:	40020458 	.word	0x40020458
 8006370:	40020470 	.word	0x40020470
 8006374:	40020488 	.word	0x40020488
 8006378:	400204a0 	.word	0x400204a0
 800637c:	400204b8 	.word	0x400204b8
 8006380:	aaaaaaab 	.word	0xaaaaaaab
 8006384:	0801010c 	.word	0x0801010c
 8006388:	fffffc00 	.word	0xfffffc00

0800638c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006394:	2300      	movs	r3, #0
 8006396:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d120      	bne.n	80063e2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a4:	2b03      	cmp	r3, #3
 80063a6:	d858      	bhi.n	800645a <DMA_CheckFifoParam+0xce>
 80063a8:	a201      	add	r2, pc, #4	@ (adr r2, 80063b0 <DMA_CheckFifoParam+0x24>)
 80063aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ae:	bf00      	nop
 80063b0:	080063c1 	.word	0x080063c1
 80063b4:	080063d3 	.word	0x080063d3
 80063b8:	080063c1 	.word	0x080063c1
 80063bc:	0800645b 	.word	0x0800645b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d048      	beq.n	800645e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80063d0:	e045      	b.n	800645e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80063da:	d142      	bne.n	8006462 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80063e0:	e03f      	b.n	8006462 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	699b      	ldr	r3, [r3, #24]
 80063e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063ea:	d123      	bne.n	8006434 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f0:	2b03      	cmp	r3, #3
 80063f2:	d838      	bhi.n	8006466 <DMA_CheckFifoParam+0xda>
 80063f4:	a201      	add	r2, pc, #4	@ (adr r2, 80063fc <DMA_CheckFifoParam+0x70>)
 80063f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063fa:	bf00      	nop
 80063fc:	0800640d 	.word	0x0800640d
 8006400:	08006413 	.word	0x08006413
 8006404:	0800640d 	.word	0x0800640d
 8006408:	08006425 	.word	0x08006425
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	73fb      	strb	r3, [r7, #15]
        break;
 8006410:	e030      	b.n	8006474 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006416:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d025      	beq.n	800646a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006422:	e022      	b.n	800646a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006428:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800642c:	d11f      	bne.n	800646e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006432:	e01c      	b.n	800646e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006438:	2b02      	cmp	r3, #2
 800643a:	d902      	bls.n	8006442 <DMA_CheckFifoParam+0xb6>
 800643c:	2b03      	cmp	r3, #3
 800643e:	d003      	beq.n	8006448 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006440:	e018      	b.n	8006474 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	73fb      	strb	r3, [r7, #15]
        break;
 8006446:	e015      	b.n	8006474 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d00e      	beq.n	8006472 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	73fb      	strb	r3, [r7, #15]
    break;
 8006458:	e00b      	b.n	8006472 <DMA_CheckFifoParam+0xe6>
        break;
 800645a:	bf00      	nop
 800645c:	e00a      	b.n	8006474 <DMA_CheckFifoParam+0xe8>
        break;
 800645e:	bf00      	nop
 8006460:	e008      	b.n	8006474 <DMA_CheckFifoParam+0xe8>
        break;
 8006462:	bf00      	nop
 8006464:	e006      	b.n	8006474 <DMA_CheckFifoParam+0xe8>
        break;
 8006466:	bf00      	nop
 8006468:	e004      	b.n	8006474 <DMA_CheckFifoParam+0xe8>
        break;
 800646a:	bf00      	nop
 800646c:	e002      	b.n	8006474 <DMA_CheckFifoParam+0xe8>
        break;
 800646e:	bf00      	nop
 8006470:	e000      	b.n	8006474 <DMA_CheckFifoParam+0xe8>
    break;
 8006472:	bf00      	nop
    }
  }

  return status;
 8006474:	7bfb      	ldrb	r3, [r7, #15]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop

08006484 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a38      	ldr	r2, [pc, #224]	@ (8006578 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d022      	beq.n	80064e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a36      	ldr	r2, [pc, #216]	@ (800657c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d01d      	beq.n	80064e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a35      	ldr	r2, [pc, #212]	@ (8006580 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d018      	beq.n	80064e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a33      	ldr	r2, [pc, #204]	@ (8006584 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d013      	beq.n	80064e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a32      	ldr	r2, [pc, #200]	@ (8006588 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d00e      	beq.n	80064e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a30      	ldr	r2, [pc, #192]	@ (800658c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d009      	beq.n	80064e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a2f      	ldr	r2, [pc, #188]	@ (8006590 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d004      	beq.n	80064e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a2d      	ldr	r2, [pc, #180]	@ (8006594 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d101      	bne.n	80064e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80064e2:	2301      	movs	r3, #1
 80064e4:	e000      	b.n	80064e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80064e6:	2300      	movs	r3, #0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d01a      	beq.n	8006522 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	3b08      	subs	r3, #8
 80064f4:	4a28      	ldr	r2, [pc, #160]	@ (8006598 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80064f6:	fba2 2303 	umull	r2, r3, r2, r3
 80064fa:	091b      	lsrs	r3, r3, #4
 80064fc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	4b26      	ldr	r3, [pc, #152]	@ (800659c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006502:	4413      	add	r3, r2
 8006504:	009b      	lsls	r3, r3, #2
 8006506:	461a      	mov	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a24      	ldr	r2, [pc, #144]	@ (80065a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006510:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f003 031f 	and.w	r3, r3, #31
 8006518:	2201      	movs	r2, #1
 800651a:	409a      	lsls	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006520:	e024      	b.n	800656c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	b2db      	uxtb	r3, r3
 8006528:	3b10      	subs	r3, #16
 800652a:	4a1e      	ldr	r2, [pc, #120]	@ (80065a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800652c:	fba2 2303 	umull	r2, r3, r2, r3
 8006530:	091b      	lsrs	r3, r3, #4
 8006532:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	4a1c      	ldr	r2, [pc, #112]	@ (80065a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d806      	bhi.n	800654a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	4a1b      	ldr	r2, [pc, #108]	@ (80065ac <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d902      	bls.n	800654a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3308      	adds	r3, #8
 8006548:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	4b18      	ldr	r3, [pc, #96]	@ (80065b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800654e:	4413      	add	r3, r2
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	461a      	mov	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a16      	ldr	r2, [pc, #88]	@ (80065b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800655c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f003 031f 	and.w	r3, r3, #31
 8006564:	2201      	movs	r2, #1
 8006566:	409a      	lsls	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800656c:	bf00      	nop
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	58025408 	.word	0x58025408
 800657c:	5802541c 	.word	0x5802541c
 8006580:	58025430 	.word	0x58025430
 8006584:	58025444 	.word	0x58025444
 8006588:	58025458 	.word	0x58025458
 800658c:	5802546c 	.word	0x5802546c
 8006590:	58025480 	.word	0x58025480
 8006594:	58025494 	.word	0x58025494
 8006598:	cccccccd 	.word	0xcccccccd
 800659c:	16009600 	.word	0x16009600
 80065a0:	58025880 	.word	0x58025880
 80065a4:	aaaaaaab 	.word	0xaaaaaaab
 80065a8:	400204b8 	.word	0x400204b8
 80065ac:	4002040f 	.word	0x4002040f
 80065b0:	10008200 	.word	0x10008200
 80065b4:	40020880 	.word	0x40020880

080065b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d04a      	beq.n	8006664 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b08      	cmp	r3, #8
 80065d2:	d847      	bhi.n	8006664 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a25      	ldr	r2, [pc, #148]	@ (8006670 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d022      	beq.n	8006624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a24      	ldr	r2, [pc, #144]	@ (8006674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d01d      	beq.n	8006624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a22      	ldr	r2, [pc, #136]	@ (8006678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d018      	beq.n	8006624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a21      	ldr	r2, [pc, #132]	@ (800667c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d013      	beq.n	8006624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a1f      	ldr	r2, [pc, #124]	@ (8006680 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d00e      	beq.n	8006624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a1e      	ldr	r2, [pc, #120]	@ (8006684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d009      	beq.n	8006624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a1c      	ldr	r2, [pc, #112]	@ (8006688 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d004      	beq.n	8006624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a1b      	ldr	r2, [pc, #108]	@ (800668c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d101      	bne.n	8006628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006624:	2301      	movs	r3, #1
 8006626:	e000      	b.n	800662a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006628:	2300      	movs	r3, #0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00a      	beq.n	8006644 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800662e:	68fa      	ldr	r2, [r7, #12]
 8006630:	4b17      	ldr	r3, [pc, #92]	@ (8006690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006632:	4413      	add	r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	461a      	mov	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a15      	ldr	r2, [pc, #84]	@ (8006694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006640:	671a      	str	r2, [r3, #112]	@ 0x70
 8006642:	e009      	b.n	8006658 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	4b14      	ldr	r3, [pc, #80]	@ (8006698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006648:	4413      	add	r3, r2
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	461a      	mov	r2, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a11      	ldr	r2, [pc, #68]	@ (800669c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006656:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	3b01      	subs	r3, #1
 800665c:	2201      	movs	r2, #1
 800665e:	409a      	lsls	r2, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006664:	bf00      	nop
 8006666:	3714      	adds	r7, #20
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	58025408 	.word	0x58025408
 8006674:	5802541c 	.word	0x5802541c
 8006678:	58025430 	.word	0x58025430
 800667c:	58025444 	.word	0x58025444
 8006680:	58025458 	.word	0x58025458
 8006684:	5802546c 	.word	0x5802546c
 8006688:	58025480 	.word	0x58025480
 800668c:	58025494 	.word	0x58025494
 8006690:	1600963f 	.word	0x1600963f
 8006694:	58025940 	.word	0x58025940
 8006698:	1000823f 	.word	0x1000823f
 800669c:	40020940 	.word	0x40020940

080066a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b089      	sub	sp, #36	@ 0x24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80066aa:	2300      	movs	r3, #0
 80066ac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80066ae:	4b89      	ldr	r3, [pc, #548]	@ (80068d4 <HAL_GPIO_Init+0x234>)
 80066b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80066b2:	e194      	b.n	80069de <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	2101      	movs	r1, #1
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	fa01 f303 	lsl.w	r3, r1, r3
 80066c0:	4013      	ands	r3, r2
 80066c2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f000 8186 	beq.w	80069d8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f003 0303 	and.w	r3, r3, #3
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d005      	beq.n	80066e4 <HAL_GPIO_Init+0x44>
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f003 0303 	and.w	r3, r3, #3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d130      	bne.n	8006746 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	005b      	lsls	r3, r3, #1
 80066ee:	2203      	movs	r2, #3
 80066f0:	fa02 f303 	lsl.w	r3, r2, r3
 80066f4:	43db      	mvns	r3, r3
 80066f6:	69ba      	ldr	r2, [r7, #24]
 80066f8:	4013      	ands	r3, r2
 80066fa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	68da      	ldr	r2, [r3, #12]
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	fa02 f303 	lsl.w	r3, r2, r3
 8006708:	69ba      	ldr	r2, [r7, #24]
 800670a:	4313      	orrs	r3, r2
 800670c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	69ba      	ldr	r2, [r7, #24]
 8006712:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800671a:	2201      	movs	r2, #1
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	fa02 f303 	lsl.w	r3, r2, r3
 8006722:	43db      	mvns	r3, r3
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	4013      	ands	r3, r2
 8006728:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	091b      	lsrs	r3, r3, #4
 8006730:	f003 0201 	and.w	r2, r3, #1
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	fa02 f303 	lsl.w	r3, r2, r3
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	4313      	orrs	r3, r2
 800673e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	69ba      	ldr	r2, [r7, #24]
 8006744:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f003 0303 	and.w	r3, r3, #3
 800674e:	2b03      	cmp	r3, #3
 8006750:	d017      	beq.n	8006782 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	005b      	lsls	r3, r3, #1
 800675c:	2203      	movs	r2, #3
 800675e:	fa02 f303 	lsl.w	r3, r2, r3
 8006762:	43db      	mvns	r3, r3
 8006764:	69ba      	ldr	r2, [r7, #24]
 8006766:	4013      	ands	r3, r2
 8006768:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	689a      	ldr	r2, [r3, #8]
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	005b      	lsls	r3, r3, #1
 8006772:	fa02 f303 	lsl.w	r3, r2, r3
 8006776:	69ba      	ldr	r2, [r7, #24]
 8006778:	4313      	orrs	r3, r2
 800677a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	69ba      	ldr	r2, [r7, #24]
 8006780:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f003 0303 	and.w	r3, r3, #3
 800678a:	2b02      	cmp	r3, #2
 800678c:	d123      	bne.n	80067d6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800678e:	69fb      	ldr	r3, [r7, #28]
 8006790:	08da      	lsrs	r2, r3, #3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	3208      	adds	r2, #8
 8006796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800679a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	f003 0307 	and.w	r3, r3, #7
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	220f      	movs	r2, #15
 80067a6:	fa02 f303 	lsl.w	r3, r2, r3
 80067aa:	43db      	mvns	r3, r3
 80067ac:	69ba      	ldr	r2, [r7, #24]
 80067ae:	4013      	ands	r3, r2
 80067b0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	691a      	ldr	r2, [r3, #16]
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	f003 0307 	and.w	r3, r3, #7
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	fa02 f303 	lsl.w	r3, r2, r3
 80067c2:	69ba      	ldr	r2, [r7, #24]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	08da      	lsrs	r2, r3, #3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	3208      	adds	r2, #8
 80067d0:	69b9      	ldr	r1, [r7, #24]
 80067d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	005b      	lsls	r3, r3, #1
 80067e0:	2203      	movs	r2, #3
 80067e2:	fa02 f303 	lsl.w	r3, r2, r3
 80067e6:	43db      	mvns	r3, r3
 80067e8:	69ba      	ldr	r2, [r7, #24]
 80067ea:	4013      	ands	r3, r2
 80067ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f003 0203 	and.w	r2, r3, #3
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	fa02 f303 	lsl.w	r3, r2, r3
 80067fe:	69ba      	ldr	r2, [r7, #24]
 8006800:	4313      	orrs	r3, r2
 8006802:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	69ba      	ldr	r2, [r7, #24]
 8006808:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006812:	2b00      	cmp	r3, #0
 8006814:	f000 80e0 	beq.w	80069d8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006818:	4b2f      	ldr	r3, [pc, #188]	@ (80068d8 <HAL_GPIO_Init+0x238>)
 800681a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800681e:	4a2e      	ldr	r2, [pc, #184]	@ (80068d8 <HAL_GPIO_Init+0x238>)
 8006820:	f043 0302 	orr.w	r3, r3, #2
 8006824:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006828:	4b2b      	ldr	r3, [pc, #172]	@ (80068d8 <HAL_GPIO_Init+0x238>)
 800682a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	60fb      	str	r3, [r7, #12]
 8006834:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006836:	4a29      	ldr	r2, [pc, #164]	@ (80068dc <HAL_GPIO_Init+0x23c>)
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	089b      	lsrs	r3, r3, #2
 800683c:	3302      	adds	r3, #2
 800683e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006842:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	f003 0303 	and.w	r3, r3, #3
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	220f      	movs	r2, #15
 800684e:	fa02 f303 	lsl.w	r3, r2, r3
 8006852:	43db      	mvns	r3, r3
 8006854:	69ba      	ldr	r2, [r7, #24]
 8006856:	4013      	ands	r3, r2
 8006858:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a20      	ldr	r2, [pc, #128]	@ (80068e0 <HAL_GPIO_Init+0x240>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d052      	beq.n	8006908 <HAL_GPIO_Init+0x268>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a1f      	ldr	r2, [pc, #124]	@ (80068e4 <HAL_GPIO_Init+0x244>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d031      	beq.n	80068ce <HAL_GPIO_Init+0x22e>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a1e      	ldr	r2, [pc, #120]	@ (80068e8 <HAL_GPIO_Init+0x248>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d02b      	beq.n	80068ca <HAL_GPIO_Init+0x22a>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a1d      	ldr	r2, [pc, #116]	@ (80068ec <HAL_GPIO_Init+0x24c>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d025      	beq.n	80068c6 <HAL_GPIO_Init+0x226>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a1c      	ldr	r2, [pc, #112]	@ (80068f0 <HAL_GPIO_Init+0x250>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d01f      	beq.n	80068c2 <HAL_GPIO_Init+0x222>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a1b      	ldr	r2, [pc, #108]	@ (80068f4 <HAL_GPIO_Init+0x254>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d019      	beq.n	80068be <HAL_GPIO_Init+0x21e>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a1a      	ldr	r2, [pc, #104]	@ (80068f8 <HAL_GPIO_Init+0x258>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d013      	beq.n	80068ba <HAL_GPIO_Init+0x21a>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a19      	ldr	r2, [pc, #100]	@ (80068fc <HAL_GPIO_Init+0x25c>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d00d      	beq.n	80068b6 <HAL_GPIO_Init+0x216>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a18      	ldr	r2, [pc, #96]	@ (8006900 <HAL_GPIO_Init+0x260>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d007      	beq.n	80068b2 <HAL_GPIO_Init+0x212>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a17      	ldr	r2, [pc, #92]	@ (8006904 <HAL_GPIO_Init+0x264>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d101      	bne.n	80068ae <HAL_GPIO_Init+0x20e>
 80068aa:	2309      	movs	r3, #9
 80068ac:	e02d      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068ae:	230a      	movs	r3, #10
 80068b0:	e02b      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068b2:	2308      	movs	r3, #8
 80068b4:	e029      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068b6:	2307      	movs	r3, #7
 80068b8:	e027      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068ba:	2306      	movs	r3, #6
 80068bc:	e025      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068be:	2305      	movs	r3, #5
 80068c0:	e023      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068c2:	2304      	movs	r3, #4
 80068c4:	e021      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068c6:	2303      	movs	r3, #3
 80068c8:	e01f      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068ca:	2302      	movs	r3, #2
 80068cc:	e01d      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068ce:	2301      	movs	r3, #1
 80068d0:	e01b      	b.n	800690a <HAL_GPIO_Init+0x26a>
 80068d2:	bf00      	nop
 80068d4:	58000080 	.word	0x58000080
 80068d8:	58024400 	.word	0x58024400
 80068dc:	58000400 	.word	0x58000400
 80068e0:	58020000 	.word	0x58020000
 80068e4:	58020400 	.word	0x58020400
 80068e8:	58020800 	.word	0x58020800
 80068ec:	58020c00 	.word	0x58020c00
 80068f0:	58021000 	.word	0x58021000
 80068f4:	58021400 	.word	0x58021400
 80068f8:	58021800 	.word	0x58021800
 80068fc:	58021c00 	.word	0x58021c00
 8006900:	58022000 	.word	0x58022000
 8006904:	58022400 	.word	0x58022400
 8006908:	2300      	movs	r3, #0
 800690a:	69fa      	ldr	r2, [r7, #28]
 800690c:	f002 0203 	and.w	r2, r2, #3
 8006910:	0092      	lsls	r2, r2, #2
 8006912:	4093      	lsls	r3, r2
 8006914:	69ba      	ldr	r2, [r7, #24]
 8006916:	4313      	orrs	r3, r2
 8006918:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800691a:	4938      	ldr	r1, [pc, #224]	@ (80069fc <HAL_GPIO_Init+0x35c>)
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	089b      	lsrs	r3, r3, #2
 8006920:	3302      	adds	r3, #2
 8006922:	69ba      	ldr	r2, [r7, #24]
 8006924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	43db      	mvns	r3, r3
 8006934:	69ba      	ldr	r2, [r7, #24]
 8006936:	4013      	ands	r3, r2
 8006938:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006942:	2b00      	cmp	r3, #0
 8006944:	d003      	beq.n	800694e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006946:	69ba      	ldr	r2, [r7, #24]
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	4313      	orrs	r3, r2
 800694c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800694e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006956:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	43db      	mvns	r3, r3
 8006962:	69ba      	ldr	r2, [r7, #24]
 8006964:	4013      	ands	r3, r2
 8006966:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006974:	69ba      	ldr	r2, [r7, #24]
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	4313      	orrs	r3, r2
 800697a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800697c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	43db      	mvns	r3, r3
 800698e:	69ba      	ldr	r2, [r7, #24]
 8006990:	4013      	ands	r3, r2
 8006992:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800699c:	2b00      	cmp	r3, #0
 800699e:	d003      	beq.n	80069a8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80069a0:	69ba      	ldr	r2, [r7, #24]
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	69ba      	ldr	r2, [r7, #24]
 80069ac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	43db      	mvns	r3, r3
 80069b8:	69ba      	ldr	r2, [r7, #24]
 80069ba:	4013      	ands	r3, r2
 80069bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d003      	beq.n	80069d2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80069ca:	69ba      	ldr	r2, [r7, #24]
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	69ba      	ldr	r2, [r7, #24]
 80069d6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	3301      	adds	r3, #1
 80069dc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	fa22 f303 	lsr.w	r3, r2, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	f47f ae63 	bne.w	80066b4 <HAL_GPIO_Init+0x14>
  }
}
 80069ee:	bf00      	nop
 80069f0:	bf00      	nop
 80069f2:	3724      	adds	r7, #36	@ 0x24
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr
 80069fc:	58000400 	.word	0x58000400

08006a00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	807b      	strh	r3, [r7, #2]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a10:	787b      	ldrb	r3, [r7, #1]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006a16:	887a      	ldrh	r2, [r7, #2]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006a1c:	e003      	b.n	8006a26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006a1e:	887b      	ldrh	r3, [r7, #2]
 8006a20:	041a      	lsls	r2, r3, #16
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	619a      	str	r2, [r3, #24]
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b085      	sub	sp, #20
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006a44:	887a      	ldrh	r2, [r7, #2]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	4013      	ands	r3, r2
 8006a4a:	041a      	lsls	r2, r3, #16
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	43d9      	mvns	r1, r3
 8006a50:	887b      	ldrh	r3, [r7, #2]
 8006a52:	400b      	ands	r3, r1
 8006a54:	431a      	orrs	r2, r3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	619a      	str	r2, [r3, #24]
}
 8006a5a:	bf00      	nop
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr

08006a66 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b086      	sub	sp, #24
 8006a6a:	af02      	add	r7, sp, #8
 8006a6c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d101      	bne.n	8006a78 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	e0fe      	b.n	8006c76 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d106      	bne.n	8006a92 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f7fa ff0f 	bl	80018b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2203      	movs	r2, #3
 8006a96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f006 fde6 	bl	800d670 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6818      	ldr	r0, [r3, #0]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	7c1a      	ldrb	r2, [r3, #16]
 8006aac:	f88d 2000 	strb.w	r2, [sp]
 8006ab0:	3304      	adds	r3, #4
 8006ab2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ab4:	f006 fd6a 	bl	800d58c <USB_CoreInit>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d005      	beq.n	8006aca <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2202      	movs	r2, #2
 8006ac2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e0d5      	b.n	8006c76 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2100      	movs	r1, #0
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f006 fdde 	bl	800d692 <USB_SetCurrentMode>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d005      	beq.n	8006ae8 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e0c6      	b.n	8006c76 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ae8:	2300      	movs	r3, #0
 8006aea:	73fb      	strb	r3, [r7, #15]
 8006aec:	e04a      	b.n	8006b84 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006aee:	7bfa      	ldrb	r2, [r7, #15]
 8006af0:	6879      	ldr	r1, [r7, #4]
 8006af2:	4613      	mov	r3, r2
 8006af4:	00db      	lsls	r3, r3, #3
 8006af6:	4413      	add	r3, r2
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	440b      	add	r3, r1
 8006afc:	3315      	adds	r3, #21
 8006afe:	2201      	movs	r2, #1
 8006b00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006b02:	7bfa      	ldrb	r2, [r7, #15]
 8006b04:	6879      	ldr	r1, [r7, #4]
 8006b06:	4613      	mov	r3, r2
 8006b08:	00db      	lsls	r3, r3, #3
 8006b0a:	4413      	add	r3, r2
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	440b      	add	r3, r1
 8006b10:	3314      	adds	r3, #20
 8006b12:	7bfa      	ldrb	r2, [r7, #15]
 8006b14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006b16:	7bfa      	ldrb	r2, [r7, #15]
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
 8006b1a:	b298      	uxth	r0, r3
 8006b1c:	6879      	ldr	r1, [r7, #4]
 8006b1e:	4613      	mov	r3, r2
 8006b20:	00db      	lsls	r3, r3, #3
 8006b22:	4413      	add	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	440b      	add	r3, r1
 8006b28:	332e      	adds	r3, #46	@ 0x2e
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006b2e:	7bfa      	ldrb	r2, [r7, #15]
 8006b30:	6879      	ldr	r1, [r7, #4]
 8006b32:	4613      	mov	r3, r2
 8006b34:	00db      	lsls	r3, r3, #3
 8006b36:	4413      	add	r3, r2
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	440b      	add	r3, r1
 8006b3c:	3318      	adds	r3, #24
 8006b3e:	2200      	movs	r2, #0
 8006b40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006b42:	7bfa      	ldrb	r2, [r7, #15]
 8006b44:	6879      	ldr	r1, [r7, #4]
 8006b46:	4613      	mov	r3, r2
 8006b48:	00db      	lsls	r3, r3, #3
 8006b4a:	4413      	add	r3, r2
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	440b      	add	r3, r1
 8006b50:	331c      	adds	r3, #28
 8006b52:	2200      	movs	r2, #0
 8006b54:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006b56:	7bfa      	ldrb	r2, [r7, #15]
 8006b58:	6879      	ldr	r1, [r7, #4]
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	00db      	lsls	r3, r3, #3
 8006b5e:	4413      	add	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	440b      	add	r3, r1
 8006b64:	3320      	adds	r3, #32
 8006b66:	2200      	movs	r2, #0
 8006b68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006b6a:	7bfa      	ldrb	r2, [r7, #15]
 8006b6c:	6879      	ldr	r1, [r7, #4]
 8006b6e:	4613      	mov	r3, r2
 8006b70:	00db      	lsls	r3, r3, #3
 8006b72:	4413      	add	r3, r2
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	440b      	add	r3, r1
 8006b78:	3324      	adds	r3, #36	@ 0x24
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b7e:	7bfb      	ldrb	r3, [r7, #15]
 8006b80:	3301      	adds	r3, #1
 8006b82:	73fb      	strb	r3, [r7, #15]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	791b      	ldrb	r3, [r3, #4]
 8006b88:	7bfa      	ldrb	r2, [r7, #15]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d3af      	bcc.n	8006aee <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b8e:	2300      	movs	r3, #0
 8006b90:	73fb      	strb	r3, [r7, #15]
 8006b92:	e044      	b.n	8006c1e <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006b94:	7bfa      	ldrb	r2, [r7, #15]
 8006b96:	6879      	ldr	r1, [r7, #4]
 8006b98:	4613      	mov	r3, r2
 8006b9a:	00db      	lsls	r3, r3, #3
 8006b9c:	4413      	add	r3, r2
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	440b      	add	r3, r1
 8006ba2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006baa:	7bfa      	ldrb	r2, [r7, #15]
 8006bac:	6879      	ldr	r1, [r7, #4]
 8006bae:	4613      	mov	r3, r2
 8006bb0:	00db      	lsls	r3, r3, #3
 8006bb2:	4413      	add	r3, r2
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	440b      	add	r3, r1
 8006bb8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006bbc:	7bfa      	ldrb	r2, [r7, #15]
 8006bbe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006bc0:	7bfa      	ldrb	r2, [r7, #15]
 8006bc2:	6879      	ldr	r1, [r7, #4]
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	00db      	lsls	r3, r3, #3
 8006bc8:	4413      	add	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	440b      	add	r3, r1
 8006bce:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006bd6:	7bfa      	ldrb	r2, [r7, #15]
 8006bd8:	6879      	ldr	r1, [r7, #4]
 8006bda:	4613      	mov	r3, r2
 8006bdc:	00db      	lsls	r3, r3, #3
 8006bde:	4413      	add	r3, r2
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	440b      	add	r3, r1
 8006be4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006be8:	2200      	movs	r2, #0
 8006bea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006bec:	7bfa      	ldrb	r2, [r7, #15]
 8006bee:	6879      	ldr	r1, [r7, #4]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	00db      	lsls	r3, r3, #3
 8006bf4:	4413      	add	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	440b      	add	r3, r1
 8006bfa:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006bfe:	2200      	movs	r2, #0
 8006c00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006c02:	7bfa      	ldrb	r2, [r7, #15]
 8006c04:	6879      	ldr	r1, [r7, #4]
 8006c06:	4613      	mov	r3, r2
 8006c08:	00db      	lsls	r3, r3, #3
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	440b      	add	r3, r1
 8006c10:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006c14:	2200      	movs	r2, #0
 8006c16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c18:	7bfb      	ldrb	r3, [r7, #15]
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	73fb      	strb	r3, [r7, #15]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	791b      	ldrb	r3, [r3, #4]
 8006c22:	7bfa      	ldrb	r2, [r7, #15]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d3b5      	bcc.n	8006b94 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6818      	ldr	r0, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	7c1a      	ldrb	r2, [r3, #16]
 8006c30:	f88d 2000 	strb.w	r2, [sp]
 8006c34:	3304      	adds	r3, #4
 8006c36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c38:	f006 fd78 	bl	800d72c <USB_DevInit>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d005      	beq.n	8006c4e <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2202      	movs	r2, #2
 8006c46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e013      	b.n	8006c76 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	7b1b      	ldrb	r3, [r3, #12]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d102      	bne.n	8006c6a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 f80b 	bl	8006c80 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f006 ff33 	bl	800dada <USB_DevDisconnect>

  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
	...

08006c80 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006cae:	4b05      	ldr	r3, [pc, #20]	@ (8006cc4 <HAL_PCDEx_ActivateLPM+0x44>)
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3714      	adds	r7, #20
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr
 8006cc4:	10000003 	.word	0x10000003

08006cc8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006cd0:	4b19      	ldr	r3, [pc, #100]	@ (8006d38 <HAL_PWREx_ConfigSupply+0x70>)
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	f003 0304 	and.w	r3, r3, #4
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	d00a      	beq.n	8006cf2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006cdc:	4b16      	ldr	r3, [pc, #88]	@ (8006d38 <HAL_PWREx_ConfigSupply+0x70>)
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	f003 0307 	and.w	r3, r3, #7
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d001      	beq.n	8006cee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e01f      	b.n	8006d2e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	e01d      	b.n	8006d2e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006cf2:	4b11      	ldr	r3, [pc, #68]	@ (8006d38 <HAL_PWREx_ConfigSupply+0x70>)
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	f023 0207 	bic.w	r2, r3, #7
 8006cfa:	490f      	ldr	r1, [pc, #60]	@ (8006d38 <HAL_PWREx_ConfigSupply+0x70>)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006d02:	f7fa fecb 	bl	8001a9c <HAL_GetTick>
 8006d06:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006d08:	e009      	b.n	8006d1e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006d0a:	f7fa fec7 	bl	8001a9c <HAL_GetTick>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	1ad3      	subs	r3, r2, r3
 8006d14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d18:	d901      	bls.n	8006d1e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e007      	b.n	8006d2e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006d1e:	4b06      	ldr	r3, [pc, #24]	@ (8006d38 <HAL_PWREx_ConfigSupply+0x70>)
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d2a:	d1ee      	bne.n	8006d0a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	58024800 	.word	0x58024800

08006d3c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006d40:	4b05      	ldr	r3, [pc, #20]	@ (8006d58 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	4a04      	ldr	r2, [pc, #16]	@ (8006d58 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006d46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d4a:	60d3      	str	r3, [r2, #12]
}
 8006d4c:	bf00      	nop
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	58024800 	.word	0x58024800

08006d5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b08c      	sub	sp, #48	@ 0x30
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d102      	bne.n	8006d70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	f000 bc48 	b.w	8007600 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0301 	and.w	r3, r3, #1
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f000 8088 	beq.w	8006e8e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d7e:	4b99      	ldr	r3, [pc, #612]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006d88:	4b96      	ldr	r3, [pc, #600]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d90:	2b10      	cmp	r3, #16
 8006d92:	d007      	beq.n	8006da4 <HAL_RCC_OscConfig+0x48>
 8006d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d96:	2b18      	cmp	r3, #24
 8006d98:	d111      	bne.n	8006dbe <HAL_RCC_OscConfig+0x62>
 8006d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9c:	f003 0303 	and.w	r3, r3, #3
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	d10c      	bne.n	8006dbe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006da4:	4b8f      	ldr	r3, [pc, #572]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d06d      	beq.n	8006e8c <HAL_RCC_OscConfig+0x130>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d169      	bne.n	8006e8c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	f000 bc21 	b.w	8007600 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dc6:	d106      	bne.n	8006dd6 <HAL_RCC_OscConfig+0x7a>
 8006dc8:	4b86      	ldr	r3, [pc, #536]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a85      	ldr	r2, [pc, #532]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006dce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dd2:	6013      	str	r3, [r2, #0]
 8006dd4:	e02e      	b.n	8006e34 <HAL_RCC_OscConfig+0xd8>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10c      	bne.n	8006df8 <HAL_RCC_OscConfig+0x9c>
 8006dde:	4b81      	ldr	r3, [pc, #516]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a80      	ldr	r2, [pc, #512]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006de4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006de8:	6013      	str	r3, [r2, #0]
 8006dea:	4b7e      	ldr	r3, [pc, #504]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a7d      	ldr	r2, [pc, #500]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006df0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006df4:	6013      	str	r3, [r2, #0]
 8006df6:	e01d      	b.n	8006e34 <HAL_RCC_OscConfig+0xd8>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e00:	d10c      	bne.n	8006e1c <HAL_RCC_OscConfig+0xc0>
 8006e02:	4b78      	ldr	r3, [pc, #480]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a77      	ldr	r2, [pc, #476]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e0c:	6013      	str	r3, [r2, #0]
 8006e0e:	4b75      	ldr	r3, [pc, #468]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a74      	ldr	r2, [pc, #464]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e18:	6013      	str	r3, [r2, #0]
 8006e1a:	e00b      	b.n	8006e34 <HAL_RCC_OscConfig+0xd8>
 8006e1c:	4b71      	ldr	r3, [pc, #452]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a70      	ldr	r2, [pc, #448]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e26:	6013      	str	r3, [r2, #0]
 8006e28:	4b6e      	ldr	r3, [pc, #440]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a6d      	ldr	r2, [pc, #436]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d013      	beq.n	8006e64 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e3c:	f7fa fe2e 	bl	8001a9c <HAL_GetTick>
 8006e40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006e42:	e008      	b.n	8006e56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e44:	f7fa fe2a 	bl	8001a9c <HAL_GetTick>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	2b64      	cmp	r3, #100	@ 0x64
 8006e50:	d901      	bls.n	8006e56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e3d4      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006e56:	4b63      	ldr	r3, [pc, #396]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d0f0      	beq.n	8006e44 <HAL_RCC_OscConfig+0xe8>
 8006e62:	e014      	b.n	8006e8e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e64:	f7fa fe1a 	bl	8001a9c <HAL_GetTick>
 8006e68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006e6a:	e008      	b.n	8006e7e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e6c:	f7fa fe16 	bl	8001a9c <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	2b64      	cmp	r3, #100	@ 0x64
 8006e78:	d901      	bls.n	8006e7e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e3c0      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006e7e:	4b59      	ldr	r3, [pc, #356]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1f0      	bne.n	8006e6c <HAL_RCC_OscConfig+0x110>
 8006e8a:	e000      	b.n	8006e8e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 0302 	and.w	r3, r3, #2
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	f000 80ca 	beq.w	8007030 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e9c:	4b51      	ldr	r3, [pc, #324]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ea4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006ea6:	4b4f      	ldr	r3, [pc, #316]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eaa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006eac:	6a3b      	ldr	r3, [r7, #32]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d007      	beq.n	8006ec2 <HAL_RCC_OscConfig+0x166>
 8006eb2:	6a3b      	ldr	r3, [r7, #32]
 8006eb4:	2b18      	cmp	r3, #24
 8006eb6:	d156      	bne.n	8006f66 <HAL_RCC_OscConfig+0x20a>
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	f003 0303 	and.w	r3, r3, #3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d151      	bne.n	8006f66 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ec2:	4b48      	ldr	r3, [pc, #288]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f003 0304 	and.w	r3, r3, #4
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d005      	beq.n	8006eda <HAL_RCC_OscConfig+0x17e>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d101      	bne.n	8006eda <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e392      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006eda:	4b42      	ldr	r3, [pc, #264]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f023 0219 	bic.w	r2, r3, #25
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	493f      	ldr	r1, [pc, #252]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eec:	f7fa fdd6 	bl	8001a9c <HAL_GetTick>
 8006ef0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ef2:	e008      	b.n	8006f06 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ef4:	f7fa fdd2 	bl	8001a9c <HAL_GetTick>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d901      	bls.n	8006f06 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e37c      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f06:	4b37      	ldr	r3, [pc, #220]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0304 	and.w	r3, r3, #4
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d0f0      	beq.n	8006ef4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f12:	f7fa fdf3 	bl	8001afc <HAL_GetREVID>
 8006f16:	4603      	mov	r3, r0
 8006f18:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d817      	bhi.n	8006f50 <HAL_RCC_OscConfig+0x1f4>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	691b      	ldr	r3, [r3, #16]
 8006f24:	2b40      	cmp	r3, #64	@ 0x40
 8006f26:	d108      	bne.n	8006f3a <HAL_RCC_OscConfig+0x1de>
 8006f28:	4b2e      	ldr	r3, [pc, #184]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006f30:	4a2c      	ldr	r2, [pc, #176]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f36:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f38:	e07a      	b.n	8007030 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f3a:	4b2a      	ldr	r3, [pc, #168]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	691b      	ldr	r3, [r3, #16]
 8006f46:	031b      	lsls	r3, r3, #12
 8006f48:	4926      	ldr	r1, [pc, #152]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f4e:	e06f      	b.n	8007030 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f50:	4b24      	ldr	r3, [pc, #144]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	061b      	lsls	r3, r3, #24
 8006f5e:	4921      	ldr	r1, [pc, #132]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f64:	e064      	b.n	8007030 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d047      	beq.n	8006ffe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f023 0219 	bic.w	r2, r3, #25
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	491a      	ldr	r1, [pc, #104]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f80:	f7fa fd8c 	bl	8001a9c <HAL_GetTick>
 8006f84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f86:	e008      	b.n	8006f9a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f88:	f7fa fd88 	bl	8001a9c <HAL_GetTick>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d901      	bls.n	8006f9a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006f96:	2303      	movs	r3, #3
 8006f98:	e332      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f9a:	4b12      	ldr	r3, [pc, #72]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0304 	and.w	r3, r3, #4
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d0f0      	beq.n	8006f88 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fa6:	f7fa fda9 	bl	8001afc <HAL_GetREVID>
 8006faa:	4603      	mov	r3, r0
 8006fac:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d819      	bhi.n	8006fe8 <HAL_RCC_OscConfig+0x28c>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	2b40      	cmp	r3, #64	@ 0x40
 8006fba:	d108      	bne.n	8006fce <HAL_RCC_OscConfig+0x272>
 8006fbc:	4b09      	ldr	r3, [pc, #36]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006fc4:	4a07      	ldr	r2, [pc, #28]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006fc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fca:	6053      	str	r3, [r2, #4]
 8006fcc:	e030      	b.n	8007030 <HAL_RCC_OscConfig+0x2d4>
 8006fce:	4b05      	ldr	r3, [pc, #20]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	031b      	lsls	r3, r3, #12
 8006fdc:	4901      	ldr	r1, [pc, #4]	@ (8006fe4 <HAL_RCC_OscConfig+0x288>)
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	604b      	str	r3, [r1, #4]
 8006fe2:	e025      	b.n	8007030 <HAL_RCC_OscConfig+0x2d4>
 8006fe4:	58024400 	.word	0x58024400
 8006fe8:	4b9a      	ldr	r3, [pc, #616]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	061b      	lsls	r3, r3, #24
 8006ff6:	4997      	ldr	r1, [pc, #604]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	604b      	str	r3, [r1, #4]
 8006ffc:	e018      	b.n	8007030 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ffe:	4b95      	ldr	r3, [pc, #596]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a94      	ldr	r2, [pc, #592]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007004:	f023 0301 	bic.w	r3, r3, #1
 8007008:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800700a:	f7fa fd47 	bl	8001a9c <HAL_GetTick>
 800700e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007010:	e008      	b.n	8007024 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007012:	f7fa fd43 	bl	8001a9c <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	2b02      	cmp	r3, #2
 800701e:	d901      	bls.n	8007024 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e2ed      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007024:	4b8b      	ldr	r3, [pc, #556]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0304 	and.w	r3, r3, #4
 800702c:	2b00      	cmp	r3, #0
 800702e:	d1f0      	bne.n	8007012 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0310 	and.w	r3, r3, #16
 8007038:	2b00      	cmp	r3, #0
 800703a:	f000 80a9 	beq.w	8007190 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800703e:	4b85      	ldr	r3, [pc, #532]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007046:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007048:	4b82      	ldr	r3, [pc, #520]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 800704a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800704c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	2b08      	cmp	r3, #8
 8007052:	d007      	beq.n	8007064 <HAL_RCC_OscConfig+0x308>
 8007054:	69bb      	ldr	r3, [r7, #24]
 8007056:	2b18      	cmp	r3, #24
 8007058:	d13a      	bne.n	80070d0 <HAL_RCC_OscConfig+0x374>
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	f003 0303 	and.w	r3, r3, #3
 8007060:	2b01      	cmp	r3, #1
 8007062:	d135      	bne.n	80070d0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007064:	4b7b      	ldr	r3, [pc, #492]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800706c:	2b00      	cmp	r3, #0
 800706e:	d005      	beq.n	800707c <HAL_RCC_OscConfig+0x320>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	69db      	ldr	r3, [r3, #28]
 8007074:	2b80      	cmp	r3, #128	@ 0x80
 8007076:	d001      	beq.n	800707c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e2c1      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800707c:	f7fa fd3e 	bl	8001afc <HAL_GetREVID>
 8007080:	4603      	mov	r3, r0
 8007082:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007086:	4293      	cmp	r3, r2
 8007088:	d817      	bhi.n	80070ba <HAL_RCC_OscConfig+0x35e>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6a1b      	ldr	r3, [r3, #32]
 800708e:	2b20      	cmp	r3, #32
 8007090:	d108      	bne.n	80070a4 <HAL_RCC_OscConfig+0x348>
 8007092:	4b70      	ldr	r3, [pc, #448]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800709a:	4a6e      	ldr	r2, [pc, #440]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 800709c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070a0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80070a2:	e075      	b.n	8007190 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80070a4:	4b6b      	ldr	r3, [pc, #428]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6a1b      	ldr	r3, [r3, #32]
 80070b0:	069b      	lsls	r3, r3, #26
 80070b2:	4968      	ldr	r1, [pc, #416]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80070b8:	e06a      	b.n	8007190 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80070ba:	4b66      	ldr	r3, [pc, #408]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a1b      	ldr	r3, [r3, #32]
 80070c6:	061b      	lsls	r3, r3, #24
 80070c8:	4962      	ldr	r1, [pc, #392]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80070ce:	e05f      	b.n	8007190 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	69db      	ldr	r3, [r3, #28]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d042      	beq.n	800715e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80070d8:	4b5e      	ldr	r3, [pc, #376]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a5d      	ldr	r2, [pc, #372]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80070de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070e4:	f7fa fcda 	bl	8001a9c <HAL_GetTick>
 80070e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80070ea:	e008      	b.n	80070fe <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80070ec:	f7fa fcd6 	bl	8001a9c <HAL_GetTick>
 80070f0:	4602      	mov	r2, r0
 80070f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f4:	1ad3      	subs	r3, r2, r3
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d901      	bls.n	80070fe <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80070fa:	2303      	movs	r3, #3
 80070fc:	e280      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80070fe:	4b55      	ldr	r3, [pc, #340]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007106:	2b00      	cmp	r3, #0
 8007108:	d0f0      	beq.n	80070ec <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800710a:	f7fa fcf7 	bl	8001afc <HAL_GetREVID>
 800710e:	4603      	mov	r3, r0
 8007110:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007114:	4293      	cmp	r3, r2
 8007116:	d817      	bhi.n	8007148 <HAL_RCC_OscConfig+0x3ec>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6a1b      	ldr	r3, [r3, #32]
 800711c:	2b20      	cmp	r3, #32
 800711e:	d108      	bne.n	8007132 <HAL_RCC_OscConfig+0x3d6>
 8007120:	4b4c      	ldr	r3, [pc, #304]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007128:	4a4a      	ldr	r2, [pc, #296]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 800712a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800712e:	6053      	str	r3, [r2, #4]
 8007130:	e02e      	b.n	8007190 <HAL_RCC_OscConfig+0x434>
 8007132:	4b48      	ldr	r3, [pc, #288]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a1b      	ldr	r3, [r3, #32]
 800713e:	069b      	lsls	r3, r3, #26
 8007140:	4944      	ldr	r1, [pc, #272]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007142:	4313      	orrs	r3, r2
 8007144:	604b      	str	r3, [r1, #4]
 8007146:	e023      	b.n	8007190 <HAL_RCC_OscConfig+0x434>
 8007148:	4b42      	ldr	r3, [pc, #264]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a1b      	ldr	r3, [r3, #32]
 8007154:	061b      	lsls	r3, r3, #24
 8007156:	493f      	ldr	r1, [pc, #252]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007158:	4313      	orrs	r3, r2
 800715a:	60cb      	str	r3, [r1, #12]
 800715c:	e018      	b.n	8007190 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800715e:	4b3d      	ldr	r3, [pc, #244]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a3c      	ldr	r2, [pc, #240]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007164:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007168:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800716a:	f7fa fc97 	bl	8001a9c <HAL_GetTick>
 800716e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007170:	e008      	b.n	8007184 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007172:	f7fa fc93 	bl	8001a9c <HAL_GetTick>
 8007176:	4602      	mov	r2, r0
 8007178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	2b02      	cmp	r3, #2
 800717e:	d901      	bls.n	8007184 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e23d      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007184:	4b33      	ldr	r3, [pc, #204]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1f0      	bne.n	8007172 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 0308 	and.w	r3, r3, #8
 8007198:	2b00      	cmp	r3, #0
 800719a:	d036      	beq.n	800720a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	695b      	ldr	r3, [r3, #20]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d019      	beq.n	80071d8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071a4:	4b2b      	ldr	r3, [pc, #172]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80071a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071a8:	4a2a      	ldr	r2, [pc, #168]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80071aa:	f043 0301 	orr.w	r3, r3, #1
 80071ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071b0:	f7fa fc74 	bl	8001a9c <HAL_GetTick>
 80071b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80071b6:	e008      	b.n	80071ca <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071b8:	f7fa fc70 	bl	8001a9c <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d901      	bls.n	80071ca <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80071c6:	2303      	movs	r3, #3
 80071c8:	e21a      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80071ca:	4b22      	ldr	r3, [pc, #136]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80071cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071ce:	f003 0302 	and.w	r3, r3, #2
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d0f0      	beq.n	80071b8 <HAL_RCC_OscConfig+0x45c>
 80071d6:	e018      	b.n	800720a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071d8:	4b1e      	ldr	r3, [pc, #120]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80071da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 80071de:	f023 0301 	bic.w	r3, r3, #1
 80071e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071e4:	f7fa fc5a 	bl	8001a9c <HAL_GetTick>
 80071e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80071ea:	e008      	b.n	80071fe <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071ec:	f7fa fc56 	bl	8001a9c <HAL_GetTick>
 80071f0:	4602      	mov	r2, r0
 80071f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f4:	1ad3      	subs	r3, r2, r3
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d901      	bls.n	80071fe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e200      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80071fe:	4b15      	ldr	r3, [pc, #84]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1f0      	bne.n	80071ec <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f003 0320 	and.w	r3, r3, #32
 8007212:	2b00      	cmp	r3, #0
 8007214:	d039      	beq.n	800728a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	699b      	ldr	r3, [r3, #24]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d01c      	beq.n	8007258 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800721e:	4b0d      	ldr	r3, [pc, #52]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a0c      	ldr	r2, [pc, #48]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007224:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007228:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800722a:	f7fa fc37 	bl	8001a9c <HAL_GetTick>
 800722e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007230:	e008      	b.n	8007244 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007232:	f7fa fc33 	bl	8001a9c <HAL_GetTick>
 8007236:	4602      	mov	r2, r0
 8007238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723a:	1ad3      	subs	r3, r2, r3
 800723c:	2b02      	cmp	r3, #2
 800723e:	d901      	bls.n	8007244 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	e1dd      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007244:	4b03      	ldr	r3, [pc, #12]	@ (8007254 <HAL_RCC_OscConfig+0x4f8>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d0f0      	beq.n	8007232 <HAL_RCC_OscConfig+0x4d6>
 8007250:	e01b      	b.n	800728a <HAL_RCC_OscConfig+0x52e>
 8007252:	bf00      	nop
 8007254:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007258:	4b9b      	ldr	r3, [pc, #620]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a9a      	ldr	r2, [pc, #616]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800725e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007262:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007264:	f7fa fc1a 	bl	8001a9c <HAL_GetTick>
 8007268:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800726a:	e008      	b.n	800727e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800726c:	f7fa fc16 	bl	8001a9c <HAL_GetTick>
 8007270:	4602      	mov	r2, r0
 8007272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	2b02      	cmp	r3, #2
 8007278:	d901      	bls.n	800727e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800727a:	2303      	movs	r3, #3
 800727c:	e1c0      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800727e:	4b92      	ldr	r3, [pc, #584]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d1f0      	bne.n	800726c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0304 	and.w	r3, r3, #4
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 8081 	beq.w	800739a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007298:	4b8c      	ldr	r3, [pc, #560]	@ (80074cc <HAL_RCC_OscConfig+0x770>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a8b      	ldr	r2, [pc, #556]	@ (80074cc <HAL_RCC_OscConfig+0x770>)
 800729e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072a4:	f7fa fbfa 	bl	8001a9c <HAL_GetTick>
 80072a8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072aa:	e008      	b.n	80072be <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072ac:	f7fa fbf6 	bl	8001a9c <HAL_GetTick>
 80072b0:	4602      	mov	r2, r0
 80072b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	2b64      	cmp	r3, #100	@ 0x64
 80072b8:	d901      	bls.n	80072be <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e1a0      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072be:	4b83      	ldr	r3, [pc, #524]	@ (80074cc <HAL_RCC_OscConfig+0x770>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d0f0      	beq.n	80072ac <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d106      	bne.n	80072e0 <HAL_RCC_OscConfig+0x584>
 80072d2:	4b7d      	ldr	r3, [pc, #500]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80072d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072d6:	4a7c      	ldr	r2, [pc, #496]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80072d8:	f043 0301 	orr.w	r3, r3, #1
 80072dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80072de:	e02d      	b.n	800733c <HAL_RCC_OscConfig+0x5e0>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d10c      	bne.n	8007302 <HAL_RCC_OscConfig+0x5a6>
 80072e8:	4b77      	ldr	r3, [pc, #476]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80072ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072ec:	4a76      	ldr	r2, [pc, #472]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80072ee:	f023 0301 	bic.w	r3, r3, #1
 80072f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80072f4:	4b74      	ldr	r3, [pc, #464]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80072f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072f8:	4a73      	ldr	r2, [pc, #460]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80072fa:	f023 0304 	bic.w	r3, r3, #4
 80072fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007300:	e01c      	b.n	800733c <HAL_RCC_OscConfig+0x5e0>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	2b05      	cmp	r3, #5
 8007308:	d10c      	bne.n	8007324 <HAL_RCC_OscConfig+0x5c8>
 800730a:	4b6f      	ldr	r3, [pc, #444]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800730c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800730e:	4a6e      	ldr	r2, [pc, #440]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007310:	f043 0304 	orr.w	r3, r3, #4
 8007314:	6713      	str	r3, [r2, #112]	@ 0x70
 8007316:	4b6c      	ldr	r3, [pc, #432]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800731a:	4a6b      	ldr	r2, [pc, #428]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800731c:	f043 0301 	orr.w	r3, r3, #1
 8007320:	6713      	str	r3, [r2, #112]	@ 0x70
 8007322:	e00b      	b.n	800733c <HAL_RCC_OscConfig+0x5e0>
 8007324:	4b68      	ldr	r3, [pc, #416]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007328:	4a67      	ldr	r2, [pc, #412]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800732a:	f023 0301 	bic.w	r3, r3, #1
 800732e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007330:	4b65      	ldr	r3, [pc, #404]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007334:	4a64      	ldr	r2, [pc, #400]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007336:	f023 0304 	bic.w	r3, r3, #4
 800733a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d015      	beq.n	8007370 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007344:	f7fa fbaa 	bl	8001a9c <HAL_GetTick>
 8007348:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800734a:	e00a      	b.n	8007362 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800734c:	f7fa fba6 	bl	8001a9c <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800735a:	4293      	cmp	r3, r2
 800735c:	d901      	bls.n	8007362 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e14e      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007362:	4b59      	ldr	r3, [pc, #356]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	2b00      	cmp	r3, #0
 800736c:	d0ee      	beq.n	800734c <HAL_RCC_OscConfig+0x5f0>
 800736e:	e014      	b.n	800739a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007370:	f7fa fb94 	bl	8001a9c <HAL_GetTick>
 8007374:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007376:	e00a      	b.n	800738e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007378:	f7fa fb90 	bl	8001a9c <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007386:	4293      	cmp	r3, r2
 8007388:	d901      	bls.n	800738e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e138      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800738e:	4b4e      	ldr	r3, [pc, #312]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007392:	f003 0302 	and.w	r3, r3, #2
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1ee      	bne.n	8007378 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800739e:	2b00      	cmp	r3, #0
 80073a0:	f000 812d 	beq.w	80075fe <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80073a4:	4b48      	ldr	r3, [pc, #288]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80073a6:	691b      	ldr	r3, [r3, #16]
 80073a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80073ac:	2b18      	cmp	r3, #24
 80073ae:	f000 80bd 	beq.w	800752c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	f040 809e 	bne.w	80074f8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073bc:	4b42      	ldr	r3, [pc, #264]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a41      	ldr	r2, [pc, #260]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80073c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80073c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073c8:	f7fa fb68 	bl	8001a9c <HAL_GetTick>
 80073cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80073ce:	e008      	b.n	80073e2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073d0:	f7fa fb64 	bl	8001a9c <HAL_GetTick>
 80073d4:	4602      	mov	r2, r0
 80073d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	2b02      	cmp	r3, #2
 80073dc:	d901      	bls.n	80073e2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80073de:	2303      	movs	r3, #3
 80073e0:	e10e      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80073e2:	4b39      	ldr	r3, [pc, #228]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1f0      	bne.n	80073d0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80073ee:	4b36      	ldr	r3, [pc, #216]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80073f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80073f2:	4b37      	ldr	r3, [pc, #220]	@ (80074d0 <HAL_RCC_OscConfig+0x774>)
 80073f4:	4013      	ands	r3, r2
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80073fe:	0112      	lsls	r2, r2, #4
 8007400:	430a      	orrs	r2, r1
 8007402:	4931      	ldr	r1, [pc, #196]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007404:	4313      	orrs	r3, r2
 8007406:	628b      	str	r3, [r1, #40]	@ 0x28
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800740c:	3b01      	subs	r3, #1
 800740e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007416:	3b01      	subs	r3, #1
 8007418:	025b      	lsls	r3, r3, #9
 800741a:	b29b      	uxth	r3, r3
 800741c:	431a      	orrs	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007422:	3b01      	subs	r3, #1
 8007424:	041b      	lsls	r3, r3, #16
 8007426:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800742a:	431a      	orrs	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007430:	3b01      	subs	r3, #1
 8007432:	061b      	lsls	r3, r3, #24
 8007434:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007438:	4923      	ldr	r1, [pc, #140]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800743a:	4313      	orrs	r3, r2
 800743c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800743e:	4b22      	ldr	r3, [pc, #136]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007442:	4a21      	ldr	r2, [pc, #132]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007444:	f023 0301 	bic.w	r3, r3, #1
 8007448:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800744a:	4b1f      	ldr	r3, [pc, #124]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800744c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800744e:	4b21      	ldr	r3, [pc, #132]	@ (80074d4 <HAL_RCC_OscConfig+0x778>)
 8007450:	4013      	ands	r3, r2
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007456:	00d2      	lsls	r2, r2, #3
 8007458:	491b      	ldr	r1, [pc, #108]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800745a:	4313      	orrs	r3, r2
 800745c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800745e:	4b1a      	ldr	r3, [pc, #104]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007462:	f023 020c 	bic.w	r2, r3, #12
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800746a:	4917      	ldr	r1, [pc, #92]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800746c:	4313      	orrs	r3, r2
 800746e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007470:	4b15      	ldr	r3, [pc, #84]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007474:	f023 0202 	bic.w	r2, r3, #2
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800747c:	4912      	ldr	r1, [pc, #72]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800747e:	4313      	orrs	r3, r2
 8007480:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007482:	4b11      	ldr	r3, [pc, #68]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007486:	4a10      	ldr	r2, [pc, #64]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800748c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800748e:	4b0e      	ldr	r3, [pc, #56]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007492:	4a0d      	ldr	r2, [pc, #52]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 8007494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007498:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800749a:	4b0b      	ldr	r3, [pc, #44]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 800749c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800749e:	4a0a      	ldr	r2, [pc, #40]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80074a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80074a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80074a6:	4b08      	ldr	r3, [pc, #32]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80074a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074aa:	4a07      	ldr	r2, [pc, #28]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80074ac:	f043 0301 	orr.w	r3, r3, #1
 80074b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074b2:	4b05      	ldr	r3, [pc, #20]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a04      	ldr	r2, [pc, #16]	@ (80074c8 <HAL_RCC_OscConfig+0x76c>)
 80074b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80074bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074be:	f7fa faed 	bl	8001a9c <HAL_GetTick>
 80074c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80074c4:	e011      	b.n	80074ea <HAL_RCC_OscConfig+0x78e>
 80074c6:	bf00      	nop
 80074c8:	58024400 	.word	0x58024400
 80074cc:	58024800 	.word	0x58024800
 80074d0:	fffffc0c 	.word	0xfffffc0c
 80074d4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074d8:	f7fa fae0 	bl	8001a9c <HAL_GetTick>
 80074dc:	4602      	mov	r2, r0
 80074de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e0:	1ad3      	subs	r3, r2, r3
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d901      	bls.n	80074ea <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	e08a      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80074ea:	4b47      	ldr	r3, [pc, #284]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d0f0      	beq.n	80074d8 <HAL_RCC_OscConfig+0x77c>
 80074f6:	e082      	b.n	80075fe <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074f8:	4b43      	ldr	r3, [pc, #268]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a42      	ldr	r2, [pc, #264]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80074fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007502:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007504:	f7fa faca 	bl	8001a9c <HAL_GetTick>
 8007508:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800750a:	e008      	b.n	800751e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800750c:	f7fa fac6 	bl	8001a9c <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	2b02      	cmp	r3, #2
 8007518:	d901      	bls.n	800751e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e070      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800751e:	4b3a      	ldr	r3, [pc, #232]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1f0      	bne.n	800750c <HAL_RCC_OscConfig+0x7b0>
 800752a:	e068      	b.n	80075fe <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800752c:	4b36      	ldr	r3, [pc, #216]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 800752e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007530:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007532:	4b35      	ldr	r3, [pc, #212]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 8007534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007536:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753c:	2b01      	cmp	r3, #1
 800753e:	d031      	beq.n	80075a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	f003 0203 	and.w	r2, r3, #3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800754a:	429a      	cmp	r2, r3
 800754c:	d12a      	bne.n	80075a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	091b      	lsrs	r3, r3, #4
 8007552:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800755a:	429a      	cmp	r2, r3
 800755c:	d122      	bne.n	80075a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007568:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800756a:	429a      	cmp	r2, r3
 800756c:	d11a      	bne.n	80075a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	0a5b      	lsrs	r3, r3, #9
 8007572:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800757a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800757c:	429a      	cmp	r2, r3
 800757e:	d111      	bne.n	80075a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	0c1b      	lsrs	r3, r3, #16
 8007584:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800758c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800758e:	429a      	cmp	r2, r3
 8007590:	d108      	bne.n	80075a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	0e1b      	lsrs	r3, r3, #24
 8007596:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800759e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d001      	beq.n	80075a8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80075a4:	2301      	movs	r3, #1
 80075a6:	e02b      	b.n	8007600 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80075a8:	4b17      	ldr	r3, [pc, #92]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80075aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075ac:	08db      	lsrs	r3, r3, #3
 80075ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80075b2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d01f      	beq.n	80075fe <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80075be:	4b12      	ldr	r3, [pc, #72]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80075c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c2:	4a11      	ldr	r2, [pc, #68]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80075c4:	f023 0301 	bic.w	r3, r3, #1
 80075c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80075ca:	f7fa fa67 	bl	8001a9c <HAL_GetTick>
 80075ce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80075d0:	bf00      	nop
 80075d2:	f7fa fa63 	bl	8001a9c <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075da:	4293      	cmp	r3, r2
 80075dc:	d0f9      	beq.n	80075d2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80075de:	4b0a      	ldr	r3, [pc, #40]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80075e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075e2:	4b0a      	ldr	r3, [pc, #40]	@ (800760c <HAL_RCC_OscConfig+0x8b0>)
 80075e4:	4013      	ands	r3, r2
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80075ea:	00d2      	lsls	r2, r2, #3
 80075ec:	4906      	ldr	r1, [pc, #24]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80075f2:	4b05      	ldr	r3, [pc, #20]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80075f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f6:	4a04      	ldr	r2, [pc, #16]	@ (8007608 <HAL_RCC_OscConfig+0x8ac>)
 80075f8:	f043 0301 	orr.w	r3, r3, #1
 80075fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3730      	adds	r7, #48	@ 0x30
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	58024400 	.word	0x58024400
 800760c:	ffff0007 	.word	0xffff0007

08007610 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d101      	bne.n	8007624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e19c      	b.n	800795e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007624:	4b8a      	ldr	r3, [pc, #552]	@ (8007850 <HAL_RCC_ClockConfig+0x240>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 030f 	and.w	r3, r3, #15
 800762c:	683a      	ldr	r2, [r7, #0]
 800762e:	429a      	cmp	r2, r3
 8007630:	d910      	bls.n	8007654 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007632:	4b87      	ldr	r3, [pc, #540]	@ (8007850 <HAL_RCC_ClockConfig+0x240>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f023 020f 	bic.w	r2, r3, #15
 800763a:	4985      	ldr	r1, [pc, #532]	@ (8007850 <HAL_RCC_ClockConfig+0x240>)
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	4313      	orrs	r3, r2
 8007640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007642:	4b83      	ldr	r3, [pc, #524]	@ (8007850 <HAL_RCC_ClockConfig+0x240>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 030f 	and.w	r3, r3, #15
 800764a:	683a      	ldr	r2, [r7, #0]
 800764c:	429a      	cmp	r2, r3
 800764e:	d001      	beq.n	8007654 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	e184      	b.n	800795e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 0304 	and.w	r3, r3, #4
 800765c:	2b00      	cmp	r3, #0
 800765e:	d010      	beq.n	8007682 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	691a      	ldr	r2, [r3, #16]
 8007664:	4b7b      	ldr	r3, [pc, #492]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007666:	699b      	ldr	r3, [r3, #24]
 8007668:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800766c:	429a      	cmp	r2, r3
 800766e:	d908      	bls.n	8007682 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007670:	4b78      	ldr	r3, [pc, #480]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	4975      	ldr	r1, [pc, #468]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 800767e:	4313      	orrs	r3, r2
 8007680:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0308 	and.w	r3, r3, #8
 800768a:	2b00      	cmp	r3, #0
 800768c:	d010      	beq.n	80076b0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	695a      	ldr	r2, [r3, #20]
 8007692:	4b70      	ldr	r3, [pc, #448]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007694:	69db      	ldr	r3, [r3, #28]
 8007696:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800769a:	429a      	cmp	r2, r3
 800769c:	d908      	bls.n	80076b0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800769e:	4b6d      	ldr	r3, [pc, #436]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	695b      	ldr	r3, [r3, #20]
 80076aa:	496a      	ldr	r1, [pc, #424]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80076ac:	4313      	orrs	r3, r2
 80076ae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f003 0310 	and.w	r3, r3, #16
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d010      	beq.n	80076de <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	699a      	ldr	r2, [r3, #24]
 80076c0:	4b64      	ldr	r3, [pc, #400]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d908      	bls.n	80076de <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80076cc:	4b61      	ldr	r3, [pc, #388]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80076ce:	69db      	ldr	r3, [r3, #28]
 80076d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	699b      	ldr	r3, [r3, #24]
 80076d8:	495e      	ldr	r1, [pc, #376]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80076da:	4313      	orrs	r3, r2
 80076dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f003 0320 	and.w	r3, r3, #32
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d010      	beq.n	800770c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	69da      	ldr	r2, [r3, #28]
 80076ee:	4b59      	ldr	r3, [pc, #356]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80076f0:	6a1b      	ldr	r3, [r3, #32]
 80076f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d908      	bls.n	800770c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80076fa:	4b56      	ldr	r3, [pc, #344]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80076fc:	6a1b      	ldr	r3, [r3, #32]
 80076fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	69db      	ldr	r3, [r3, #28]
 8007706:	4953      	ldr	r1, [pc, #332]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007708:	4313      	orrs	r3, r2
 800770a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 0302 	and.w	r3, r3, #2
 8007714:	2b00      	cmp	r3, #0
 8007716:	d010      	beq.n	800773a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	68da      	ldr	r2, [r3, #12]
 800771c:	4b4d      	ldr	r3, [pc, #308]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 800771e:	699b      	ldr	r3, [r3, #24]
 8007720:	f003 030f 	and.w	r3, r3, #15
 8007724:	429a      	cmp	r2, r3
 8007726:	d908      	bls.n	800773a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007728:	4b4a      	ldr	r3, [pc, #296]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	f023 020f 	bic.w	r2, r3, #15
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	4947      	ldr	r1, [pc, #284]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007736:	4313      	orrs	r3, r2
 8007738:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 0301 	and.w	r3, r3, #1
 8007742:	2b00      	cmp	r3, #0
 8007744:	d055      	beq.n	80077f2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007746:	4b43      	ldr	r3, [pc, #268]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007748:	699b      	ldr	r3, [r3, #24]
 800774a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	4940      	ldr	r1, [pc, #256]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007754:	4313      	orrs	r3, r2
 8007756:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	2b02      	cmp	r3, #2
 800775e:	d107      	bne.n	8007770 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007760:	4b3c      	ldr	r3, [pc, #240]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007768:	2b00      	cmp	r3, #0
 800776a:	d121      	bne.n	80077b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e0f6      	b.n	800795e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	2b03      	cmp	r3, #3
 8007776:	d107      	bne.n	8007788 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007778:	4b36      	ldr	r3, [pc, #216]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007780:	2b00      	cmp	r3, #0
 8007782:	d115      	bne.n	80077b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e0ea      	b.n	800795e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d107      	bne.n	80077a0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007790:	4b30      	ldr	r3, [pc, #192]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007798:	2b00      	cmp	r3, #0
 800779a:	d109      	bne.n	80077b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	e0de      	b.n	800795e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077a0:	4b2c      	ldr	r3, [pc, #176]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 0304 	and.w	r3, r3, #4
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d101      	bne.n	80077b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80077ac:	2301      	movs	r3, #1
 80077ae:	e0d6      	b.n	800795e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80077b0:	4b28      	ldr	r3, [pc, #160]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80077b2:	691b      	ldr	r3, [r3, #16]
 80077b4:	f023 0207 	bic.w	r2, r3, #7
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	4925      	ldr	r1, [pc, #148]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80077be:	4313      	orrs	r3, r2
 80077c0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077c2:	f7fa f96b 	bl	8001a9c <HAL_GetTick>
 80077c6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077c8:	e00a      	b.n	80077e0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077ca:	f7fa f967 	bl	8001a9c <HAL_GetTick>
 80077ce:	4602      	mov	r2, r0
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077d8:	4293      	cmp	r3, r2
 80077da:	d901      	bls.n	80077e0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	e0be      	b.n	800795e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077e0:	4b1c      	ldr	r3, [pc, #112]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	00db      	lsls	r3, r3, #3
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d1eb      	bne.n	80077ca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 0302 	and.w	r3, r3, #2
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d010      	beq.n	8007820 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	68da      	ldr	r2, [r3, #12]
 8007802:	4b14      	ldr	r3, [pc, #80]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	f003 030f 	and.w	r3, r3, #15
 800780a:	429a      	cmp	r2, r3
 800780c:	d208      	bcs.n	8007820 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800780e:	4b11      	ldr	r3, [pc, #68]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	f023 020f 	bic.w	r2, r3, #15
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	68db      	ldr	r3, [r3, #12]
 800781a:	490e      	ldr	r1, [pc, #56]	@ (8007854 <HAL_RCC_ClockConfig+0x244>)
 800781c:	4313      	orrs	r3, r2
 800781e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007820:	4b0b      	ldr	r3, [pc, #44]	@ (8007850 <HAL_RCC_ClockConfig+0x240>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 030f 	and.w	r3, r3, #15
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	429a      	cmp	r2, r3
 800782c:	d214      	bcs.n	8007858 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800782e:	4b08      	ldr	r3, [pc, #32]	@ (8007850 <HAL_RCC_ClockConfig+0x240>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f023 020f 	bic.w	r2, r3, #15
 8007836:	4906      	ldr	r1, [pc, #24]	@ (8007850 <HAL_RCC_ClockConfig+0x240>)
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	4313      	orrs	r3, r2
 800783c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800783e:	4b04      	ldr	r3, [pc, #16]	@ (8007850 <HAL_RCC_ClockConfig+0x240>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 030f 	and.w	r3, r3, #15
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	d005      	beq.n	8007858 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e086      	b.n	800795e <HAL_RCC_ClockConfig+0x34e>
 8007850:	52002000 	.word	0x52002000
 8007854:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0304 	and.w	r3, r3, #4
 8007860:	2b00      	cmp	r3, #0
 8007862:	d010      	beq.n	8007886 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	691a      	ldr	r2, [r3, #16]
 8007868:	4b3f      	ldr	r3, [pc, #252]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 800786a:	699b      	ldr	r3, [r3, #24]
 800786c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007870:	429a      	cmp	r2, r3
 8007872:	d208      	bcs.n	8007886 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007874:	4b3c      	ldr	r3, [pc, #240]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	691b      	ldr	r3, [r3, #16]
 8007880:	4939      	ldr	r1, [pc, #228]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 8007882:	4313      	orrs	r3, r2
 8007884:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 0308 	and.w	r3, r3, #8
 800788e:	2b00      	cmp	r3, #0
 8007890:	d010      	beq.n	80078b4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	695a      	ldr	r2, [r3, #20]
 8007896:	4b34      	ldr	r3, [pc, #208]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800789e:	429a      	cmp	r2, r3
 80078a0:	d208      	bcs.n	80078b4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80078a2:	4b31      	ldr	r3, [pc, #196]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 80078a4:	69db      	ldr	r3, [r3, #28]
 80078a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	695b      	ldr	r3, [r3, #20]
 80078ae:	492e      	ldr	r1, [pc, #184]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 80078b0:	4313      	orrs	r3, r2
 80078b2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0310 	and.w	r3, r3, #16
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d010      	beq.n	80078e2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	699a      	ldr	r2, [r3, #24]
 80078c4:	4b28      	ldr	r3, [pc, #160]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 80078c6:	69db      	ldr	r3, [r3, #28]
 80078c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d208      	bcs.n	80078e2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80078d0:	4b25      	ldr	r3, [pc, #148]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 80078d2:	69db      	ldr	r3, [r3, #28]
 80078d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	699b      	ldr	r3, [r3, #24]
 80078dc:	4922      	ldr	r1, [pc, #136]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0320 	and.w	r3, r3, #32
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d010      	beq.n	8007910 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	69da      	ldr	r2, [r3, #28]
 80078f2:	4b1d      	ldr	r3, [pc, #116]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d208      	bcs.n	8007910 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80078fe:	4b1a      	ldr	r3, [pc, #104]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	4917      	ldr	r1, [pc, #92]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 800790c:	4313      	orrs	r3, r2
 800790e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007910:	f000 f834 	bl	800797c <HAL_RCC_GetSysClockFreq>
 8007914:	4602      	mov	r2, r0
 8007916:	4b14      	ldr	r3, [pc, #80]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	0a1b      	lsrs	r3, r3, #8
 800791c:	f003 030f 	and.w	r3, r3, #15
 8007920:	4912      	ldr	r1, [pc, #72]	@ (800796c <HAL_RCC_ClockConfig+0x35c>)
 8007922:	5ccb      	ldrb	r3, [r1, r3]
 8007924:	f003 031f 	and.w	r3, r3, #31
 8007928:	fa22 f303 	lsr.w	r3, r2, r3
 800792c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800792e:	4b0e      	ldr	r3, [pc, #56]	@ (8007968 <HAL_RCC_ClockConfig+0x358>)
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	f003 030f 	and.w	r3, r3, #15
 8007936:	4a0d      	ldr	r2, [pc, #52]	@ (800796c <HAL_RCC_ClockConfig+0x35c>)
 8007938:	5cd3      	ldrb	r3, [r2, r3]
 800793a:	f003 031f 	and.w	r3, r3, #31
 800793e:	693a      	ldr	r2, [r7, #16]
 8007940:	fa22 f303 	lsr.w	r3, r2, r3
 8007944:	4a0a      	ldr	r2, [pc, #40]	@ (8007970 <HAL_RCC_ClockConfig+0x360>)
 8007946:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007948:	4a0a      	ldr	r2, [pc, #40]	@ (8007974 <HAL_RCC_ClockConfig+0x364>)
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800794e:	4b0a      	ldr	r3, [pc, #40]	@ (8007978 <HAL_RCC_ClockConfig+0x368>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4618      	mov	r0, r3
 8007954:	f7f9 fd58 	bl	8001408 <HAL_InitTick>
 8007958:	4603      	mov	r3, r0
 800795a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800795c:	7bfb      	ldrb	r3, [r7, #15]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3718      	adds	r7, #24
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	58024400 	.word	0x58024400
 800796c:	080100fc 	.word	0x080100fc
 8007970:	24000008 	.word	0x24000008
 8007974:	24000004 	.word	0x24000004
 8007978:	2400000c 	.word	0x2400000c

0800797c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800797c:	b480      	push	{r7}
 800797e:	b089      	sub	sp, #36	@ 0x24
 8007980:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007982:	4bb3      	ldr	r3, [pc, #716]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800798a:	2b18      	cmp	r3, #24
 800798c:	f200 8155 	bhi.w	8007c3a <HAL_RCC_GetSysClockFreq+0x2be>
 8007990:	a201      	add	r2, pc, #4	@ (adr r2, 8007998 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007996:	bf00      	nop
 8007998:	080079fd 	.word	0x080079fd
 800799c:	08007c3b 	.word	0x08007c3b
 80079a0:	08007c3b 	.word	0x08007c3b
 80079a4:	08007c3b 	.word	0x08007c3b
 80079a8:	08007c3b 	.word	0x08007c3b
 80079ac:	08007c3b 	.word	0x08007c3b
 80079b0:	08007c3b 	.word	0x08007c3b
 80079b4:	08007c3b 	.word	0x08007c3b
 80079b8:	08007a23 	.word	0x08007a23
 80079bc:	08007c3b 	.word	0x08007c3b
 80079c0:	08007c3b 	.word	0x08007c3b
 80079c4:	08007c3b 	.word	0x08007c3b
 80079c8:	08007c3b 	.word	0x08007c3b
 80079cc:	08007c3b 	.word	0x08007c3b
 80079d0:	08007c3b 	.word	0x08007c3b
 80079d4:	08007c3b 	.word	0x08007c3b
 80079d8:	08007a29 	.word	0x08007a29
 80079dc:	08007c3b 	.word	0x08007c3b
 80079e0:	08007c3b 	.word	0x08007c3b
 80079e4:	08007c3b 	.word	0x08007c3b
 80079e8:	08007c3b 	.word	0x08007c3b
 80079ec:	08007c3b 	.word	0x08007c3b
 80079f0:	08007c3b 	.word	0x08007c3b
 80079f4:	08007c3b 	.word	0x08007c3b
 80079f8:	08007a2f 	.word	0x08007a2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079fc:	4b94      	ldr	r3, [pc, #592]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0320 	and.w	r3, r3, #32
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d009      	beq.n	8007a1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a08:	4b91      	ldr	r3, [pc, #580]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	08db      	lsrs	r3, r3, #3
 8007a0e:	f003 0303 	and.w	r3, r3, #3
 8007a12:	4a90      	ldr	r2, [pc, #576]	@ (8007c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007a14:	fa22 f303 	lsr.w	r3, r2, r3
 8007a18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007a1a:	e111      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007a1c:	4b8d      	ldr	r3, [pc, #564]	@ (8007c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007a1e:	61bb      	str	r3, [r7, #24]
      break;
 8007a20:	e10e      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007a22:	4b8d      	ldr	r3, [pc, #564]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007a24:	61bb      	str	r3, [r7, #24]
      break;
 8007a26:	e10b      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007a28:	4b8c      	ldr	r3, [pc, #560]	@ (8007c5c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007a2a:	61bb      	str	r3, [r7, #24]
      break;
 8007a2c:	e108      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a2e:	4b88      	ldr	r3, [pc, #544]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a32:	f003 0303 	and.w	r3, r3, #3
 8007a36:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007a38:	4b85      	ldr	r3, [pc, #532]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a3c:	091b      	lsrs	r3, r3, #4
 8007a3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a42:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007a44:	4b82      	ldr	r3, [pc, #520]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a48:	f003 0301 	and.w	r3, r3, #1
 8007a4c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007a4e:	4b80      	ldr	r3, [pc, #512]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a52:	08db      	lsrs	r3, r3, #3
 8007a54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	fb02 f303 	mul.w	r3, r2, r3
 8007a5e:	ee07 3a90 	vmov	s15, r3
 8007a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a66:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 80e1 	beq.w	8007c34 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	f000 8083 	beq.w	8007b80 <HAL_RCC_GetSysClockFreq+0x204>
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	2b02      	cmp	r3, #2
 8007a7e:	f200 80a1 	bhi.w	8007bc4 <HAL_RCC_GetSysClockFreq+0x248>
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d003      	beq.n	8007a90 <HAL_RCC_GetSysClockFreq+0x114>
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d056      	beq.n	8007b3c <HAL_RCC_GetSysClockFreq+0x1c0>
 8007a8e:	e099      	b.n	8007bc4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a90:	4b6f      	ldr	r3, [pc, #444]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 0320 	and.w	r3, r3, #32
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d02d      	beq.n	8007af8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a9c:	4b6c      	ldr	r3, [pc, #432]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	08db      	lsrs	r3, r3, #3
 8007aa2:	f003 0303 	and.w	r3, r3, #3
 8007aa6:	4a6b      	ldr	r2, [pc, #428]	@ (8007c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8007aac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	ee07 3a90 	vmov	s15, r3
 8007ab4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	ee07 3a90 	vmov	s15, r3
 8007abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ac2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ac6:	4b62      	ldr	r3, [pc, #392]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ace:	ee07 3a90 	vmov	s15, r3
 8007ad2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ad6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007ada:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ade:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ae2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ae6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007af2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007af6:	e087      	b.n	8007c08 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	ee07 3a90 	vmov	s15, r3
 8007afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b02:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007c64 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007b06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b0a:	4b51      	ldr	r3, [pc, #324]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b12:	ee07 3a90 	vmov	s15, r3
 8007b16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b1e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007b3a:	e065      	b.n	8007c08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	ee07 3a90 	vmov	s15, r3
 8007b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b46:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007c68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b4e:	4b40      	ldr	r3, [pc, #256]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b56:	ee07 3a90 	vmov	s15, r3
 8007b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b62:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007b7e:	e043      	b.n	8007c08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	ee07 3a90 	vmov	s15, r3
 8007b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b8a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007c6c <HAL_RCC_GetSysClockFreq+0x2f0>
 8007b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b92:	4b2f      	ldr	r3, [pc, #188]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b9a:	ee07 3a90 	vmov	s15, r3
 8007b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ba2:	ed97 6a02 	vldr	s12, [r7, #8]
 8007ba6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007bc2:	e021      	b.n	8007c08 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	ee07 3a90 	vmov	s15, r3
 8007bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007c68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bde:	ee07 3a90 	vmov	s15, r3
 8007be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007be6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007bea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007c06:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007c08:	4b11      	ldr	r3, [pc, #68]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c0c:	0a5b      	lsrs	r3, r3, #9
 8007c0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c12:	3301      	adds	r3, #1
 8007c14:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	ee07 3a90 	vmov	s15, r3
 8007c1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007c20:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c2c:	ee17 3a90 	vmov	r3, s15
 8007c30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007c32:	e005      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007c34:	2300      	movs	r3, #0
 8007c36:	61bb      	str	r3, [r7, #24]
      break;
 8007c38:	e002      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007c3a:	4b07      	ldr	r3, [pc, #28]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007c3c:	61bb      	str	r3, [r7, #24]
      break;
 8007c3e:	bf00      	nop
  }

  return sysclockfreq;
 8007c40:	69bb      	ldr	r3, [r7, #24]
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3724      	adds	r7, #36	@ 0x24
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	58024400 	.word	0x58024400
 8007c54:	03d09000 	.word	0x03d09000
 8007c58:	003d0900 	.word	0x003d0900
 8007c5c:	007a1200 	.word	0x007a1200
 8007c60:	46000000 	.word	0x46000000
 8007c64:	4c742400 	.word	0x4c742400
 8007c68:	4a742400 	.word	0x4a742400
 8007c6c:	4af42400 	.word	0x4af42400

08007c70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007c76:	f7ff fe81 	bl	800797c <HAL_RCC_GetSysClockFreq>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	4b10      	ldr	r3, [pc, #64]	@ (8007cc0 <HAL_RCC_GetHCLKFreq+0x50>)
 8007c7e:	699b      	ldr	r3, [r3, #24]
 8007c80:	0a1b      	lsrs	r3, r3, #8
 8007c82:	f003 030f 	and.w	r3, r3, #15
 8007c86:	490f      	ldr	r1, [pc, #60]	@ (8007cc4 <HAL_RCC_GetHCLKFreq+0x54>)
 8007c88:	5ccb      	ldrb	r3, [r1, r3]
 8007c8a:	f003 031f 	and.w	r3, r3, #31
 8007c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c92:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007c94:	4b0a      	ldr	r3, [pc, #40]	@ (8007cc0 <HAL_RCC_GetHCLKFreq+0x50>)
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	f003 030f 	and.w	r3, r3, #15
 8007c9c:	4a09      	ldr	r2, [pc, #36]	@ (8007cc4 <HAL_RCC_GetHCLKFreq+0x54>)
 8007c9e:	5cd3      	ldrb	r3, [r2, r3]
 8007ca0:	f003 031f 	and.w	r3, r3, #31
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8007caa:	4a07      	ldr	r2, [pc, #28]	@ (8007cc8 <HAL_RCC_GetHCLKFreq+0x58>)
 8007cac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007cae:	4a07      	ldr	r2, [pc, #28]	@ (8007ccc <HAL_RCC_GetHCLKFreq+0x5c>)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007cb4:	4b04      	ldr	r3, [pc, #16]	@ (8007cc8 <HAL_RCC_GetHCLKFreq+0x58>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3708      	adds	r7, #8
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	58024400 	.word	0x58024400
 8007cc4:	080100fc 	.word	0x080100fc
 8007cc8:	24000008 	.word	0x24000008
 8007ccc:	24000004 	.word	0x24000004

08007cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007cd4:	f7ff ffcc 	bl	8007c70 <HAL_RCC_GetHCLKFreq>
 8007cd8:	4602      	mov	r2, r0
 8007cda:	4b06      	ldr	r3, [pc, #24]	@ (8007cf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007cdc:	69db      	ldr	r3, [r3, #28]
 8007cde:	091b      	lsrs	r3, r3, #4
 8007ce0:	f003 0307 	and.w	r3, r3, #7
 8007ce4:	4904      	ldr	r1, [pc, #16]	@ (8007cf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007ce6:	5ccb      	ldrb	r3, [r1, r3]
 8007ce8:	f003 031f 	and.w	r3, r3, #31
 8007cec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	58024400 	.word	0x58024400
 8007cf8:	080100fc 	.word	0x080100fc

08007cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007d00:	f7ff ffb6 	bl	8007c70 <HAL_RCC_GetHCLKFreq>
 8007d04:	4602      	mov	r2, r0
 8007d06:	4b06      	ldr	r3, [pc, #24]	@ (8007d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d08:	69db      	ldr	r3, [r3, #28]
 8007d0a:	0a1b      	lsrs	r3, r3, #8
 8007d0c:	f003 0307 	and.w	r3, r3, #7
 8007d10:	4904      	ldr	r1, [pc, #16]	@ (8007d24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007d12:	5ccb      	ldrb	r3, [r1, r3]
 8007d14:	f003 031f 	and.w	r3, r3, #31
 8007d18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	bd80      	pop	{r7, pc}
 8007d20:	58024400 	.word	0x58024400
 8007d24:	080100fc 	.word	0x080100fc

08007d28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	223f      	movs	r2, #63	@ 0x3f
 8007d36:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007d38:	4b1a      	ldr	r3, [pc, #104]	@ (8007da4 <HAL_RCC_GetClockConfig+0x7c>)
 8007d3a:	691b      	ldr	r3, [r3, #16]
 8007d3c:	f003 0207 	and.w	r2, r3, #7
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8007d44:	4b17      	ldr	r3, [pc, #92]	@ (8007da4 <HAL_RCC_GetClockConfig+0x7c>)
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8007d50:	4b14      	ldr	r3, [pc, #80]	@ (8007da4 <HAL_RCC_GetClockConfig+0x7c>)
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	f003 020f 	and.w	r2, r3, #15
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8007d5c:	4b11      	ldr	r3, [pc, #68]	@ (8007da4 <HAL_RCC_GetClockConfig+0x7c>)
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8007d68:	4b0e      	ldr	r3, [pc, #56]	@ (8007da4 <HAL_RCC_GetClockConfig+0x7c>)
 8007d6a:	69db      	ldr	r3, [r3, #28]
 8007d6c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8007d74:	4b0b      	ldr	r3, [pc, #44]	@ (8007da4 <HAL_RCC_GetClockConfig+0x7c>)
 8007d76:	69db      	ldr	r3, [r3, #28]
 8007d78:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8007d80:	4b08      	ldr	r3, [pc, #32]	@ (8007da4 <HAL_RCC_GetClockConfig+0x7c>)
 8007d82:	6a1b      	ldr	r3, [r3, #32]
 8007d84:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007d8c:	4b06      	ldr	r3, [pc, #24]	@ (8007da8 <HAL_RCC_GetClockConfig+0x80>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 020f 	and.w	r2, r3, #15
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	601a      	str	r2, [r3, #0]
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr
 8007da4:	58024400 	.word	0x58024400
 8007da8:	52002000 	.word	0x52002000

08007dac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007dac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007db0:	b0ca      	sub	sp, #296	@ 0x128
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007db8:	2300      	movs	r3, #0
 8007dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dcc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007dd0:	2500      	movs	r5, #0
 8007dd2:	ea54 0305 	orrs.w	r3, r4, r5
 8007dd6:	d049      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ddc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007dde:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007de2:	d02f      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007de4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007de8:	d828      	bhi.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007dea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dee:	d01a      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007df0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007df4:	d822      	bhi.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d003      	beq.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007dfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dfe:	d007      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007e00:	e01c      	b.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e02:	4bb8      	ldr	r3, [pc, #736]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e06:	4ab7      	ldr	r2, [pc, #732]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007e08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007e0e:	e01a      	b.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e14:	3308      	adds	r3, #8
 8007e16:	2102      	movs	r1, #2
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f002 fb61 	bl	800a4e0 <RCCEx_PLL2_Config>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007e24:	e00f      	b.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e2a:	3328      	adds	r3, #40	@ 0x28
 8007e2c:	2102      	movs	r1, #2
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f002 fc08 	bl	800a644 <RCCEx_PLL3_Config>
 8007e34:	4603      	mov	r3, r0
 8007e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007e3a:	e004      	b.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e42:	e000      	b.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007e44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10a      	bne.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007e4e:	4ba5      	ldr	r3, [pc, #660]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007e50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e52:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e5c:	4aa1      	ldr	r2, [pc, #644]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007e5e:	430b      	orrs	r3, r1
 8007e60:	6513      	str	r3, [r2, #80]	@ 0x50
 8007e62:	e003      	b.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e74:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007e78:	f04f 0900 	mov.w	r9, #0
 8007e7c:	ea58 0309 	orrs.w	r3, r8, r9
 8007e80:	d047      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e88:	2b04      	cmp	r3, #4
 8007e8a:	d82a      	bhi.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e94 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e92:	bf00      	nop
 8007e94:	08007ea9 	.word	0x08007ea9
 8007e98:	08007eb7 	.word	0x08007eb7
 8007e9c:	08007ecd 	.word	0x08007ecd
 8007ea0:	08007eeb 	.word	0x08007eeb
 8007ea4:	08007eeb 	.word	0x08007eeb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ea8:	4b8e      	ldr	r3, [pc, #568]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eac:	4a8d      	ldr	r2, [pc, #564]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007eae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007eb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007eb4:	e01a      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eba:	3308      	adds	r3, #8
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f002 fb0e 	bl	800a4e0 <RCCEx_PLL2_Config>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007eca:	e00f      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ed0:	3328      	adds	r3, #40	@ 0x28
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f002 fbb5 	bl	800a644 <RCCEx_PLL3_Config>
 8007eda:	4603      	mov	r3, r0
 8007edc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ee0:	e004      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ee8:	e000      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d10a      	bne.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ef4:	4b7b      	ldr	r3, [pc, #492]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ef8:	f023 0107 	bic.w	r1, r3, #7
 8007efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f02:	4a78      	ldr	r2, [pc, #480]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f04:	430b      	orrs	r3, r1
 8007f06:	6513      	str	r3, [r2, #80]	@ 0x50
 8007f08:	e003      	b.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8007f1e:	f04f 0b00 	mov.w	fp, #0
 8007f22:	ea5a 030b 	orrs.w	r3, sl, fp
 8007f26:	d04c      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f32:	d030      	beq.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007f34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f38:	d829      	bhi.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007f3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f3c:	d02d      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8007f3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f40:	d825      	bhi.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007f42:	2b80      	cmp	r3, #128	@ 0x80
 8007f44:	d018      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007f46:	2b80      	cmp	r3, #128	@ 0x80
 8007f48:	d821      	bhi.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d002      	beq.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8007f4e:	2b40      	cmp	r3, #64	@ 0x40
 8007f50:	d007      	beq.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007f52:	e01c      	b.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f54:	4b63      	ldr	r3, [pc, #396]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f58:	4a62      	ldr	r2, [pc, #392]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007f5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007f60:	e01c      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f66:	3308      	adds	r3, #8
 8007f68:	2100      	movs	r1, #0
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f002 fab8 	bl	800a4e0 <RCCEx_PLL2_Config>
 8007f70:	4603      	mov	r3, r0
 8007f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007f76:	e011      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f7c:	3328      	adds	r3, #40	@ 0x28
 8007f7e:	2100      	movs	r1, #0
 8007f80:	4618      	mov	r0, r3
 8007f82:	f002 fb5f 	bl	800a644 <RCCEx_PLL3_Config>
 8007f86:	4603      	mov	r3, r0
 8007f88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007f8c:	e006      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f94:	e002      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007f96:	bf00      	nop
 8007f98:	e000      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007f9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d10a      	bne.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007fa4:	4b4f      	ldr	r3, [pc, #316]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fa8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fb2:	4a4c      	ldr	r2, [pc, #304]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007fb4:	430b      	orrs	r3, r1
 8007fb6:	6513      	str	r3, [r2, #80]	@ 0x50
 8007fb8:	e003      	b.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fca:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007fce:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007fd8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007fdc:	460b      	mov	r3, r1
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	d053      	beq.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fe6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007fea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007fee:	d035      	beq.n	800805c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007ff0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ff4:	d82e      	bhi.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007ff6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007ffa:	d031      	beq.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007ffc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008000:	d828      	bhi.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008002:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008006:	d01a      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008008:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800800c:	d822      	bhi.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800800e:	2b00      	cmp	r3, #0
 8008010:	d003      	beq.n	800801a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008012:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008016:	d007      	beq.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008018:	e01c      	b.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800801a:	4b32      	ldr	r3, [pc, #200]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800801c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800801e:	4a31      	ldr	r2, [pc, #196]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008020:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008024:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008026:	e01c      	b.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800802c:	3308      	adds	r3, #8
 800802e:	2100      	movs	r1, #0
 8008030:	4618      	mov	r0, r3
 8008032:	f002 fa55 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008036:	4603      	mov	r3, r0
 8008038:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800803c:	e011      	b.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800803e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008042:	3328      	adds	r3, #40	@ 0x28
 8008044:	2100      	movs	r1, #0
 8008046:	4618      	mov	r0, r3
 8008048:	f002 fafc 	bl	800a644 <RCCEx_PLL3_Config>
 800804c:	4603      	mov	r3, r0
 800804e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008052:	e006      	b.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008054:	2301      	movs	r3, #1
 8008056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800805a:	e002      	b.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800805c:	bf00      	nop
 800805e:	e000      	b.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008060:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008066:	2b00      	cmp	r3, #0
 8008068:	d10b      	bne.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800806a:	4b1e      	ldr	r3, [pc, #120]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800806c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800806e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008076:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800807a:	4a1a      	ldr	r2, [pc, #104]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800807c:	430b      	orrs	r3, r1
 800807e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008080:	e003      	b.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008082:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008086:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800808a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800808e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008092:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008096:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800809a:	2300      	movs	r3, #0
 800809c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80080a0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80080a4:	460b      	mov	r3, r1
 80080a6:	4313      	orrs	r3, r2
 80080a8:	d056      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80080aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80080b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80080b6:	d038      	beq.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80080b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80080bc:	d831      	bhi.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80080be:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80080c2:	d034      	beq.n	800812e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80080c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80080c8:	d82b      	bhi.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80080ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80080ce:	d01d      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x360>
 80080d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80080d4:	d825      	bhi.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d006      	beq.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80080da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080de:	d00a      	beq.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80080e0:	e01f      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80080e2:	bf00      	nop
 80080e4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080e8:	4ba2      	ldr	r3, [pc, #648]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80080ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ec:	4aa1      	ldr	r2, [pc, #644]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80080ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80080f4:	e01c      	b.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80080f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080fa:	3308      	adds	r3, #8
 80080fc:	2100      	movs	r1, #0
 80080fe:	4618      	mov	r0, r3
 8008100:	f002 f9ee 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008104:	4603      	mov	r3, r0
 8008106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800810a:	e011      	b.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800810c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008110:	3328      	adds	r3, #40	@ 0x28
 8008112:	2100      	movs	r1, #0
 8008114:	4618      	mov	r0, r3
 8008116:	f002 fa95 	bl	800a644 <RCCEx_PLL3_Config>
 800811a:	4603      	mov	r3, r0
 800811c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008120:	e006      	b.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008122:	2301      	movs	r3, #1
 8008124:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008128:	e002      	b.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800812a:	bf00      	nop
 800812c:	e000      	b.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800812e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008130:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10b      	bne.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008138:	4b8e      	ldr	r3, [pc, #568]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800813a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800813c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008144:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008148:	4a8a      	ldr	r2, [pc, #552]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800814a:	430b      	orrs	r3, r1
 800814c:	6593      	str	r3, [r2, #88]	@ 0x58
 800814e:	e003      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008154:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800815c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008160:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008164:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008168:	2300      	movs	r3, #0
 800816a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800816e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008172:	460b      	mov	r3, r1
 8008174:	4313      	orrs	r3, r2
 8008176:	d03a      	beq.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8008178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800817c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800817e:	2b30      	cmp	r3, #48	@ 0x30
 8008180:	d01f      	beq.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8008182:	2b30      	cmp	r3, #48	@ 0x30
 8008184:	d819      	bhi.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008186:	2b20      	cmp	r3, #32
 8008188:	d00c      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800818a:	2b20      	cmp	r3, #32
 800818c:	d815      	bhi.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800818e:	2b00      	cmp	r3, #0
 8008190:	d019      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8008192:	2b10      	cmp	r3, #16
 8008194:	d111      	bne.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008196:	4b77      	ldr	r3, [pc, #476]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800819a:	4a76      	ldr	r2, [pc, #472]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800819c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80081a2:	e011      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80081a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a8:	3308      	adds	r3, #8
 80081aa:	2102      	movs	r1, #2
 80081ac:	4618      	mov	r0, r3
 80081ae:	f002 f997 	bl	800a4e0 <RCCEx_PLL2_Config>
 80081b2:	4603      	mov	r3, r0
 80081b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80081b8:	e006      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80081c0:	e002      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80081c2:	bf00      	nop
 80081c4:	e000      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80081c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d10a      	bne.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80081d0:	4b68      	ldr	r3, [pc, #416]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80081d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081d4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80081d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081de:	4a65      	ldr	r2, [pc, #404]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80081e0:	430b      	orrs	r3, r1
 80081e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80081e4:	e003      	b.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80081ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80081fa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80081fe:	2300      	movs	r3, #0
 8008200:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008204:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008208:	460b      	mov	r3, r1
 800820a:	4313      	orrs	r3, r2
 800820c:	d051      	beq.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800820e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008214:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008218:	d035      	beq.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800821a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800821e:	d82e      	bhi.n	800827e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008220:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008224:	d031      	beq.n	800828a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8008226:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800822a:	d828      	bhi.n	800827e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800822c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008230:	d01a      	beq.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8008232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008236:	d822      	bhi.n	800827e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008238:	2b00      	cmp	r3, #0
 800823a:	d003      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800823c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008240:	d007      	beq.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8008242:	e01c      	b.n	800827e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008244:	4b4b      	ldr	r3, [pc, #300]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008248:	4a4a      	ldr	r2, [pc, #296]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800824a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800824e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008250:	e01c      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008256:	3308      	adds	r3, #8
 8008258:	2100      	movs	r1, #0
 800825a:	4618      	mov	r0, r3
 800825c:	f002 f940 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008260:	4603      	mov	r3, r0
 8008262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008266:	e011      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800826c:	3328      	adds	r3, #40	@ 0x28
 800826e:	2100      	movs	r1, #0
 8008270:	4618      	mov	r0, r3
 8008272:	f002 f9e7 	bl	800a644 <RCCEx_PLL3_Config>
 8008276:	4603      	mov	r3, r0
 8008278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800827c:	e006      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008284:	e002      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008286:	bf00      	nop
 8008288:	e000      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800828a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800828c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008290:	2b00      	cmp	r3, #0
 8008292:	d10a      	bne.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008294:	4b37      	ldr	r3, [pc, #220]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008298:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800829c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082a2:	4a34      	ldr	r2, [pc, #208]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80082a4:	430b      	orrs	r3, r1
 80082a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80082a8:	e003      	b.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80082b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ba:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80082be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80082c2:	2300      	movs	r3, #0
 80082c4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80082c8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80082cc:	460b      	mov	r3, r1
 80082ce:	4313      	orrs	r3, r2
 80082d0:	d056      	beq.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80082d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80082dc:	d033      	beq.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80082de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80082e2:	d82c      	bhi.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80082e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082e8:	d02f      	beq.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80082ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082ee:	d826      	bhi.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80082f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80082f4:	d02b      	beq.n	800834e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80082f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80082fa:	d820      	bhi.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80082fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008300:	d012      	beq.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8008302:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008306:	d81a      	bhi.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008308:	2b00      	cmp	r3, #0
 800830a:	d022      	beq.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800830c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008310:	d115      	bne.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008316:	3308      	adds	r3, #8
 8008318:	2101      	movs	r1, #1
 800831a:	4618      	mov	r0, r3
 800831c:	f002 f8e0 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008320:	4603      	mov	r3, r0
 8008322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008326:	e015      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800832c:	3328      	adds	r3, #40	@ 0x28
 800832e:	2101      	movs	r1, #1
 8008330:	4618      	mov	r0, r3
 8008332:	f002 f987 	bl	800a644 <RCCEx_PLL3_Config>
 8008336:	4603      	mov	r3, r0
 8008338:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800833c:	e00a      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008344:	e006      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008346:	bf00      	nop
 8008348:	e004      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800834a:	bf00      	nop
 800834c:	e002      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800834e:	bf00      	nop
 8008350:	e000      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008352:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008354:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008358:	2b00      	cmp	r3, #0
 800835a:	d10d      	bne.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800835c:	4b05      	ldr	r3, [pc, #20]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800835e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008360:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008368:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800836a:	4a02      	ldr	r2, [pc, #8]	@ (8008374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800836c:	430b      	orrs	r3, r1
 800836e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008370:	e006      	b.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008372:	bf00      	nop
 8008374:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800837c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008388:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800838c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008390:	2300      	movs	r3, #0
 8008392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008396:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800839a:	460b      	mov	r3, r1
 800839c:	4313      	orrs	r3, r2
 800839e:	d055      	beq.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80083a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80083a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083ac:	d033      	beq.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80083ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083b2:	d82c      	bhi.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80083b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083b8:	d02f      	beq.n	800841a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80083ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083be:	d826      	bhi.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80083c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80083c4:	d02b      	beq.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80083c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80083ca:	d820      	bhi.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80083cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083d0:	d012      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80083d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083d6:	d81a      	bhi.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d022      	beq.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80083dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083e0:	d115      	bne.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80083e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083e6:	3308      	adds	r3, #8
 80083e8:	2101      	movs	r1, #1
 80083ea:	4618      	mov	r0, r3
 80083ec:	f002 f878 	bl	800a4e0 <RCCEx_PLL2_Config>
 80083f0:	4603      	mov	r3, r0
 80083f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80083f6:	e015      	b.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083fc:	3328      	adds	r3, #40	@ 0x28
 80083fe:	2101      	movs	r1, #1
 8008400:	4618      	mov	r0, r3
 8008402:	f002 f91f 	bl	800a644 <RCCEx_PLL3_Config>
 8008406:	4603      	mov	r3, r0
 8008408:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800840c:	e00a      	b.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008414:	e006      	b.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008416:	bf00      	nop
 8008418:	e004      	b.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800841a:	bf00      	nop
 800841c:	e002      	b.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800841e:	bf00      	nop
 8008420:	e000      	b.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008422:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008424:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008428:	2b00      	cmp	r3, #0
 800842a:	d10b      	bne.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800842c:	4ba3      	ldr	r3, [pc, #652]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800842e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008430:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008438:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800843c:	4a9f      	ldr	r2, [pc, #636]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800843e:	430b      	orrs	r3, r1
 8008440:	6593      	str	r3, [r2, #88]	@ 0x58
 8008442:	e003      	b.n	800844c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008448:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800844c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008454:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008458:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800845c:	2300      	movs	r3, #0
 800845e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008462:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008466:	460b      	mov	r3, r1
 8008468:	4313      	orrs	r3, r2
 800846a:	d037      	beq.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800846c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008472:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008476:	d00e      	beq.n	8008496 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8008478:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800847c:	d816      	bhi.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0x700>
 800847e:	2b00      	cmp	r3, #0
 8008480:	d018      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8008482:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008486:	d111      	bne.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008488:	4b8c      	ldr	r3, [pc, #560]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800848a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800848c:	4a8b      	ldr	r2, [pc, #556]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800848e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008492:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008494:	e00f      	b.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800849a:	3308      	adds	r3, #8
 800849c:	2101      	movs	r1, #1
 800849e:	4618      	mov	r0, r3
 80084a0:	f002 f81e 	bl	800a4e0 <RCCEx_PLL2_Config>
 80084a4:	4603      	mov	r3, r0
 80084a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80084aa:	e004      	b.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80084b2:	e000      	b.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80084b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d10a      	bne.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80084be:	4b7f      	ldr	r3, [pc, #508]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80084c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084c2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80084c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084cc:	4a7b      	ldr	r2, [pc, #492]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80084ce:	430b      	orrs	r3, r1
 80084d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80084d2:	e003      	b.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80084dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80084e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084ec:	2300      	movs	r3, #0
 80084ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80084f2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80084f6:	460b      	mov	r3, r1
 80084f8:	4313      	orrs	r3, r2
 80084fa:	d039      	beq.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80084fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008502:	2b03      	cmp	r3, #3
 8008504:	d81c      	bhi.n	8008540 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008506:	a201      	add	r2, pc, #4	@ (adr r2, 800850c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850c:	08008549 	.word	0x08008549
 8008510:	0800851d 	.word	0x0800851d
 8008514:	0800852b 	.word	0x0800852b
 8008518:	08008549 	.word	0x08008549
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800851c:	4b67      	ldr	r3, [pc, #412]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800851e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008520:	4a66      	ldr	r2, [pc, #408]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008522:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008526:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008528:	e00f      	b.n	800854a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800852a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800852e:	3308      	adds	r3, #8
 8008530:	2102      	movs	r1, #2
 8008532:	4618      	mov	r0, r3
 8008534:	f001 ffd4 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008538:	4603      	mov	r3, r0
 800853a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800853e:	e004      	b.n	800854a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008546:	e000      	b.n	800854a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008548:	bf00      	nop
    }

    if (ret == HAL_OK)
 800854a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800854e:	2b00      	cmp	r3, #0
 8008550:	d10a      	bne.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008552:	4b5a      	ldr	r3, [pc, #360]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008556:	f023 0103 	bic.w	r1, r3, #3
 800855a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800855e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008560:	4a56      	ldr	r2, [pc, #344]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008562:	430b      	orrs	r3, r1
 8008564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008566:	e003      	b.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008568:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800856c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008578:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800857c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008580:	2300      	movs	r3, #0
 8008582:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008586:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800858a:	460b      	mov	r3, r1
 800858c:	4313      	orrs	r3, r2
 800858e:	f000 809f 	beq.w	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008592:	4b4b      	ldr	r3, [pc, #300]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a4a      	ldr	r2, [pc, #296]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008598:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800859c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800859e:	f7f9 fa7d 	bl	8001a9c <HAL_GetTick>
 80085a2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80085a6:	e00b      	b.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80085a8:	f7f9 fa78 	bl	8001a9c <HAL_GetTick>
 80085ac:	4602      	mov	r2, r0
 80085ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	2b64      	cmp	r3, #100	@ 0x64
 80085b6:	d903      	bls.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80085be:	e005      	b.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80085c0:	4b3f      	ldr	r3, [pc, #252]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d0ed      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80085cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d179      	bne.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80085d4:	4b39      	ldr	r3, [pc, #228]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80085d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80085e0:	4053      	eors	r3, r2
 80085e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d015      	beq.n	8008616 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80085ea:	4b34      	ldr	r3, [pc, #208]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80085f6:	4b31      	ldr	r3, [pc, #196]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085fa:	4a30      	ldr	r2, [pc, #192]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80085fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008600:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008602:	4b2e      	ldr	r3, [pc, #184]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008606:	4a2d      	ldr	r2, [pc, #180]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008608:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800860c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800860e:	4a2b      	ldr	r2, [pc, #172]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008610:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008614:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800861a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800861e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008622:	d118      	bne.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008624:	f7f9 fa3a 	bl	8001a9c <HAL_GetTick>
 8008628:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800862c:	e00d      	b.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800862e:	f7f9 fa35 	bl	8001a9c <HAL_GetTick>
 8008632:	4602      	mov	r2, r0
 8008634:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008638:	1ad2      	subs	r2, r2, r3
 800863a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800863e:	429a      	cmp	r2, r3
 8008640:	d903      	bls.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8008648:	e005      	b.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800864a:	4b1c      	ldr	r3, [pc, #112]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800864c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800864e:	f003 0302 	and.w	r3, r3, #2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d0eb      	beq.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8008656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800865a:	2b00      	cmp	r3, #0
 800865c:	d129      	bne.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800865e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008662:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008666:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800866a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800866e:	d10e      	bne.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008670:	4b12      	ldr	r3, [pc, #72]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008672:	691b      	ldr	r3, [r3, #16]
 8008674:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800867c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008680:	091a      	lsrs	r2, r3, #4
 8008682:	4b10      	ldr	r3, [pc, #64]	@ (80086c4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8008684:	4013      	ands	r3, r2
 8008686:	4a0d      	ldr	r2, [pc, #52]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008688:	430b      	orrs	r3, r1
 800868a:	6113      	str	r3, [r2, #16]
 800868c:	e005      	b.n	800869a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800868e:	4b0b      	ldr	r3, [pc, #44]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008690:	691b      	ldr	r3, [r3, #16]
 8008692:	4a0a      	ldr	r2, [pc, #40]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008694:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008698:	6113      	str	r3, [r2, #16]
 800869a:	4b08      	ldr	r3, [pc, #32]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800869c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800869e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80086a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086aa:	4a04      	ldr	r2, [pc, #16]	@ (80086bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80086ac:	430b      	orrs	r3, r1
 80086ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80086b0:	e00e      	b.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80086b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80086ba:	e009      	b.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80086bc:	58024400 	.word	0x58024400
 80086c0:	58024800 	.word	0x58024800
 80086c4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80086d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d8:	f002 0301 	and.w	r3, r2, #1
 80086dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086e0:	2300      	movs	r3, #0
 80086e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80086e6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4313      	orrs	r3, r2
 80086ee:	f000 8089 	beq.w	8008804 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80086f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086f8:	2b28      	cmp	r3, #40	@ 0x28
 80086fa:	d86b      	bhi.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80086fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008704 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80086fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008702:	bf00      	nop
 8008704:	080087dd 	.word	0x080087dd
 8008708:	080087d5 	.word	0x080087d5
 800870c:	080087d5 	.word	0x080087d5
 8008710:	080087d5 	.word	0x080087d5
 8008714:	080087d5 	.word	0x080087d5
 8008718:	080087d5 	.word	0x080087d5
 800871c:	080087d5 	.word	0x080087d5
 8008720:	080087d5 	.word	0x080087d5
 8008724:	080087a9 	.word	0x080087a9
 8008728:	080087d5 	.word	0x080087d5
 800872c:	080087d5 	.word	0x080087d5
 8008730:	080087d5 	.word	0x080087d5
 8008734:	080087d5 	.word	0x080087d5
 8008738:	080087d5 	.word	0x080087d5
 800873c:	080087d5 	.word	0x080087d5
 8008740:	080087d5 	.word	0x080087d5
 8008744:	080087bf 	.word	0x080087bf
 8008748:	080087d5 	.word	0x080087d5
 800874c:	080087d5 	.word	0x080087d5
 8008750:	080087d5 	.word	0x080087d5
 8008754:	080087d5 	.word	0x080087d5
 8008758:	080087d5 	.word	0x080087d5
 800875c:	080087d5 	.word	0x080087d5
 8008760:	080087d5 	.word	0x080087d5
 8008764:	080087dd 	.word	0x080087dd
 8008768:	080087d5 	.word	0x080087d5
 800876c:	080087d5 	.word	0x080087d5
 8008770:	080087d5 	.word	0x080087d5
 8008774:	080087d5 	.word	0x080087d5
 8008778:	080087d5 	.word	0x080087d5
 800877c:	080087d5 	.word	0x080087d5
 8008780:	080087d5 	.word	0x080087d5
 8008784:	080087dd 	.word	0x080087dd
 8008788:	080087d5 	.word	0x080087d5
 800878c:	080087d5 	.word	0x080087d5
 8008790:	080087d5 	.word	0x080087d5
 8008794:	080087d5 	.word	0x080087d5
 8008798:	080087d5 	.word	0x080087d5
 800879c:	080087d5 	.word	0x080087d5
 80087a0:	080087d5 	.word	0x080087d5
 80087a4:	080087dd 	.word	0x080087dd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80087a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087ac:	3308      	adds	r3, #8
 80087ae:	2101      	movs	r1, #1
 80087b0:	4618      	mov	r0, r3
 80087b2:	f001 fe95 	bl	800a4e0 <RCCEx_PLL2_Config>
 80087b6:	4603      	mov	r3, r0
 80087b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80087bc:	e00f      	b.n	80087de <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80087be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087c2:	3328      	adds	r3, #40	@ 0x28
 80087c4:	2101      	movs	r1, #1
 80087c6:	4618      	mov	r0, r3
 80087c8:	f001 ff3c 	bl	800a644 <RCCEx_PLL3_Config>
 80087cc:	4603      	mov	r3, r0
 80087ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80087d2:	e004      	b.n	80087de <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80087da:	e000      	b.n	80087de <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80087dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d10a      	bne.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80087e6:	4bbf      	ldr	r3, [pc, #764]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80087e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087ea:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80087ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80087f4:	4abb      	ldr	r2, [pc, #748]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80087f6:	430b      	orrs	r3, r1
 80087f8:	6553      	str	r3, [r2, #84]	@ 0x54
 80087fa:	e003      	b.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880c:	f002 0302 	and.w	r3, r2, #2
 8008810:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008814:	2300      	movs	r3, #0
 8008816:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800881a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800881e:	460b      	mov	r3, r1
 8008820:	4313      	orrs	r3, r2
 8008822:	d041      	beq.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008828:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800882a:	2b05      	cmp	r3, #5
 800882c:	d824      	bhi.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800882e:	a201      	add	r2, pc, #4	@ (adr r2, 8008834 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8008830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008834:	08008881 	.word	0x08008881
 8008838:	0800884d 	.word	0x0800884d
 800883c:	08008863 	.word	0x08008863
 8008840:	08008881 	.word	0x08008881
 8008844:	08008881 	.word	0x08008881
 8008848:	08008881 	.word	0x08008881
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800884c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008850:	3308      	adds	r3, #8
 8008852:	2101      	movs	r1, #1
 8008854:	4618      	mov	r0, r3
 8008856:	f001 fe43 	bl	800a4e0 <RCCEx_PLL2_Config>
 800885a:	4603      	mov	r3, r0
 800885c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008860:	e00f      	b.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008866:	3328      	adds	r3, #40	@ 0x28
 8008868:	2101      	movs	r1, #1
 800886a:	4618      	mov	r0, r3
 800886c:	f001 feea 	bl	800a644 <RCCEx_PLL3_Config>
 8008870:	4603      	mov	r3, r0
 8008872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008876:	e004      	b.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800887e:	e000      	b.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008880:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008882:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008886:	2b00      	cmp	r3, #0
 8008888:	d10a      	bne.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800888a:	4b96      	ldr	r3, [pc, #600]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800888c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800888e:	f023 0107 	bic.w	r1, r3, #7
 8008892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008896:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008898:	4a92      	ldr	r2, [pc, #584]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800889a:	430b      	orrs	r3, r1
 800889c:	6553      	str	r3, [r2, #84]	@ 0x54
 800889e:	e003      	b.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80088a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b0:	f002 0304 	and.w	r3, r2, #4
 80088b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80088b8:	2300      	movs	r3, #0
 80088ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80088be:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80088c2:	460b      	mov	r3, r1
 80088c4:	4313      	orrs	r3, r2
 80088c6:	d044      	beq.n	8008952 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80088c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088d0:	2b05      	cmp	r3, #5
 80088d2:	d825      	bhi.n	8008920 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80088d4:	a201      	add	r2, pc, #4	@ (adr r2, 80088dc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80088d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088da:	bf00      	nop
 80088dc:	08008929 	.word	0x08008929
 80088e0:	080088f5 	.word	0x080088f5
 80088e4:	0800890b 	.word	0x0800890b
 80088e8:	08008929 	.word	0x08008929
 80088ec:	08008929 	.word	0x08008929
 80088f0:	08008929 	.word	0x08008929
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80088f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088f8:	3308      	adds	r3, #8
 80088fa:	2101      	movs	r1, #1
 80088fc:	4618      	mov	r0, r3
 80088fe:	f001 fdef 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008902:	4603      	mov	r3, r0
 8008904:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008908:	e00f      	b.n	800892a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800890a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800890e:	3328      	adds	r3, #40	@ 0x28
 8008910:	2101      	movs	r1, #1
 8008912:	4618      	mov	r0, r3
 8008914:	f001 fe96 	bl	800a644 <RCCEx_PLL3_Config>
 8008918:	4603      	mov	r3, r0
 800891a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800891e:	e004      	b.n	800892a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008920:	2301      	movs	r3, #1
 8008922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008926:	e000      	b.n	800892a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008928:	bf00      	nop
    }

    if (ret == HAL_OK)
 800892a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10b      	bne.n	800894a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008932:	4b6c      	ldr	r3, [pc, #432]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008936:	f023 0107 	bic.w	r1, r3, #7
 800893a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800893e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008942:	4a68      	ldr	r2, [pc, #416]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008944:	430b      	orrs	r3, r1
 8008946:	6593      	str	r3, [r2, #88]	@ 0x58
 8008948:	e003      	b.n	8008952 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800894a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800894e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895a:	f002 0320 	and.w	r3, r2, #32
 800895e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008962:	2300      	movs	r3, #0
 8008964:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008968:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800896c:	460b      	mov	r3, r1
 800896e:	4313      	orrs	r3, r2
 8008970:	d055      	beq.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800897a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800897e:	d033      	beq.n	80089e8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008980:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008984:	d82c      	bhi.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800898a:	d02f      	beq.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800898c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008990:	d826      	bhi.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008992:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008996:	d02b      	beq.n	80089f0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008998:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800899c:	d820      	bhi.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800899e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089a2:	d012      	beq.n	80089ca <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80089a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089a8:	d81a      	bhi.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d022      	beq.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80089ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089b2:	d115      	bne.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089b8:	3308      	adds	r3, #8
 80089ba:	2100      	movs	r1, #0
 80089bc:	4618      	mov	r0, r3
 80089be:	f001 fd8f 	bl	800a4e0 <RCCEx_PLL2_Config>
 80089c2:	4603      	mov	r3, r0
 80089c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80089c8:	e015      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80089ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089ce:	3328      	adds	r3, #40	@ 0x28
 80089d0:	2102      	movs	r1, #2
 80089d2:	4618      	mov	r0, r3
 80089d4:	f001 fe36 	bl	800a644 <RCCEx_PLL3_Config>
 80089d8:	4603      	mov	r3, r0
 80089da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80089de:	e00a      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089e0:	2301      	movs	r3, #1
 80089e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80089e6:	e006      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80089e8:	bf00      	nop
 80089ea:	e004      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80089ec:	bf00      	nop
 80089ee:	e002      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80089f0:	bf00      	nop
 80089f2:	e000      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80089f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d10b      	bne.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80089fe:	4b39      	ldr	r3, [pc, #228]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a02:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a0e:	4a35      	ldr	r2, [pc, #212]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008a10:	430b      	orrs	r3, r1
 8008a12:	6553      	str	r3, [r2, #84]	@ 0x54
 8008a14:	e003      	b.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a26:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008a2e:	2300      	movs	r3, #0
 8008a30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008a34:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008a38:	460b      	mov	r3, r1
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	d058      	beq.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008a46:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008a4a:	d033      	beq.n	8008ab4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008a4c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008a50:	d82c      	bhi.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008a52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a56:	d02f      	beq.n	8008ab8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a5c:	d826      	bhi.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008a5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008a62:	d02b      	beq.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008a64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008a68:	d820      	bhi.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008a6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a6e:	d012      	beq.n	8008a96 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008a70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a74:	d81a      	bhi.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d022      	beq.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a7e:	d115      	bne.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a84:	3308      	adds	r3, #8
 8008a86:	2100      	movs	r1, #0
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f001 fd29 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008a94:	e015      	b.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a9a:	3328      	adds	r3, #40	@ 0x28
 8008a9c:	2102      	movs	r1, #2
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f001 fdd0 	bl	800a644 <RCCEx_PLL3_Config>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008aaa:	e00a      	b.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ab2:	e006      	b.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008ab4:	bf00      	nop
 8008ab6:	e004      	b.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008ab8:	bf00      	nop
 8008aba:	e002      	b.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008abc:	bf00      	nop
 8008abe:	e000      	b.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d10e      	bne.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008aca:	4b06      	ldr	r3, [pc, #24]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ace:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ad6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008ada:	4a02      	ldr	r2, [pc, #8]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008adc:	430b      	orrs	r3, r1
 8008ade:	6593      	str	r3, [r2, #88]	@ 0x58
 8008ae0:	e006      	b.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008ae2:	bf00      	nop
 8008ae4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ae8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008aec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008afc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008b00:	2300      	movs	r3, #0
 8008b02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b06:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008b0a:	460b      	mov	r3, r1
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	d055      	beq.n	8008bbc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008b18:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008b1c:	d033      	beq.n	8008b86 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8008b1e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008b22:	d82c      	bhi.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008b24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b28:	d02f      	beq.n	8008b8a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008b2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b2e:	d826      	bhi.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008b30:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008b34:	d02b      	beq.n	8008b8e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008b36:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008b3a:	d820      	bhi.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008b3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b40:	d012      	beq.n	8008b68 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008b42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b46:	d81a      	bhi.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d022      	beq.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008b4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b50:	d115      	bne.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b56:	3308      	adds	r3, #8
 8008b58:	2100      	movs	r1, #0
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f001 fcc0 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008b60:	4603      	mov	r3, r0
 8008b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008b66:	e015      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b6c:	3328      	adds	r3, #40	@ 0x28
 8008b6e:	2102      	movs	r1, #2
 8008b70:	4618      	mov	r0, r3
 8008b72:	f001 fd67 	bl	800a644 <RCCEx_PLL3_Config>
 8008b76:	4603      	mov	r3, r0
 8008b78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008b7c:	e00a      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b84:	e006      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008b86:	bf00      	nop
 8008b88:	e004      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008b8a:	bf00      	nop
 8008b8c:	e002      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008b8e:	bf00      	nop
 8008b90:	e000      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008b92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d10b      	bne.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008b9c:	4ba1      	ldr	r3, [pc, #644]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ba0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ba8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008bac:	4a9d      	ldr	r2, [pc, #628]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008bae:	430b      	orrs	r3, r1
 8008bb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8008bb2:	e003      	b.n	8008bbc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc4:	f002 0308 	and.w	r3, r2, #8
 8008bc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008bcc:	2300      	movs	r3, #0
 8008bce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008bd2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008bd6:	460b      	mov	r3, r1
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	d01e      	beq.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008be4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008be8:	d10c      	bne.n	8008c04 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bee:	3328      	adds	r3, #40	@ 0x28
 8008bf0:	2102      	movs	r1, #2
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f001 fd26 	bl	800a644 <RCCEx_PLL3_Config>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d002      	beq.n	8008c04 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008c04:	4b87      	ldr	r3, [pc, #540]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c08:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c14:	4a83      	ldr	r2, [pc, #524]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008c16:	430b      	orrs	r3, r1
 8008c18:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c22:	f002 0310 	and.w	r3, r2, #16
 8008c26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008c30:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008c34:	460b      	mov	r3, r1
 8008c36:	4313      	orrs	r3, r2
 8008c38:	d01e      	beq.n	8008c78 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c46:	d10c      	bne.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c4c:	3328      	adds	r3, #40	@ 0x28
 8008c4e:	2102      	movs	r1, #2
 8008c50:	4618      	mov	r0, r3
 8008c52:	f001 fcf7 	bl	800a644 <RCCEx_PLL3_Config>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d002      	beq.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008c62:	4b70      	ldr	r3, [pc, #448]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c66:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c72:	4a6c      	ldr	r2, [pc, #432]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008c74:	430b      	orrs	r3, r1
 8008c76:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c80:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008c84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008c88:	2300      	movs	r3, #0
 8008c8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008c8e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008c92:	460b      	mov	r3, r1
 8008c94:	4313      	orrs	r3, r2
 8008c96:	d03e      	beq.n	8008d16 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008ca0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ca4:	d022      	beq.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008ca6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008caa:	d81b      	bhi.n	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d003      	beq.n	8008cb8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cb4:	d00b      	beq.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008cb6:	e015      	b.n	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cbc:	3308      	adds	r3, #8
 8008cbe:	2100      	movs	r1, #0
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f001 fc0d 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008ccc:	e00f      	b.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cd2:	3328      	adds	r3, #40	@ 0x28
 8008cd4:	2102      	movs	r1, #2
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f001 fcb4 	bl	800a644 <RCCEx_PLL3_Config>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008ce2:	e004      	b.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008cea:	e000      	b.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008cec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d10b      	bne.n	8008d0e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008cf6:	4b4b      	ldr	r3, [pc, #300]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cfa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d06:	4a47      	ldr	r2, [pc, #284]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d08:	430b      	orrs	r3, r1
 8008d0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d0c:	e003      	b.n	8008d16 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008d22:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d24:	2300      	movs	r3, #0
 8008d26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d28:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008d2c:	460b      	mov	r3, r1
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	d03b      	beq.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d3a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d3e:	d01f      	beq.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008d40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d44:	d818      	bhi.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008d46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d4a:	d003      	beq.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008d4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d50:	d007      	beq.n	8008d62 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008d52:	e011      	b.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d54:	4b33      	ldr	r3, [pc, #204]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d58:	4a32      	ldr	r2, [pc, #200]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008d60:	e00f      	b.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d66:	3328      	adds	r3, #40	@ 0x28
 8008d68:	2101      	movs	r1, #1
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f001 fc6a 	bl	800a644 <RCCEx_PLL3_Config>
 8008d70:	4603      	mov	r3, r0
 8008d72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008d76:	e004      	b.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d7e:	e000      	b.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008d80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d10b      	bne.n	8008da2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008d8a:	4b26      	ldr	r3, [pc, #152]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d8e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d9a:	4a22      	ldr	r2, [pc, #136]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008d9c:	430b      	orrs	r3, r1
 8008d9e:	6553      	str	r3, [r2, #84]	@ 0x54
 8008da0:	e003      	b.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008da2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008da6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008db6:	673b      	str	r3, [r7, #112]	@ 0x70
 8008db8:	2300      	movs	r3, #0
 8008dba:	677b      	str	r3, [r7, #116]	@ 0x74
 8008dbc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	d034      	beq.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d003      	beq.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008dd4:	d007      	beq.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008dd6:	e011      	b.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dd8:	4b12      	ldr	r3, [pc, #72]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ddc:	4a11      	ldr	r2, [pc, #68]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008dde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008de2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008de4:	e00e      	b.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dea:	3308      	adds	r3, #8
 8008dec:	2102      	movs	r1, #2
 8008dee:	4618      	mov	r0, r3
 8008df0:	f001 fb76 	bl	800a4e0 <RCCEx_PLL2_Config>
 8008df4:	4603      	mov	r3, r0
 8008df6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008dfa:	e003      	b.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d10d      	bne.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008e0c:	4b05      	ldr	r3, [pc, #20]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e10:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e1a:	4a02      	ldr	r2, [pc, #8]	@ (8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008e1c:	430b      	orrs	r3, r1
 8008e1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e20:	e006      	b.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008e22:	bf00      	nop
 8008e24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e38:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008e3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e3e:	2300      	movs	r3, #0
 8008e40:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e42:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008e46:	460b      	mov	r3, r1
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	d00c      	beq.n	8008e66 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e50:	3328      	adds	r3, #40	@ 0x28
 8008e52:	2102      	movs	r1, #2
 8008e54:	4618      	mov	r0, r3
 8008e56:	f001 fbf5 	bl	800a644 <RCCEx_PLL3_Config>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d002      	beq.n	8008e66 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008e60:	2301      	movs	r3, #1
 8008e62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008e72:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e74:	2300      	movs	r3, #0
 8008e76:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e78:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	d038      	beq.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e8e:	d018      	beq.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008e90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e94:	d811      	bhi.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008e96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e9a:	d014      	beq.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008e9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ea0:	d80b      	bhi.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d011      	beq.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008ea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eaa:	d106      	bne.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008eac:	4bc3      	ldr	r3, [pc, #780]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb0:	4ac2      	ldr	r2, [pc, #776]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008eb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008eb8:	e008      	b.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ec0:	e004      	b.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008ec2:	bf00      	nop
 8008ec4:	e002      	b.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008ec6:	bf00      	nop
 8008ec8:	e000      	b.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008eca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ecc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d10b      	bne.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008ed4:	4bb9      	ldr	r3, [pc, #740]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ed8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ee4:	4ab5      	ldr	r2, [pc, #724]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ee6:	430b      	orrs	r3, r1
 8008ee8:	6553      	str	r3, [r2, #84]	@ 0x54
 8008eea:	e003      	b.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ef0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008f00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f02:	2300      	movs	r3, #0
 8008f04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f06:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	d009      	beq.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008f10:	4baa      	ldr	r3, [pc, #680]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f14:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f1e:	4aa7      	ldr	r2, [pc, #668]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f20:	430b      	orrs	r3, r1
 8008f22:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008f30:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f32:	2300      	movs	r3, #0
 8008f34:	657b      	str	r3, [r7, #84]	@ 0x54
 8008f36:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	d00a      	beq.n	8008f56 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008f40:	4b9e      	ldr	r3, [pc, #632]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f42:	691b      	ldr	r3, [r3, #16]
 8008f44:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f4c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008f50:	4a9a      	ldr	r2, [pc, #616]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f52:	430b      	orrs	r3, r1
 8008f54:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f5e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008f62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f64:	2300      	movs	r3, #0
 8008f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f68:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008f6c:	460b      	mov	r3, r1
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	d009      	beq.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008f72:	4b92      	ldr	r3, [pc, #584]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f76:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f80:	4a8e      	ldr	r2, [pc, #568]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008f82:	430b      	orrs	r3, r1
 8008f84:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008f92:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f94:	2300      	movs	r3, #0
 8008f96:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f98:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	d00e      	beq.n	8008fc0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008fa2:	4b86      	ldr	r3, [pc, #536]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fa4:	691b      	ldr	r3, [r3, #16]
 8008fa6:	4a85      	ldr	r2, [pc, #532]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fa8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008fac:	6113      	str	r3, [r2, #16]
 8008fae:	4b83      	ldr	r3, [pc, #524]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fb0:	6919      	ldr	r1, [r3, #16]
 8008fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fb6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008fba:	4a80      	ldr	r2, [pc, #512]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fbc:	430b      	orrs	r3, r1
 8008fbe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008fce:	2300      	movs	r3, #0
 8008fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fd2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	d009      	beq.n	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008fdc:	4b77      	ldr	r3, [pc, #476]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fe0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fea:	4a74      	ldr	r2, [pc, #464]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008fec:	430b      	orrs	r3, r1
 8008fee:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008ffc:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ffe:	2300      	movs	r3, #0
 8009000:	637b      	str	r3, [r7, #52]	@ 0x34
 8009002:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009006:	460b      	mov	r3, r1
 8009008:	4313      	orrs	r3, r2
 800900a:	d00a      	beq.n	8009022 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800900c:	4b6b      	ldr	r3, [pc, #428]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800900e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009010:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009018:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800901c:	4a67      	ldr	r2, [pc, #412]	@ (80091bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800901e:	430b      	orrs	r3, r1
 8009020:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800902a:	2100      	movs	r1, #0
 800902c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009034:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009038:	460b      	mov	r3, r1
 800903a:	4313      	orrs	r3, r2
 800903c:	d011      	beq.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800903e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009042:	3308      	adds	r3, #8
 8009044:	2100      	movs	r1, #0
 8009046:	4618      	mov	r0, r3
 8009048:	f001 fa4a 	bl	800a4e0 <RCCEx_PLL2_Config>
 800904c:	4603      	mov	r3, r0
 800904e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009056:	2b00      	cmp	r3, #0
 8009058:	d003      	beq.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800905a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800905e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906a:	2100      	movs	r1, #0
 800906c:	6239      	str	r1, [r7, #32]
 800906e:	f003 0302 	and.w	r3, r3, #2
 8009072:	627b      	str	r3, [r7, #36]	@ 0x24
 8009074:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009078:	460b      	mov	r3, r1
 800907a:	4313      	orrs	r3, r2
 800907c:	d011      	beq.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800907e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009082:	3308      	adds	r3, #8
 8009084:	2101      	movs	r1, #1
 8009086:	4618      	mov	r0, r3
 8009088:	f001 fa2a 	bl	800a4e0 <RCCEx_PLL2_Config>
 800908c:	4603      	mov	r3, r0
 800908e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009096:	2b00      	cmp	r3, #0
 8009098:	d003      	beq.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800909a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800909e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80090a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090aa:	2100      	movs	r1, #0
 80090ac:	61b9      	str	r1, [r7, #24]
 80090ae:	f003 0304 	and.w	r3, r3, #4
 80090b2:	61fb      	str	r3, [r7, #28]
 80090b4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80090b8:	460b      	mov	r3, r1
 80090ba:	4313      	orrs	r3, r2
 80090bc:	d011      	beq.n	80090e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80090be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090c2:	3308      	adds	r3, #8
 80090c4:	2102      	movs	r1, #2
 80090c6:	4618      	mov	r0, r3
 80090c8:	f001 fa0a 	bl	800a4e0 <RCCEx_PLL2_Config>
 80090cc:	4603      	mov	r3, r0
 80090ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80090d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d003      	beq.n	80090e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80090e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ea:	2100      	movs	r1, #0
 80090ec:	6139      	str	r1, [r7, #16]
 80090ee:	f003 0308 	and.w	r3, r3, #8
 80090f2:	617b      	str	r3, [r7, #20]
 80090f4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80090f8:	460b      	mov	r3, r1
 80090fa:	4313      	orrs	r3, r2
 80090fc:	d011      	beq.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009102:	3328      	adds	r3, #40	@ 0x28
 8009104:	2100      	movs	r1, #0
 8009106:	4618      	mov	r0, r3
 8009108:	f001 fa9c 	bl	800a644 <RCCEx_PLL3_Config>
 800910c:	4603      	mov	r3, r0
 800910e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8009112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009116:	2b00      	cmp	r3, #0
 8009118:	d003      	beq.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800911a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800911e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912a:	2100      	movs	r1, #0
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	f003 0310 	and.w	r3, r3, #16
 8009132:	60fb      	str	r3, [r7, #12]
 8009134:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009138:	460b      	mov	r3, r1
 800913a:	4313      	orrs	r3, r2
 800913c:	d011      	beq.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800913e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009142:	3328      	adds	r3, #40	@ 0x28
 8009144:	2101      	movs	r1, #1
 8009146:	4618      	mov	r0, r3
 8009148:	f001 fa7c 	bl	800a644 <RCCEx_PLL3_Config>
 800914c:	4603      	mov	r3, r0
 800914e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009156:	2b00      	cmp	r3, #0
 8009158:	d003      	beq.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800915a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800915e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916a:	2100      	movs	r1, #0
 800916c:	6039      	str	r1, [r7, #0]
 800916e:	f003 0320 	and.w	r3, r3, #32
 8009172:	607b      	str	r3, [r7, #4]
 8009174:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009178:	460b      	mov	r3, r1
 800917a:	4313      	orrs	r3, r2
 800917c:	d011      	beq.n	80091a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800917e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009182:	3328      	adds	r3, #40	@ 0x28
 8009184:	2102      	movs	r1, #2
 8009186:	4618      	mov	r0, r3
 8009188:	f001 fa5c 	bl	800a644 <RCCEx_PLL3_Config>
 800918c:	4603      	mov	r3, r0
 800918e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009196:	2b00      	cmp	r3, #0
 8009198:	d003      	beq.n	80091a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800919a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800919e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80091a2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d101      	bne.n	80091ae <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80091aa:	2300      	movs	r3, #0
 80091ac:	e000      	b.n	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80091ae:	2301      	movs	r3, #1
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80091b6:	46bd      	mov	sp, r7
 80091b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091bc:	58024400 	.word	0x58024400

080091c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b090      	sub	sp, #64	@ 0x40
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80091ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091ce:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80091d2:	430b      	orrs	r3, r1
 80091d4:	f040 8094 	bne.w	8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80091d8:	4b9e      	ldr	r3, [pc, #632]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80091da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091dc:	f003 0307 	and.w	r3, r3, #7
 80091e0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80091e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e4:	2b04      	cmp	r3, #4
 80091e6:	f200 8087 	bhi.w	80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80091ea:	a201      	add	r2, pc, #4	@ (adr r2, 80091f0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80091ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f0:	08009205 	.word	0x08009205
 80091f4:	0800922d 	.word	0x0800922d
 80091f8:	08009255 	.word	0x08009255
 80091fc:	080092f1 	.word	0x080092f1
 8009200:	0800927d 	.word	0x0800927d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009204:	4b93      	ldr	r3, [pc, #588]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800920c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009210:	d108      	bne.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009212:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009216:	4618      	mov	r0, r3
 8009218:	f001 f810 	bl	800a23c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800921c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009220:	f000 bd45 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009224:	2300      	movs	r3, #0
 8009226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009228:	f000 bd41 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800922c:	4b89      	ldr	r3, [pc, #548]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009234:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009238:	d108      	bne.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800923a:	f107 0318 	add.w	r3, r7, #24
 800923e:	4618      	mov	r0, r3
 8009240:	f000 fd54 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009248:	f000 bd31 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800924c:	2300      	movs	r3, #0
 800924e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009250:	f000 bd2d 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009254:	4b7f      	ldr	r3, [pc, #508]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800925c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009260:	d108      	bne.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009262:	f107 030c 	add.w	r3, r7, #12
 8009266:	4618      	mov	r0, r3
 8009268:	f000 fe94 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009270:	f000 bd1d 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009274:	2300      	movs	r3, #0
 8009276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009278:	f000 bd19 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800927c:	4b75      	ldr	r3, [pc, #468]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800927e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009280:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009284:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009286:	4b73      	ldr	r3, [pc, #460]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f003 0304 	and.w	r3, r3, #4
 800928e:	2b04      	cmp	r3, #4
 8009290:	d10c      	bne.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009294:	2b00      	cmp	r3, #0
 8009296:	d109      	bne.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009298:	4b6e      	ldr	r3, [pc, #440]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	08db      	lsrs	r3, r3, #3
 800929e:	f003 0303 	and.w	r3, r3, #3
 80092a2:	4a6d      	ldr	r2, [pc, #436]	@ (8009458 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80092a4:	fa22 f303 	lsr.w	r3, r2, r3
 80092a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092aa:	e01f      	b.n	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80092ac:	4b69      	ldr	r3, [pc, #420]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092b8:	d106      	bne.n	80092c8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80092ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092c0:	d102      	bne.n	80092c8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80092c2:	4b66      	ldr	r3, [pc, #408]	@ (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80092c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092c6:	e011      	b.n	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80092c8:	4b62      	ldr	r3, [pc, #392]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092d4:	d106      	bne.n	80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80092d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092dc:	d102      	bne.n	80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80092de:	4b60      	ldr	r3, [pc, #384]	@ (8009460 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80092e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092e2:	e003      	b.n	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80092e4:	2300      	movs	r3, #0
 80092e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80092e8:	f000 bce1 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80092ec:	f000 bcdf 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80092f0:	4b5c      	ldr	r3, [pc, #368]	@ (8009464 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80092f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092f4:	f000 bcdb 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80092f8:	2300      	movs	r3, #0
 80092fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092fc:	f000 bcd7 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009300:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009304:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8009308:	430b      	orrs	r3, r1
 800930a:	f040 80ad 	bne.w	8009468 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800930e:	4b51      	ldr	r3, [pc, #324]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009312:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009316:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800931e:	d056      	beq.n	80093ce <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8009320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009326:	f200 8090 	bhi.w	800944a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800932a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932c:	2bc0      	cmp	r3, #192	@ 0xc0
 800932e:	f000 8088 	beq.w	8009442 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8009332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009334:	2bc0      	cmp	r3, #192	@ 0xc0
 8009336:	f200 8088 	bhi.w	800944a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800933a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800933c:	2b80      	cmp	r3, #128	@ 0x80
 800933e:	d032      	beq.n	80093a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009342:	2b80      	cmp	r3, #128	@ 0x80
 8009344:	f200 8081 	bhi.w	800944a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800934a:	2b00      	cmp	r3, #0
 800934c:	d003      	beq.n	8009356 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800934e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009350:	2b40      	cmp	r3, #64	@ 0x40
 8009352:	d014      	beq.n	800937e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8009354:	e079      	b.n	800944a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009356:	4b3f      	ldr	r3, [pc, #252]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800935e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009362:	d108      	bne.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009368:	4618      	mov	r0, r3
 800936a:	f000 ff67 	bl	800a23c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800936e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009372:	f000 bc9c 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009376:	2300      	movs	r3, #0
 8009378:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800937a:	f000 bc98 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800937e:	4b35      	ldr	r3, [pc, #212]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009386:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800938a:	d108      	bne.n	800939e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800938c:	f107 0318 	add.w	r3, r7, #24
 8009390:	4618      	mov	r0, r3
 8009392:	f000 fcab 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009396:	69bb      	ldr	r3, [r7, #24]
 8009398:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800939a:	f000 bc88 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800939e:	2300      	movs	r3, #0
 80093a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093a2:	f000 bc84 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80093a6:	4b2b      	ldr	r3, [pc, #172]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80093ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093b2:	d108      	bne.n	80093c6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093b4:	f107 030c 	add.w	r3, r7, #12
 80093b8:	4618      	mov	r0, r3
 80093ba:	f000 fdeb 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093c2:	f000 bc74 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093c6:	2300      	movs	r3, #0
 80093c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093ca:	f000 bc70 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80093ce:	4b21      	ldr	r3, [pc, #132]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80093d6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80093d8:	4b1e      	ldr	r3, [pc, #120]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f003 0304 	and.w	r3, r3, #4
 80093e0:	2b04      	cmp	r3, #4
 80093e2:	d10c      	bne.n	80093fe <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80093e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d109      	bne.n	80093fe <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093ea:	4b1a      	ldr	r3, [pc, #104]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	08db      	lsrs	r3, r3, #3
 80093f0:	f003 0303 	and.w	r3, r3, #3
 80093f4:	4a18      	ldr	r2, [pc, #96]	@ (8009458 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80093f6:	fa22 f303 	lsr.w	r3, r2, r3
 80093fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093fc:	e01f      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80093fe:	4b15      	ldr	r3, [pc, #84]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009406:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800940a:	d106      	bne.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800940c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800940e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009412:	d102      	bne.n	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009414:	4b11      	ldr	r3, [pc, #68]	@ (800945c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009418:	e011      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800941a:	4b0e      	ldr	r3, [pc, #56]	@ (8009454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009422:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009426:	d106      	bne.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8009428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800942a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800942e:	d102      	bne.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009430:	4b0b      	ldr	r3, [pc, #44]	@ (8009460 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009432:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009434:	e003      	b.n	800943e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009436:	2300      	movs	r3, #0
 8009438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800943a:	f000 bc38 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800943e:	f000 bc36 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009442:	4b08      	ldr	r3, [pc, #32]	@ (8009464 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009446:	f000 bc32 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800944a:	2300      	movs	r3, #0
 800944c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800944e:	f000 bc2e 	b.w	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009452:	bf00      	nop
 8009454:	58024400 	.word	0x58024400
 8009458:	03d09000 	.word	0x03d09000
 800945c:	003d0900 	.word	0x003d0900
 8009460:	007a1200 	.word	0x007a1200
 8009464:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009468:	e9d7 2300 	ldrd	r2, r3, [r7]
 800946c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009470:	430b      	orrs	r3, r1
 8009472:	f040 809c 	bne.w	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8009476:	4b9e      	ldr	r3, [pc, #632]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800947a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800947e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009482:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009486:	d054      	beq.n	8009532 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8009488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800948e:	f200 808b 	bhi.w	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009494:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009498:	f000 8083 	beq.w	80095a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800949c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80094a2:	f200 8081 	bhi.w	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80094a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80094ac:	d02f      	beq.n	800950e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80094ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80094b4:	d878      	bhi.n	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80094b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d004      	beq.n	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80094bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80094c2:	d012      	beq.n	80094ea <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80094c4:	e070      	b.n	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80094c6:	4b8a      	ldr	r3, [pc, #552]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80094d2:	d107      	bne.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80094d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094d8:	4618      	mov	r0, r3
 80094da:	f000 feaf 	bl	800a23c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80094de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094e2:	e3e4      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80094e4:	2300      	movs	r3, #0
 80094e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094e8:	e3e1      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80094ea:	4b81      	ldr	r3, [pc, #516]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094f6:	d107      	bne.n	8009508 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094f8:	f107 0318 	add.w	r3, r7, #24
 80094fc:	4618      	mov	r0, r3
 80094fe:	f000 fbf5 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009502:	69bb      	ldr	r3, [r7, #24]
 8009504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009506:	e3d2      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009508:	2300      	movs	r3, #0
 800950a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800950c:	e3cf      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800950e:	4b78      	ldr	r3, [pc, #480]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800951a:	d107      	bne.n	800952c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800951c:	f107 030c 	add.w	r3, r7, #12
 8009520:	4618      	mov	r0, r3
 8009522:	f000 fd37 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800952a:	e3c0      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800952c:	2300      	movs	r3, #0
 800952e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009530:	e3bd      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009532:	4b6f      	ldr	r3, [pc, #444]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009536:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800953a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800953c:	4b6c      	ldr	r3, [pc, #432]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f003 0304 	and.w	r3, r3, #4
 8009544:	2b04      	cmp	r3, #4
 8009546:	d10c      	bne.n	8009562 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800954a:	2b00      	cmp	r3, #0
 800954c:	d109      	bne.n	8009562 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800954e:	4b68      	ldr	r3, [pc, #416]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	08db      	lsrs	r3, r3, #3
 8009554:	f003 0303 	and.w	r3, r3, #3
 8009558:	4a66      	ldr	r2, [pc, #408]	@ (80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800955a:	fa22 f303 	lsr.w	r3, r2, r3
 800955e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009560:	e01e      	b.n	80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009562:	4b63      	ldr	r3, [pc, #396]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800956a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800956e:	d106      	bne.n	800957e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8009570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009572:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009576:	d102      	bne.n	800957e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009578:	4b5f      	ldr	r3, [pc, #380]	@ (80096f8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800957a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800957c:	e010      	b.n	80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800957e:	4b5c      	ldr	r3, [pc, #368]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009586:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800958a:	d106      	bne.n	800959a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800958c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800958e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009592:	d102      	bne.n	800959a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009594:	4b59      	ldr	r3, [pc, #356]	@ (80096fc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009596:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009598:	e002      	b.n	80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800959a:	2300      	movs	r3, #0
 800959c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800959e:	e386      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80095a0:	e385      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80095a2:	4b57      	ldr	r3, [pc, #348]	@ (8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80095a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095a6:	e382      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80095a8:	2300      	movs	r3, #0
 80095aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095ac:	e37f      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80095ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095b2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80095b6:	430b      	orrs	r3, r1
 80095b8:	f040 80a7 	bne.w	800970a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80095bc:	4b4c      	ldr	r3, [pc, #304]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80095be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095c0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80095c4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80095c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80095cc:	d055      	beq.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80095ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80095d4:	f200 8096 	bhi.w	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80095d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80095de:	f000 8084 	beq.w	80096ea <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80095e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80095e8:	f200 808c 	bhi.w	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80095ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80095f2:	d030      	beq.n	8009656 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80095f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80095fa:	f200 8083 	bhi.w	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80095fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009600:	2b00      	cmp	r3, #0
 8009602:	d004      	beq.n	800960e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8009604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009606:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800960a:	d012      	beq.n	8009632 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800960c:	e07a      	b.n	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800960e:	4b38      	ldr	r3, [pc, #224]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009616:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800961a:	d107      	bne.n	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800961c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009620:	4618      	mov	r0, r3
 8009622:	f000 fe0b 	bl	800a23c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800962a:	e340      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800962c:	2300      	movs	r3, #0
 800962e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009630:	e33d      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009632:	4b2f      	ldr	r3, [pc, #188]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800963a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800963e:	d107      	bne.n	8009650 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009640:	f107 0318 	add.w	r3, r7, #24
 8009644:	4618      	mov	r0, r3
 8009646:	f000 fb51 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800964e:	e32e      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009650:	2300      	movs	r3, #0
 8009652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009654:	e32b      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009656:	4b26      	ldr	r3, [pc, #152]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800965e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009662:	d107      	bne.n	8009674 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009664:	f107 030c 	add.w	r3, r7, #12
 8009668:	4618      	mov	r0, r3
 800966a:	f000 fc93 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009672:	e31c      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009674:	2300      	movs	r3, #0
 8009676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009678:	e319      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800967a:	4b1d      	ldr	r3, [pc, #116]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800967c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800967e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009682:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009684:	4b1a      	ldr	r3, [pc, #104]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f003 0304 	and.w	r3, r3, #4
 800968c:	2b04      	cmp	r3, #4
 800968e:	d10c      	bne.n	80096aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8009690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009692:	2b00      	cmp	r3, #0
 8009694:	d109      	bne.n	80096aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009696:	4b16      	ldr	r3, [pc, #88]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	08db      	lsrs	r3, r3, #3
 800969c:	f003 0303 	and.w	r3, r3, #3
 80096a0:	4a14      	ldr	r2, [pc, #80]	@ (80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80096a2:	fa22 f303 	lsr.w	r3, r2, r3
 80096a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096a8:	e01e      	b.n	80096e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80096aa:	4b11      	ldr	r3, [pc, #68]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096b6:	d106      	bne.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80096b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096be:	d102      	bne.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80096c0:	4b0d      	ldr	r3, [pc, #52]	@ (80096f8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80096c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096c4:	e010      	b.n	80096e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80096c6:	4b0a      	ldr	r3, [pc, #40]	@ (80096f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096d2:	d106      	bne.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80096d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096da:	d102      	bne.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80096dc:	4b07      	ldr	r3, [pc, #28]	@ (80096fc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80096de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096e0:	e002      	b.n	80096e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80096e2:	2300      	movs	r3, #0
 80096e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80096e6:	e2e2      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80096e8:	e2e1      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80096ea:	4b05      	ldr	r3, [pc, #20]	@ (8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80096ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096ee:	e2de      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80096f0:	58024400 	.word	0x58024400
 80096f4:	03d09000 	.word	0x03d09000
 80096f8:	003d0900 	.word	0x003d0900
 80096fc:	007a1200 	.word	0x007a1200
 8009700:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8009704:	2300      	movs	r3, #0
 8009706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009708:	e2d1      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800970a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800970e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009712:	430b      	orrs	r3, r1
 8009714:	f040 809c 	bne.w	8009850 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009718:	4b93      	ldr	r3, [pc, #588]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800971a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800971c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009720:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009724:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009728:	d054      	beq.n	80097d4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800972a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800972c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009730:	f200 808b 	bhi.w	800984a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009736:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800973a:	f000 8083 	beq.w	8009844 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800973e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009740:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009744:	f200 8081 	bhi.w	800984a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800974a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800974e:	d02f      	beq.n	80097b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8009750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009756:	d878      	bhi.n	800984a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800975a:	2b00      	cmp	r3, #0
 800975c:	d004      	beq.n	8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800975e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009764:	d012      	beq.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8009766:	e070      	b.n	800984a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009768:	4b7f      	ldr	r3, [pc, #508]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009770:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009774:	d107      	bne.n	8009786 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009776:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800977a:	4618      	mov	r0, r3
 800977c:	f000 fd5e 	bl	800a23c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009784:	e293      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009786:	2300      	movs	r3, #0
 8009788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800978a:	e290      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800978c:	4b76      	ldr	r3, [pc, #472]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009794:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009798:	d107      	bne.n	80097aa <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800979a:	f107 0318 	add.w	r3, r7, #24
 800979e:	4618      	mov	r0, r3
 80097a0:	f000 faa4 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80097a4:	69bb      	ldr	r3, [r7, #24]
 80097a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097a8:	e281      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80097aa:	2300      	movs	r3, #0
 80097ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097ae:	e27e      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80097b0:	4b6d      	ldr	r3, [pc, #436]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097bc:	d107      	bne.n	80097ce <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097be:	f107 030c 	add.w	r3, r7, #12
 80097c2:	4618      	mov	r0, r3
 80097c4:	f000 fbe6 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097cc:	e26f      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80097ce:	2300      	movs	r3, #0
 80097d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097d2:	e26c      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80097d4:	4b64      	ldr	r3, [pc, #400]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80097d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80097dc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80097de:	4b62      	ldr	r3, [pc, #392]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f003 0304 	and.w	r3, r3, #4
 80097e6:	2b04      	cmp	r3, #4
 80097e8:	d10c      	bne.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80097ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d109      	bne.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097f0:	4b5d      	ldr	r3, [pc, #372]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	08db      	lsrs	r3, r3, #3
 80097f6:	f003 0303 	and.w	r3, r3, #3
 80097fa:	4a5c      	ldr	r2, [pc, #368]	@ (800996c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80097fc:	fa22 f303 	lsr.w	r3, r2, r3
 8009800:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009802:	e01e      	b.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009804:	4b58      	ldr	r3, [pc, #352]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800980c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009810:	d106      	bne.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8009812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009814:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009818:	d102      	bne.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800981a:	4b55      	ldr	r3, [pc, #340]	@ (8009970 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800981c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800981e:	e010      	b.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009820:	4b51      	ldr	r3, [pc, #324]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009828:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800982c:	d106      	bne.n	800983c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800982e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009830:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009834:	d102      	bne.n	800983c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009836:	4b4f      	ldr	r3, [pc, #316]	@ (8009974 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009838:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800983a:	e002      	b.n	8009842 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800983c:	2300      	movs	r3, #0
 800983e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009840:	e235      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009842:	e234      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009844:	4b4c      	ldr	r3, [pc, #304]	@ (8009978 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8009846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009848:	e231      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800984a:	2300      	movs	r3, #0
 800984c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800984e:	e22e      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009850:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009854:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009858:	430b      	orrs	r3, r1
 800985a:	f040 808f 	bne.w	800997c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800985e:	4b42      	ldr	r3, [pc, #264]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009862:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009866:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800986a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800986e:	d06b      	beq.n	8009948 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009872:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009876:	d874      	bhi.n	8009962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800987a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800987e:	d056      	beq.n	800992e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8009880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009886:	d86c      	bhi.n	8009962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800988a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800988e:	d03b      	beq.n	8009908 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8009890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009892:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009896:	d864      	bhi.n	8009962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800989a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800989e:	d021      	beq.n	80098e4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80098a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098a6:	d85c      	bhi.n	8009962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80098a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d004      	beq.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80098ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098b4:	d004      	beq.n	80098c0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80098b6:	e054      	b.n	8009962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80098b8:	f7fe fa0a 	bl	8007cd0 <HAL_RCC_GetPCLK1Freq>
 80098bc:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098be:	e1f6      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80098c0:	4b29      	ldr	r3, [pc, #164]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098cc:	d107      	bne.n	80098de <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098ce:	f107 0318 	add.w	r3, r7, #24
 80098d2:	4618      	mov	r0, r3
 80098d4:	f000 fa0a 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80098d8:	69fb      	ldr	r3, [r7, #28]
 80098da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098dc:	e1e7      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80098de:	2300      	movs	r3, #0
 80098e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098e2:	e1e4      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80098e4:	4b20      	ldr	r3, [pc, #128]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80098ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098f0:	d107      	bne.n	8009902 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098f2:	f107 030c 	add.w	r3, r7, #12
 80098f6:	4618      	mov	r0, r3
 80098f8:	f000 fb4c 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009900:	e1d5      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009902:	2300      	movs	r3, #0
 8009904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009906:	e1d2      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009908:	4b17      	ldr	r3, [pc, #92]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f003 0304 	and.w	r3, r3, #4
 8009910:	2b04      	cmp	r3, #4
 8009912:	d109      	bne.n	8009928 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009914:	4b14      	ldr	r3, [pc, #80]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	08db      	lsrs	r3, r3, #3
 800991a:	f003 0303 	and.w	r3, r3, #3
 800991e:	4a13      	ldr	r2, [pc, #76]	@ (800996c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009920:	fa22 f303 	lsr.w	r3, r2, r3
 8009924:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009926:	e1c2      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009928:	2300      	movs	r3, #0
 800992a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800992c:	e1bf      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800992e:	4b0e      	ldr	r3, [pc, #56]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009936:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800993a:	d102      	bne.n	8009942 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800993c:	4b0c      	ldr	r3, [pc, #48]	@ (8009970 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800993e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009940:	e1b5      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009942:	2300      	movs	r3, #0
 8009944:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009946:	e1b2      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009948:	4b07      	ldr	r3, [pc, #28]	@ (8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009950:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009954:	d102      	bne.n	800995c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8009956:	4b07      	ldr	r3, [pc, #28]	@ (8009974 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009958:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800995a:	e1a8      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800995c:	2300      	movs	r3, #0
 800995e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009960:	e1a5      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009962:	2300      	movs	r3, #0
 8009964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009966:	e1a2      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009968:	58024400 	.word	0x58024400
 800996c:	03d09000 	.word	0x03d09000
 8009970:	003d0900 	.word	0x003d0900
 8009974:	007a1200 	.word	0x007a1200
 8009978:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800997c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009980:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009984:	430b      	orrs	r3, r1
 8009986:	d173      	bne.n	8009a70 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009988:	4b9c      	ldr	r3, [pc, #624]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800998a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800998c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009990:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009994:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009998:	d02f      	beq.n	80099fa <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800999a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800999c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099a0:	d863      	bhi.n	8009a6a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80099a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d004      	beq.n	80099b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80099a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099ae:	d012      	beq.n	80099d6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80099b0:	e05b      	b.n	8009a6a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80099b2:	4b92      	ldr	r3, [pc, #584]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80099be:	d107      	bne.n	80099d0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099c0:	f107 0318 	add.w	r3, r7, #24
 80099c4:	4618      	mov	r0, r3
 80099c6:	f000 f991 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099ce:	e16e      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80099d0:	2300      	movs	r3, #0
 80099d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099d4:	e16b      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80099d6:	4b89      	ldr	r3, [pc, #548]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80099de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099e2:	d107      	bne.n	80099f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099e4:	f107 030c 	add.w	r3, r7, #12
 80099e8:	4618      	mov	r0, r3
 80099ea:	f000 fad3 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80099f2:	e15c      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80099f4:	2300      	movs	r3, #0
 80099f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099f8:	e159      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80099fa:	4b80      	ldr	r3, [pc, #512]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80099fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009a02:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009a04:	4b7d      	ldr	r3, [pc, #500]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f003 0304 	and.w	r3, r3, #4
 8009a0c:	2b04      	cmp	r3, #4
 8009a0e:	d10c      	bne.n	8009a2a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8009a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d109      	bne.n	8009a2a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009a16:	4b79      	ldr	r3, [pc, #484]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	08db      	lsrs	r3, r3, #3
 8009a1c:	f003 0303 	and.w	r3, r3, #3
 8009a20:	4a77      	ldr	r2, [pc, #476]	@ (8009c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009a22:	fa22 f303 	lsr.w	r3, r2, r3
 8009a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a28:	e01e      	b.n	8009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009a2a:	4b74      	ldr	r3, [pc, #464]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a36:	d106      	bne.n	8009a46 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8009a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a3e:	d102      	bne.n	8009a46 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009a40:	4b70      	ldr	r3, [pc, #448]	@ (8009c04 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a44:	e010      	b.n	8009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009a46:	4b6d      	ldr	r3, [pc, #436]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a52:	d106      	bne.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8009a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a5a:	d102      	bne.n	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009a5c:	4b6a      	ldr	r3, [pc, #424]	@ (8009c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a60:	e002      	b.n	8009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009a62:	2300      	movs	r3, #0
 8009a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009a66:	e122      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009a68:	e121      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a6e:	e11e      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009a70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a74:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009a78:	430b      	orrs	r3, r1
 8009a7a:	d133      	bne.n	8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009a7c:	4b5f      	ldr	r3, [pc, #380]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009a84:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d004      	beq.n	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8009a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a92:	d012      	beq.n	8009aba <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8009a94:	e023      	b.n	8009ade <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009a96:	4b59      	ldr	r3, [pc, #356]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009aa2:	d107      	bne.n	8009ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f000 fbc7 	bl	800a23c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ab2:	e0fc      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ab8:	e0f9      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009aba:	4b50      	ldr	r3, [pc, #320]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ac2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ac6:	d107      	bne.n	8009ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ac8:	f107 0318 	add.w	r3, r7, #24
 8009acc:	4618      	mov	r0, r3
 8009ace:	f000 f90d 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009ad2:	6a3b      	ldr	r3, [r7, #32]
 8009ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ad6:	e0ea      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009adc:	e0e7      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ae2:	e0e4      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009ae4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ae8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8009aec:	430b      	orrs	r3, r1
 8009aee:	f040 808d 	bne.w	8009c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009af2:	4b42      	ldr	r3, [pc, #264]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009af6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009afa:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009afe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b02:	d06b      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b0a:	d874      	bhi.n	8009bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b12:	d056      	beq.n	8009bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b1a:	d86c      	bhi.n	8009bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009b22:	d03b      	beq.n	8009b9c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009b2a:	d864      	bhi.n	8009bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b32:	d021      	beq.n	8009b78 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b3a:	d85c      	bhi.n	8009bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d004      	beq.n	8009b4c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8009b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b48:	d004      	beq.n	8009b54 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8009b4a:	e054      	b.n	8009bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009b4c:	f000 f8b8 	bl	8009cc0 <HAL_RCCEx_GetD3PCLK1Freq>
 8009b50:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009b52:	e0ac      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009b54:	4b29      	ldr	r3, [pc, #164]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b60:	d107      	bne.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b62:	f107 0318 	add.w	r3, r7, #24
 8009b66:	4618      	mov	r0, r3
 8009b68:	f000 f8c0 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b70:	e09d      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b72:	2300      	movs	r3, #0
 8009b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b76:	e09a      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009b78:	4b20      	ldr	r3, [pc, #128]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b84:	d107      	bne.n	8009b96 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b86:	f107 030c 	add.w	r3, r7, #12
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f000 fa02 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b94:	e08b      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b96:	2300      	movs	r3, #0
 8009b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b9a:	e088      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009b9c:	4b17      	ldr	r3, [pc, #92]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f003 0304 	and.w	r3, r3, #4
 8009ba4:	2b04      	cmp	r3, #4
 8009ba6:	d109      	bne.n	8009bbc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ba8:	4b14      	ldr	r3, [pc, #80]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	08db      	lsrs	r3, r3, #3
 8009bae:	f003 0303 	and.w	r3, r3, #3
 8009bb2:	4a13      	ldr	r2, [pc, #76]	@ (8009c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8009bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009bba:	e078      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bc0:	e075      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bce:	d102      	bne.n	8009bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8009c04 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009bd4:	e06b      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bda:	e068      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009bdc:	4b07      	ldr	r3, [pc, #28]	@ (8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009be4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009be8:	d102      	bne.n	8009bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8009bea:	4b07      	ldr	r3, [pc, #28]	@ (8009c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009bee:	e05e      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bf4:	e05b      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bfa:	e058      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009bfc:	58024400 	.word	0x58024400
 8009c00:	03d09000 	.word	0x03d09000
 8009c04:	003d0900 	.word	0x003d0900
 8009c08:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009c0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c10:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009c14:	430b      	orrs	r3, r1
 8009c16:	d148      	bne.n	8009caa <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009c18:	4b27      	ldr	r3, [pc, #156]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009c20:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c28:	d02a      	beq.n	8009c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8009c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c30:	d838      	bhi.n	8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8009c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d004      	beq.n	8009c42 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8009c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c3e:	d00d      	beq.n	8009c5c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8009c40:	e030      	b.n	8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009c42:	4b1d      	ldr	r3, [pc, #116]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c4e:	d102      	bne.n	8009c56 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8009c50:	4b1a      	ldr	r3, [pc, #104]	@ (8009cbc <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8009c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c54:	e02b      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c56:	2300      	movs	r3, #0
 8009c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c5a:	e028      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009c5c:	4b16      	ldr	r3, [pc, #88]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009c68:	d107      	bne.n	8009c7a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f000 fae4 	bl	800a23c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c78:	e019      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c7e:	e016      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009c80:	4b0d      	ldr	r3, [pc, #52]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c8c:	d107      	bne.n	8009c9e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c8e:	f107 0318 	add.w	r3, r7, #24
 8009c92:	4618      	mov	r0, r3
 8009c94:	f000 f82a 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c98:	69fb      	ldr	r3, [r7, #28]
 8009c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c9c:	e007      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ca2:	e004      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ca8:	e001      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8009caa:	2300      	movs	r3, #0
 8009cac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009cae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3740      	adds	r7, #64	@ 0x40
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	58024400 	.word	0x58024400
 8009cbc:	007a1200 	.word	0x007a1200

08009cc0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009cc4:	f7fd ffd4 	bl	8007c70 <HAL_RCC_GetHCLKFreq>
 8009cc8:	4602      	mov	r2, r0
 8009cca:	4b06      	ldr	r3, [pc, #24]	@ (8009ce4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009ccc:	6a1b      	ldr	r3, [r3, #32]
 8009cce:	091b      	lsrs	r3, r3, #4
 8009cd0:	f003 0307 	and.w	r3, r3, #7
 8009cd4:	4904      	ldr	r1, [pc, #16]	@ (8009ce8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009cd6:	5ccb      	ldrb	r3, [r1, r3]
 8009cd8:	f003 031f 	and.w	r3, r3, #31
 8009cdc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	58024400 	.word	0x58024400
 8009ce8:	080100fc 	.word	0x080100fc

08009cec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009cec:	b480      	push	{r7}
 8009cee:	b089      	sub	sp, #36	@ 0x24
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009cf4:	4ba1      	ldr	r3, [pc, #644]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cf8:	f003 0303 	and.w	r3, r3, #3
 8009cfc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009cfe:	4b9f      	ldr	r3, [pc, #636]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d02:	0b1b      	lsrs	r3, r3, #12
 8009d04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009d08:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009d0a:	4b9c      	ldr	r3, [pc, #624]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d0e:	091b      	lsrs	r3, r3, #4
 8009d10:	f003 0301 	and.w	r3, r3, #1
 8009d14:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009d16:	4b99      	ldr	r3, [pc, #612]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d1a:	08db      	lsrs	r3, r3, #3
 8009d1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d20:	693a      	ldr	r2, [r7, #16]
 8009d22:	fb02 f303 	mul.w	r3, r2, r3
 8009d26:	ee07 3a90 	vmov	s15, r3
 8009d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	f000 8111 	beq.w	8009f5c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009d3a:	69bb      	ldr	r3, [r7, #24]
 8009d3c:	2b02      	cmp	r3, #2
 8009d3e:	f000 8083 	beq.w	8009e48 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009d42:	69bb      	ldr	r3, [r7, #24]
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	f200 80a1 	bhi.w	8009e8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009d4a:	69bb      	ldr	r3, [r7, #24]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d003      	beq.n	8009d58 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009d50:	69bb      	ldr	r3, [r7, #24]
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d056      	beq.n	8009e04 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009d56:	e099      	b.n	8009e8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d58:	4b88      	ldr	r3, [pc, #544]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f003 0320 	and.w	r3, r3, #32
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d02d      	beq.n	8009dc0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d64:	4b85      	ldr	r3, [pc, #532]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	08db      	lsrs	r3, r3, #3
 8009d6a:	f003 0303 	and.w	r3, r3, #3
 8009d6e:	4a84      	ldr	r2, [pc, #528]	@ (8009f80 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009d70:	fa22 f303 	lsr.w	r3, r2, r3
 8009d74:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	ee07 3a90 	vmov	s15, r3
 8009d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	ee07 3a90 	vmov	s15, r3
 8009d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d8e:	4b7b      	ldr	r3, [pc, #492]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d96:	ee07 3a90 	vmov	s15, r3
 8009d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009da2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009dae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009dbe:	e087      	b.n	8009ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	ee07 3a90 	vmov	s15, r3
 8009dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009f88 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dd2:	4b6a      	ldr	r3, [pc, #424]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dda:	ee07 3a90 	vmov	s15, r3
 8009dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009de2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009de6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009df2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e02:	e065      	b.n	8009ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	ee07 3a90 	vmov	s15, r3
 8009e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e0e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009f8c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e16:	4b59      	ldr	r3, [pc, #356]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e1e:	ee07 3a90 	vmov	s15, r3
 8009e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e2a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e46:	e043      	b.n	8009ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	ee07 3a90 	vmov	s15, r3
 8009e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e52:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e5a:	4b48      	ldr	r3, [pc, #288]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e62:	ee07 3a90 	vmov	s15, r3
 8009e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e6e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e8a:	e021      	b.n	8009ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	ee07 3a90 	vmov	s15, r3
 8009e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e96:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009f8c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e9e:	4b37      	ldr	r3, [pc, #220]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ea6:	ee07 3a90 	vmov	s15, r3
 8009eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8009eb2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ece:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ed4:	0a5b      	lsrs	r3, r3, #9
 8009ed6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009eda:	ee07 3a90 	vmov	s15, r3
 8009ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ee2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009ee6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009eea:	edd7 6a07 	vldr	s13, [r7, #28]
 8009eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ef6:	ee17 2a90 	vmov	r2, s15
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009efe:	4b1f      	ldr	r3, [pc, #124]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f02:	0c1b      	lsrs	r3, r3, #16
 8009f04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f08:	ee07 3a90 	vmov	s15, r3
 8009f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f10:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f14:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f18:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f24:	ee17 2a90 	vmov	r2, s15
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009f2c:	4b13      	ldr	r3, [pc, #76]	@ (8009f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f30:	0e1b      	lsrs	r3, r3, #24
 8009f32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f36:	ee07 3a90 	vmov	s15, r3
 8009f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f46:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f52:	ee17 2a90 	vmov	r2, s15
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009f5a:	e008      	b.n	8009f6e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2200      	movs	r2, #0
 8009f66:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	609a      	str	r2, [r3, #8]
}
 8009f6e:	bf00      	nop
 8009f70:	3724      	adds	r7, #36	@ 0x24
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr
 8009f7a:	bf00      	nop
 8009f7c:	58024400 	.word	0x58024400
 8009f80:	03d09000 	.word	0x03d09000
 8009f84:	46000000 	.word	0x46000000
 8009f88:	4c742400 	.word	0x4c742400
 8009f8c:	4a742400 	.word	0x4a742400
 8009f90:	4af42400 	.word	0x4af42400

08009f94 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b089      	sub	sp, #36	@ 0x24
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009f9c:	4ba1      	ldr	r3, [pc, #644]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fa0:	f003 0303 	and.w	r3, r3, #3
 8009fa4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009fa6:	4b9f      	ldr	r3, [pc, #636]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009faa:	0d1b      	lsrs	r3, r3, #20
 8009fac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009fb0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009fb2:	4b9c      	ldr	r3, [pc, #624]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb6:	0a1b      	lsrs	r3, r3, #8
 8009fb8:	f003 0301 	and.w	r3, r3, #1
 8009fbc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009fbe:	4b99      	ldr	r3, [pc, #612]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fc2:	08db      	lsrs	r3, r3, #3
 8009fc4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fc8:	693a      	ldr	r2, [r7, #16]
 8009fca:	fb02 f303 	mul.w	r3, r2, r3
 8009fce:	ee07 3a90 	vmov	s15, r3
 8009fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fd6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 8111 	beq.w	800a204 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009fe2:	69bb      	ldr	r3, [r7, #24]
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	f000 8083 	beq.w	800a0f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009fea:	69bb      	ldr	r3, [r7, #24]
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	f200 80a1 	bhi.w	800a134 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009ff2:	69bb      	ldr	r3, [r7, #24]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d003      	beq.n	800a000 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009ff8:	69bb      	ldr	r3, [r7, #24]
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d056      	beq.n	800a0ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009ffe:	e099      	b.n	800a134 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a000:	4b88      	ldr	r3, [pc, #544]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f003 0320 	and.w	r3, r3, #32
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d02d      	beq.n	800a068 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a00c:	4b85      	ldr	r3, [pc, #532]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	08db      	lsrs	r3, r3, #3
 800a012:	f003 0303 	and.w	r3, r3, #3
 800a016:	4a84      	ldr	r2, [pc, #528]	@ (800a228 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a018:	fa22 f303 	lsr.w	r3, r2, r3
 800a01c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	ee07 3a90 	vmov	s15, r3
 800a024:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	ee07 3a90 	vmov	s15, r3
 800a02e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a036:	4b7b      	ldr	r3, [pc, #492]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a03a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a03e:	ee07 3a90 	vmov	s15, r3
 800a042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a046:	ed97 6a03 	vldr	s12, [r7, #12]
 800a04a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a22c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a04e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a05a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a05e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a062:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a066:	e087      	b.n	800a178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	ee07 3a90 	vmov	s15, r3
 800a06e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a072:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a230 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a07a:	4b6a      	ldr	r3, [pc, #424]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a07c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a07e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a082:	ee07 3a90 	vmov	s15, r3
 800a086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a08a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a08e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a22c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a09a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a09e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a0aa:	e065      	b.n	800a178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	ee07 3a90 	vmov	s15, r3
 800a0b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a234 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a0ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0be:	4b59      	ldr	r3, [pc, #356]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a0c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0c6:	ee07 3a90 	vmov	s15, r3
 800a0ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a22c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a0d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a0ee:	e043      	b.n	800a178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	ee07 3a90 	vmov	s15, r3
 800a0f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a238 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a0fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a102:	4b48      	ldr	r3, [pc, #288]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a10a:	ee07 3a90 	vmov	s15, r3
 800a10e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a112:	ed97 6a03 	vldr	s12, [r7, #12]
 800a116:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a22c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a11a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a11e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a12a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a12e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a132:	e021      	b.n	800a178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	ee07 3a90 	vmov	s15, r3
 800a13a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a13e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a234 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a146:	4b37      	ldr	r3, [pc, #220]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a14a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a14e:	ee07 3a90 	vmov	s15, r3
 800a152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a156:	ed97 6a03 	vldr	s12, [r7, #12]
 800a15a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a22c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a15e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a16a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a16e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a172:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a176:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a178:	4b2a      	ldr	r3, [pc, #168]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a17a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a17c:	0a5b      	lsrs	r3, r3, #9
 800a17e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a182:	ee07 3a90 	vmov	s15, r3
 800a186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a18a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a18e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a192:	edd7 6a07 	vldr	s13, [r7, #28]
 800a196:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a19a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a19e:	ee17 2a90 	vmov	r2, s15
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a1a6:	4b1f      	ldr	r3, [pc, #124]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1aa:	0c1b      	lsrs	r3, r3, #16
 800a1ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1b0:	ee07 3a90 	vmov	s15, r3
 800a1b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a1bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1c0:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1cc:	ee17 2a90 	vmov	r2, s15
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a1d4:	4b13      	ldr	r3, [pc, #76]	@ (800a224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1d8:	0e1b      	lsrs	r3, r3, #24
 800a1da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1de:	ee07 3a90 	vmov	s15, r3
 800a1e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a1ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a1ee:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1fa:	ee17 2a90 	vmov	r2, s15
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a202:	e008      	b.n	800a216 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	609a      	str	r2, [r3, #8]
}
 800a216:	bf00      	nop
 800a218:	3724      	adds	r7, #36	@ 0x24
 800a21a:	46bd      	mov	sp, r7
 800a21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a220:	4770      	bx	lr
 800a222:	bf00      	nop
 800a224:	58024400 	.word	0x58024400
 800a228:	03d09000 	.word	0x03d09000
 800a22c:	46000000 	.word	0x46000000
 800a230:	4c742400 	.word	0x4c742400
 800a234:	4a742400 	.word	0x4a742400
 800a238:	4af42400 	.word	0x4af42400

0800a23c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b089      	sub	sp, #36	@ 0x24
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a244:	4ba0      	ldr	r3, [pc, #640]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a248:	f003 0303 	and.w	r3, r3, #3
 800a24c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a24e:	4b9e      	ldr	r3, [pc, #632]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a252:	091b      	lsrs	r3, r3, #4
 800a254:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a258:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a25a:	4b9b      	ldr	r3, [pc, #620]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a25c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a25e:	f003 0301 	and.w	r3, r3, #1
 800a262:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a264:	4b98      	ldr	r3, [pc, #608]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a268:	08db      	lsrs	r3, r3, #3
 800a26a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a26e:	693a      	ldr	r2, [r7, #16]
 800a270:	fb02 f303 	mul.w	r3, r2, r3
 800a274:	ee07 3a90 	vmov	s15, r3
 800a278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a27c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	2b00      	cmp	r3, #0
 800a284:	f000 8111 	beq.w	800a4aa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a288:	69bb      	ldr	r3, [r7, #24]
 800a28a:	2b02      	cmp	r3, #2
 800a28c:	f000 8083 	beq.w	800a396 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a290:	69bb      	ldr	r3, [r7, #24]
 800a292:	2b02      	cmp	r3, #2
 800a294:	f200 80a1 	bhi.w	800a3da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a298:	69bb      	ldr	r3, [r7, #24]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d003      	beq.n	800a2a6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a29e:	69bb      	ldr	r3, [r7, #24]
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	d056      	beq.n	800a352 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a2a4:	e099      	b.n	800a3da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a2a6:	4b88      	ldr	r3, [pc, #544]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f003 0320 	and.w	r3, r3, #32
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d02d      	beq.n	800a30e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a2b2:	4b85      	ldr	r3, [pc, #532]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	08db      	lsrs	r3, r3, #3
 800a2b8:	f003 0303 	and.w	r3, r3, #3
 800a2bc:	4a83      	ldr	r2, [pc, #524]	@ (800a4cc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a2be:	fa22 f303 	lsr.w	r3, r2, r3
 800a2c2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	ee07 3a90 	vmov	s15, r3
 800a2ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	ee07 3a90 	vmov	s15, r3
 800a2d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2dc:	4b7a      	ldr	r3, [pc, #488]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a2de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2e4:	ee07 3a90 	vmov	s15, r3
 800a2e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2ec:	ed97 6a03 	vldr	s12, [r7, #12]
 800a2f0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a4d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a2f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a300:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a304:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a308:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a30c:	e087      	b.n	800a41e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	ee07 3a90 	vmov	s15, r3
 800a314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a318:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a4d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a31c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a320:	4b69      	ldr	r3, [pc, #420]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a328:	ee07 3a90 	vmov	s15, r3
 800a32c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a330:	ed97 6a03 	vldr	s12, [r7, #12]
 800a334:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a4d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a338:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a33c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a340:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a344:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a34c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a350:	e065      	b.n	800a41e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	ee07 3a90 	vmov	s15, r3
 800a358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a35c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a4d8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a360:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a364:	4b58      	ldr	r3, [pc, #352]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a36c:	ee07 3a90 	vmov	s15, r3
 800a370:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a374:	ed97 6a03 	vldr	s12, [r7, #12]
 800a378:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a4d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a37c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a380:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a384:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a388:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a38c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a390:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a394:	e043      	b.n	800a41e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	ee07 3a90 	vmov	s15, r3
 800a39c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3a0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a4dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a3a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3a8:	4b47      	ldr	r3, [pc, #284]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a3aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3b0:	ee07 3a90 	vmov	s15, r3
 800a3b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3b8:	ed97 6a03 	vldr	s12, [r7, #12]
 800a3bc:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a4d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a3c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a3c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a3c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a3cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a3d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a3d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a3d8:	e021      	b.n	800a41e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	ee07 3a90 	vmov	s15, r3
 800a3e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3e4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a4d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a3e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3ec:	4b36      	ldr	r3, [pc, #216]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a3ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3f4:	ee07 3a90 	vmov	s15, r3
 800a3f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3fc:	ed97 6a03 	vldr	s12, [r7, #12]
 800a400:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a4d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a404:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a408:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a40c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a410:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a414:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a418:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a41c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a41e:	4b2a      	ldr	r3, [pc, #168]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a422:	0a5b      	lsrs	r3, r3, #9
 800a424:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a428:	ee07 3a90 	vmov	s15, r3
 800a42c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a430:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a434:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a438:	edd7 6a07 	vldr	s13, [r7, #28]
 800a43c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a444:	ee17 2a90 	vmov	r2, s15
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a44c:	4b1e      	ldr	r3, [pc, #120]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a44e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a450:	0c1b      	lsrs	r3, r3, #16
 800a452:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a456:	ee07 3a90 	vmov	s15, r3
 800a45a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a45e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a462:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a466:	edd7 6a07 	vldr	s13, [r7, #28]
 800a46a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a46e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a472:	ee17 2a90 	vmov	r2, s15
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a47a:	4b13      	ldr	r3, [pc, #76]	@ (800a4c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a47c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a47e:	0e1b      	lsrs	r3, r3, #24
 800a480:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a484:	ee07 3a90 	vmov	s15, r3
 800a488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a48c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a490:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a494:	edd7 6a07 	vldr	s13, [r7, #28]
 800a498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a49c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a4a0:	ee17 2a90 	vmov	r2, s15
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a4a8:	e008      	b.n	800a4bc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	609a      	str	r2, [r3, #8]
}
 800a4bc:	bf00      	nop
 800a4be:	3724      	adds	r7, #36	@ 0x24
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c6:	4770      	bx	lr
 800a4c8:	58024400 	.word	0x58024400
 800a4cc:	03d09000 	.word	0x03d09000
 800a4d0:	46000000 	.word	0x46000000
 800a4d4:	4c742400 	.word	0x4c742400
 800a4d8:	4a742400 	.word	0x4a742400
 800a4dc:	4af42400 	.word	0x4af42400

0800a4e0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a4ee:	4b53      	ldr	r3, [pc, #332]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a4f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4f2:	f003 0303 	and.w	r3, r3, #3
 800a4f6:	2b03      	cmp	r3, #3
 800a4f8:	d101      	bne.n	800a4fe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e099      	b.n	800a632 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a4fe:	4b4f      	ldr	r3, [pc, #316]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a4e      	ldr	r2, [pc, #312]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a504:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a508:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a50a:	f7f7 fac7 	bl	8001a9c <HAL_GetTick>
 800a50e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a510:	e008      	b.n	800a524 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a512:	f7f7 fac3 	bl	8001a9c <HAL_GetTick>
 800a516:	4602      	mov	r2, r0
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	1ad3      	subs	r3, r2, r3
 800a51c:	2b02      	cmp	r3, #2
 800a51e:	d901      	bls.n	800a524 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a520:	2303      	movs	r3, #3
 800a522:	e086      	b.n	800a632 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a524:	4b45      	ldr	r3, [pc, #276]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d1f0      	bne.n	800a512 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a530:	4b42      	ldr	r3, [pc, #264]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a534:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	031b      	lsls	r3, r3, #12
 800a53e:	493f      	ldr	r1, [pc, #252]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a540:	4313      	orrs	r3, r2
 800a542:	628b      	str	r3, [r1, #40]	@ 0x28
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	3b01      	subs	r3, #1
 800a54a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	3b01      	subs	r3, #1
 800a554:	025b      	lsls	r3, r3, #9
 800a556:	b29b      	uxth	r3, r3
 800a558:	431a      	orrs	r2, r3
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	3b01      	subs	r3, #1
 800a560:	041b      	lsls	r3, r3, #16
 800a562:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a566:	431a      	orrs	r2, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	691b      	ldr	r3, [r3, #16]
 800a56c:	3b01      	subs	r3, #1
 800a56e:	061b      	lsls	r3, r3, #24
 800a570:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a574:	4931      	ldr	r1, [pc, #196]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a576:	4313      	orrs	r3, r2
 800a578:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a57a:	4b30      	ldr	r3, [pc, #192]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a57c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a57e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	695b      	ldr	r3, [r3, #20]
 800a586:	492d      	ldr	r1, [pc, #180]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a588:	4313      	orrs	r3, r2
 800a58a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a58c:	4b2b      	ldr	r3, [pc, #172]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a58e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a590:	f023 0220 	bic.w	r2, r3, #32
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	699b      	ldr	r3, [r3, #24]
 800a598:	4928      	ldr	r1, [pc, #160]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a59a:	4313      	orrs	r3, r2
 800a59c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a59e:	4b27      	ldr	r3, [pc, #156]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a2:	4a26      	ldr	r2, [pc, #152]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5a4:	f023 0310 	bic.w	r3, r3, #16
 800a5a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a5aa:	4b24      	ldr	r3, [pc, #144]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5ae:	4b24      	ldr	r3, [pc, #144]	@ (800a640 <RCCEx_PLL2_Config+0x160>)
 800a5b0:	4013      	ands	r3, r2
 800a5b2:	687a      	ldr	r2, [r7, #4]
 800a5b4:	69d2      	ldr	r2, [r2, #28]
 800a5b6:	00d2      	lsls	r2, r2, #3
 800a5b8:	4920      	ldr	r1, [pc, #128]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a5be:	4b1f      	ldr	r3, [pc, #124]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c2:	4a1e      	ldr	r2, [pc, #120]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5c4:	f043 0310 	orr.w	r3, r3, #16
 800a5c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d106      	bne.n	800a5de <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a5d0:	4b1a      	ldr	r3, [pc, #104]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5d4:	4a19      	ldr	r2, [pc, #100]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a5da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a5dc:	e00f      	b.n	800a5fe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d106      	bne.n	800a5f2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a5e4:	4b15      	ldr	r3, [pc, #84]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e8:	4a14      	ldr	r2, [pc, #80]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a5ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a5f0:	e005      	b.n	800a5fe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a5f2:	4b12      	ldr	r3, [pc, #72]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5f6:	4a11      	ldr	r2, [pc, #68]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a5f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a5fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a5fe:	4b0f      	ldr	r3, [pc, #60]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a0e      	ldr	r2, [pc, #56]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a604:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a608:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a60a:	f7f7 fa47 	bl	8001a9c <HAL_GetTick>
 800a60e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a610:	e008      	b.n	800a624 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a612:	f7f7 fa43 	bl	8001a9c <HAL_GetTick>
 800a616:	4602      	mov	r2, r0
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	1ad3      	subs	r3, r2, r3
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	d901      	bls.n	800a624 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a620:	2303      	movs	r3, #3
 800a622:	e006      	b.n	800a632 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a624:	4b05      	ldr	r3, [pc, #20]	@ (800a63c <RCCEx_PLL2_Config+0x15c>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d0f0      	beq.n	800a612 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a630:	7bfb      	ldrb	r3, [r7, #15]
}
 800a632:	4618      	mov	r0, r3
 800a634:	3710      	adds	r7, #16
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	58024400 	.word	0x58024400
 800a640:	ffff0007 	.word	0xffff0007

0800a644 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a64e:	2300      	movs	r3, #0
 800a650:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a652:	4b53      	ldr	r3, [pc, #332]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a656:	f003 0303 	and.w	r3, r3, #3
 800a65a:	2b03      	cmp	r3, #3
 800a65c:	d101      	bne.n	800a662 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a65e:	2301      	movs	r3, #1
 800a660:	e099      	b.n	800a796 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a662:	4b4f      	ldr	r3, [pc, #316]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4a4e      	ldr	r2, [pc, #312]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a668:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a66c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a66e:	f7f7 fa15 	bl	8001a9c <HAL_GetTick>
 800a672:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a674:	e008      	b.n	800a688 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a676:	f7f7 fa11 	bl	8001a9c <HAL_GetTick>
 800a67a:	4602      	mov	r2, r0
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	1ad3      	subs	r3, r2, r3
 800a680:	2b02      	cmp	r3, #2
 800a682:	d901      	bls.n	800a688 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a684:	2303      	movs	r3, #3
 800a686:	e086      	b.n	800a796 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a688:	4b45      	ldr	r3, [pc, #276]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a690:	2b00      	cmp	r3, #0
 800a692:	d1f0      	bne.n	800a676 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a694:	4b42      	ldr	r3, [pc, #264]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a698:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	051b      	lsls	r3, r3, #20
 800a6a2:	493f      	ldr	r1, [pc, #252]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	3b01      	subs	r3, #1
 800a6b8:	025b      	lsls	r3, r3, #9
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	431a      	orrs	r2, r3
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	68db      	ldr	r3, [r3, #12]
 800a6c2:	3b01      	subs	r3, #1
 800a6c4:	041b      	lsls	r3, r3, #16
 800a6c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a6ca:	431a      	orrs	r2, r3
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	691b      	ldr	r3, [r3, #16]
 800a6d0:	3b01      	subs	r3, #1
 800a6d2:	061b      	lsls	r3, r3, #24
 800a6d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a6d8:	4931      	ldr	r1, [pc, #196]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a6de:	4b30      	ldr	r3, [pc, #192]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a6e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	695b      	ldr	r3, [r3, #20]
 800a6ea:	492d      	ldr	r1, [pc, #180]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a6f0:	4b2b      	ldr	r3, [pc, #172]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a6f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6f4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	699b      	ldr	r3, [r3, #24]
 800a6fc:	4928      	ldr	r1, [pc, #160]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a6fe:	4313      	orrs	r3, r2
 800a700:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a702:	4b27      	ldr	r3, [pc, #156]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a706:	4a26      	ldr	r2, [pc, #152]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a70c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a70e:	4b24      	ldr	r3, [pc, #144]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a710:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a712:	4b24      	ldr	r3, [pc, #144]	@ (800a7a4 <RCCEx_PLL3_Config+0x160>)
 800a714:	4013      	ands	r3, r2
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	69d2      	ldr	r2, [r2, #28]
 800a71a:	00d2      	lsls	r2, r2, #3
 800a71c:	4920      	ldr	r1, [pc, #128]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a71e:	4313      	orrs	r3, r2
 800a720:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a722:	4b1f      	ldr	r3, [pc, #124]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a726:	4a1e      	ldr	r2, [pc, #120]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a728:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a72c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d106      	bne.n	800a742 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a734:	4b1a      	ldr	r3, [pc, #104]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a738:	4a19      	ldr	r2, [pc, #100]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a73a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a73e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a740:	e00f      	b.n	800a762 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	2b01      	cmp	r3, #1
 800a746:	d106      	bne.n	800a756 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a748:	4b15      	ldr	r3, [pc, #84]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a74a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a74c:	4a14      	ldr	r2, [pc, #80]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a74e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a752:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a754:	e005      	b.n	800a762 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a756:	4b12      	ldr	r3, [pc, #72]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a75a:	4a11      	ldr	r2, [pc, #68]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a75c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a760:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a762:	4b0f      	ldr	r3, [pc, #60]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	4a0e      	ldr	r2, [pc, #56]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a76c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a76e:	f7f7 f995 	bl	8001a9c <HAL_GetTick>
 800a772:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a774:	e008      	b.n	800a788 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a776:	f7f7 f991 	bl	8001a9c <HAL_GetTick>
 800a77a:	4602      	mov	r2, r0
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	1ad3      	subs	r3, r2, r3
 800a780:	2b02      	cmp	r3, #2
 800a782:	d901      	bls.n	800a788 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a784:	2303      	movs	r3, #3
 800a786:	e006      	b.n	800a796 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a788:	4b05      	ldr	r3, [pc, #20]	@ (800a7a0 <RCCEx_PLL3_Config+0x15c>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a790:	2b00      	cmp	r3, #0
 800a792:	d0f0      	beq.n	800a776 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a794:	7bfb      	ldrb	r3, [r7, #15]
}
 800a796:	4618      	mov	r0, r3
 800a798:	3710      	adds	r7, #16
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd80      	pop	{r7, pc}
 800a79e:	bf00      	nop
 800a7a0:	58024400 	.word	0x58024400
 800a7a4:	ffff0007 	.word	0xffff0007

0800a7a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b082      	sub	sp, #8
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d101      	bne.n	800a7ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	e049      	b.n	800a84e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a7c0:	b2db      	uxtb	r3, r3
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d106      	bne.n	800a7d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 f841 	bl	800a856 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2202      	movs	r2, #2
 800a7d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681a      	ldr	r2, [r3, #0]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	3304      	adds	r3, #4
 800a7e4:	4619      	mov	r1, r3
 800a7e6:	4610      	mov	r0, r2
 800a7e8:	f000 f9e8 	bl	800abbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2201      	movs	r2, #1
 800a800:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2201      	movs	r2, #1
 800a808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2201      	movs	r2, #1
 800a810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2201      	movs	r2, #1
 800a820:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2201      	movs	r2, #1
 800a828:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2201      	movs	r2, #1
 800a830:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2201      	movs	r2, #1
 800a848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a84c:	2300      	movs	r3, #0
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3708      	adds	r7, #8
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}

0800a856 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a856:	b480      	push	{r7}
 800a858:	b083      	sub	sp, #12
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a85e:	bf00      	nop
 800a860:	370c      	adds	r7, #12
 800a862:	46bd      	mov	sp, r7
 800a864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a868:	4770      	bx	lr
	...

0800a86c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b085      	sub	sp, #20
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d001      	beq.n	800a884 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a880:	2301      	movs	r3, #1
 800a882:	e054      	b.n	800a92e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2202      	movs	r2, #2
 800a888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	68da      	ldr	r2, [r3, #12]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f042 0201 	orr.w	r2, r2, #1
 800a89a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	4a26      	ldr	r2, [pc, #152]	@ (800a93c <HAL_TIM_Base_Start_IT+0xd0>)
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d022      	beq.n	800a8ec <HAL_TIM_Base_Start_IT+0x80>
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8ae:	d01d      	beq.n	800a8ec <HAL_TIM_Base_Start_IT+0x80>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4a22      	ldr	r2, [pc, #136]	@ (800a940 <HAL_TIM_Base_Start_IT+0xd4>)
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d018      	beq.n	800a8ec <HAL_TIM_Base_Start_IT+0x80>
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4a21      	ldr	r2, [pc, #132]	@ (800a944 <HAL_TIM_Base_Start_IT+0xd8>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d013      	beq.n	800a8ec <HAL_TIM_Base_Start_IT+0x80>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	4a1f      	ldr	r2, [pc, #124]	@ (800a948 <HAL_TIM_Base_Start_IT+0xdc>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d00e      	beq.n	800a8ec <HAL_TIM_Base_Start_IT+0x80>
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	4a1e      	ldr	r2, [pc, #120]	@ (800a94c <HAL_TIM_Base_Start_IT+0xe0>)
 800a8d4:	4293      	cmp	r3, r2
 800a8d6:	d009      	beq.n	800a8ec <HAL_TIM_Base_Start_IT+0x80>
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	4a1c      	ldr	r2, [pc, #112]	@ (800a950 <HAL_TIM_Base_Start_IT+0xe4>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d004      	beq.n	800a8ec <HAL_TIM_Base_Start_IT+0x80>
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4a1b      	ldr	r2, [pc, #108]	@ (800a954 <HAL_TIM_Base_Start_IT+0xe8>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d115      	bne.n	800a918 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	689a      	ldr	r2, [r3, #8]
 800a8f2:	4b19      	ldr	r3, [pc, #100]	@ (800a958 <HAL_TIM_Base_Start_IT+0xec>)
 800a8f4:	4013      	ands	r3, r2
 800a8f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	2b06      	cmp	r3, #6
 800a8fc:	d015      	beq.n	800a92a <HAL_TIM_Base_Start_IT+0xbe>
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a904:	d011      	beq.n	800a92a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f042 0201 	orr.w	r2, r2, #1
 800a914:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a916:	e008      	b.n	800a92a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	681a      	ldr	r2, [r3, #0]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f042 0201 	orr.w	r2, r2, #1
 800a926:	601a      	str	r2, [r3, #0]
 800a928:	e000      	b.n	800a92c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a92a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a92c:	2300      	movs	r3, #0
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3714      	adds	r7, #20
 800a932:	46bd      	mov	sp, r7
 800a934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a938:	4770      	bx	lr
 800a93a:	bf00      	nop
 800a93c:	40010000 	.word	0x40010000
 800a940:	40000400 	.word	0x40000400
 800a944:	40000800 	.word	0x40000800
 800a948:	40000c00 	.word	0x40000c00
 800a94c:	40010400 	.word	0x40010400
 800a950:	40001800 	.word	0x40001800
 800a954:	40014000 	.word	0x40014000
 800a958:	00010007 	.word	0x00010007

0800a95c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b084      	sub	sp, #16
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	68db      	ldr	r3, [r3, #12]
 800a96a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	691b      	ldr	r3, [r3, #16]
 800a972:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	f003 0302 	and.w	r3, r3, #2
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d020      	beq.n	800a9c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f003 0302 	and.w	r3, r3, #2
 800a984:	2b00      	cmp	r3, #0
 800a986:	d01b      	beq.n	800a9c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f06f 0202 	mvn.w	r2, #2
 800a990:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2201      	movs	r2, #1
 800a996:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	699b      	ldr	r3, [r3, #24]
 800a99e:	f003 0303 	and.w	r3, r3, #3
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d003      	beq.n	800a9ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 f8e9 	bl	800ab7e <HAL_TIM_IC_CaptureCallback>
 800a9ac:	e005      	b.n	800a9ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 f8db 	bl	800ab6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 f8ec 	bl	800ab92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	f003 0304 	and.w	r3, r3, #4
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d020      	beq.n	800aa0c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f003 0304 	and.w	r3, r3, #4
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d01b      	beq.n	800aa0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f06f 0204 	mvn.w	r2, #4
 800a9dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2202      	movs	r2, #2
 800a9e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	699b      	ldr	r3, [r3, #24]
 800a9ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d003      	beq.n	800a9fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 f8c3 	bl	800ab7e <HAL_TIM_IC_CaptureCallback>
 800a9f8:	e005      	b.n	800aa06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 f8b5 	bl	800ab6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 f8c6 	bl	800ab92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	f003 0308 	and.w	r3, r3, #8
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d020      	beq.n	800aa58 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f003 0308 	and.w	r3, r3, #8
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d01b      	beq.n	800aa58 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f06f 0208 	mvn.w	r2, #8
 800aa28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2204      	movs	r2, #4
 800aa2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	69db      	ldr	r3, [r3, #28]
 800aa36:	f003 0303 	and.w	r3, r3, #3
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d003      	beq.n	800aa46 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 f89d 	bl	800ab7e <HAL_TIM_IC_CaptureCallback>
 800aa44:	e005      	b.n	800aa52 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 f88f 	bl	800ab6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f000 f8a0 	bl	800ab92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	f003 0310 	and.w	r3, r3, #16
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d020      	beq.n	800aaa4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f003 0310 	and.w	r3, r3, #16
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d01b      	beq.n	800aaa4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f06f 0210 	mvn.w	r2, #16
 800aa74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2208      	movs	r2, #8
 800aa7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	69db      	ldr	r3, [r3, #28]
 800aa82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d003      	beq.n	800aa92 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 f877 	bl	800ab7e <HAL_TIM_IC_CaptureCallback>
 800aa90:	e005      	b.n	800aa9e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 f869 	bl	800ab6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 f87a 	bl	800ab92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	f003 0301 	and.w	r3, r3, #1
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d00c      	beq.n	800aac8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f003 0301 	and.w	r3, r3, #1
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d007      	beq.n	800aac8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f06f 0201 	mvn.w	r2, #1
 800aac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f7f6 fc6a 	bl	800139c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d104      	bne.n	800aadc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d00c      	beq.n	800aaf6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d007      	beq.n	800aaf6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800aaee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f000 f913 	bl	800ad1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d00c      	beq.n	800ab1a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d007      	beq.n	800ab1a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ab12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f000 f90b 	bl	800ad30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d00c      	beq.n	800ab3e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d007      	beq.n	800ab3e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ab36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f000 f834 	bl	800aba6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	f003 0320 	and.w	r3, r3, #32
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d00c      	beq.n	800ab62 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	f003 0320 	and.w	r3, r3, #32
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d007      	beq.n	800ab62 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f06f 0220 	mvn.w	r2, #32
 800ab5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 f8d3 	bl	800ad08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ab62:	bf00      	nop
 800ab64:	3710      	adds	r7, #16
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab6a:	b480      	push	{r7}
 800ab6c:	b083      	sub	sp, #12
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab72:	bf00      	nop
 800ab74:	370c      	adds	r7, #12
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr

0800ab7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab7e:	b480      	push	{r7}
 800ab80:	b083      	sub	sp, #12
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab86:	bf00      	nop
 800ab88:	370c      	adds	r7, #12
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab90:	4770      	bx	lr

0800ab92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab92:	b480      	push	{r7}
 800ab94:	b083      	sub	sp, #12
 800ab96:	af00      	add	r7, sp, #0
 800ab98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab9a:	bf00      	nop
 800ab9c:	370c      	adds	r7, #12
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba4:	4770      	bx	lr

0800aba6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aba6:	b480      	push	{r7}
 800aba8:	b083      	sub	sp, #12
 800abaa:	af00      	add	r7, sp, #0
 800abac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800abae:	bf00      	nop
 800abb0:	370c      	adds	r7, #12
 800abb2:	46bd      	mov	sp, r7
 800abb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb8:	4770      	bx	lr
	...

0800abbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b085      	sub	sp, #20
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a46      	ldr	r2, [pc, #280]	@ (800ace8 <TIM_Base_SetConfig+0x12c>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d013      	beq.n	800abfc <TIM_Base_SetConfig+0x40>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abda:	d00f      	beq.n	800abfc <TIM_Base_SetConfig+0x40>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a43      	ldr	r2, [pc, #268]	@ (800acec <TIM_Base_SetConfig+0x130>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d00b      	beq.n	800abfc <TIM_Base_SetConfig+0x40>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	4a42      	ldr	r2, [pc, #264]	@ (800acf0 <TIM_Base_SetConfig+0x134>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d007      	beq.n	800abfc <TIM_Base_SetConfig+0x40>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	4a41      	ldr	r2, [pc, #260]	@ (800acf4 <TIM_Base_SetConfig+0x138>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d003      	beq.n	800abfc <TIM_Base_SetConfig+0x40>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	4a40      	ldr	r2, [pc, #256]	@ (800acf8 <TIM_Base_SetConfig+0x13c>)
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d108      	bne.n	800ac0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	4a35      	ldr	r2, [pc, #212]	@ (800ace8 <TIM_Base_SetConfig+0x12c>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d01f      	beq.n	800ac56 <TIM_Base_SetConfig+0x9a>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac1c:	d01b      	beq.n	800ac56 <TIM_Base_SetConfig+0x9a>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	4a32      	ldr	r2, [pc, #200]	@ (800acec <TIM_Base_SetConfig+0x130>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d017      	beq.n	800ac56 <TIM_Base_SetConfig+0x9a>
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	4a31      	ldr	r2, [pc, #196]	@ (800acf0 <TIM_Base_SetConfig+0x134>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d013      	beq.n	800ac56 <TIM_Base_SetConfig+0x9a>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4a30      	ldr	r2, [pc, #192]	@ (800acf4 <TIM_Base_SetConfig+0x138>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d00f      	beq.n	800ac56 <TIM_Base_SetConfig+0x9a>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a2f      	ldr	r2, [pc, #188]	@ (800acf8 <TIM_Base_SetConfig+0x13c>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d00b      	beq.n	800ac56 <TIM_Base_SetConfig+0x9a>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a2e      	ldr	r2, [pc, #184]	@ (800acfc <TIM_Base_SetConfig+0x140>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d007      	beq.n	800ac56 <TIM_Base_SetConfig+0x9a>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a2d      	ldr	r2, [pc, #180]	@ (800ad00 <TIM_Base_SetConfig+0x144>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d003      	beq.n	800ac56 <TIM_Base_SetConfig+0x9a>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a2c      	ldr	r2, [pc, #176]	@ (800ad04 <TIM_Base_SetConfig+0x148>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d108      	bne.n	800ac68 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	68db      	ldr	r3, [r3, #12]
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	4313      	orrs	r3, r2
 800ac66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	695b      	ldr	r3, [r3, #20]
 800ac72:	4313      	orrs	r3, r2
 800ac74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	689a      	ldr	r2, [r3, #8]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	681a      	ldr	r2, [r3, #0]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4a16      	ldr	r2, [pc, #88]	@ (800ace8 <TIM_Base_SetConfig+0x12c>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d00f      	beq.n	800acb4 <TIM_Base_SetConfig+0xf8>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	4a18      	ldr	r2, [pc, #96]	@ (800acf8 <TIM_Base_SetConfig+0x13c>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d00b      	beq.n	800acb4 <TIM_Base_SetConfig+0xf8>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	4a17      	ldr	r2, [pc, #92]	@ (800acfc <TIM_Base_SetConfig+0x140>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d007      	beq.n	800acb4 <TIM_Base_SetConfig+0xf8>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4a16      	ldr	r2, [pc, #88]	@ (800ad00 <TIM_Base_SetConfig+0x144>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d003      	beq.n	800acb4 <TIM_Base_SetConfig+0xf8>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	4a15      	ldr	r2, [pc, #84]	@ (800ad04 <TIM_Base_SetConfig+0x148>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d103      	bne.n	800acbc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	691a      	ldr	r2, [r3, #16]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	691b      	ldr	r3, [r3, #16]
 800acc6:	f003 0301 	and.w	r3, r3, #1
 800acca:	2b01      	cmp	r3, #1
 800accc:	d105      	bne.n	800acda <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	691b      	ldr	r3, [r3, #16]
 800acd2:	f023 0201 	bic.w	r2, r3, #1
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	611a      	str	r2, [r3, #16]
  }
}
 800acda:	bf00      	nop
 800acdc:	3714      	adds	r7, #20
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	40010000 	.word	0x40010000
 800acec:	40000400 	.word	0x40000400
 800acf0:	40000800 	.word	0x40000800
 800acf4:	40000c00 	.word	0x40000c00
 800acf8:	40010400 	.word	0x40010400
 800acfc:	40014000 	.word	0x40014000
 800ad00:	40014400 	.word	0x40014400
 800ad04:	40014800 	.word	0x40014800

0800ad08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b083      	sub	sp, #12
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ad10:	bf00      	nop
 800ad12:	370c      	adds	r7, #12
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr

0800ad1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b083      	sub	sp, #12
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ad24:	bf00      	nop
 800ad26:	370c      	adds	r7, #12
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr

0800ad30 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ad38:	bf00      	nop
 800ad3a:	370c      	adds	r7, #12
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d101      	bne.n	800ad56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ad52:	2301      	movs	r3, #1
 800ad54:	e042      	b.n	800addc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d106      	bne.n	800ad6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2200      	movs	r2, #0
 800ad64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f7f6 fcfd 	bl	8001768 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2224      	movs	r2, #36	@ 0x24
 800ad72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f022 0201 	bic.w	r2, r2, #1
 800ad84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d002      	beq.n	800ad94 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f001 fa3a 	bl	800c208 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f000 fccf 	bl	800b738 <UART_SetConfig>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	2b01      	cmp	r3, #1
 800ad9e:	d101      	bne.n	800ada4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ada0:	2301      	movs	r3, #1
 800ada2:	e01b      	b.n	800addc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	685a      	ldr	r2, [r3, #4]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800adb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	689a      	ldr	r2, [r3, #8]
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800adc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	681a      	ldr	r2, [r3, #0]
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	f042 0201 	orr.w	r2, r2, #1
 800add2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f001 fab9 	bl	800c34c <UART_CheckIdleState>
 800adda:	4603      	mov	r3, r0
}
 800addc:	4618      	mov	r0, r3
 800adde:	3708      	adds	r7, #8
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}

0800ade4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b08a      	sub	sp, #40	@ 0x28
 800ade8:	af02      	add	r7, sp, #8
 800adea:	60f8      	str	r0, [r7, #12]
 800adec:	60b9      	str	r1, [r7, #8]
 800adee:	603b      	str	r3, [r7, #0]
 800adf0:	4613      	mov	r3, r2
 800adf2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adfa:	2b20      	cmp	r3, #32
 800adfc:	d17b      	bne.n	800aef6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d002      	beq.n	800ae0a <HAL_UART_Transmit+0x26>
 800ae04:	88fb      	ldrh	r3, [r7, #6]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d101      	bne.n	800ae0e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	e074      	b.n	800aef8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2200      	movs	r2, #0
 800ae12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	2221      	movs	r2, #33	@ 0x21
 800ae1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ae1e:	f7f6 fe3d 	bl	8001a9c <HAL_GetTick>
 800ae22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	88fa      	ldrh	r2, [r7, #6]
 800ae28:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	88fa      	ldrh	r2, [r7, #6]
 800ae30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	689b      	ldr	r3, [r3, #8]
 800ae38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae3c:	d108      	bne.n	800ae50 <HAL_UART_Transmit+0x6c>
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	691b      	ldr	r3, [r3, #16]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d104      	bne.n	800ae50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ae46:	2300      	movs	r3, #0
 800ae48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	61bb      	str	r3, [r7, #24]
 800ae4e:	e003      	b.n	800ae58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ae54:	2300      	movs	r3, #0
 800ae56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ae58:	e030      	b.n	800aebc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	9300      	str	r3, [sp, #0]
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	2200      	movs	r2, #0
 800ae62:	2180      	movs	r1, #128	@ 0x80
 800ae64:	68f8      	ldr	r0, [r7, #12]
 800ae66:	f001 fb1b 	bl	800c4a0 <UART_WaitOnFlagUntilTimeout>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d005      	beq.n	800ae7c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2220      	movs	r2, #32
 800ae74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ae78:	2303      	movs	r3, #3
 800ae7a:	e03d      	b.n	800aef8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ae7c:	69fb      	ldr	r3, [r7, #28]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d10b      	bne.n	800ae9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	881b      	ldrh	r3, [r3, #0]
 800ae86:	461a      	mov	r2, r3
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ae90:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ae92:	69bb      	ldr	r3, [r7, #24]
 800ae94:	3302      	adds	r3, #2
 800ae96:	61bb      	str	r3, [r7, #24]
 800ae98:	e007      	b.n	800aeaa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ae9a:	69fb      	ldr	r3, [r7, #28]
 800ae9c:	781a      	ldrb	r2, [r3, #0]
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	3301      	adds	r3, #1
 800aea8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aeb0:	b29b      	uxth	r3, r3
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	b29a      	uxth	r2, r3
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aec2:	b29b      	uxth	r3, r3
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d1c8      	bne.n	800ae5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	9300      	str	r3, [sp, #0]
 800aecc:	697b      	ldr	r3, [r7, #20]
 800aece:	2200      	movs	r2, #0
 800aed0:	2140      	movs	r1, #64	@ 0x40
 800aed2:	68f8      	ldr	r0, [r7, #12]
 800aed4:	f001 fae4 	bl	800c4a0 <UART_WaitOnFlagUntilTimeout>
 800aed8:	4603      	mov	r3, r0
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d005      	beq.n	800aeea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2220      	movs	r2, #32
 800aee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800aee6:	2303      	movs	r3, #3
 800aee8:	e006      	b.n	800aef8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2220      	movs	r2, #32
 800aeee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800aef2:	2300      	movs	r3, #0
 800aef4:	e000      	b.n	800aef8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800aef6:	2302      	movs	r3, #2
  }
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	3720      	adds	r7, #32
 800aefc:	46bd      	mov	sp, r7
 800aefe:	bd80      	pop	{r7, pc}

0800af00 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b08a      	sub	sp, #40	@ 0x28
 800af04:	af00      	add	r7, sp, #0
 800af06:	60f8      	str	r0, [r7, #12]
 800af08:	60b9      	str	r1, [r7, #8]
 800af0a:	4613      	mov	r3, r2
 800af0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af14:	2b20      	cmp	r3, #32
 800af16:	d137      	bne.n	800af88 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d002      	beq.n	800af24 <HAL_UART_Receive_IT+0x24>
 800af1e:	88fb      	ldrh	r3, [r7, #6]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d101      	bne.n	800af28 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800af24:	2301      	movs	r3, #1
 800af26:	e030      	b.n	800af8a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	2200      	movs	r2, #0
 800af2c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a18      	ldr	r2, [pc, #96]	@ (800af94 <HAL_UART_Receive_IT+0x94>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d01f      	beq.n	800af78 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	685b      	ldr	r3, [r3, #4]
 800af3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800af42:	2b00      	cmp	r3, #0
 800af44:	d018      	beq.n	800af78 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	e853 3f00 	ldrex	r3, [r3]
 800af52:	613b      	str	r3, [r7, #16]
   return(result);
 800af54:	693b      	ldr	r3, [r7, #16]
 800af56:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800af5a:	627b      	str	r3, [r7, #36]	@ 0x24
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	461a      	mov	r2, r3
 800af62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af64:	623b      	str	r3, [r7, #32]
 800af66:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af68:	69f9      	ldr	r1, [r7, #28]
 800af6a:	6a3a      	ldr	r2, [r7, #32]
 800af6c:	e841 2300 	strex	r3, r2, [r1]
 800af70:	61bb      	str	r3, [r7, #24]
   return(result);
 800af72:	69bb      	ldr	r3, [r7, #24]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d1e6      	bne.n	800af46 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800af78:	88fb      	ldrh	r3, [r7, #6]
 800af7a:	461a      	mov	r2, r3
 800af7c:	68b9      	ldr	r1, [r7, #8]
 800af7e:	68f8      	ldr	r0, [r7, #12]
 800af80:	f001 fafc 	bl	800c57c <UART_Start_Receive_IT>
 800af84:	4603      	mov	r3, r0
 800af86:	e000      	b.n	800af8a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800af88:	2302      	movs	r3, #2
  }
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3728      	adds	r7, #40	@ 0x28
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	58000c00 	.word	0x58000c00

0800af98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b0ba      	sub	sp, #232	@ 0xe8
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	69db      	ldr	r3, [r3, #28]
 800afa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800afbe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800afc2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800afc6:	4013      	ands	r3, r2
 800afc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800afcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d11b      	bne.n	800b00c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800afd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800afd8:	f003 0320 	and.w	r3, r3, #32
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d015      	beq.n	800b00c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800afe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800afe4:	f003 0320 	and.w	r3, r3, #32
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d105      	bne.n	800aff8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800afec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d009      	beq.n	800b00c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800affc:	2b00      	cmp	r3, #0
 800affe:	f000 8377 	beq.w	800b6f0 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	4798      	blx	r3
      }
      return;
 800b00a:	e371      	b.n	800b6f0 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b00c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b010:	2b00      	cmp	r3, #0
 800b012:	f000 8123 	beq.w	800b25c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b016:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b01a:	4b8d      	ldr	r3, [pc, #564]	@ (800b250 <HAL_UART_IRQHandler+0x2b8>)
 800b01c:	4013      	ands	r3, r2
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d106      	bne.n	800b030 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b022:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b026:	4b8b      	ldr	r3, [pc, #556]	@ (800b254 <HAL_UART_IRQHandler+0x2bc>)
 800b028:	4013      	ands	r3, r2
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	f000 8116 	beq.w	800b25c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b034:	f003 0301 	and.w	r3, r3, #1
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d011      	beq.n	800b060 <HAL_UART_IRQHandler+0xc8>
 800b03c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b044:	2b00      	cmp	r3, #0
 800b046:	d00b      	beq.n	800b060 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2201      	movs	r2, #1
 800b04e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b056:	f043 0201 	orr.w	r2, r3, #1
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b064:	f003 0302 	and.w	r3, r3, #2
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d011      	beq.n	800b090 <HAL_UART_IRQHandler+0xf8>
 800b06c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b070:	f003 0301 	and.w	r3, r3, #1
 800b074:	2b00      	cmp	r3, #0
 800b076:	d00b      	beq.n	800b090 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	2202      	movs	r2, #2
 800b07e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b086:	f043 0204 	orr.w	r2, r3, #4
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b094:	f003 0304 	and.w	r3, r3, #4
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d011      	beq.n	800b0c0 <HAL_UART_IRQHandler+0x128>
 800b09c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0a0:	f003 0301 	and.w	r3, r3, #1
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d00b      	beq.n	800b0c0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	2204      	movs	r2, #4
 800b0ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0b6:	f043 0202 	orr.w	r2, r3, #2
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b0c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0c4:	f003 0308 	and.w	r3, r3, #8
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d017      	beq.n	800b0fc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b0cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0d0:	f003 0320 	and.w	r3, r3, #32
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d105      	bne.n	800b0e4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b0d8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b0dc:	4b5c      	ldr	r3, [pc, #368]	@ (800b250 <HAL_UART_IRQHandler+0x2b8>)
 800b0de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d00b      	beq.n	800b0fc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	2208      	movs	r2, #8
 800b0ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0f2:	f043 0208 	orr.w	r2, r3, #8
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b0fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b100:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b104:	2b00      	cmp	r3, #0
 800b106:	d012      	beq.n	800b12e <HAL_UART_IRQHandler+0x196>
 800b108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b10c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b110:	2b00      	cmp	r3, #0
 800b112:	d00c      	beq.n	800b12e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b11c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b124:	f043 0220 	orr.w	r2, r3, #32
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b134:	2b00      	cmp	r3, #0
 800b136:	f000 82dd 	beq.w	800b6f4 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b13a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b13e:	f003 0320 	and.w	r3, r3, #32
 800b142:	2b00      	cmp	r3, #0
 800b144:	d013      	beq.n	800b16e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b146:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b14a:	f003 0320 	and.w	r3, r3, #32
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d105      	bne.n	800b15e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d007      	beq.n	800b16e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b162:	2b00      	cmp	r3, #0
 800b164:	d003      	beq.n	800b16e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b174:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	689b      	ldr	r3, [r3, #8]
 800b17e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b182:	2b40      	cmp	r3, #64	@ 0x40
 800b184:	d005      	beq.n	800b192 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b186:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b18a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d054      	beq.n	800b23c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f001 fb14 	bl	800c7c0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	689b      	ldr	r3, [r3, #8]
 800b19e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1a2:	2b40      	cmp	r3, #64	@ 0x40
 800b1a4:	d146      	bne.n	800b234 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	3308      	adds	r3, #8
 800b1ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b1b4:	e853 3f00 	ldrex	r3, [r3]
 800b1b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b1bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	3308      	adds	r3, #8
 800b1ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b1d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b1d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b1de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b1e2:	e841 2300 	strex	r3, r2, [r1]
 800b1e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b1ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d1d9      	bne.n	800b1a6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d017      	beq.n	800b22c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b202:	4a15      	ldr	r2, [pc, #84]	@ (800b258 <HAL_UART_IRQHandler+0x2c0>)
 800b204:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b20c:	4618      	mov	r0, r3
 800b20e:	f7f9 fcef 	bl	8004bf0 <HAL_DMA_Abort_IT>
 800b212:	4603      	mov	r3, r0
 800b214:	2b00      	cmp	r3, #0
 800b216:	d019      	beq.n	800b24c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b21e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b226:	4610      	mov	r0, r2
 800b228:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b22a:	e00f      	b.n	800b24c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f000 fa6d 	bl	800b70c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b232:	e00b      	b.n	800b24c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 fa69 	bl	800b70c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b23a:	e007      	b.n	800b24c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f000 fa65 	bl	800b70c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2200      	movs	r2, #0
 800b246:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b24a:	e253      	b.n	800b6f4 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b24c:	bf00      	nop
    return;
 800b24e:	e251      	b.n	800b6f4 <HAL_UART_IRQHandler+0x75c>
 800b250:	10000001 	.word	0x10000001
 800b254:	04000120 	.word	0x04000120
 800b258:	0800c88d 	.word	0x0800c88d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b260:	2b01      	cmp	r3, #1
 800b262:	f040 81e7 	bne.w	800b634 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b26a:	f003 0310 	and.w	r3, r3, #16
 800b26e:	2b00      	cmp	r3, #0
 800b270:	f000 81e0 	beq.w	800b634 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b278:	f003 0310 	and.w	r3, r3, #16
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	f000 81d9 	beq.w	800b634 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2210      	movs	r2, #16
 800b288:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	689b      	ldr	r3, [r3, #8]
 800b290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b294:	2b40      	cmp	r3, #64	@ 0x40
 800b296:	f040 8151 	bne.w	800b53c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	4a96      	ldr	r2, [pc, #600]	@ (800b4fc <HAL_UART_IRQHandler+0x564>)
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d068      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a93      	ldr	r2, [pc, #588]	@ (800b500 <HAL_UART_IRQHandler+0x568>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d061      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	4a91      	ldr	r2, [pc, #580]	@ (800b504 <HAL_UART_IRQHandler+0x56c>)
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	d05a      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4a8e      	ldr	r2, [pc, #568]	@ (800b508 <HAL_UART_IRQHandler+0x570>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d053      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	4a8c      	ldr	r2, [pc, #560]	@ (800b50c <HAL_UART_IRQHandler+0x574>)
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	d04c      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	4a89      	ldr	r2, [pc, #548]	@ (800b510 <HAL_UART_IRQHandler+0x578>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d045      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	4a87      	ldr	r2, [pc, #540]	@ (800b514 <HAL_UART_IRQHandler+0x57c>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	d03e      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a84      	ldr	r2, [pc, #528]	@ (800b518 <HAL_UART_IRQHandler+0x580>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d037      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	4a82      	ldr	r2, [pc, #520]	@ (800b51c <HAL_UART_IRQHandler+0x584>)
 800b314:	4293      	cmp	r3, r2
 800b316:	d030      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	4a7f      	ldr	r2, [pc, #508]	@ (800b520 <HAL_UART_IRQHandler+0x588>)
 800b322:	4293      	cmp	r3, r2
 800b324:	d029      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4a7d      	ldr	r2, [pc, #500]	@ (800b524 <HAL_UART_IRQHandler+0x58c>)
 800b330:	4293      	cmp	r3, r2
 800b332:	d022      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4a7a      	ldr	r2, [pc, #488]	@ (800b528 <HAL_UART_IRQHandler+0x590>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d01b      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	4a78      	ldr	r2, [pc, #480]	@ (800b52c <HAL_UART_IRQHandler+0x594>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d014      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4a75      	ldr	r2, [pc, #468]	@ (800b530 <HAL_UART_IRQHandler+0x598>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	d00d      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	4a73      	ldr	r2, [pc, #460]	@ (800b534 <HAL_UART_IRQHandler+0x59c>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d006      	beq.n	800b37a <HAL_UART_IRQHandler+0x3e2>
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	4a70      	ldr	r2, [pc, #448]	@ (800b538 <HAL_UART_IRQHandler+0x5a0>)
 800b376:	4293      	cmp	r3, r2
 800b378:	d106      	bne.n	800b388 <HAL_UART_IRQHandler+0x3f0>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	685b      	ldr	r3, [r3, #4]
 800b384:	b29b      	uxth	r3, r3
 800b386:	e005      	b.n	800b394 <HAL_UART_IRQHandler+0x3fc>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	685b      	ldr	r3, [r3, #4]
 800b392:	b29b      	uxth	r3, r3
 800b394:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b398:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	f000 81ab 	beq.w	800b6f8 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b3a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	f080 81a3 	bcs.w	800b6f8 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b3b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3c2:	69db      	ldr	r3, [r3, #28]
 800b3c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b3c8:	f000 8087 	beq.w	800b4da <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b3d8:	e853 3f00 	ldrex	r3, [r3]
 800b3dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b3e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b3e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b3f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b3fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b402:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b406:	e841 2300 	strex	r3, r2, [r1]
 800b40a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b40e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b412:	2b00      	cmp	r3, #0
 800b414:	d1da      	bne.n	800b3cc <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	3308      	adds	r3, #8
 800b41c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b41e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b420:	e853 3f00 	ldrex	r3, [r3]
 800b424:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b426:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b428:	f023 0301 	bic.w	r3, r3, #1
 800b42c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	3308      	adds	r3, #8
 800b436:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b43a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b43e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b440:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b442:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b446:	e841 2300 	strex	r3, r2, [r1]
 800b44a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b44c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d1e1      	bne.n	800b416 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	3308      	adds	r3, #8
 800b458:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b45c:	e853 3f00 	ldrex	r3, [r3]
 800b460:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b462:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b464:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b468:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	3308      	adds	r3, #8
 800b472:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b476:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b478:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b47a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b47c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b47e:	e841 2300 	strex	r3, r2, [r1]
 800b482:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b486:	2b00      	cmp	r3, #0
 800b488:	d1e3      	bne.n	800b452 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2220      	movs	r2, #32
 800b48e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2200      	movs	r2, #0
 800b496:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b49e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4a0:	e853 3f00 	ldrex	r3, [r3]
 800b4a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b4a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4a8:	f023 0310 	bic.w	r3, r3, #16
 800b4ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	461a      	mov	r2, r3
 800b4b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b4bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b4c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b4c2:	e841 2300 	strex	r3, r2, [r1]
 800b4c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b4c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d1e4      	bne.n	800b498 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f7f9 f86d 	bl	80045b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2202      	movs	r2, #2
 800b4de:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b4ec:	b29b      	uxth	r3, r3
 800b4ee:	1ad3      	subs	r3, r2, r3
 800b4f0:	b29b      	uxth	r3, r3
 800b4f2:	4619      	mov	r1, r3
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f000 f913 	bl	800b720 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b4fa:	e0fd      	b.n	800b6f8 <HAL_UART_IRQHandler+0x760>
 800b4fc:	40020010 	.word	0x40020010
 800b500:	40020028 	.word	0x40020028
 800b504:	40020040 	.word	0x40020040
 800b508:	40020058 	.word	0x40020058
 800b50c:	40020070 	.word	0x40020070
 800b510:	40020088 	.word	0x40020088
 800b514:	400200a0 	.word	0x400200a0
 800b518:	400200b8 	.word	0x400200b8
 800b51c:	40020410 	.word	0x40020410
 800b520:	40020428 	.word	0x40020428
 800b524:	40020440 	.word	0x40020440
 800b528:	40020458 	.word	0x40020458
 800b52c:	40020470 	.word	0x40020470
 800b530:	40020488 	.word	0x40020488
 800b534:	400204a0 	.word	0x400204a0
 800b538:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b548:	b29b      	uxth	r3, r3
 800b54a:	1ad3      	subs	r3, r2, r3
 800b54c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b556:	b29b      	uxth	r3, r3
 800b558:	2b00      	cmp	r3, #0
 800b55a:	f000 80cf 	beq.w	800b6fc <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800b55e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b562:	2b00      	cmp	r3, #0
 800b564:	f000 80ca 	beq.w	800b6fc <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b570:	e853 3f00 	ldrex	r3, [r3]
 800b574:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b578:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b57c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	461a      	mov	r2, r3
 800b586:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b58a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b58c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b58e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b590:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b592:	e841 2300 	strex	r3, r2, [r1]
 800b596:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d1e4      	bne.n	800b568 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	3308      	adds	r3, #8
 800b5a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5a8:	e853 3f00 	ldrex	r3, [r3]
 800b5ac:	623b      	str	r3, [r7, #32]
   return(result);
 800b5ae:	6a3a      	ldr	r2, [r7, #32]
 800b5b0:	4b55      	ldr	r3, [pc, #340]	@ (800b708 <HAL_UART_IRQHandler+0x770>)
 800b5b2:	4013      	ands	r3, r2
 800b5b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	3308      	adds	r3, #8
 800b5be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b5c2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b5c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5ca:	e841 2300 	strex	r3, r2, [r1]
 800b5ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d1e3      	bne.n	800b59e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2220      	movs	r2, #32
 800b5da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	e853 3f00 	ldrex	r3, [r3]
 800b5f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	f023 0310 	bic.w	r3, r3, #16
 800b5fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	461a      	mov	r2, r3
 800b608:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b60c:	61fb      	str	r3, [r7, #28]
 800b60e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b610:	69b9      	ldr	r1, [r7, #24]
 800b612:	69fa      	ldr	r2, [r7, #28]
 800b614:	e841 2300 	strex	r3, r2, [r1]
 800b618:	617b      	str	r3, [r7, #20]
   return(result);
 800b61a:	697b      	ldr	r3, [r7, #20]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d1e4      	bne.n	800b5ea <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2202      	movs	r2, #2
 800b624:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b626:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b62a:	4619      	mov	r1, r3
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 f877 	bl	800b720 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b632:	e063      	b.n	800b6fc <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b638:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d00e      	beq.n	800b65e <HAL_UART_IRQHandler+0x6c6>
 800b640:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b644:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d008      	beq.n	800b65e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b654:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	f001 fe76 	bl	800d348 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b65c:	e051      	b.n	800b702 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b65e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b666:	2b00      	cmp	r3, #0
 800b668:	d014      	beq.n	800b694 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b66a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b66e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b672:	2b00      	cmp	r3, #0
 800b674:	d105      	bne.n	800b682 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b676:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b67a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d008      	beq.n	800b694 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b686:	2b00      	cmp	r3, #0
 800b688:	d03a      	beq.n	800b700 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	4798      	blx	r3
    }
    return;
 800b692:	e035      	b.n	800b700 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d009      	beq.n	800b6b4 <HAL_UART_IRQHandler+0x71c>
 800b6a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b6a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d003      	beq.n	800b6b4 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800b6ac:	6878      	ldr	r0, [r7, #4]
 800b6ae:	f001 f903 	bl	800c8b8 <UART_EndTransmit_IT>
    return;
 800b6b2:	e026      	b.n	800b702 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b6b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b6b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d009      	beq.n	800b6d4 <HAL_UART_IRQHandler+0x73c>
 800b6c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b6c4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d003      	beq.n	800b6d4 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f001 fe4f 	bl	800d370 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b6d2:	e016      	b.n	800b702 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b6d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b6d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d010      	beq.n	800b702 <HAL_UART_IRQHandler+0x76a>
 800b6e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	da0c      	bge.n	800b702 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f001 fe37 	bl	800d35c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b6ee:	e008      	b.n	800b702 <HAL_UART_IRQHandler+0x76a>
      return;
 800b6f0:	bf00      	nop
 800b6f2:	e006      	b.n	800b702 <HAL_UART_IRQHandler+0x76a>
    return;
 800b6f4:	bf00      	nop
 800b6f6:	e004      	b.n	800b702 <HAL_UART_IRQHandler+0x76a>
      return;
 800b6f8:	bf00      	nop
 800b6fa:	e002      	b.n	800b702 <HAL_UART_IRQHandler+0x76a>
      return;
 800b6fc:	bf00      	nop
 800b6fe:	e000      	b.n	800b702 <HAL_UART_IRQHandler+0x76a>
    return;
 800b700:	bf00      	nop
  }
}
 800b702:	37e8      	adds	r7, #232	@ 0xe8
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}
 800b708:	effffffe 	.word	0xeffffffe

0800b70c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b70c:	b480      	push	{r7}
 800b70e:	b083      	sub	sp, #12
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b714:	bf00      	nop
 800b716:	370c      	adds	r7, #12
 800b718:	46bd      	mov	sp, r7
 800b71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71e:	4770      	bx	lr

0800b720 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b720:	b480      	push	{r7}
 800b722:	b083      	sub	sp, #12
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
 800b728:	460b      	mov	r3, r1
 800b72a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b72c:	bf00      	nop
 800b72e:	370c      	adds	r7, #12
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr

0800b738 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b73c:	b092      	sub	sp, #72	@ 0x48
 800b73e:	af00      	add	r7, sp, #0
 800b740:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b742:	2300      	movs	r3, #0
 800b744:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b748:	697b      	ldr	r3, [r7, #20]
 800b74a:	689a      	ldr	r2, [r3, #8]
 800b74c:	697b      	ldr	r3, [r7, #20]
 800b74e:	691b      	ldr	r3, [r3, #16]
 800b750:	431a      	orrs	r2, r3
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	695b      	ldr	r3, [r3, #20]
 800b756:	431a      	orrs	r2, r3
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	69db      	ldr	r3, [r3, #28]
 800b75c:	4313      	orrs	r3, r2
 800b75e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	681a      	ldr	r2, [r3, #0]
 800b766:	4bbe      	ldr	r3, [pc, #760]	@ (800ba60 <UART_SetConfig+0x328>)
 800b768:	4013      	ands	r3, r2
 800b76a:	697a      	ldr	r2, [r7, #20]
 800b76c:	6812      	ldr	r2, [r2, #0]
 800b76e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b770:	430b      	orrs	r3, r1
 800b772:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b774:	697b      	ldr	r3, [r7, #20]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	685b      	ldr	r3, [r3, #4]
 800b77a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	68da      	ldr	r2, [r3, #12]
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	430a      	orrs	r2, r1
 800b788:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	699b      	ldr	r3, [r3, #24]
 800b78e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4ab3      	ldr	r2, [pc, #716]	@ (800ba64 <UART_SetConfig+0x32c>)
 800b796:	4293      	cmp	r3, r2
 800b798:	d004      	beq.n	800b7a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	6a1b      	ldr	r3, [r3, #32]
 800b79e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b7a0:	4313      	orrs	r3, r2
 800b7a2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b7a4:	697b      	ldr	r3, [r7, #20]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	689a      	ldr	r2, [r3, #8]
 800b7aa:	4baf      	ldr	r3, [pc, #700]	@ (800ba68 <UART_SetConfig+0x330>)
 800b7ac:	4013      	ands	r3, r2
 800b7ae:	697a      	ldr	r2, [r7, #20]
 800b7b0:	6812      	ldr	r2, [r2, #0]
 800b7b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b7b4:	430b      	orrs	r3, r1
 800b7b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7be:	f023 010f 	bic.w	r1, r3, #15
 800b7c2:	697b      	ldr	r3, [r7, #20]
 800b7c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	430a      	orrs	r2, r1
 800b7cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b7ce:	697b      	ldr	r3, [r7, #20]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	4aa6      	ldr	r2, [pc, #664]	@ (800ba6c <UART_SetConfig+0x334>)
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	d177      	bne.n	800b8c8 <UART_SetConfig+0x190>
 800b7d8:	4ba5      	ldr	r3, [pc, #660]	@ (800ba70 <UART_SetConfig+0x338>)
 800b7da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b7e0:	2b28      	cmp	r3, #40	@ 0x28
 800b7e2:	d86d      	bhi.n	800b8c0 <UART_SetConfig+0x188>
 800b7e4:	a201      	add	r2, pc, #4	@ (adr r2, 800b7ec <UART_SetConfig+0xb4>)
 800b7e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ea:	bf00      	nop
 800b7ec:	0800b891 	.word	0x0800b891
 800b7f0:	0800b8c1 	.word	0x0800b8c1
 800b7f4:	0800b8c1 	.word	0x0800b8c1
 800b7f8:	0800b8c1 	.word	0x0800b8c1
 800b7fc:	0800b8c1 	.word	0x0800b8c1
 800b800:	0800b8c1 	.word	0x0800b8c1
 800b804:	0800b8c1 	.word	0x0800b8c1
 800b808:	0800b8c1 	.word	0x0800b8c1
 800b80c:	0800b899 	.word	0x0800b899
 800b810:	0800b8c1 	.word	0x0800b8c1
 800b814:	0800b8c1 	.word	0x0800b8c1
 800b818:	0800b8c1 	.word	0x0800b8c1
 800b81c:	0800b8c1 	.word	0x0800b8c1
 800b820:	0800b8c1 	.word	0x0800b8c1
 800b824:	0800b8c1 	.word	0x0800b8c1
 800b828:	0800b8c1 	.word	0x0800b8c1
 800b82c:	0800b8a1 	.word	0x0800b8a1
 800b830:	0800b8c1 	.word	0x0800b8c1
 800b834:	0800b8c1 	.word	0x0800b8c1
 800b838:	0800b8c1 	.word	0x0800b8c1
 800b83c:	0800b8c1 	.word	0x0800b8c1
 800b840:	0800b8c1 	.word	0x0800b8c1
 800b844:	0800b8c1 	.word	0x0800b8c1
 800b848:	0800b8c1 	.word	0x0800b8c1
 800b84c:	0800b8a9 	.word	0x0800b8a9
 800b850:	0800b8c1 	.word	0x0800b8c1
 800b854:	0800b8c1 	.word	0x0800b8c1
 800b858:	0800b8c1 	.word	0x0800b8c1
 800b85c:	0800b8c1 	.word	0x0800b8c1
 800b860:	0800b8c1 	.word	0x0800b8c1
 800b864:	0800b8c1 	.word	0x0800b8c1
 800b868:	0800b8c1 	.word	0x0800b8c1
 800b86c:	0800b8b1 	.word	0x0800b8b1
 800b870:	0800b8c1 	.word	0x0800b8c1
 800b874:	0800b8c1 	.word	0x0800b8c1
 800b878:	0800b8c1 	.word	0x0800b8c1
 800b87c:	0800b8c1 	.word	0x0800b8c1
 800b880:	0800b8c1 	.word	0x0800b8c1
 800b884:	0800b8c1 	.word	0x0800b8c1
 800b888:	0800b8c1 	.word	0x0800b8c1
 800b88c:	0800b8b9 	.word	0x0800b8b9
 800b890:	2301      	movs	r3, #1
 800b892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b896:	e222      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b898:	2304      	movs	r3, #4
 800b89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b89e:	e21e      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b8a0:	2308      	movs	r3, #8
 800b8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8a6:	e21a      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b8a8:	2310      	movs	r3, #16
 800b8aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ae:	e216      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b8b0:	2320      	movs	r3, #32
 800b8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8b6:	e212      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b8b8:	2340      	movs	r3, #64	@ 0x40
 800b8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8be:	e20e      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b8c0:	2380      	movs	r3, #128	@ 0x80
 800b8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c6:	e20a      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	4a69      	ldr	r2, [pc, #420]	@ (800ba74 <UART_SetConfig+0x33c>)
 800b8ce:	4293      	cmp	r3, r2
 800b8d0:	d130      	bne.n	800b934 <UART_SetConfig+0x1fc>
 800b8d2:	4b67      	ldr	r3, [pc, #412]	@ (800ba70 <UART_SetConfig+0x338>)
 800b8d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8d6:	f003 0307 	and.w	r3, r3, #7
 800b8da:	2b05      	cmp	r3, #5
 800b8dc:	d826      	bhi.n	800b92c <UART_SetConfig+0x1f4>
 800b8de:	a201      	add	r2, pc, #4	@ (adr r2, 800b8e4 <UART_SetConfig+0x1ac>)
 800b8e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8e4:	0800b8fd 	.word	0x0800b8fd
 800b8e8:	0800b905 	.word	0x0800b905
 800b8ec:	0800b90d 	.word	0x0800b90d
 800b8f0:	0800b915 	.word	0x0800b915
 800b8f4:	0800b91d 	.word	0x0800b91d
 800b8f8:	0800b925 	.word	0x0800b925
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b902:	e1ec      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b904:	2304      	movs	r3, #4
 800b906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b90a:	e1e8      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b90c:	2308      	movs	r3, #8
 800b90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b912:	e1e4      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b914:	2310      	movs	r3, #16
 800b916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b91a:	e1e0      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b91c:	2320      	movs	r3, #32
 800b91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b922:	e1dc      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b924:	2340      	movs	r3, #64	@ 0x40
 800b926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92a:	e1d8      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b92c:	2380      	movs	r3, #128	@ 0x80
 800b92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b932:	e1d4      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a4f      	ldr	r2, [pc, #316]	@ (800ba78 <UART_SetConfig+0x340>)
 800b93a:	4293      	cmp	r3, r2
 800b93c:	d130      	bne.n	800b9a0 <UART_SetConfig+0x268>
 800b93e:	4b4c      	ldr	r3, [pc, #304]	@ (800ba70 <UART_SetConfig+0x338>)
 800b940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b942:	f003 0307 	and.w	r3, r3, #7
 800b946:	2b05      	cmp	r3, #5
 800b948:	d826      	bhi.n	800b998 <UART_SetConfig+0x260>
 800b94a:	a201      	add	r2, pc, #4	@ (adr r2, 800b950 <UART_SetConfig+0x218>)
 800b94c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b950:	0800b969 	.word	0x0800b969
 800b954:	0800b971 	.word	0x0800b971
 800b958:	0800b979 	.word	0x0800b979
 800b95c:	0800b981 	.word	0x0800b981
 800b960:	0800b989 	.word	0x0800b989
 800b964:	0800b991 	.word	0x0800b991
 800b968:	2300      	movs	r3, #0
 800b96a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b96e:	e1b6      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b970:	2304      	movs	r3, #4
 800b972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b976:	e1b2      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b978:	2308      	movs	r3, #8
 800b97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b97e:	e1ae      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b980:	2310      	movs	r3, #16
 800b982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b986:	e1aa      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b988:	2320      	movs	r3, #32
 800b98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b98e:	e1a6      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b990:	2340      	movs	r3, #64	@ 0x40
 800b992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b996:	e1a2      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b998:	2380      	movs	r3, #128	@ 0x80
 800b99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b99e:	e19e      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	4a35      	ldr	r2, [pc, #212]	@ (800ba7c <UART_SetConfig+0x344>)
 800b9a6:	4293      	cmp	r3, r2
 800b9a8:	d130      	bne.n	800ba0c <UART_SetConfig+0x2d4>
 800b9aa:	4b31      	ldr	r3, [pc, #196]	@ (800ba70 <UART_SetConfig+0x338>)
 800b9ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9ae:	f003 0307 	and.w	r3, r3, #7
 800b9b2:	2b05      	cmp	r3, #5
 800b9b4:	d826      	bhi.n	800ba04 <UART_SetConfig+0x2cc>
 800b9b6:	a201      	add	r2, pc, #4	@ (adr r2, 800b9bc <UART_SetConfig+0x284>)
 800b9b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9bc:	0800b9d5 	.word	0x0800b9d5
 800b9c0:	0800b9dd 	.word	0x0800b9dd
 800b9c4:	0800b9e5 	.word	0x0800b9e5
 800b9c8:	0800b9ed 	.word	0x0800b9ed
 800b9cc:	0800b9f5 	.word	0x0800b9f5
 800b9d0:	0800b9fd 	.word	0x0800b9fd
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9da:	e180      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b9dc:	2304      	movs	r3, #4
 800b9de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9e2:	e17c      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b9e4:	2308      	movs	r3, #8
 800b9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ea:	e178      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b9ec:	2310      	movs	r3, #16
 800b9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9f2:	e174      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b9f4:	2320      	movs	r3, #32
 800b9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9fa:	e170      	b.n	800bcde <UART_SetConfig+0x5a6>
 800b9fc:	2340      	movs	r3, #64	@ 0x40
 800b9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba02:	e16c      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba04:	2380      	movs	r3, #128	@ 0x80
 800ba06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba0a:	e168      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba0c:	697b      	ldr	r3, [r7, #20]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	4a1b      	ldr	r2, [pc, #108]	@ (800ba80 <UART_SetConfig+0x348>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d142      	bne.n	800ba9c <UART_SetConfig+0x364>
 800ba16:	4b16      	ldr	r3, [pc, #88]	@ (800ba70 <UART_SetConfig+0x338>)
 800ba18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba1a:	f003 0307 	and.w	r3, r3, #7
 800ba1e:	2b05      	cmp	r3, #5
 800ba20:	d838      	bhi.n	800ba94 <UART_SetConfig+0x35c>
 800ba22:	a201      	add	r2, pc, #4	@ (adr r2, 800ba28 <UART_SetConfig+0x2f0>)
 800ba24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba28:	0800ba41 	.word	0x0800ba41
 800ba2c:	0800ba49 	.word	0x0800ba49
 800ba30:	0800ba51 	.word	0x0800ba51
 800ba34:	0800ba59 	.word	0x0800ba59
 800ba38:	0800ba85 	.word	0x0800ba85
 800ba3c:	0800ba8d 	.word	0x0800ba8d
 800ba40:	2300      	movs	r3, #0
 800ba42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba46:	e14a      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba48:	2304      	movs	r3, #4
 800ba4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba4e:	e146      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba50:	2308      	movs	r3, #8
 800ba52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba56:	e142      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba58:	2310      	movs	r3, #16
 800ba5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba5e:	e13e      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba60:	cfff69f3 	.word	0xcfff69f3
 800ba64:	58000c00 	.word	0x58000c00
 800ba68:	11fff4ff 	.word	0x11fff4ff
 800ba6c:	40011000 	.word	0x40011000
 800ba70:	58024400 	.word	0x58024400
 800ba74:	40004400 	.word	0x40004400
 800ba78:	40004800 	.word	0x40004800
 800ba7c:	40004c00 	.word	0x40004c00
 800ba80:	40005000 	.word	0x40005000
 800ba84:	2320      	movs	r3, #32
 800ba86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba8a:	e128      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba8c:	2340      	movs	r3, #64	@ 0x40
 800ba8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba92:	e124      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba94:	2380      	movs	r3, #128	@ 0x80
 800ba96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba9a:	e120      	b.n	800bcde <UART_SetConfig+0x5a6>
 800ba9c:	697b      	ldr	r3, [r7, #20]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	4acb      	ldr	r2, [pc, #812]	@ (800bdd0 <UART_SetConfig+0x698>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d176      	bne.n	800bb94 <UART_SetConfig+0x45c>
 800baa6:	4bcb      	ldr	r3, [pc, #812]	@ (800bdd4 <UART_SetConfig+0x69c>)
 800baa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800baaa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800baae:	2b28      	cmp	r3, #40	@ 0x28
 800bab0:	d86c      	bhi.n	800bb8c <UART_SetConfig+0x454>
 800bab2:	a201      	add	r2, pc, #4	@ (adr r2, 800bab8 <UART_SetConfig+0x380>)
 800bab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bab8:	0800bb5d 	.word	0x0800bb5d
 800babc:	0800bb8d 	.word	0x0800bb8d
 800bac0:	0800bb8d 	.word	0x0800bb8d
 800bac4:	0800bb8d 	.word	0x0800bb8d
 800bac8:	0800bb8d 	.word	0x0800bb8d
 800bacc:	0800bb8d 	.word	0x0800bb8d
 800bad0:	0800bb8d 	.word	0x0800bb8d
 800bad4:	0800bb8d 	.word	0x0800bb8d
 800bad8:	0800bb65 	.word	0x0800bb65
 800badc:	0800bb8d 	.word	0x0800bb8d
 800bae0:	0800bb8d 	.word	0x0800bb8d
 800bae4:	0800bb8d 	.word	0x0800bb8d
 800bae8:	0800bb8d 	.word	0x0800bb8d
 800baec:	0800bb8d 	.word	0x0800bb8d
 800baf0:	0800bb8d 	.word	0x0800bb8d
 800baf4:	0800bb8d 	.word	0x0800bb8d
 800baf8:	0800bb6d 	.word	0x0800bb6d
 800bafc:	0800bb8d 	.word	0x0800bb8d
 800bb00:	0800bb8d 	.word	0x0800bb8d
 800bb04:	0800bb8d 	.word	0x0800bb8d
 800bb08:	0800bb8d 	.word	0x0800bb8d
 800bb0c:	0800bb8d 	.word	0x0800bb8d
 800bb10:	0800bb8d 	.word	0x0800bb8d
 800bb14:	0800bb8d 	.word	0x0800bb8d
 800bb18:	0800bb75 	.word	0x0800bb75
 800bb1c:	0800bb8d 	.word	0x0800bb8d
 800bb20:	0800bb8d 	.word	0x0800bb8d
 800bb24:	0800bb8d 	.word	0x0800bb8d
 800bb28:	0800bb8d 	.word	0x0800bb8d
 800bb2c:	0800bb8d 	.word	0x0800bb8d
 800bb30:	0800bb8d 	.word	0x0800bb8d
 800bb34:	0800bb8d 	.word	0x0800bb8d
 800bb38:	0800bb7d 	.word	0x0800bb7d
 800bb3c:	0800bb8d 	.word	0x0800bb8d
 800bb40:	0800bb8d 	.word	0x0800bb8d
 800bb44:	0800bb8d 	.word	0x0800bb8d
 800bb48:	0800bb8d 	.word	0x0800bb8d
 800bb4c:	0800bb8d 	.word	0x0800bb8d
 800bb50:	0800bb8d 	.word	0x0800bb8d
 800bb54:	0800bb8d 	.word	0x0800bb8d
 800bb58:	0800bb85 	.word	0x0800bb85
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb62:	e0bc      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bb64:	2304      	movs	r3, #4
 800bb66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb6a:	e0b8      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bb6c:	2308      	movs	r3, #8
 800bb6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb72:	e0b4      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bb74:	2310      	movs	r3, #16
 800bb76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb7a:	e0b0      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bb7c:	2320      	movs	r3, #32
 800bb7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb82:	e0ac      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bb84:	2340      	movs	r3, #64	@ 0x40
 800bb86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb8a:	e0a8      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bb8c:	2380      	movs	r3, #128	@ 0x80
 800bb8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb92:	e0a4      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bb94:	697b      	ldr	r3, [r7, #20]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	4a8f      	ldr	r2, [pc, #572]	@ (800bdd8 <UART_SetConfig+0x6a0>)
 800bb9a:	4293      	cmp	r3, r2
 800bb9c:	d130      	bne.n	800bc00 <UART_SetConfig+0x4c8>
 800bb9e:	4b8d      	ldr	r3, [pc, #564]	@ (800bdd4 <UART_SetConfig+0x69c>)
 800bba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bba2:	f003 0307 	and.w	r3, r3, #7
 800bba6:	2b05      	cmp	r3, #5
 800bba8:	d826      	bhi.n	800bbf8 <UART_SetConfig+0x4c0>
 800bbaa:	a201      	add	r2, pc, #4	@ (adr r2, 800bbb0 <UART_SetConfig+0x478>)
 800bbac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbb0:	0800bbc9 	.word	0x0800bbc9
 800bbb4:	0800bbd1 	.word	0x0800bbd1
 800bbb8:	0800bbd9 	.word	0x0800bbd9
 800bbbc:	0800bbe1 	.word	0x0800bbe1
 800bbc0:	0800bbe9 	.word	0x0800bbe9
 800bbc4:	0800bbf1 	.word	0x0800bbf1
 800bbc8:	2300      	movs	r3, #0
 800bbca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbce:	e086      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bbd0:	2304      	movs	r3, #4
 800bbd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbd6:	e082      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bbd8:	2308      	movs	r3, #8
 800bbda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbde:	e07e      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bbe0:	2310      	movs	r3, #16
 800bbe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbe6:	e07a      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bbe8:	2320      	movs	r3, #32
 800bbea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbee:	e076      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bbf0:	2340      	movs	r3, #64	@ 0x40
 800bbf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbf6:	e072      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bbf8:	2380      	movs	r3, #128	@ 0x80
 800bbfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbfe:	e06e      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bc00:	697b      	ldr	r3, [r7, #20]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	4a75      	ldr	r2, [pc, #468]	@ (800bddc <UART_SetConfig+0x6a4>)
 800bc06:	4293      	cmp	r3, r2
 800bc08:	d130      	bne.n	800bc6c <UART_SetConfig+0x534>
 800bc0a:	4b72      	ldr	r3, [pc, #456]	@ (800bdd4 <UART_SetConfig+0x69c>)
 800bc0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc0e:	f003 0307 	and.w	r3, r3, #7
 800bc12:	2b05      	cmp	r3, #5
 800bc14:	d826      	bhi.n	800bc64 <UART_SetConfig+0x52c>
 800bc16:	a201      	add	r2, pc, #4	@ (adr r2, 800bc1c <UART_SetConfig+0x4e4>)
 800bc18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc1c:	0800bc35 	.word	0x0800bc35
 800bc20:	0800bc3d 	.word	0x0800bc3d
 800bc24:	0800bc45 	.word	0x0800bc45
 800bc28:	0800bc4d 	.word	0x0800bc4d
 800bc2c:	0800bc55 	.word	0x0800bc55
 800bc30:	0800bc5d 	.word	0x0800bc5d
 800bc34:	2300      	movs	r3, #0
 800bc36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc3a:	e050      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bc3c:	2304      	movs	r3, #4
 800bc3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc42:	e04c      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bc44:	2308      	movs	r3, #8
 800bc46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc4a:	e048      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bc4c:	2310      	movs	r3, #16
 800bc4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc52:	e044      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bc54:	2320      	movs	r3, #32
 800bc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc5a:	e040      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bc5c:	2340      	movs	r3, #64	@ 0x40
 800bc5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc62:	e03c      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bc64:	2380      	movs	r3, #128	@ 0x80
 800bc66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc6a:	e038      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4a5b      	ldr	r2, [pc, #364]	@ (800bde0 <UART_SetConfig+0x6a8>)
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d130      	bne.n	800bcd8 <UART_SetConfig+0x5a0>
 800bc76:	4b57      	ldr	r3, [pc, #348]	@ (800bdd4 <UART_SetConfig+0x69c>)
 800bc78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc7a:	f003 0307 	and.w	r3, r3, #7
 800bc7e:	2b05      	cmp	r3, #5
 800bc80:	d826      	bhi.n	800bcd0 <UART_SetConfig+0x598>
 800bc82:	a201      	add	r2, pc, #4	@ (adr r2, 800bc88 <UART_SetConfig+0x550>)
 800bc84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc88:	0800bca1 	.word	0x0800bca1
 800bc8c:	0800bca9 	.word	0x0800bca9
 800bc90:	0800bcb1 	.word	0x0800bcb1
 800bc94:	0800bcb9 	.word	0x0800bcb9
 800bc98:	0800bcc1 	.word	0x0800bcc1
 800bc9c:	0800bcc9 	.word	0x0800bcc9
 800bca0:	2302      	movs	r3, #2
 800bca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bca6:	e01a      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bca8:	2304      	movs	r3, #4
 800bcaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcae:	e016      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bcb0:	2308      	movs	r3, #8
 800bcb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcb6:	e012      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bcb8:	2310      	movs	r3, #16
 800bcba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcbe:	e00e      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bcc0:	2320      	movs	r3, #32
 800bcc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcc6:	e00a      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bcc8:	2340      	movs	r3, #64	@ 0x40
 800bcca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcce:	e006      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bcd0:	2380      	movs	r3, #128	@ 0x80
 800bcd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcd6:	e002      	b.n	800bcde <UART_SetConfig+0x5a6>
 800bcd8:	2380      	movs	r3, #128	@ 0x80
 800bcda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bcde:	697b      	ldr	r3, [r7, #20]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	4a3f      	ldr	r2, [pc, #252]	@ (800bde0 <UART_SetConfig+0x6a8>)
 800bce4:	4293      	cmp	r3, r2
 800bce6:	f040 80f8 	bne.w	800beda <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bcea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bcee:	2b20      	cmp	r3, #32
 800bcf0:	dc46      	bgt.n	800bd80 <UART_SetConfig+0x648>
 800bcf2:	2b02      	cmp	r3, #2
 800bcf4:	f2c0 8082 	blt.w	800bdfc <UART_SetConfig+0x6c4>
 800bcf8:	3b02      	subs	r3, #2
 800bcfa:	2b1e      	cmp	r3, #30
 800bcfc:	d87e      	bhi.n	800bdfc <UART_SetConfig+0x6c4>
 800bcfe:	a201      	add	r2, pc, #4	@ (adr r2, 800bd04 <UART_SetConfig+0x5cc>)
 800bd00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd04:	0800bd87 	.word	0x0800bd87
 800bd08:	0800bdfd 	.word	0x0800bdfd
 800bd0c:	0800bd8f 	.word	0x0800bd8f
 800bd10:	0800bdfd 	.word	0x0800bdfd
 800bd14:	0800bdfd 	.word	0x0800bdfd
 800bd18:	0800bdfd 	.word	0x0800bdfd
 800bd1c:	0800bd9f 	.word	0x0800bd9f
 800bd20:	0800bdfd 	.word	0x0800bdfd
 800bd24:	0800bdfd 	.word	0x0800bdfd
 800bd28:	0800bdfd 	.word	0x0800bdfd
 800bd2c:	0800bdfd 	.word	0x0800bdfd
 800bd30:	0800bdfd 	.word	0x0800bdfd
 800bd34:	0800bdfd 	.word	0x0800bdfd
 800bd38:	0800bdfd 	.word	0x0800bdfd
 800bd3c:	0800bdaf 	.word	0x0800bdaf
 800bd40:	0800bdfd 	.word	0x0800bdfd
 800bd44:	0800bdfd 	.word	0x0800bdfd
 800bd48:	0800bdfd 	.word	0x0800bdfd
 800bd4c:	0800bdfd 	.word	0x0800bdfd
 800bd50:	0800bdfd 	.word	0x0800bdfd
 800bd54:	0800bdfd 	.word	0x0800bdfd
 800bd58:	0800bdfd 	.word	0x0800bdfd
 800bd5c:	0800bdfd 	.word	0x0800bdfd
 800bd60:	0800bdfd 	.word	0x0800bdfd
 800bd64:	0800bdfd 	.word	0x0800bdfd
 800bd68:	0800bdfd 	.word	0x0800bdfd
 800bd6c:	0800bdfd 	.word	0x0800bdfd
 800bd70:	0800bdfd 	.word	0x0800bdfd
 800bd74:	0800bdfd 	.word	0x0800bdfd
 800bd78:	0800bdfd 	.word	0x0800bdfd
 800bd7c:	0800bdef 	.word	0x0800bdef
 800bd80:	2b40      	cmp	r3, #64	@ 0x40
 800bd82:	d037      	beq.n	800bdf4 <UART_SetConfig+0x6bc>
 800bd84:	e03a      	b.n	800bdfc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bd86:	f7fd ff9b 	bl	8009cc0 <HAL_RCCEx_GetD3PCLK1Freq>
 800bd8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd8c:	e03c      	b.n	800be08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd92:	4618      	mov	r0, r3
 800bd94:	f7fd ffaa 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd9c:	e034      	b.n	800be08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd9e:	f107 0318 	add.w	r3, r7, #24
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7fe f8f6 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bda8:	69fb      	ldr	r3, [r7, #28]
 800bdaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdac:	e02c      	b.n	800be08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bdae:	4b09      	ldr	r3, [pc, #36]	@ (800bdd4 <UART_SetConfig+0x69c>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f003 0320 	and.w	r3, r3, #32
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d016      	beq.n	800bde8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bdba:	4b06      	ldr	r3, [pc, #24]	@ (800bdd4 <UART_SetConfig+0x69c>)
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	08db      	lsrs	r3, r3, #3
 800bdc0:	f003 0303 	and.w	r3, r3, #3
 800bdc4:	4a07      	ldr	r2, [pc, #28]	@ (800bde4 <UART_SetConfig+0x6ac>)
 800bdc6:	fa22 f303 	lsr.w	r3, r2, r3
 800bdca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bdcc:	e01c      	b.n	800be08 <UART_SetConfig+0x6d0>
 800bdce:	bf00      	nop
 800bdd0:	40011400 	.word	0x40011400
 800bdd4:	58024400 	.word	0x58024400
 800bdd8:	40007800 	.word	0x40007800
 800bddc:	40007c00 	.word	0x40007c00
 800bde0:	58000c00 	.word	0x58000c00
 800bde4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800bde8:	4b9d      	ldr	r3, [pc, #628]	@ (800c060 <UART_SetConfig+0x928>)
 800bdea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdec:	e00c      	b.n	800be08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bdee:	4b9d      	ldr	r3, [pc, #628]	@ (800c064 <UART_SetConfig+0x92c>)
 800bdf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdf2:	e009      	b.n	800be08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bdf4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdfa:	e005      	b.n	800be08 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800be00:	2301      	movs	r3, #1
 800be02:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800be06:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800be08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	f000 81de 	beq.w	800c1cc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800be10:	697b      	ldr	r3, [r7, #20]
 800be12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be14:	4a94      	ldr	r2, [pc, #592]	@ (800c068 <UART_SetConfig+0x930>)
 800be16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be1a:	461a      	mov	r2, r3
 800be1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800be22:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	685a      	ldr	r2, [r3, #4]
 800be28:	4613      	mov	r3, r2
 800be2a:	005b      	lsls	r3, r3, #1
 800be2c:	4413      	add	r3, r2
 800be2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be30:	429a      	cmp	r2, r3
 800be32:	d305      	bcc.n	800be40 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	685b      	ldr	r3, [r3, #4]
 800be38:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d903      	bls.n	800be48 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800be40:	2301      	movs	r3, #1
 800be42:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800be46:	e1c1      	b.n	800c1cc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be4a:	2200      	movs	r2, #0
 800be4c:	60bb      	str	r3, [r7, #8]
 800be4e:	60fa      	str	r2, [r7, #12]
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be54:	4a84      	ldr	r2, [pc, #528]	@ (800c068 <UART_SetConfig+0x930>)
 800be56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be5a:	b29b      	uxth	r3, r3
 800be5c:	2200      	movs	r2, #0
 800be5e:	603b      	str	r3, [r7, #0]
 800be60:	607a      	str	r2, [r7, #4]
 800be62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be6a:	f7f4 fa91 	bl	8000390 <__aeabi_uldivmod>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	4610      	mov	r0, r2
 800be74:	4619      	mov	r1, r3
 800be76:	f04f 0200 	mov.w	r2, #0
 800be7a:	f04f 0300 	mov.w	r3, #0
 800be7e:	020b      	lsls	r3, r1, #8
 800be80:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800be84:	0202      	lsls	r2, r0, #8
 800be86:	6979      	ldr	r1, [r7, #20]
 800be88:	6849      	ldr	r1, [r1, #4]
 800be8a:	0849      	lsrs	r1, r1, #1
 800be8c:	2000      	movs	r0, #0
 800be8e:	460c      	mov	r4, r1
 800be90:	4605      	mov	r5, r0
 800be92:	eb12 0804 	adds.w	r8, r2, r4
 800be96:	eb43 0905 	adc.w	r9, r3, r5
 800be9a:	697b      	ldr	r3, [r7, #20]
 800be9c:	685b      	ldr	r3, [r3, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	469a      	mov	sl, r3
 800bea2:	4693      	mov	fp, r2
 800bea4:	4652      	mov	r2, sl
 800bea6:	465b      	mov	r3, fp
 800bea8:	4640      	mov	r0, r8
 800beaa:	4649      	mov	r1, r9
 800beac:	f7f4 fa70 	bl	8000390 <__aeabi_uldivmod>
 800beb0:	4602      	mov	r2, r0
 800beb2:	460b      	mov	r3, r1
 800beb4:	4613      	mov	r3, r2
 800beb6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800beb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bebe:	d308      	bcc.n	800bed2 <UART_SetConfig+0x79a>
 800bec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bec2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bec6:	d204      	bcs.n	800bed2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800bec8:	697b      	ldr	r3, [r7, #20]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bece:	60da      	str	r2, [r3, #12]
 800bed0:	e17c      	b.n	800c1cc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bed8:	e178      	b.n	800c1cc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	69db      	ldr	r3, [r3, #28]
 800bede:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bee2:	f040 80c5 	bne.w	800c070 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800bee6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800beea:	2b20      	cmp	r3, #32
 800beec:	dc48      	bgt.n	800bf80 <UART_SetConfig+0x848>
 800beee:	2b00      	cmp	r3, #0
 800bef0:	db7b      	blt.n	800bfea <UART_SetConfig+0x8b2>
 800bef2:	2b20      	cmp	r3, #32
 800bef4:	d879      	bhi.n	800bfea <UART_SetConfig+0x8b2>
 800bef6:	a201      	add	r2, pc, #4	@ (adr r2, 800befc <UART_SetConfig+0x7c4>)
 800bef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800befc:	0800bf87 	.word	0x0800bf87
 800bf00:	0800bf8f 	.word	0x0800bf8f
 800bf04:	0800bfeb 	.word	0x0800bfeb
 800bf08:	0800bfeb 	.word	0x0800bfeb
 800bf0c:	0800bf97 	.word	0x0800bf97
 800bf10:	0800bfeb 	.word	0x0800bfeb
 800bf14:	0800bfeb 	.word	0x0800bfeb
 800bf18:	0800bfeb 	.word	0x0800bfeb
 800bf1c:	0800bfa7 	.word	0x0800bfa7
 800bf20:	0800bfeb 	.word	0x0800bfeb
 800bf24:	0800bfeb 	.word	0x0800bfeb
 800bf28:	0800bfeb 	.word	0x0800bfeb
 800bf2c:	0800bfeb 	.word	0x0800bfeb
 800bf30:	0800bfeb 	.word	0x0800bfeb
 800bf34:	0800bfeb 	.word	0x0800bfeb
 800bf38:	0800bfeb 	.word	0x0800bfeb
 800bf3c:	0800bfb7 	.word	0x0800bfb7
 800bf40:	0800bfeb 	.word	0x0800bfeb
 800bf44:	0800bfeb 	.word	0x0800bfeb
 800bf48:	0800bfeb 	.word	0x0800bfeb
 800bf4c:	0800bfeb 	.word	0x0800bfeb
 800bf50:	0800bfeb 	.word	0x0800bfeb
 800bf54:	0800bfeb 	.word	0x0800bfeb
 800bf58:	0800bfeb 	.word	0x0800bfeb
 800bf5c:	0800bfeb 	.word	0x0800bfeb
 800bf60:	0800bfeb 	.word	0x0800bfeb
 800bf64:	0800bfeb 	.word	0x0800bfeb
 800bf68:	0800bfeb 	.word	0x0800bfeb
 800bf6c:	0800bfeb 	.word	0x0800bfeb
 800bf70:	0800bfeb 	.word	0x0800bfeb
 800bf74:	0800bfeb 	.word	0x0800bfeb
 800bf78:	0800bfeb 	.word	0x0800bfeb
 800bf7c:	0800bfdd 	.word	0x0800bfdd
 800bf80:	2b40      	cmp	r3, #64	@ 0x40
 800bf82:	d02e      	beq.n	800bfe2 <UART_SetConfig+0x8aa>
 800bf84:	e031      	b.n	800bfea <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf86:	f7fb fea3 	bl	8007cd0 <HAL_RCC_GetPCLK1Freq>
 800bf8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bf8c:	e033      	b.n	800bff6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf8e:	f7fb feb5 	bl	8007cfc <HAL_RCC_GetPCLK2Freq>
 800bf92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bf94:	e02f      	b.n	800bff6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f7fd fea6 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bfa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfa4:	e027      	b.n	800bff6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bfa6:	f107 0318 	add.w	r3, r7, #24
 800bfaa:	4618      	mov	r0, r3
 800bfac:	f7fd fff2 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bfb0:	69fb      	ldr	r3, [r7, #28]
 800bfb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfb4:	e01f      	b.n	800bff6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bfb6:	4b2d      	ldr	r3, [pc, #180]	@ (800c06c <UART_SetConfig+0x934>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f003 0320 	and.w	r3, r3, #32
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d009      	beq.n	800bfd6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bfc2:	4b2a      	ldr	r3, [pc, #168]	@ (800c06c <UART_SetConfig+0x934>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	08db      	lsrs	r3, r3, #3
 800bfc8:	f003 0303 	and.w	r3, r3, #3
 800bfcc:	4a24      	ldr	r2, [pc, #144]	@ (800c060 <UART_SetConfig+0x928>)
 800bfce:	fa22 f303 	lsr.w	r3, r2, r3
 800bfd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bfd4:	e00f      	b.n	800bff6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bfd6:	4b22      	ldr	r3, [pc, #136]	@ (800c060 <UART_SetConfig+0x928>)
 800bfd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfda:	e00c      	b.n	800bff6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bfdc:	4b21      	ldr	r3, [pc, #132]	@ (800c064 <UART_SetConfig+0x92c>)
 800bfde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfe0:	e009      	b.n	800bff6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bfe2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bfe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfe8:	e005      	b.n	800bff6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bfea:	2300      	movs	r3, #0
 800bfec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bfee:	2301      	movs	r3, #1
 800bff0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bff4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	f000 80e7 	beq.w	800c1cc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c002:	4a19      	ldr	r2, [pc, #100]	@ (800c068 <UART_SetConfig+0x930>)
 800c004:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c008:	461a      	mov	r2, r3
 800c00a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c00c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c010:	005a      	lsls	r2, r3, #1
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	685b      	ldr	r3, [r3, #4]
 800c016:	085b      	lsrs	r3, r3, #1
 800c018:	441a      	add	r2, r3
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	685b      	ldr	r3, [r3, #4]
 800c01e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c022:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c026:	2b0f      	cmp	r3, #15
 800c028:	d916      	bls.n	800c058 <UART_SetConfig+0x920>
 800c02a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c02c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c030:	d212      	bcs.n	800c058 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c034:	b29b      	uxth	r3, r3
 800c036:	f023 030f 	bic.w	r3, r3, #15
 800c03a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c03c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c03e:	085b      	lsrs	r3, r3, #1
 800c040:	b29b      	uxth	r3, r3
 800c042:	f003 0307 	and.w	r3, r3, #7
 800c046:	b29a      	uxth	r2, r3
 800c048:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c04a:	4313      	orrs	r3, r2
 800c04c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c054:	60da      	str	r2, [r3, #12]
 800c056:	e0b9      	b.n	800c1cc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c058:	2301      	movs	r3, #1
 800c05a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c05e:	e0b5      	b.n	800c1cc <UART_SetConfig+0xa94>
 800c060:	03d09000 	.word	0x03d09000
 800c064:	003d0900 	.word	0x003d0900
 800c068:	08010114 	.word	0x08010114
 800c06c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800c070:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c074:	2b20      	cmp	r3, #32
 800c076:	dc49      	bgt.n	800c10c <UART_SetConfig+0x9d4>
 800c078:	2b00      	cmp	r3, #0
 800c07a:	db7c      	blt.n	800c176 <UART_SetConfig+0xa3e>
 800c07c:	2b20      	cmp	r3, #32
 800c07e:	d87a      	bhi.n	800c176 <UART_SetConfig+0xa3e>
 800c080:	a201      	add	r2, pc, #4	@ (adr r2, 800c088 <UART_SetConfig+0x950>)
 800c082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c086:	bf00      	nop
 800c088:	0800c113 	.word	0x0800c113
 800c08c:	0800c11b 	.word	0x0800c11b
 800c090:	0800c177 	.word	0x0800c177
 800c094:	0800c177 	.word	0x0800c177
 800c098:	0800c123 	.word	0x0800c123
 800c09c:	0800c177 	.word	0x0800c177
 800c0a0:	0800c177 	.word	0x0800c177
 800c0a4:	0800c177 	.word	0x0800c177
 800c0a8:	0800c133 	.word	0x0800c133
 800c0ac:	0800c177 	.word	0x0800c177
 800c0b0:	0800c177 	.word	0x0800c177
 800c0b4:	0800c177 	.word	0x0800c177
 800c0b8:	0800c177 	.word	0x0800c177
 800c0bc:	0800c177 	.word	0x0800c177
 800c0c0:	0800c177 	.word	0x0800c177
 800c0c4:	0800c177 	.word	0x0800c177
 800c0c8:	0800c143 	.word	0x0800c143
 800c0cc:	0800c177 	.word	0x0800c177
 800c0d0:	0800c177 	.word	0x0800c177
 800c0d4:	0800c177 	.word	0x0800c177
 800c0d8:	0800c177 	.word	0x0800c177
 800c0dc:	0800c177 	.word	0x0800c177
 800c0e0:	0800c177 	.word	0x0800c177
 800c0e4:	0800c177 	.word	0x0800c177
 800c0e8:	0800c177 	.word	0x0800c177
 800c0ec:	0800c177 	.word	0x0800c177
 800c0f0:	0800c177 	.word	0x0800c177
 800c0f4:	0800c177 	.word	0x0800c177
 800c0f8:	0800c177 	.word	0x0800c177
 800c0fc:	0800c177 	.word	0x0800c177
 800c100:	0800c177 	.word	0x0800c177
 800c104:	0800c177 	.word	0x0800c177
 800c108:	0800c169 	.word	0x0800c169
 800c10c:	2b40      	cmp	r3, #64	@ 0x40
 800c10e:	d02e      	beq.n	800c16e <UART_SetConfig+0xa36>
 800c110:	e031      	b.n	800c176 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c112:	f7fb fddd 	bl	8007cd0 <HAL_RCC_GetPCLK1Freq>
 800c116:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c118:	e033      	b.n	800c182 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c11a:	f7fb fdef 	bl	8007cfc <HAL_RCC_GetPCLK2Freq>
 800c11e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c120:	e02f      	b.n	800c182 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c126:	4618      	mov	r0, r3
 800c128:	f7fd fde0 	bl	8009cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c130:	e027      	b.n	800c182 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c132:	f107 0318 	add.w	r3, r7, #24
 800c136:	4618      	mov	r0, r3
 800c138:	f7fd ff2c 	bl	8009f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c13c:	69fb      	ldr	r3, [r7, #28]
 800c13e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c140:	e01f      	b.n	800c182 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c142:	4b2d      	ldr	r3, [pc, #180]	@ (800c1f8 <UART_SetConfig+0xac0>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f003 0320 	and.w	r3, r3, #32
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d009      	beq.n	800c162 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c14e:	4b2a      	ldr	r3, [pc, #168]	@ (800c1f8 <UART_SetConfig+0xac0>)
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	08db      	lsrs	r3, r3, #3
 800c154:	f003 0303 	and.w	r3, r3, #3
 800c158:	4a28      	ldr	r2, [pc, #160]	@ (800c1fc <UART_SetConfig+0xac4>)
 800c15a:	fa22 f303 	lsr.w	r3, r2, r3
 800c15e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c160:	e00f      	b.n	800c182 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c162:	4b26      	ldr	r3, [pc, #152]	@ (800c1fc <UART_SetConfig+0xac4>)
 800c164:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c166:	e00c      	b.n	800c182 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c168:	4b25      	ldr	r3, [pc, #148]	@ (800c200 <UART_SetConfig+0xac8>)
 800c16a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c16c:	e009      	b.n	800c182 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c16e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c172:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c174:	e005      	b.n	800c182 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c176:	2300      	movs	r3, #0
 800c178:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c17a:	2301      	movs	r3, #1
 800c17c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c180:	bf00      	nop
    }

    if (pclk != 0U)
 800c182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c184:	2b00      	cmp	r3, #0
 800c186:	d021      	beq.n	800c1cc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c18c:	4a1d      	ldr	r2, [pc, #116]	@ (800c204 <UART_SetConfig+0xacc>)
 800c18e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c192:	461a      	mov	r2, r3
 800c194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c196:	fbb3 f2f2 	udiv	r2, r3, r2
 800c19a:	697b      	ldr	r3, [r7, #20]
 800c19c:	685b      	ldr	r3, [r3, #4]
 800c19e:	085b      	lsrs	r3, r3, #1
 800c1a0:	441a      	add	r2, r3
 800c1a2:	697b      	ldr	r3, [r7, #20]
 800c1a4:	685b      	ldr	r3, [r3, #4]
 800c1a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ae:	2b0f      	cmp	r3, #15
 800c1b0:	d909      	bls.n	800c1c6 <UART_SetConfig+0xa8e>
 800c1b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c1b8:	d205      	bcs.n	800c1c6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c1ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1bc:	b29a      	uxth	r2, r3
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	60da      	str	r2, [r3, #12]
 800c1c4:	e002      	b.n	800c1cc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c1d4:	697b      	ldr	r3, [r7, #20]
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c1e8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3748      	adds	r7, #72	@ 0x48
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c1f6:	bf00      	nop
 800c1f8:	58024400 	.word	0x58024400
 800c1fc:	03d09000 	.word	0x03d09000
 800c200:	003d0900 	.word	0x003d0900
 800c204:	08010114 	.word	0x08010114

0800c208 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c208:	b480      	push	{r7}
 800c20a:	b083      	sub	sp, #12
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c214:	f003 0308 	and.w	r3, r3, #8
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d00a      	beq.n	800c232 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	685b      	ldr	r3, [r3, #4]
 800c222:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	430a      	orrs	r2, r1
 800c230:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c236:	f003 0301 	and.w	r3, r3, #1
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d00a      	beq.n	800c254 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	430a      	orrs	r2, r1
 800c252:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c258:	f003 0302 	and.w	r3, r3, #2
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d00a      	beq.n	800c276 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	685b      	ldr	r3, [r3, #4]
 800c266:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	430a      	orrs	r2, r1
 800c274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c27a:	f003 0304 	and.w	r3, r3, #4
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d00a      	beq.n	800c298 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	430a      	orrs	r2, r1
 800c296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c29c:	f003 0310 	and.w	r3, r3, #16
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d00a      	beq.n	800c2ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	689b      	ldr	r3, [r3, #8]
 800c2aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	430a      	orrs	r2, r1
 800c2b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2be:	f003 0320 	and.w	r3, r3, #32
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d00a      	beq.n	800c2dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	689b      	ldr	r3, [r3, #8]
 800c2cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	430a      	orrs	r2, r1
 800c2da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d01a      	beq.n	800c31e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	685b      	ldr	r3, [r3, #4]
 800c2ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	430a      	orrs	r2, r1
 800c2fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c302:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c306:	d10a      	bne.n	800c31e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	685b      	ldr	r3, [r3, #4]
 800c30e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	430a      	orrs	r2, r1
 800c31c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c326:	2b00      	cmp	r3, #0
 800c328:	d00a      	beq.n	800c340 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	430a      	orrs	r2, r1
 800c33e:	605a      	str	r2, [r3, #4]
  }
}
 800c340:	bf00      	nop
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b098      	sub	sp, #96	@ 0x60
 800c350:	af02      	add	r7, sp, #8
 800c352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c35c:	f7f5 fb9e 	bl	8001a9c <HAL_GetTick>
 800c360:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f003 0308 	and.w	r3, r3, #8
 800c36c:	2b08      	cmp	r3, #8
 800c36e:	d12f      	bne.n	800c3d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c370:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c374:	9300      	str	r3, [sp, #0]
 800c376:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c378:	2200      	movs	r2, #0
 800c37a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c37e:	6878      	ldr	r0, [r7, #4]
 800c380:	f000 f88e 	bl	800c4a0 <UART_WaitOnFlagUntilTimeout>
 800c384:	4603      	mov	r3, r0
 800c386:	2b00      	cmp	r3, #0
 800c388:	d022      	beq.n	800c3d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c392:	e853 3f00 	ldrex	r3, [r3]
 800c396:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c39a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c39e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	461a      	mov	r2, r3
 800c3a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3a8:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c3ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c3b0:	e841 2300 	strex	r3, r2, [r1]
 800c3b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c3b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d1e6      	bne.n	800c38a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2220      	movs	r2, #32
 800c3c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c3cc:	2303      	movs	r3, #3
 800c3ce:	e063      	b.n	800c498 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f003 0304 	and.w	r3, r3, #4
 800c3da:	2b04      	cmp	r3, #4
 800c3dc:	d149      	bne.n	800c472 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c3de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c3e2:	9300      	str	r3, [sp, #0]
 800c3e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f000 f857 	bl	800c4a0 <UART_WaitOnFlagUntilTimeout>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d03c      	beq.n	800c472 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c400:	e853 3f00 	ldrex	r3, [r3]
 800c404:	623b      	str	r3, [r7, #32]
   return(result);
 800c406:	6a3b      	ldr	r3, [r7, #32]
 800c408:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c40c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	461a      	mov	r2, r3
 800c414:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c416:	633b      	str	r3, [r7, #48]	@ 0x30
 800c418:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c41a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c41c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c41e:	e841 2300 	strex	r3, r2, [r1]
 800c422:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c426:	2b00      	cmp	r3, #0
 800c428:	d1e6      	bne.n	800c3f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	3308      	adds	r3, #8
 800c430:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	e853 3f00 	ldrex	r3, [r3]
 800c438:	60fb      	str	r3, [r7, #12]
   return(result);
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	f023 0301 	bic.w	r3, r3, #1
 800c440:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	3308      	adds	r3, #8
 800c448:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c44a:	61fa      	str	r2, [r7, #28]
 800c44c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c44e:	69b9      	ldr	r1, [r7, #24]
 800c450:	69fa      	ldr	r2, [r7, #28]
 800c452:	e841 2300 	strex	r3, r2, [r1]
 800c456:	617b      	str	r3, [r7, #20]
   return(result);
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d1e5      	bne.n	800c42a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2220      	movs	r2, #32
 800c462:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2200      	movs	r2, #0
 800c46a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c46e:	2303      	movs	r3, #3
 800c470:	e012      	b.n	800c498 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2220      	movs	r2, #32
 800c476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2220      	movs	r2, #32
 800c47e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2200      	movs	r2, #0
 800c486:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2200      	movs	r2, #0
 800c48c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2200      	movs	r2, #0
 800c492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c496:	2300      	movs	r3, #0
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3758      	adds	r7, #88	@ 0x58
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd80      	pop	{r7, pc}

0800c4a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b084      	sub	sp, #16
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	60f8      	str	r0, [r7, #12]
 800c4a8:	60b9      	str	r1, [r7, #8]
 800c4aa:	603b      	str	r3, [r7, #0]
 800c4ac:	4613      	mov	r3, r2
 800c4ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4b0:	e04f      	b.n	800c552 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c4b2:	69bb      	ldr	r3, [r7, #24]
 800c4b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4b8:	d04b      	beq.n	800c552 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c4ba:	f7f5 faef 	bl	8001a9c <HAL_GetTick>
 800c4be:	4602      	mov	r2, r0
 800c4c0:	683b      	ldr	r3, [r7, #0]
 800c4c2:	1ad3      	subs	r3, r2, r3
 800c4c4:	69ba      	ldr	r2, [r7, #24]
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d302      	bcc.n	800c4d0 <UART_WaitOnFlagUntilTimeout+0x30>
 800c4ca:	69bb      	ldr	r3, [r7, #24]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d101      	bne.n	800c4d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c4d0:	2303      	movs	r3, #3
 800c4d2:	e04e      	b.n	800c572 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f003 0304 	and.w	r3, r3, #4
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d037      	beq.n	800c552 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	2b80      	cmp	r3, #128	@ 0x80
 800c4e6:	d034      	beq.n	800c552 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	2b40      	cmp	r3, #64	@ 0x40
 800c4ec:	d031      	beq.n	800c552 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	69db      	ldr	r3, [r3, #28]
 800c4f4:	f003 0308 	and.w	r3, r3, #8
 800c4f8:	2b08      	cmp	r3, #8
 800c4fa:	d110      	bne.n	800c51e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	2208      	movs	r2, #8
 800c502:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c504:	68f8      	ldr	r0, [r7, #12]
 800c506:	f000 f95b 	bl	800c7c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	2208      	movs	r2, #8
 800c50e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	2200      	movs	r2, #0
 800c516:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c51a:	2301      	movs	r3, #1
 800c51c:	e029      	b.n	800c572 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	69db      	ldr	r3, [r3, #28]
 800c524:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c528:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c52c:	d111      	bne.n	800c552 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c536:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c538:	68f8      	ldr	r0, [r7, #12]
 800c53a:	f000 f941 	bl	800c7c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	2220      	movs	r2, #32
 800c542:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	2200      	movs	r2, #0
 800c54a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c54e:	2303      	movs	r3, #3
 800c550:	e00f      	b.n	800c572 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	69da      	ldr	r2, [r3, #28]
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	4013      	ands	r3, r2
 800c55c:	68ba      	ldr	r2, [r7, #8]
 800c55e:	429a      	cmp	r2, r3
 800c560:	bf0c      	ite	eq
 800c562:	2301      	moveq	r3, #1
 800c564:	2300      	movne	r3, #0
 800c566:	b2db      	uxtb	r3, r3
 800c568:	461a      	mov	r2, r3
 800c56a:	79fb      	ldrb	r3, [r7, #7]
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d0a0      	beq.n	800c4b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c570:	2300      	movs	r3, #0
}
 800c572:	4618      	mov	r0, r3
 800c574:	3710      	adds	r7, #16
 800c576:	46bd      	mov	sp, r7
 800c578:	bd80      	pop	{r7, pc}
	...

0800c57c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c57c:	b480      	push	{r7}
 800c57e:	b0a3      	sub	sp, #140	@ 0x8c
 800c580:	af00      	add	r7, sp, #0
 800c582:	60f8      	str	r0, [r7, #12]
 800c584:	60b9      	str	r1, [r7, #8]
 800c586:	4613      	mov	r3, r2
 800c588:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	68ba      	ldr	r2, [r7, #8]
 800c58e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	88fa      	ldrh	r2, [r7, #6]
 800c594:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	88fa      	ldrh	r2, [r7, #6]
 800c59c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	689b      	ldr	r3, [r3, #8]
 800c5aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5ae:	d10e      	bne.n	800c5ce <UART_Start_Receive_IT+0x52>
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	691b      	ldr	r3, [r3, #16]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d105      	bne.n	800c5c4 <UART_Start_Receive_IT+0x48>
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c5be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c5c2:	e02d      	b.n	800c620 <UART_Start_Receive_IT+0xa4>
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	22ff      	movs	r2, #255	@ 0xff
 800c5c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c5cc:	e028      	b.n	800c620 <UART_Start_Receive_IT+0xa4>
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	689b      	ldr	r3, [r3, #8]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d10d      	bne.n	800c5f2 <UART_Start_Receive_IT+0x76>
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	691b      	ldr	r3, [r3, #16]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d104      	bne.n	800c5e8 <UART_Start_Receive_IT+0x6c>
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	22ff      	movs	r2, #255	@ 0xff
 800c5e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c5e6:	e01b      	b.n	800c620 <UART_Start_Receive_IT+0xa4>
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	227f      	movs	r2, #127	@ 0x7f
 800c5ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c5f0:	e016      	b.n	800c620 <UART_Start_Receive_IT+0xa4>
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	689b      	ldr	r3, [r3, #8]
 800c5f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c5fa:	d10d      	bne.n	800c618 <UART_Start_Receive_IT+0x9c>
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	691b      	ldr	r3, [r3, #16]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d104      	bne.n	800c60e <UART_Start_Receive_IT+0x92>
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	227f      	movs	r2, #127	@ 0x7f
 800c608:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c60c:	e008      	b.n	800c620 <UART_Start_Receive_IT+0xa4>
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	223f      	movs	r2, #63	@ 0x3f
 800c612:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c616:	e003      	b.n	800c620 <UART_Start_Receive_IT+0xa4>
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2200      	movs	r2, #0
 800c61c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	2200      	movs	r2, #0
 800c624:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2222      	movs	r2, #34	@ 0x22
 800c62c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	3308      	adds	r3, #8
 800c636:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c638:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c63a:	e853 3f00 	ldrex	r3, [r3]
 800c63e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c640:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c642:	f043 0301 	orr.w	r3, r3, #1
 800c646:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	3308      	adds	r3, #8
 800c650:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c654:	673a      	str	r2, [r7, #112]	@ 0x70
 800c656:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c658:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c65a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c65c:	e841 2300 	strex	r3, r2, [r1]
 800c660:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c662:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c664:	2b00      	cmp	r3, #0
 800c666:	d1e3      	bne.n	800c630 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c66c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c670:	d14f      	bne.n	800c712 <UART_Start_Receive_IT+0x196>
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c678:	88fa      	ldrh	r2, [r7, #6]
 800c67a:	429a      	cmp	r2, r3
 800c67c:	d349      	bcc.n	800c712 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	689b      	ldr	r3, [r3, #8]
 800c682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c686:	d107      	bne.n	800c698 <UART_Start_Receive_IT+0x11c>
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	691b      	ldr	r3, [r3, #16]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d103      	bne.n	800c698 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	4a47      	ldr	r2, [pc, #284]	@ (800c7b0 <UART_Start_Receive_IT+0x234>)
 800c694:	675a      	str	r2, [r3, #116]	@ 0x74
 800c696:	e002      	b.n	800c69e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	4a46      	ldr	r2, [pc, #280]	@ (800c7b4 <UART_Start_Receive_IT+0x238>)
 800c69c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	691b      	ldr	r3, [r3, #16]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d01a      	beq.n	800c6dc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6ae:	e853 3f00 	ldrex	r3, [r3]
 800c6b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c6b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c6ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	461a      	mov	r2, r3
 800c6c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c6c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c6ca:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6cc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c6ce:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c6d0:	e841 2300 	strex	r3, r2, [r1]
 800c6d4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c6d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d1e4      	bne.n	800c6a6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	3308      	adds	r3, #8
 800c6e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6e6:	e853 3f00 	ldrex	r3, [r3]
 800c6ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c6f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	3308      	adds	r3, #8
 800c6fa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c6fc:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c6fe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c700:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c702:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c704:	e841 2300 	strex	r3, r2, [r1]
 800c708:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c70a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d1e5      	bne.n	800c6dc <UART_Start_Receive_IT+0x160>
 800c710:	e046      	b.n	800c7a0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	689b      	ldr	r3, [r3, #8]
 800c716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c71a:	d107      	bne.n	800c72c <UART_Start_Receive_IT+0x1b0>
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	691b      	ldr	r3, [r3, #16]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d103      	bne.n	800c72c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	4a24      	ldr	r2, [pc, #144]	@ (800c7b8 <UART_Start_Receive_IT+0x23c>)
 800c728:	675a      	str	r2, [r3, #116]	@ 0x74
 800c72a:	e002      	b.n	800c732 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	4a23      	ldr	r2, [pc, #140]	@ (800c7bc <UART_Start_Receive_IT+0x240>)
 800c730:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	691b      	ldr	r3, [r3, #16]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d019      	beq.n	800c76e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c742:	e853 3f00 	ldrex	r3, [r3]
 800c746:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c74a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c74e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	461a      	mov	r2, r3
 800c756:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c758:	637b      	str	r3, [r7, #52]	@ 0x34
 800c75a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c75c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c75e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c760:	e841 2300 	strex	r3, r2, [r1]
 800c764:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d1e6      	bne.n	800c73a <UART_Start_Receive_IT+0x1be>
 800c76c:	e018      	b.n	800c7a0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c774:	697b      	ldr	r3, [r7, #20]
 800c776:	e853 3f00 	ldrex	r3, [r3]
 800c77a:	613b      	str	r3, [r7, #16]
   return(result);
 800c77c:	693b      	ldr	r3, [r7, #16]
 800c77e:	f043 0320 	orr.w	r3, r3, #32
 800c782:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	461a      	mov	r2, r3
 800c78a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c78c:	623b      	str	r3, [r7, #32]
 800c78e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c790:	69f9      	ldr	r1, [r7, #28]
 800c792:	6a3a      	ldr	r2, [r7, #32]
 800c794:	e841 2300 	strex	r3, r2, [r1]
 800c798:	61bb      	str	r3, [r7, #24]
   return(result);
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d1e6      	bne.n	800c76e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c7a0:	2300      	movs	r3, #0
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	378c      	adds	r7, #140	@ 0x8c
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ac:	4770      	bx	lr
 800c7ae:	bf00      	nop
 800c7b0:	0800cfe1 	.word	0x0800cfe1
 800c7b4:	0800cc81 	.word	0x0800cc81
 800c7b8:	0800cac9 	.word	0x0800cac9
 800c7bc:	0800c911 	.word	0x0800c911

0800c7c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b095      	sub	sp, #84	@ 0x54
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7d0:	e853 3f00 	ldrex	r3, [r3]
 800c7d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c7dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	461a      	mov	r2, r3
 800c7e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7e6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c7e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c7ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c7ee:	e841 2300 	strex	r3, r2, [r1]
 800c7f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d1e6      	bne.n	800c7c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	3308      	adds	r3, #8
 800c800:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c802:	6a3b      	ldr	r3, [r7, #32]
 800c804:	e853 3f00 	ldrex	r3, [r3]
 800c808:	61fb      	str	r3, [r7, #28]
   return(result);
 800c80a:	69fa      	ldr	r2, [r7, #28]
 800c80c:	4b1e      	ldr	r3, [pc, #120]	@ (800c888 <UART_EndRxTransfer+0xc8>)
 800c80e:	4013      	ands	r3, r2
 800c810:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	3308      	adds	r3, #8
 800c818:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c81a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c81c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c81e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c822:	e841 2300 	strex	r3, r2, [r1]
 800c826:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d1e5      	bne.n	800c7fa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c832:	2b01      	cmp	r3, #1
 800c834:	d118      	bne.n	800c868 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	e853 3f00 	ldrex	r3, [r3]
 800c842:	60bb      	str	r3, [r7, #8]
   return(result);
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	f023 0310 	bic.w	r3, r3, #16
 800c84a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	461a      	mov	r2, r3
 800c852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c854:	61bb      	str	r3, [r7, #24]
 800c856:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c858:	6979      	ldr	r1, [r7, #20]
 800c85a:	69ba      	ldr	r2, [r7, #24]
 800c85c:	e841 2300 	strex	r3, r2, [r1]
 800c860:	613b      	str	r3, [r7, #16]
   return(result);
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d1e6      	bne.n	800c836 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2220      	movs	r2, #32
 800c86c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2200      	movs	r2, #0
 800c874:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2200      	movs	r2, #0
 800c87a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c87c:	bf00      	nop
 800c87e:	3754      	adds	r7, #84	@ 0x54
 800c880:	46bd      	mov	sp, r7
 800c882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c886:	4770      	bx	lr
 800c888:	effffffe 	.word	0xeffffffe

0800c88c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b084      	sub	sp, #16
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c898:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c8aa:	68f8      	ldr	r0, [r7, #12]
 800c8ac:	f7fe ff2e 	bl	800b70c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c8b0:	bf00      	nop
 800c8b2:	3710      	adds	r7, #16
 800c8b4:	46bd      	mov	sp, r7
 800c8b6:	bd80      	pop	{r7, pc}

0800c8b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b088      	sub	sp, #32
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	e853 3f00 	ldrex	r3, [r3]
 800c8cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c8ce:	68bb      	ldr	r3, [r7, #8]
 800c8d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c8d4:	61fb      	str	r3, [r7, #28]
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	461a      	mov	r2, r3
 800c8dc:	69fb      	ldr	r3, [r7, #28]
 800c8de:	61bb      	str	r3, [r7, #24]
 800c8e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e2:	6979      	ldr	r1, [r7, #20]
 800c8e4:	69ba      	ldr	r2, [r7, #24]
 800c8e6:	e841 2300 	strex	r3, r2, [r1]
 800c8ea:	613b      	str	r3, [r7, #16]
   return(result);
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d1e6      	bne.n	800c8c0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	2220      	movs	r2, #32
 800c8f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c900:	6878      	ldr	r0, [r7, #4]
 800c902:	f7f4 fb51 	bl	8000fa8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c906:	bf00      	nop
 800c908:	3720      	adds	r7, #32
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
	...

0800c910 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b09c      	sub	sp, #112	@ 0x70
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c91e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c928:	2b22      	cmp	r3, #34	@ 0x22
 800c92a:	f040 80be 	bne.w	800caaa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c934:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c938:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c93c:	b2d9      	uxtb	r1, r3
 800c93e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c942:	b2da      	uxtb	r2, r3
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c948:	400a      	ands	r2, r1
 800c94a:	b2d2      	uxtb	r2, r2
 800c94c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c952:	1c5a      	adds	r2, r3, #1
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c95e:	b29b      	uxth	r3, r3
 800c960:	3b01      	subs	r3, #1
 800c962:	b29a      	uxth	r2, r3
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c970:	b29b      	uxth	r3, r3
 800c972:	2b00      	cmp	r3, #0
 800c974:	f040 80a1 	bne.w	800caba <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c97e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c980:	e853 3f00 	ldrex	r3, [r3]
 800c984:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c986:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c988:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c98c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	461a      	mov	r2, r3
 800c994:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c996:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c998:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c99a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c99c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c99e:	e841 2300 	strex	r3, r2, [r1]
 800c9a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c9a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d1e6      	bne.n	800c978 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	3308      	adds	r3, #8
 800c9b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9b4:	e853 3f00 	ldrex	r3, [r3]
 800c9b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c9ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9bc:	f023 0301 	bic.w	r3, r3, #1
 800c9c0:	667b      	str	r3, [r7, #100]	@ 0x64
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	3308      	adds	r3, #8
 800c9c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c9ca:	647a      	str	r2, [r7, #68]	@ 0x44
 800c9cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c9d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9d2:	e841 2300 	strex	r3, r2, [r1]
 800c9d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c9d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d1e5      	bne.n	800c9aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2220      	movs	r2, #32
 800c9e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	4a33      	ldr	r2, [pc, #204]	@ (800cac4 <UART_RxISR_8BIT+0x1b4>)
 800c9f8:	4293      	cmp	r3, r2
 800c9fa:	d01f      	beq.n	800ca3c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	685b      	ldr	r3, [r3, #4]
 800ca02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d018      	beq.n	800ca3c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca12:	e853 3f00 	ldrex	r3, [r3]
 800ca16:	623b      	str	r3, [r7, #32]
   return(result);
 800ca18:	6a3b      	ldr	r3, [r7, #32]
 800ca1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ca1e:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	461a      	mov	r2, r3
 800ca26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca28:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca30:	e841 2300 	strex	r3, r2, [r1]
 800ca34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d1e6      	bne.n	800ca0a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca40:	2b01      	cmp	r3, #1
 800ca42:	d12e      	bne.n	800caa2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2200      	movs	r2, #0
 800ca48:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca50:	693b      	ldr	r3, [r7, #16]
 800ca52:	e853 3f00 	ldrex	r3, [r3]
 800ca56:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	f023 0310 	bic.w	r3, r3, #16
 800ca5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	461a      	mov	r2, r3
 800ca66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca68:	61fb      	str	r3, [r7, #28]
 800ca6a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca6c:	69b9      	ldr	r1, [r7, #24]
 800ca6e:	69fa      	ldr	r2, [r7, #28]
 800ca70:	e841 2300 	strex	r3, r2, [r1]
 800ca74:	617b      	str	r3, [r7, #20]
   return(result);
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d1e6      	bne.n	800ca4a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	69db      	ldr	r3, [r3, #28]
 800ca82:	f003 0310 	and.w	r3, r3, #16
 800ca86:	2b10      	cmp	r3, #16
 800ca88:	d103      	bne.n	800ca92 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	2210      	movs	r2, #16
 800ca90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca98:	4619      	mov	r1, r3
 800ca9a:	6878      	ldr	r0, [r7, #4]
 800ca9c:	f7fe fe40 	bl	800b720 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800caa0:	e00b      	b.n	800caba <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800caa2:	6878      	ldr	r0, [r7, #4]
 800caa4:	f7f4 fa90 	bl	8000fc8 <HAL_UART_RxCpltCallback>
}
 800caa8:	e007      	b.n	800caba <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	699a      	ldr	r2, [r3, #24]
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f042 0208 	orr.w	r2, r2, #8
 800cab8:	619a      	str	r2, [r3, #24]
}
 800caba:	bf00      	nop
 800cabc:	3770      	adds	r7, #112	@ 0x70
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	58000c00 	.word	0x58000c00

0800cac8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b09c      	sub	sp, #112	@ 0x70
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cad6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cae0:	2b22      	cmp	r3, #34	@ 0x22
 800cae2:	f040 80be 	bne.w	800cc62 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800caf4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800caf6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800cafa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cafe:	4013      	ands	r3, r2
 800cb00:	b29a      	uxth	r2, r3
 800cb02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb04:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb0a:	1c9a      	adds	r2, r3, #2
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb16:	b29b      	uxth	r3, r3
 800cb18:	3b01      	subs	r3, #1
 800cb1a:	b29a      	uxth	r2, r3
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb28:	b29b      	uxth	r3, r3
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	f040 80a1 	bne.w	800cc72 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb38:	e853 3f00 	ldrex	r3, [r3]
 800cb3c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cb3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb44:	667b      	str	r3, [r7, #100]	@ 0x64
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb4e:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb50:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb52:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cb54:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cb56:	e841 2300 	strex	r3, r2, [r1]
 800cb5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cb5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d1e6      	bne.n	800cb30 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	3308      	adds	r3, #8
 800cb68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb6c:	e853 3f00 	ldrex	r3, [r3]
 800cb70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cb72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb74:	f023 0301 	bic.w	r3, r3, #1
 800cb78:	663b      	str	r3, [r7, #96]	@ 0x60
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	3308      	adds	r3, #8
 800cb80:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cb82:	643a      	str	r2, [r7, #64]	@ 0x40
 800cb84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cb88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cb8a:	e841 2300 	strex	r3, r2, [r1]
 800cb8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cb90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d1e5      	bne.n	800cb62 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	2220      	movs	r2, #32
 800cb9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2200      	movs	r2, #0
 800cba2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2200      	movs	r2, #0
 800cba8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	4a33      	ldr	r2, [pc, #204]	@ (800cc7c <UART_RxISR_16BIT+0x1b4>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d01f      	beq.n	800cbf4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	685b      	ldr	r3, [r3, #4]
 800cbba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d018      	beq.n	800cbf4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbc8:	6a3b      	ldr	r3, [r7, #32]
 800cbca:	e853 3f00 	ldrex	r3, [r3]
 800cbce:	61fb      	str	r3, [r7, #28]
   return(result);
 800cbd0:	69fb      	ldr	r3, [r7, #28]
 800cbd2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cbd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	461a      	mov	r2, r3
 800cbde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cbe2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cbe6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cbe8:	e841 2300 	strex	r3, r2, [r1]
 800cbec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cbee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d1e6      	bne.n	800cbc2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	d12e      	bne.n	800cc5a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	e853 3f00 	ldrex	r3, [r3]
 800cc0e:	60bb      	str	r3, [r7, #8]
   return(result);
 800cc10:	68bb      	ldr	r3, [r7, #8]
 800cc12:	f023 0310 	bic.w	r3, r3, #16
 800cc16:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	461a      	mov	r2, r3
 800cc1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc20:	61bb      	str	r3, [r7, #24]
 800cc22:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc24:	6979      	ldr	r1, [r7, #20]
 800cc26:	69ba      	ldr	r2, [r7, #24]
 800cc28:	e841 2300 	strex	r3, r2, [r1]
 800cc2c:	613b      	str	r3, [r7, #16]
   return(result);
 800cc2e:	693b      	ldr	r3, [r7, #16]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d1e6      	bne.n	800cc02 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	69db      	ldr	r3, [r3, #28]
 800cc3a:	f003 0310 	and.w	r3, r3, #16
 800cc3e:	2b10      	cmp	r3, #16
 800cc40:	d103      	bne.n	800cc4a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	2210      	movs	r2, #16
 800cc48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cc50:	4619      	mov	r1, r3
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	f7fe fd64 	bl	800b720 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cc58:	e00b      	b.n	800cc72 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f7f4 f9b4 	bl	8000fc8 <HAL_UART_RxCpltCallback>
}
 800cc60:	e007      	b.n	800cc72 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	699a      	ldr	r2, [r3, #24]
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	f042 0208 	orr.w	r2, r2, #8
 800cc70:	619a      	str	r2, [r3, #24]
}
 800cc72:	bf00      	nop
 800cc74:	3770      	adds	r7, #112	@ 0x70
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}
 800cc7a:	bf00      	nop
 800cc7c:	58000c00 	.word	0x58000c00

0800cc80 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b0ac      	sub	sp, #176	@ 0xb0
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cc8e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	69db      	ldr	r3, [r3, #28]
 800cc98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	689b      	ldr	r3, [r3, #8]
 800ccac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ccb6:	2b22      	cmp	r3, #34	@ 0x22
 800ccb8:	f040 8180 	bne.w	800cfbc <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ccc2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ccc6:	e123      	b.n	800cf10 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccce:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ccd2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ccd6:	b2d9      	uxtb	r1, r3
 800ccd8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ccdc:	b2da      	uxtb	r2, r3
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cce2:	400a      	ands	r2, r1
 800cce4:	b2d2      	uxtb	r2, r2
 800cce6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ccec:	1c5a      	adds	r2, r3, #1
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ccf8:	b29b      	uxth	r3, r3
 800ccfa:	3b01      	subs	r3, #1
 800ccfc:	b29a      	uxth	r2, r3
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	69db      	ldr	r3, [r3, #28]
 800cd0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cd0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd12:	f003 0307 	and.w	r3, r3, #7
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d053      	beq.n	800cdc2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cd1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd1e:	f003 0301 	and.w	r3, r3, #1
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d011      	beq.n	800cd4a <UART_RxISR_8BIT_FIFOEN+0xca>
 800cd26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cd2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d00b      	beq.n	800cd4a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	2201      	movs	r2, #1
 800cd38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd40:	f043 0201 	orr.w	r2, r3, #1
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cd4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd4e:	f003 0302 	and.w	r3, r3, #2
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d011      	beq.n	800cd7a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800cd56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cd5a:	f003 0301 	and.w	r3, r3, #1
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d00b      	beq.n	800cd7a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	2202      	movs	r2, #2
 800cd68:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd70:	f043 0204 	orr.w	r2, r3, #4
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cd7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd7e:	f003 0304 	and.w	r3, r3, #4
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d011      	beq.n	800cdaa <UART_RxISR_8BIT_FIFOEN+0x12a>
 800cd86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cd8a:	f003 0301 	and.w	r3, r3, #1
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d00b      	beq.n	800cdaa <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	2204      	movs	r2, #4
 800cd98:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cda0:	f043 0202 	orr.w	r2, r3, #2
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d006      	beq.n	800cdc2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f7fe fca9 	bl	800b70c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cdc8:	b29b      	uxth	r3, r3
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	f040 80a0 	bne.w	800cf10 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cdd8:	e853 3f00 	ldrex	r3, [r3]
 800cddc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800cdde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cde0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cde4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	461a      	mov	r2, r3
 800cdee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cdf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cdf4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdf6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800cdf8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cdfa:	e841 2300 	strex	r3, r2, [r1]
 800cdfe:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ce00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d1e4      	bne.n	800cdd0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	3308      	adds	r3, #8
 800ce0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce10:	e853 3f00 	ldrex	r3, [r3]
 800ce14:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ce16:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce18:	4b6e      	ldr	r3, [pc, #440]	@ (800cfd4 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800ce1a:	4013      	ands	r3, r2
 800ce1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	3308      	adds	r3, #8
 800ce26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ce2a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ce2c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce2e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ce30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ce32:	e841 2300 	strex	r3, r2, [r1]
 800ce36:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ce38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d1e3      	bne.n	800ce06 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	2220      	movs	r2, #32
 800ce42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	2200      	movs	r2, #0
 800ce4a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	4a60      	ldr	r2, [pc, #384]	@ (800cfd8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d021      	beq.n	800cea0 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	685b      	ldr	r3, [r3, #4]
 800ce62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d01a      	beq.n	800cea0 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce72:	e853 3f00 	ldrex	r3, [r3]
 800ce76:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ce78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ce7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	461a      	mov	r2, r3
 800ce88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ce8c:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce8e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce90:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ce92:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ce94:	e841 2300 	strex	r3, r2, [r1]
 800ce98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ce9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d1e4      	bne.n	800ce6a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cea4:	2b01      	cmp	r3, #1
 800cea6:	d130      	bne.n	800cf0a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceb6:	e853 3f00 	ldrex	r3, [r3]
 800ceba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cebe:	f023 0310 	bic.w	r3, r3, #16
 800cec2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	461a      	mov	r2, r3
 800cecc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ced0:	643b      	str	r3, [r7, #64]	@ 0x40
 800ced2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ced4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ced6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ced8:	e841 2300 	strex	r3, r2, [r1]
 800cedc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d1e4      	bne.n	800ceae <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	69db      	ldr	r3, [r3, #28]
 800ceea:	f003 0310 	and.w	r3, r3, #16
 800ceee:	2b10      	cmp	r3, #16
 800cef0:	d103      	bne.n	800cefa <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	2210      	movs	r2, #16
 800cef8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cf00:	4619      	mov	r1, r3
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f7fe fc0c 	bl	800b720 <HAL_UARTEx_RxEventCallback>
 800cf08:	e002      	b.n	800cf10 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	f7f4 f85c 	bl	8000fc8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cf10:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d006      	beq.n	800cf26 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800cf18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf1c:	f003 0320 	and.w	r3, r3, #32
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	f47f aed1 	bne.w	800ccc8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf2c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cf30:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d049      	beq.n	800cfcc <UART_RxISR_8BIT_FIFOEN+0x34c>
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cf3e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d242      	bcs.n	800cfcc <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	3308      	adds	r3, #8
 800cf4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf4e:	6a3b      	ldr	r3, [r7, #32]
 800cf50:	e853 3f00 	ldrex	r3, [r3]
 800cf54:	61fb      	str	r3, [r7, #28]
   return(result);
 800cf56:	69fb      	ldr	r3, [r7, #28]
 800cf58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cf5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	3308      	adds	r3, #8
 800cf66:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cf6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cf6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cf70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf72:	e841 2300 	strex	r3, r2, [r1]
 800cf76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cf78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d1e3      	bne.n	800cf46 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	4a16      	ldr	r2, [pc, #88]	@ (800cfdc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800cf82:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	e853 3f00 	ldrex	r3, [r3]
 800cf90:	60bb      	str	r3, [r7, #8]
   return(result);
 800cf92:	68bb      	ldr	r3, [r7, #8]
 800cf94:	f043 0320 	orr.w	r3, r3, #32
 800cf98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	461a      	mov	r2, r3
 800cfa2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cfa6:	61bb      	str	r3, [r7, #24]
 800cfa8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfaa:	6979      	ldr	r1, [r7, #20]
 800cfac:	69ba      	ldr	r2, [r7, #24]
 800cfae:	e841 2300 	strex	r3, r2, [r1]
 800cfb2:	613b      	str	r3, [r7, #16]
   return(result);
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d1e4      	bne.n	800cf84 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cfba:	e007      	b.n	800cfcc <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	699a      	ldr	r2, [r3, #24]
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f042 0208 	orr.w	r2, r2, #8
 800cfca:	619a      	str	r2, [r3, #24]
}
 800cfcc:	bf00      	nop
 800cfce:	37b0      	adds	r7, #176	@ 0xb0
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	bd80      	pop	{r7, pc}
 800cfd4:	effffffe 	.word	0xeffffffe
 800cfd8:	58000c00 	.word	0x58000c00
 800cfdc:	0800c911 	.word	0x0800c911

0800cfe0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b0ae      	sub	sp, #184	@ 0xb8
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cfee:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	69db      	ldr	r3, [r3, #28]
 800cff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	689b      	ldr	r3, [r3, #8]
 800d00c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d016:	2b22      	cmp	r3, #34	@ 0x22
 800d018:	f040 8184 	bne.w	800d324 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d022:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d026:	e127      	b.n	800d278 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d02e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d036:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800d03a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800d03e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d042:	4013      	ands	r3, r2
 800d044:	b29a      	uxth	r2, r3
 800d046:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d04a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d050:	1c9a      	adds	r2, r3, #2
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d05c:	b29b      	uxth	r3, r3
 800d05e:	3b01      	subs	r3, #1
 800d060:	b29a      	uxth	r2, r3
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	69db      	ldr	r3, [r3, #28]
 800d06e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d072:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d076:	f003 0307 	and.w	r3, r3, #7
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d053      	beq.n	800d126 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d07e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d082:	f003 0301 	and.w	r3, r3, #1
 800d086:	2b00      	cmp	r3, #0
 800d088:	d011      	beq.n	800d0ae <UART_RxISR_16BIT_FIFOEN+0xce>
 800d08a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d08e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d092:	2b00      	cmp	r3, #0
 800d094:	d00b      	beq.n	800d0ae <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	2201      	movs	r2, #1
 800d09c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0a4:	f043 0201 	orr.w	r2, r3, #1
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d0ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d0b2:	f003 0302 	and.w	r3, r3, #2
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d011      	beq.n	800d0de <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d0ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d0be:	f003 0301 	and.w	r3, r3, #1
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d00b      	beq.n	800d0de <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	2202      	movs	r2, #2
 800d0cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0d4:	f043 0204 	orr.w	r2, r3, #4
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d0de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d0e2:	f003 0304 	and.w	r3, r3, #4
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d011      	beq.n	800d10e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d0ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d0ee:	f003 0301 	and.w	r3, r3, #1
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d00b      	beq.n	800d10e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	2204      	movs	r2, #4
 800d0fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d104:	f043 0202 	orr.w	r2, r3, #2
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d114:	2b00      	cmp	r3, #0
 800d116:	d006      	beq.n	800d126 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d118:	6878      	ldr	r0, [r7, #4]
 800d11a:	f7fe faf7 	bl	800b70c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	2200      	movs	r2, #0
 800d122:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d12c:	b29b      	uxth	r3, r3
 800d12e:	2b00      	cmp	r3, #0
 800d130:	f040 80a2 	bne.w	800d278 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d13a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d13c:	e853 3f00 	ldrex	r3, [r3]
 800d140:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d142:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d144:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d148:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	461a      	mov	r2, r3
 800d152:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d156:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d15a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d15c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d15e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d162:	e841 2300 	strex	r3, r2, [r1]
 800d166:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d168:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d1e2      	bne.n	800d134 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	3308      	adds	r3, #8
 800d174:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d176:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d178:	e853 3f00 	ldrex	r3, [r3]
 800d17c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d17e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d180:	4b6e      	ldr	r3, [pc, #440]	@ (800d33c <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800d182:	4013      	ands	r3, r2
 800d184:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	3308      	adds	r3, #8
 800d18e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d192:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d194:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d196:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d198:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d19a:	e841 2300 	strex	r3, r2, [r1]
 800d19e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d1a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d1e3      	bne.n	800d16e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2220      	movs	r2, #32
 800d1aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	4a60      	ldr	r2, [pc, #384]	@ (800d340 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800d1c0:	4293      	cmp	r3, r2
 800d1c2:	d021      	beq.n	800d208 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	685b      	ldr	r3, [r3, #4]
 800d1ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d01a      	beq.n	800d208 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d1da:	e853 3f00 	ldrex	r3, [r3]
 800d1de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d1e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d1e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d1e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d1f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d1f6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d1fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d1fc:	e841 2300 	strex	r3, r2, [r1]
 800d200:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d202:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d204:	2b00      	cmp	r3, #0
 800d206:	d1e4      	bne.n	800d1d2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	d130      	bne.n	800d272 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	2200      	movs	r2, #0
 800d214:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d21e:	e853 3f00 	ldrex	r3, [r3]
 800d222:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d226:	f023 0310 	bic.w	r3, r3, #16
 800d22a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	461a      	mov	r2, r3
 800d234:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d238:	647b      	str	r3, [r7, #68]	@ 0x44
 800d23a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d23c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d23e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d240:	e841 2300 	strex	r3, r2, [r1]
 800d244:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d1e4      	bne.n	800d216 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	69db      	ldr	r3, [r3, #28]
 800d252:	f003 0310 	and.w	r3, r3, #16
 800d256:	2b10      	cmp	r3, #16
 800d258:	d103      	bne.n	800d262 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	2210      	movs	r2, #16
 800d260:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d268:	4619      	mov	r1, r3
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f7fe fa58 	bl	800b720 <HAL_UARTEx_RxEventCallback>
 800d270:	e002      	b.n	800d278 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f7f3 fea8 	bl	8000fc8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d278:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d006      	beq.n	800d28e <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800d280:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d284:	f003 0320 	and.w	r3, r3, #32
 800d288:	2b00      	cmp	r3, #0
 800d28a:	f47f aecd 	bne.w	800d028 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d294:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d298:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d049      	beq.n	800d334 <UART_RxISR_16BIT_FIFOEN+0x354>
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d2a6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d2aa:	429a      	cmp	r2, r3
 800d2ac:	d242      	bcs.n	800d334 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	3308      	adds	r3, #8
 800d2b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2b8:	e853 3f00 	ldrex	r3, [r3]
 800d2bc:	623b      	str	r3, [r7, #32]
   return(result);
 800d2be:	6a3b      	ldr	r3, [r7, #32]
 800d2c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d2c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	3308      	adds	r3, #8
 800d2ce:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d2d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800d2d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d2d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d2da:	e841 2300 	strex	r3, r2, [r1]
 800d2de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d2e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d1e3      	bne.n	800d2ae <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	4a16      	ldr	r2, [pc, #88]	@ (800d344 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800d2ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2f2:	693b      	ldr	r3, [r7, #16]
 800d2f4:	e853 3f00 	ldrex	r3, [r3]
 800d2f8:	60fb      	str	r3, [r7, #12]
   return(result);
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	f043 0320 	orr.w	r3, r3, #32
 800d300:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	461a      	mov	r2, r3
 800d30a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d30e:	61fb      	str	r3, [r7, #28]
 800d310:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d312:	69b9      	ldr	r1, [r7, #24]
 800d314:	69fa      	ldr	r2, [r7, #28]
 800d316:	e841 2300 	strex	r3, r2, [r1]
 800d31a:	617b      	str	r3, [r7, #20]
   return(result);
 800d31c:	697b      	ldr	r3, [r7, #20]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d1e4      	bne.n	800d2ec <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d322:	e007      	b.n	800d334 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	699a      	ldr	r2, [r3, #24]
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	f042 0208 	orr.w	r2, r2, #8
 800d332:	619a      	str	r2, [r3, #24]
}
 800d334:	bf00      	nop
 800d336:	37b8      	adds	r7, #184	@ 0xb8
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}
 800d33c:	effffffe 	.word	0xeffffffe
 800d340:	58000c00 	.word	0x58000c00
 800d344:	0800cac9 	.word	0x0800cac9

0800d348 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d348:	b480      	push	{r7}
 800d34a:	b083      	sub	sp, #12
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d350:	bf00      	nop
 800d352:	370c      	adds	r7, #12
 800d354:	46bd      	mov	sp, r7
 800d356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35a:	4770      	bx	lr

0800d35c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d35c:	b480      	push	{r7}
 800d35e:	b083      	sub	sp, #12
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d364:	bf00      	nop
 800d366:	370c      	adds	r7, #12
 800d368:	46bd      	mov	sp, r7
 800d36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36e:	4770      	bx	lr

0800d370 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d370:	b480      	push	{r7}
 800d372:	b083      	sub	sp, #12
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d378:	bf00      	nop
 800d37a:	370c      	adds	r7, #12
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr

0800d384 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d384:	b480      	push	{r7}
 800d386:	b085      	sub	sp, #20
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d392:	2b01      	cmp	r3, #1
 800d394:	d101      	bne.n	800d39a <HAL_UARTEx_DisableFifoMode+0x16>
 800d396:	2302      	movs	r3, #2
 800d398:	e027      	b.n	800d3ea <HAL_UARTEx_DisableFifoMode+0x66>
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2201      	movs	r2, #1
 800d39e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	2224      	movs	r2, #36	@ 0x24
 800d3a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	681a      	ldr	r2, [r3, #0]
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f022 0201 	bic.w	r2, r2, #1
 800d3c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d3c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	68fa      	ldr	r2, [r7, #12]
 800d3d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2220      	movs	r2, #32
 800d3dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d3e8:	2300      	movs	r3, #0
}
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	3714      	adds	r7, #20
 800d3ee:	46bd      	mov	sp, r7
 800d3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f4:	4770      	bx	lr

0800d3f6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d3f6:	b580      	push	{r7, lr}
 800d3f8:	b084      	sub	sp, #16
 800d3fa:	af00      	add	r7, sp, #0
 800d3fc:	6078      	str	r0, [r7, #4]
 800d3fe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d406:	2b01      	cmp	r3, #1
 800d408:	d101      	bne.n	800d40e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d40a:	2302      	movs	r3, #2
 800d40c:	e02d      	b.n	800d46a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	2201      	movs	r2, #1
 800d412:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	2224      	movs	r2, #36	@ 0x24
 800d41a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	681a      	ldr	r2, [r3, #0]
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f022 0201 	bic.w	r2, r2, #1
 800d434:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	689b      	ldr	r3, [r3, #8]
 800d43c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	683a      	ldr	r2, [r7, #0]
 800d446:	430a      	orrs	r2, r1
 800d448:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f000 f850 	bl	800d4f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	68fa      	ldr	r2, [r7, #12]
 800d456:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2220      	movs	r2, #32
 800d45c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2200      	movs	r2, #0
 800d464:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d468:	2300      	movs	r3, #0
}
 800d46a:	4618      	mov	r0, r3
 800d46c:	3710      	adds	r7, #16
 800d46e:	46bd      	mov	sp, r7
 800d470:	bd80      	pop	{r7, pc}

0800d472 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d472:	b580      	push	{r7, lr}
 800d474:	b084      	sub	sp, #16
 800d476:	af00      	add	r7, sp, #0
 800d478:	6078      	str	r0, [r7, #4]
 800d47a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d482:	2b01      	cmp	r3, #1
 800d484:	d101      	bne.n	800d48a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d486:	2302      	movs	r3, #2
 800d488:	e02d      	b.n	800d4e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	2201      	movs	r2, #1
 800d48e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	2224      	movs	r2, #36	@ 0x24
 800d496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	681a      	ldr	r2, [r3, #0]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f022 0201 	bic.w	r2, r2, #1
 800d4b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	689b      	ldr	r3, [r3, #8]
 800d4b8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	683a      	ldr	r2, [r7, #0]
 800d4c2:	430a      	orrs	r2, r1
 800d4c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f000 f812 	bl	800d4f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	68fa      	ldr	r2, [r7, #12]
 800d4d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2220      	movs	r2, #32
 800d4d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	2200      	movs	r2, #0
 800d4e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d4e4:	2300      	movs	r3, #0
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3710      	adds	r7, #16
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}
	...

0800d4f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b085      	sub	sp, #20
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d108      	bne.n	800d512 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2201      	movs	r2, #1
 800d504:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2201      	movs	r2, #1
 800d50c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d510:	e031      	b.n	800d576 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d512:	2310      	movs	r3, #16
 800d514:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d516:	2310      	movs	r3, #16
 800d518:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	689b      	ldr	r3, [r3, #8]
 800d520:	0e5b      	lsrs	r3, r3, #25
 800d522:	b2db      	uxtb	r3, r3
 800d524:	f003 0307 	and.w	r3, r3, #7
 800d528:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	689b      	ldr	r3, [r3, #8]
 800d530:	0f5b      	lsrs	r3, r3, #29
 800d532:	b2db      	uxtb	r3, r3
 800d534:	f003 0307 	and.w	r3, r3, #7
 800d538:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d53a:	7bbb      	ldrb	r3, [r7, #14]
 800d53c:	7b3a      	ldrb	r2, [r7, #12]
 800d53e:	4911      	ldr	r1, [pc, #68]	@ (800d584 <UARTEx_SetNbDataToProcess+0x94>)
 800d540:	5c8a      	ldrb	r2, [r1, r2]
 800d542:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d546:	7b3a      	ldrb	r2, [r7, #12]
 800d548:	490f      	ldr	r1, [pc, #60]	@ (800d588 <UARTEx_SetNbDataToProcess+0x98>)
 800d54a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d54c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d550:	b29a      	uxth	r2, r3
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d558:	7bfb      	ldrb	r3, [r7, #15]
 800d55a:	7b7a      	ldrb	r2, [r7, #13]
 800d55c:	4909      	ldr	r1, [pc, #36]	@ (800d584 <UARTEx_SetNbDataToProcess+0x94>)
 800d55e:	5c8a      	ldrb	r2, [r1, r2]
 800d560:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d564:	7b7a      	ldrb	r2, [r7, #13]
 800d566:	4908      	ldr	r1, [pc, #32]	@ (800d588 <UARTEx_SetNbDataToProcess+0x98>)
 800d568:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d56a:	fb93 f3f2 	sdiv	r3, r3, r2
 800d56e:	b29a      	uxth	r2, r3
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d576:	bf00      	nop
 800d578:	3714      	adds	r7, #20
 800d57a:	46bd      	mov	sp, r7
 800d57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d580:	4770      	bx	lr
 800d582:	bf00      	nop
 800d584:	0801012c 	.word	0x0801012c
 800d588:	08010134 	.word	0x08010134

0800d58c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d58c:	b084      	sub	sp, #16
 800d58e:	b580      	push	{r7, lr}
 800d590:	b084      	sub	sp, #16
 800d592:	af00      	add	r7, sp, #0
 800d594:	6078      	str	r0, [r7, #4]
 800d596:	f107 001c 	add.w	r0, r7, #28
 800d59a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d59e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800d5a2:	2b01      	cmp	r3, #1
 800d5a4:	d121      	bne.n	800d5ea <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	68da      	ldr	r2, [r3, #12]
 800d5b6:	4b2c      	ldr	r3, [pc, #176]	@ (800d668 <USB_CoreInit+0xdc>)
 800d5b8:	4013      	ands	r3, r2
 800d5ba:	687a      	ldr	r2, [r7, #4]
 800d5bc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	68db      	ldr	r3, [r3, #12]
 800d5c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d5ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d5ce:	2b01      	cmp	r3, #1
 800d5d0:	d105      	bne.n	800d5de <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	68db      	ldr	r3, [r3, #12]
 800d5d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f000 faaa 	bl	800db38 <USB_CoreReset>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	73fb      	strb	r3, [r7, #15]
 800d5e8:	e01b      	b.n	800d622 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	68db      	ldr	r3, [r3, #12]
 800d5ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d5f6:	6878      	ldr	r0, [r7, #4]
 800d5f8:	f000 fa9e 	bl	800db38 <USB_CoreReset>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800d600:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d604:	2b00      	cmp	r3, #0
 800d606:	d106      	bne.n	800d616 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d60c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	639a      	str	r2, [r3, #56]	@ 0x38
 800d614:	e005      	b.n	800d622 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d61a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800d622:	7fbb      	ldrb	r3, [r7, #30]
 800d624:	2b01      	cmp	r3, #1
 800d626:	d116      	bne.n	800d656 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d62c:	b29a      	uxth	r2, r3
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d636:	4b0d      	ldr	r3, [pc, #52]	@ (800d66c <USB_CoreInit+0xe0>)
 800d638:	4313      	orrs	r3, r2
 800d63a:	687a      	ldr	r2, [r7, #4]
 800d63c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	689b      	ldr	r3, [r3, #8]
 800d642:	f043 0206 	orr.w	r2, r3, #6
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	689b      	ldr	r3, [r3, #8]
 800d64e:	f043 0220 	orr.w	r2, r3, #32
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d656:	7bfb      	ldrb	r3, [r7, #15]
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3710      	adds	r7, #16
 800d65c:	46bd      	mov	sp, r7
 800d65e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d662:	b004      	add	sp, #16
 800d664:	4770      	bx	lr
 800d666:	bf00      	nop
 800d668:	ffbdffbf 	.word	0xffbdffbf
 800d66c:	03ee0000 	.word	0x03ee0000

0800d670 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d670:	b480      	push	{r7}
 800d672:	b083      	sub	sp, #12
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	689b      	ldr	r3, [r3, #8]
 800d67c:	f023 0201 	bic.w	r2, r3, #1
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d684:	2300      	movs	r3, #0
}
 800d686:	4618      	mov	r0, r3
 800d688:	370c      	adds	r7, #12
 800d68a:	46bd      	mov	sp, r7
 800d68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d690:	4770      	bx	lr

0800d692 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800d692:	b580      	push	{r7, lr}
 800d694:	b084      	sub	sp, #16
 800d696:	af00      	add	r7, sp, #0
 800d698:	6078      	str	r0, [r7, #4]
 800d69a:	460b      	mov	r3, r1
 800d69c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	68db      	ldr	r3, [r3, #12]
 800d6a6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d6ae:	78fb      	ldrb	r3, [r7, #3]
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	d115      	bne.n	800d6e0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	68db      	ldr	r3, [r3, #12]
 800d6b8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800d6c0:	200a      	movs	r0, #10
 800d6c2:	f7f4 f9f7 	bl	8001ab4 <HAL_Delay>
      ms += 10U;
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	330a      	adds	r3, #10
 800d6ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f000 fa25 	bl	800db1c <USB_GetMode>
 800d6d2:	4603      	mov	r3, r0
 800d6d4:	2b01      	cmp	r3, #1
 800d6d6:	d01e      	beq.n	800d716 <USB_SetCurrentMode+0x84>
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	2bc7      	cmp	r3, #199	@ 0xc7
 800d6dc:	d9f0      	bls.n	800d6c0 <USB_SetCurrentMode+0x2e>
 800d6de:	e01a      	b.n	800d716 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800d6e0:	78fb      	ldrb	r3, [r7, #3]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d115      	bne.n	800d712 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	68db      	ldr	r3, [r3, #12]
 800d6ea:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800d6f2:	200a      	movs	r0, #10
 800d6f4:	f7f4 f9de 	bl	8001ab4 <HAL_Delay>
      ms += 10U;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	330a      	adds	r3, #10
 800d6fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800d6fe:	6878      	ldr	r0, [r7, #4]
 800d700:	f000 fa0c 	bl	800db1c <USB_GetMode>
 800d704:	4603      	mov	r3, r0
 800d706:	2b00      	cmp	r3, #0
 800d708:	d005      	beq.n	800d716 <USB_SetCurrentMode+0x84>
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2bc7      	cmp	r3, #199	@ 0xc7
 800d70e:	d9f0      	bls.n	800d6f2 <USB_SetCurrentMode+0x60>
 800d710:	e001      	b.n	800d716 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800d712:	2301      	movs	r3, #1
 800d714:	e005      	b.n	800d722 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	2bc8      	cmp	r3, #200	@ 0xc8
 800d71a:	d101      	bne.n	800d720 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800d71c:	2301      	movs	r3, #1
 800d71e:	e000      	b.n	800d722 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800d720:	2300      	movs	r3, #0
}
 800d722:	4618      	mov	r0, r3
 800d724:	3710      	adds	r7, #16
 800d726:	46bd      	mov	sp, r7
 800d728:	bd80      	pop	{r7, pc}
	...

0800d72c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d72c:	b084      	sub	sp, #16
 800d72e:	b580      	push	{r7, lr}
 800d730:	b086      	sub	sp, #24
 800d732:	af00      	add	r7, sp, #0
 800d734:	6078      	str	r0, [r7, #4]
 800d736:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800d73a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d73e:	2300      	movs	r3, #0
 800d740:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800d746:	2300      	movs	r3, #0
 800d748:	613b      	str	r3, [r7, #16]
 800d74a:	e009      	b.n	800d760 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d74c:	687a      	ldr	r2, [r7, #4]
 800d74e:	693b      	ldr	r3, [r7, #16]
 800d750:	3340      	adds	r3, #64	@ 0x40
 800d752:	009b      	lsls	r3, r3, #2
 800d754:	4413      	add	r3, r2
 800d756:	2200      	movs	r2, #0
 800d758:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	3301      	adds	r3, #1
 800d75e:	613b      	str	r3, [r7, #16]
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	2b0e      	cmp	r3, #14
 800d764:	d9f2      	bls.n	800d74c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d766:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d11c      	bne.n	800d7a8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d774:	685b      	ldr	r3, [r3, #4]
 800d776:	68fa      	ldr	r2, [r7, #12]
 800d778:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d77c:	f043 0302 	orr.w	r3, r3, #2
 800d780:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d786:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	601a      	str	r2, [r3, #0]
 800d7a6:	e005      	b.n	800d7b4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	2300      	movs	r3, #0
 800d7be:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d7c0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800d7c4:	2b01      	cmp	r3, #1
 800d7c6:	d10d      	bne.n	800d7e4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800d7c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d104      	bne.n	800d7da <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800d7d0:	2100      	movs	r1, #0
 800d7d2:	6878      	ldr	r0, [r7, #4]
 800d7d4:	f000 f968 	bl	800daa8 <USB_SetDevSpeed>
 800d7d8:	e008      	b.n	800d7ec <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800d7da:	2101      	movs	r1, #1
 800d7dc:	6878      	ldr	r0, [r7, #4]
 800d7de:	f000 f963 	bl	800daa8 <USB_SetDevSpeed>
 800d7e2:	e003      	b.n	800d7ec <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d7e4:	2103      	movs	r1, #3
 800d7e6:	6878      	ldr	r0, [r7, #4]
 800d7e8:	f000 f95e 	bl	800daa8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d7ec:	2110      	movs	r1, #16
 800d7ee:	6878      	ldr	r0, [r7, #4]
 800d7f0:	f000 f8fa 	bl	800d9e8 <USB_FlushTxFifo>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d001      	beq.n	800d7fe <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d7fe:	6878      	ldr	r0, [r7, #4]
 800d800:	f000 f924 	bl	800da4c <USB_FlushRxFifo>
 800d804:	4603      	mov	r3, r0
 800d806:	2b00      	cmp	r3, #0
 800d808:	d001      	beq.n	800d80e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800d80a:	2301      	movs	r3, #1
 800d80c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d814:	461a      	mov	r2, r3
 800d816:	2300      	movs	r3, #0
 800d818:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d820:	461a      	mov	r2, r3
 800d822:	2300      	movs	r3, #0
 800d824:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d82c:	461a      	mov	r2, r3
 800d82e:	2300      	movs	r3, #0
 800d830:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d832:	2300      	movs	r3, #0
 800d834:	613b      	str	r3, [r7, #16]
 800d836:	e043      	b.n	800d8c0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d838:	693b      	ldr	r3, [r7, #16]
 800d83a:	015a      	lsls	r2, r3, #5
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	4413      	add	r3, r2
 800d840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d84a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d84e:	d118      	bne.n	800d882 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800d850:	693b      	ldr	r3, [r7, #16]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d10a      	bne.n	800d86c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d856:	693b      	ldr	r3, [r7, #16]
 800d858:	015a      	lsls	r2, r3, #5
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	4413      	add	r3, r2
 800d85e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d862:	461a      	mov	r2, r3
 800d864:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d868:	6013      	str	r3, [r2, #0]
 800d86a:	e013      	b.n	800d894 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d86c:	693b      	ldr	r3, [r7, #16]
 800d86e:	015a      	lsls	r2, r3, #5
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	4413      	add	r3, r2
 800d874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d878:	461a      	mov	r2, r3
 800d87a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d87e:	6013      	str	r3, [r2, #0]
 800d880:	e008      	b.n	800d894 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	015a      	lsls	r2, r3, #5
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	4413      	add	r3, r2
 800d88a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d88e:	461a      	mov	r2, r3
 800d890:	2300      	movs	r3, #0
 800d892:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	015a      	lsls	r2, r3, #5
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	4413      	add	r3, r2
 800d89c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d8a6:	693b      	ldr	r3, [r7, #16]
 800d8a8:	015a      	lsls	r2, r3, #5
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	4413      	add	r3, r2
 800d8ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d8b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d8ba:	693b      	ldr	r3, [r7, #16]
 800d8bc:	3301      	adds	r3, #1
 800d8be:	613b      	str	r3, [r7, #16]
 800d8c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d8c4:	461a      	mov	r2, r3
 800d8c6:	693b      	ldr	r3, [r7, #16]
 800d8c8:	4293      	cmp	r3, r2
 800d8ca:	d3b5      	bcc.n	800d838 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	613b      	str	r3, [r7, #16]
 800d8d0:	e043      	b.n	800d95a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d8d2:	693b      	ldr	r3, [r7, #16]
 800d8d4:	015a      	lsls	r2, r3, #5
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	4413      	add	r3, r2
 800d8da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d8e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d8e8:	d118      	bne.n	800d91c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800d8ea:	693b      	ldr	r3, [r7, #16]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d10a      	bne.n	800d906 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	015a      	lsls	r2, r3, #5
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	4413      	add	r3, r2
 800d8f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d8fc:	461a      	mov	r2, r3
 800d8fe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d902:	6013      	str	r3, [r2, #0]
 800d904:	e013      	b.n	800d92e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d906:	693b      	ldr	r3, [r7, #16]
 800d908:	015a      	lsls	r2, r3, #5
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	4413      	add	r3, r2
 800d90e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d912:	461a      	mov	r2, r3
 800d914:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d918:	6013      	str	r3, [r2, #0]
 800d91a:	e008      	b.n	800d92e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d91c:	693b      	ldr	r3, [r7, #16]
 800d91e:	015a      	lsls	r2, r3, #5
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	4413      	add	r3, r2
 800d924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d928:	461a      	mov	r2, r3
 800d92a:	2300      	movs	r3, #0
 800d92c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d92e:	693b      	ldr	r3, [r7, #16]
 800d930:	015a      	lsls	r2, r3, #5
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	4413      	add	r3, r2
 800d936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d93a:	461a      	mov	r2, r3
 800d93c:	2300      	movs	r3, #0
 800d93e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d940:	693b      	ldr	r3, [r7, #16]
 800d942:	015a      	lsls	r2, r3, #5
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	4413      	add	r3, r2
 800d948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d94c:	461a      	mov	r2, r3
 800d94e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d952:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d954:	693b      	ldr	r3, [r7, #16]
 800d956:	3301      	adds	r3, #1
 800d958:	613b      	str	r3, [r7, #16]
 800d95a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d95e:	461a      	mov	r2, r3
 800d960:	693b      	ldr	r3, [r7, #16]
 800d962:	4293      	cmp	r3, r2
 800d964:	d3b5      	bcc.n	800d8d2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d96c:	691b      	ldr	r3, [r3, #16]
 800d96e:	68fa      	ldr	r2, [r7, #12]
 800d970:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d978:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2200      	movs	r2, #0
 800d97e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800d986:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d988:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d105      	bne.n	800d99c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	699b      	ldr	r3, [r3, #24]
 800d994:	f043 0210 	orr.w	r2, r3, #16
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	699a      	ldr	r2, [r3, #24]
 800d9a0:	4b0f      	ldr	r3, [pc, #60]	@ (800d9e0 <USB_DevInit+0x2b4>)
 800d9a2:	4313      	orrs	r3, r2
 800d9a4:	687a      	ldr	r2, [r7, #4]
 800d9a6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d9a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d005      	beq.n	800d9bc <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	699b      	ldr	r3, [r3, #24]
 800d9b4:	f043 0208 	orr.w	r2, r3, #8
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d9bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d9c0:	2b01      	cmp	r3, #1
 800d9c2:	d105      	bne.n	800d9d0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	699a      	ldr	r2, [r3, #24]
 800d9c8:	4b06      	ldr	r3, [pc, #24]	@ (800d9e4 <USB_DevInit+0x2b8>)
 800d9ca:	4313      	orrs	r3, r2
 800d9cc:	687a      	ldr	r2, [r7, #4]
 800d9ce:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d9d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3718      	adds	r7, #24
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d9dc:	b004      	add	sp, #16
 800d9de:	4770      	bx	lr
 800d9e0:	803c3800 	.word	0x803c3800
 800d9e4:	40000004 	.word	0x40000004

0800d9e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b085      	sub	sp, #20
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	3301      	adds	r3, #1
 800d9fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800da02:	d901      	bls.n	800da08 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800da04:	2303      	movs	r3, #3
 800da06:	e01b      	b.n	800da40 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	691b      	ldr	r3, [r3, #16]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	daf2      	bge.n	800d9f6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800da10:	2300      	movs	r3, #0
 800da12:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	019b      	lsls	r3, r3, #6
 800da18:	f043 0220 	orr.w	r2, r3, #32
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	3301      	adds	r3, #1
 800da24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800da2c:	d901      	bls.n	800da32 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800da2e:	2303      	movs	r3, #3
 800da30:	e006      	b.n	800da40 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	691b      	ldr	r3, [r3, #16]
 800da36:	f003 0320 	and.w	r3, r3, #32
 800da3a:	2b20      	cmp	r3, #32
 800da3c:	d0f0      	beq.n	800da20 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800da3e:	2300      	movs	r3, #0
}
 800da40:	4618      	mov	r0, r3
 800da42:	3714      	adds	r7, #20
 800da44:	46bd      	mov	sp, r7
 800da46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4a:	4770      	bx	lr

0800da4c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800da4c:	b480      	push	{r7}
 800da4e:	b085      	sub	sp, #20
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800da54:	2300      	movs	r3, #0
 800da56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	3301      	adds	r3, #1
 800da5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800da64:	d901      	bls.n	800da6a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800da66:	2303      	movs	r3, #3
 800da68:	e018      	b.n	800da9c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	691b      	ldr	r3, [r3, #16]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	daf2      	bge.n	800da58 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800da72:	2300      	movs	r3, #0
 800da74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	2210      	movs	r2, #16
 800da7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	3301      	adds	r3, #1
 800da80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800da88:	d901      	bls.n	800da8e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800da8a:	2303      	movs	r3, #3
 800da8c:	e006      	b.n	800da9c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	691b      	ldr	r3, [r3, #16]
 800da92:	f003 0310 	and.w	r3, r3, #16
 800da96:	2b10      	cmp	r3, #16
 800da98:	d0f0      	beq.n	800da7c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800da9a:	2300      	movs	r3, #0
}
 800da9c:	4618      	mov	r0, r3
 800da9e:	3714      	adds	r7, #20
 800daa0:	46bd      	mov	sp, r7
 800daa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa6:	4770      	bx	lr

0800daa8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800daa8:	b480      	push	{r7}
 800daaa:	b085      	sub	sp, #20
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
 800dab0:	460b      	mov	r3, r1
 800dab2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dabe:	681a      	ldr	r2, [r3, #0]
 800dac0:	78fb      	ldrb	r3, [r7, #3]
 800dac2:	68f9      	ldr	r1, [r7, #12]
 800dac4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800dac8:	4313      	orrs	r3, r2
 800daca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800dacc:	2300      	movs	r3, #0
}
 800dace:	4618      	mov	r0, r3
 800dad0:	3714      	adds	r7, #20
 800dad2:	46bd      	mov	sp, r7
 800dad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad8:	4770      	bx	lr

0800dada <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800dada:	b480      	push	{r7}
 800dadc:	b085      	sub	sp, #20
 800dade:	af00      	add	r7, sp, #0
 800dae0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	68fa      	ldr	r2, [r7, #12]
 800daf0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800daf4:	f023 0303 	bic.w	r3, r3, #3
 800daf8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db00:	685b      	ldr	r3, [r3, #4]
 800db02:	68fa      	ldr	r2, [r7, #12]
 800db04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800db08:	f043 0302 	orr.w	r3, r3, #2
 800db0c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800db0e:	2300      	movs	r3, #0
}
 800db10:	4618      	mov	r0, r3
 800db12:	3714      	adds	r7, #20
 800db14:	46bd      	mov	sp, r7
 800db16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db1a:	4770      	bx	lr

0800db1c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b083      	sub	sp, #12
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	695b      	ldr	r3, [r3, #20]
 800db28:	f003 0301 	and.w	r3, r3, #1
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	370c      	adds	r7, #12
 800db30:	46bd      	mov	sp, r7
 800db32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db36:	4770      	bx	lr

0800db38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800db38:	b480      	push	{r7}
 800db3a:	b085      	sub	sp, #20
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800db40:	2300      	movs	r3, #0
 800db42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	3301      	adds	r3, #1
 800db48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db50:	d901      	bls.n	800db56 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800db52:	2303      	movs	r3, #3
 800db54:	e01b      	b.n	800db8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	691b      	ldr	r3, [r3, #16]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	daf2      	bge.n	800db44 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800db5e:	2300      	movs	r3, #0
 800db60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	691b      	ldr	r3, [r3, #16]
 800db66:	f043 0201 	orr.w	r2, r3, #1
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	3301      	adds	r3, #1
 800db72:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db7a:	d901      	bls.n	800db80 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800db7c:	2303      	movs	r3, #3
 800db7e:	e006      	b.n	800db8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	691b      	ldr	r3, [r3, #16]
 800db84:	f003 0301 	and.w	r3, r3, #1
 800db88:	2b01      	cmp	r3, #1
 800db8a:	d0f0      	beq.n	800db6e <USB_CoreReset+0x36>

  return HAL_OK;
 800db8c:	2300      	movs	r3, #0
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3714      	adds	r7, #20
 800db92:	46bd      	mov	sp, r7
 800db94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db98:	4770      	bx	lr

0800db9a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800db9a:	b480      	push	{r7}
 800db9c:	b085      	sub	sp, #20
 800db9e:	af00      	add	r7, sp, #0
 800dba0:	4603      	mov	r3, r0
 800dba2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800dba4:	2300      	movs	r3, #0
 800dba6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800dba8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dbac:	2b84      	cmp	r3, #132	@ 0x84
 800dbae:	d005      	beq.n	800dbbc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800dbb0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	4413      	add	r3, r2
 800dbb8:	3303      	adds	r3, #3
 800dbba:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800dbbc:	68fb      	ldr	r3, [r7, #12]
}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3714      	adds	r7, #20
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc8:	4770      	bx	lr

0800dbca <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800dbca:	b580      	push	{r7, lr}
 800dbcc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800dbce:	f000 fafd 	bl	800e1cc <vTaskStartScheduler>
  
  return osOK;
 800dbd2:	2300      	movs	r3, #0
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	bd80      	pop	{r7, pc}

0800dbd8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800dbd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dbda:	b089      	sub	sp, #36	@ 0x24
 800dbdc:	af04      	add	r7, sp, #16
 800dbde:	6078      	str	r0, [r7, #4]
 800dbe0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	695b      	ldr	r3, [r3, #20]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d020      	beq.n	800dc2c <osThreadCreate+0x54>
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	699b      	ldr	r3, [r3, #24]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d01c      	beq.n	800dc2c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	685c      	ldr	r4, [r3, #4]
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	691e      	ldr	r6, [r3, #16]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dc04:	4618      	mov	r0, r3
 800dc06:	f7ff ffc8 	bl	800db9a <makeFreeRtosPriority>
 800dc0a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	695b      	ldr	r3, [r3, #20]
 800dc10:	687a      	ldr	r2, [r7, #4]
 800dc12:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dc14:	9202      	str	r2, [sp, #8]
 800dc16:	9301      	str	r3, [sp, #4]
 800dc18:	9100      	str	r1, [sp, #0]
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	4632      	mov	r2, r6
 800dc1e:	4629      	mov	r1, r5
 800dc20:	4620      	mov	r0, r4
 800dc22:	f000 f8ed 	bl	800de00 <xTaskCreateStatic>
 800dc26:	4603      	mov	r3, r0
 800dc28:	60fb      	str	r3, [r7, #12]
 800dc2a:	e01c      	b.n	800dc66 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	685c      	ldr	r4, [r3, #4]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dc38:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dc40:	4618      	mov	r0, r3
 800dc42:	f7ff ffaa 	bl	800db9a <makeFreeRtosPriority>
 800dc46:	4602      	mov	r2, r0
 800dc48:	f107 030c 	add.w	r3, r7, #12
 800dc4c:	9301      	str	r3, [sp, #4]
 800dc4e:	9200      	str	r2, [sp, #0]
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	4632      	mov	r2, r6
 800dc54:	4629      	mov	r1, r5
 800dc56:	4620      	mov	r0, r4
 800dc58:	f000 f932 	bl	800dec0 <xTaskCreate>
 800dc5c:	4603      	mov	r3, r0
 800dc5e:	2b01      	cmp	r3, #1
 800dc60:	d001      	beq.n	800dc66 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800dc62:	2300      	movs	r3, #0
 800dc64:	e000      	b.n	800dc68 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800dc66:	68fb      	ldr	r3, [r7, #12]
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	3714      	adds	r7, #20
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dc70 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b084      	sub	sp, #16
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d001      	beq.n	800dc86 <osDelay+0x16>
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	e000      	b.n	800dc88 <osDelay+0x18>
 800dc86:	2301      	movs	r3, #1
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f000 fa69 	bl	800e160 <vTaskDelay>
  
  return osOK;
 800dc8e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	3710      	adds	r7, #16
 800dc94:	46bd      	mov	sp, r7
 800dc96:	bd80      	pop	{r7, pc}

0800dc98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800dc98:	b480      	push	{r7}
 800dc9a:	b083      	sub	sp, #12
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	f103 0208 	add.w	r2, r3, #8
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f04f 32ff 	mov.w	r2, #4294967295
 800dcb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	f103 0208 	add.w	r2, r3, #8
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	f103 0208 	add.w	r2, r3, #8
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	2200      	movs	r2, #0
 800dcca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800dccc:	bf00      	nop
 800dcce:	370c      	adds	r7, #12
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd6:	4770      	bx	lr

0800dcd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800dcd8:	b480      	push	{r7}
 800dcda:	b083      	sub	sp, #12
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	2200      	movs	r2, #0
 800dce4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800dce6:	bf00      	nop
 800dce8:	370c      	adds	r7, #12
 800dcea:	46bd      	mov	sp, r7
 800dcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf0:	4770      	bx	lr

0800dcf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dcf2:	b480      	push	{r7}
 800dcf4:	b085      	sub	sp, #20
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	6078      	str	r0, [r7, #4]
 800dcfa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	685b      	ldr	r3, [r3, #4]
 800dd00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	68fa      	ldr	r2, [r7, #12]
 800dd06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	689a      	ldr	r2, [r3, #8]
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	689b      	ldr	r3, [r3, #8]
 800dd14:	683a      	ldr	r2, [r7, #0]
 800dd16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	683a      	ldr	r2, [r7, #0]
 800dd1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800dd1e:	683b      	ldr	r3, [r7, #0]
 800dd20:	687a      	ldr	r2, [r7, #4]
 800dd22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	1c5a      	adds	r2, r3, #1
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	601a      	str	r2, [r3, #0]
}
 800dd2e:	bf00      	nop
 800dd30:	3714      	adds	r7, #20
 800dd32:	46bd      	mov	sp, r7
 800dd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd38:	4770      	bx	lr

0800dd3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800dd3a:	b480      	push	{r7}
 800dd3c:	b085      	sub	sp, #20
 800dd3e:	af00      	add	r7, sp, #0
 800dd40:	6078      	str	r0, [r7, #4]
 800dd42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd50:	d103      	bne.n	800dd5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	691b      	ldr	r3, [r3, #16]
 800dd56:	60fb      	str	r3, [r7, #12]
 800dd58:	e00c      	b.n	800dd74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	3308      	adds	r3, #8
 800dd5e:	60fb      	str	r3, [r7, #12]
 800dd60:	e002      	b.n	800dd68 <vListInsert+0x2e>
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	685b      	ldr	r3, [r3, #4]
 800dd66:	60fb      	str	r3, [r7, #12]
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	685b      	ldr	r3, [r3, #4]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	68ba      	ldr	r2, [r7, #8]
 800dd70:	429a      	cmp	r2, r3
 800dd72:	d2f6      	bcs.n	800dd62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	685a      	ldr	r2, [r3, #4]
 800dd78:	683b      	ldr	r3, [r7, #0]
 800dd7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	685b      	ldr	r3, [r3, #4]
 800dd80:	683a      	ldr	r2, [r7, #0]
 800dd82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	68fa      	ldr	r2, [r7, #12]
 800dd88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	683a      	ldr	r2, [r7, #0]
 800dd8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	687a      	ldr	r2, [r7, #4]
 800dd94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	1c5a      	adds	r2, r3, #1
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	601a      	str	r2, [r3, #0]
}
 800dda0:	bf00      	nop
 800dda2:	3714      	adds	r7, #20
 800dda4:	46bd      	mov	sp, r7
 800dda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddaa:	4770      	bx	lr

0800ddac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ddac:	b480      	push	{r7}
 800ddae:	b085      	sub	sp, #20
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	691b      	ldr	r3, [r3, #16]
 800ddb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	685b      	ldr	r3, [r3, #4]
 800ddbe:	687a      	ldr	r2, [r7, #4]
 800ddc0:	6892      	ldr	r2, [r2, #8]
 800ddc2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	689b      	ldr	r3, [r3, #8]
 800ddc8:	687a      	ldr	r2, [r7, #4]
 800ddca:	6852      	ldr	r2, [r2, #4]
 800ddcc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	685b      	ldr	r3, [r3, #4]
 800ddd2:	687a      	ldr	r2, [r7, #4]
 800ddd4:	429a      	cmp	r2, r3
 800ddd6:	d103      	bne.n	800dde0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	689a      	ldr	r2, [r3, #8]
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	2200      	movs	r2, #0
 800dde4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	1e5a      	subs	r2, r3, #1
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	681b      	ldr	r3, [r3, #0]
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3714      	adds	r7, #20
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfe:	4770      	bx	lr

0800de00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800de00:	b580      	push	{r7, lr}
 800de02:	b08e      	sub	sp, #56	@ 0x38
 800de04:	af04      	add	r7, sp, #16
 800de06:	60f8      	str	r0, [r7, #12]
 800de08:	60b9      	str	r1, [r7, #8]
 800de0a:	607a      	str	r2, [r7, #4]
 800de0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800de0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de10:	2b00      	cmp	r3, #0
 800de12:	d10b      	bne.n	800de2c <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800de14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de18:	f383 8811 	msr	BASEPRI, r3
 800de1c:	f3bf 8f6f 	isb	sy
 800de20:	f3bf 8f4f 	dsb	sy
 800de24:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800de26:	bf00      	nop
 800de28:	bf00      	nop
 800de2a:	e7fd      	b.n	800de28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800de2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d10b      	bne.n	800de4a <xTaskCreateStatic+0x4a>
	__asm volatile
 800de32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de36:	f383 8811 	msr	BASEPRI, r3
 800de3a:	f3bf 8f6f 	isb	sy
 800de3e:	f3bf 8f4f 	dsb	sy
 800de42:	61fb      	str	r3, [r7, #28]
}
 800de44:	bf00      	nop
 800de46:	bf00      	nop
 800de48:	e7fd      	b.n	800de46 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800de4a:	23a0      	movs	r3, #160	@ 0xa0
 800de4c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800de4e:	693b      	ldr	r3, [r7, #16]
 800de50:	2ba0      	cmp	r3, #160	@ 0xa0
 800de52:	d00b      	beq.n	800de6c <xTaskCreateStatic+0x6c>
	__asm volatile
 800de54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de58:	f383 8811 	msr	BASEPRI, r3
 800de5c:	f3bf 8f6f 	isb	sy
 800de60:	f3bf 8f4f 	dsb	sy
 800de64:	61bb      	str	r3, [r7, #24]
}
 800de66:	bf00      	nop
 800de68:	bf00      	nop
 800de6a:	e7fd      	b.n	800de68 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800de6c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800de6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de70:	2b00      	cmp	r3, #0
 800de72:	d01e      	beq.n	800deb2 <xTaskCreateStatic+0xb2>
 800de74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de76:	2b00      	cmp	r3, #0
 800de78:	d01b      	beq.n	800deb2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800de7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de7c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800de7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800de82:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800de84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de86:	2202      	movs	r2, #2
 800de88:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800de8c:	2300      	movs	r3, #0
 800de8e:	9303      	str	r3, [sp, #12]
 800de90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de92:	9302      	str	r3, [sp, #8]
 800de94:	f107 0314 	add.w	r3, r7, #20
 800de98:	9301      	str	r3, [sp, #4]
 800de9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de9c:	9300      	str	r3, [sp, #0]
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	687a      	ldr	r2, [r7, #4]
 800dea2:	68b9      	ldr	r1, [r7, #8]
 800dea4:	68f8      	ldr	r0, [r7, #12]
 800dea6:	f000 f851 	bl	800df4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800deaa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800deac:	f000 f8ee 	bl	800e08c <prvAddNewTaskToReadyList>
 800deb0:	e001      	b.n	800deb6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800deb2:	2300      	movs	r3, #0
 800deb4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800deb6:	697b      	ldr	r3, [r7, #20]
	}
 800deb8:	4618      	mov	r0, r3
 800deba:	3728      	adds	r7, #40	@ 0x28
 800debc:	46bd      	mov	sp, r7
 800debe:	bd80      	pop	{r7, pc}

0800dec0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800dec0:	b580      	push	{r7, lr}
 800dec2:	b08c      	sub	sp, #48	@ 0x30
 800dec4:	af04      	add	r7, sp, #16
 800dec6:	60f8      	str	r0, [r7, #12]
 800dec8:	60b9      	str	r1, [r7, #8]
 800deca:	603b      	str	r3, [r7, #0]
 800decc:	4613      	mov	r3, r2
 800dece:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ded0:	88fb      	ldrh	r3, [r7, #6]
 800ded2:	009b      	lsls	r3, r3, #2
 800ded4:	4618      	mov	r0, r3
 800ded6:	f000 feff 	bl	800ecd8 <pvPortMalloc>
 800deda:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d00e      	beq.n	800df00 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800dee2:	20a0      	movs	r0, #160	@ 0xa0
 800dee4:	f000 fef8 	bl	800ecd8 <pvPortMalloc>
 800dee8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800deea:	69fb      	ldr	r3, [r7, #28]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d003      	beq.n	800def8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800def0:	69fb      	ldr	r3, [r7, #28]
 800def2:	697a      	ldr	r2, [r7, #20]
 800def4:	631a      	str	r2, [r3, #48]	@ 0x30
 800def6:	e005      	b.n	800df04 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800def8:	6978      	ldr	r0, [r7, #20]
 800defa:	f000 ffbb 	bl	800ee74 <vPortFree>
 800defe:	e001      	b.n	800df04 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800df00:	2300      	movs	r3, #0
 800df02:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800df04:	69fb      	ldr	r3, [r7, #28]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d017      	beq.n	800df3a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800df0a:	69fb      	ldr	r3, [r7, #28]
 800df0c:	2200      	movs	r2, #0
 800df0e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800df12:	88fa      	ldrh	r2, [r7, #6]
 800df14:	2300      	movs	r3, #0
 800df16:	9303      	str	r3, [sp, #12]
 800df18:	69fb      	ldr	r3, [r7, #28]
 800df1a:	9302      	str	r3, [sp, #8]
 800df1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df1e:	9301      	str	r3, [sp, #4]
 800df20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df22:	9300      	str	r3, [sp, #0]
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	68b9      	ldr	r1, [r7, #8]
 800df28:	68f8      	ldr	r0, [r7, #12]
 800df2a:	f000 f80f 	bl	800df4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df2e:	69f8      	ldr	r0, [r7, #28]
 800df30:	f000 f8ac 	bl	800e08c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800df34:	2301      	movs	r3, #1
 800df36:	61bb      	str	r3, [r7, #24]
 800df38:	e002      	b.n	800df40 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800df3a:	f04f 33ff 	mov.w	r3, #4294967295
 800df3e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800df40:	69bb      	ldr	r3, [r7, #24]
	}
 800df42:	4618      	mov	r0, r3
 800df44:	3720      	adds	r7, #32
 800df46:	46bd      	mov	sp, r7
 800df48:	bd80      	pop	{r7, pc}
	...

0800df4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b088      	sub	sp, #32
 800df50:	af00      	add	r7, sp, #0
 800df52:	60f8      	str	r0, [r7, #12]
 800df54:	60b9      	str	r1, [r7, #8]
 800df56:	607a      	str	r2, [r7, #4]
 800df58:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800df5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800df5e:	6879      	ldr	r1, [r7, #4]
 800df60:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800df64:	440b      	add	r3, r1
 800df66:	009b      	lsls	r3, r3, #2
 800df68:	4413      	add	r3, r2
 800df6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800df6c:	69bb      	ldr	r3, [r7, #24]
 800df6e:	f023 0307 	bic.w	r3, r3, #7
 800df72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800df74:	69bb      	ldr	r3, [r7, #24]
 800df76:	f003 0307 	and.w	r3, r3, #7
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d00b      	beq.n	800df96 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800df7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df82:	f383 8811 	msr	BASEPRI, r3
 800df86:	f3bf 8f6f 	isb	sy
 800df8a:	f3bf 8f4f 	dsb	sy
 800df8e:	617b      	str	r3, [r7, #20]
}
 800df90:	bf00      	nop
 800df92:	bf00      	nop
 800df94:	e7fd      	b.n	800df92 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800df96:	68bb      	ldr	r3, [r7, #8]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d01f      	beq.n	800dfdc <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800df9c:	2300      	movs	r3, #0
 800df9e:	61fb      	str	r3, [r7, #28]
 800dfa0:	e012      	b.n	800dfc8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dfa2:	68ba      	ldr	r2, [r7, #8]
 800dfa4:	69fb      	ldr	r3, [r7, #28]
 800dfa6:	4413      	add	r3, r2
 800dfa8:	7819      	ldrb	r1, [r3, #0]
 800dfaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dfac:	69fb      	ldr	r3, [r7, #28]
 800dfae:	4413      	add	r3, r2
 800dfb0:	3334      	adds	r3, #52	@ 0x34
 800dfb2:	460a      	mov	r2, r1
 800dfb4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800dfb6:	68ba      	ldr	r2, [r7, #8]
 800dfb8:	69fb      	ldr	r3, [r7, #28]
 800dfba:	4413      	add	r3, r2
 800dfbc:	781b      	ldrb	r3, [r3, #0]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d006      	beq.n	800dfd0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dfc2:	69fb      	ldr	r3, [r7, #28]
 800dfc4:	3301      	adds	r3, #1
 800dfc6:	61fb      	str	r3, [r7, #28]
 800dfc8:	69fb      	ldr	r3, [r7, #28]
 800dfca:	2b0f      	cmp	r3, #15
 800dfcc:	d9e9      	bls.n	800dfa2 <prvInitialiseNewTask+0x56>
 800dfce:	e000      	b.n	800dfd2 <prvInitialiseNewTask+0x86>
			{
				break;
 800dfd0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dfd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800dfda:	e003      	b.n	800dfe4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800dfdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfde:	2200      	movs	r2, #0
 800dfe0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dfe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfe6:	2b06      	cmp	r3, #6
 800dfe8:	d901      	bls.n	800dfee <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dfea:	2306      	movs	r3, #6
 800dfec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dfee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dff2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800dff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dff8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800dffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dffc:	2200      	movs	r2, #0
 800dffe:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e002:	3304      	adds	r3, #4
 800e004:	4618      	mov	r0, r3
 800e006:	f7ff fe67 	bl	800dcd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e00c:	3318      	adds	r3, #24
 800e00e:	4618      	mov	r0, r3
 800e010:	f7ff fe62 	bl	800dcd8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e016:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e018:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e01a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e01c:	f1c3 0207 	rsb	r2, r3, #7
 800e020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e022:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e028:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e02c:	2200      	movs	r2, #0
 800e02e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e034:	2200      	movs	r2, #0
 800e036:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e03c:	334c      	adds	r3, #76	@ 0x4c
 800e03e:	224c      	movs	r2, #76	@ 0x4c
 800e040:	2100      	movs	r1, #0
 800e042:	4618      	mov	r0, r3
 800e044:	f001 faec 	bl	800f620 <memset>
 800e048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e04a:	4a0d      	ldr	r2, [pc, #52]	@ (800e080 <prvInitialiseNewTask+0x134>)
 800e04c:	651a      	str	r2, [r3, #80]	@ 0x50
 800e04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e050:	4a0c      	ldr	r2, [pc, #48]	@ (800e084 <prvInitialiseNewTask+0x138>)
 800e052:	655a      	str	r2, [r3, #84]	@ 0x54
 800e054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e056:	4a0c      	ldr	r2, [pc, #48]	@ (800e088 <prvInitialiseNewTask+0x13c>)
 800e058:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e05a:	683a      	ldr	r2, [r7, #0]
 800e05c:	68f9      	ldr	r1, [r7, #12]
 800e05e:	69b8      	ldr	r0, [r7, #24]
 800e060:	f000 fc2a 	bl	800e8b8 <pxPortInitialiseStack>
 800e064:	4602      	mov	r2, r0
 800e066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e068:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d002      	beq.n	800e076 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e074:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e076:	bf00      	nop
 800e078:	3720      	adds	r7, #32
 800e07a:	46bd      	mov	sp, r7
 800e07c:	bd80      	pop	{r7, pc}
 800e07e:	bf00      	nop
 800e080:	24066838 	.word	0x24066838
 800e084:	240668a0 	.word	0x240668a0
 800e088:	24066908 	.word	0x24066908

0800e08c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b082      	sub	sp, #8
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e094:	f000 fd40 	bl	800eb18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e098:	4b2a      	ldr	r3, [pc, #168]	@ (800e144 <prvAddNewTaskToReadyList+0xb8>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	3301      	adds	r3, #1
 800e09e:	4a29      	ldr	r2, [pc, #164]	@ (800e144 <prvAddNewTaskToReadyList+0xb8>)
 800e0a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e0a2:	4b29      	ldr	r3, [pc, #164]	@ (800e148 <prvAddNewTaskToReadyList+0xbc>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d109      	bne.n	800e0be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e0aa:	4a27      	ldr	r2, [pc, #156]	@ (800e148 <prvAddNewTaskToReadyList+0xbc>)
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e0b0:	4b24      	ldr	r3, [pc, #144]	@ (800e144 <prvAddNewTaskToReadyList+0xb8>)
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	2b01      	cmp	r3, #1
 800e0b6:	d110      	bne.n	800e0da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e0b8:	f000 fad4 	bl	800e664 <prvInitialiseTaskLists>
 800e0bc:	e00d      	b.n	800e0da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e0be:	4b23      	ldr	r3, [pc, #140]	@ (800e14c <prvAddNewTaskToReadyList+0xc0>)
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d109      	bne.n	800e0da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e0c6:	4b20      	ldr	r3, [pc, #128]	@ (800e148 <prvAddNewTaskToReadyList+0xbc>)
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0d0:	429a      	cmp	r2, r3
 800e0d2:	d802      	bhi.n	800e0da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e0d4:	4a1c      	ldr	r2, [pc, #112]	@ (800e148 <prvAddNewTaskToReadyList+0xbc>)
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e0da:	4b1d      	ldr	r3, [pc, #116]	@ (800e150 <prvAddNewTaskToReadyList+0xc4>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	3301      	adds	r3, #1
 800e0e0:	4a1b      	ldr	r2, [pc, #108]	@ (800e150 <prvAddNewTaskToReadyList+0xc4>)
 800e0e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0e8:	2201      	movs	r2, #1
 800e0ea:	409a      	lsls	r2, r3
 800e0ec:	4b19      	ldr	r3, [pc, #100]	@ (800e154 <prvAddNewTaskToReadyList+0xc8>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	4313      	orrs	r3, r2
 800e0f2:	4a18      	ldr	r2, [pc, #96]	@ (800e154 <prvAddNewTaskToReadyList+0xc8>)
 800e0f4:	6013      	str	r3, [r2, #0]
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0fa:	4613      	mov	r3, r2
 800e0fc:	009b      	lsls	r3, r3, #2
 800e0fe:	4413      	add	r3, r2
 800e100:	009b      	lsls	r3, r3, #2
 800e102:	4a15      	ldr	r2, [pc, #84]	@ (800e158 <prvAddNewTaskToReadyList+0xcc>)
 800e104:	441a      	add	r2, r3
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	3304      	adds	r3, #4
 800e10a:	4619      	mov	r1, r3
 800e10c:	4610      	mov	r0, r2
 800e10e:	f7ff fdf0 	bl	800dcf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e112:	f000 fd33 	bl	800eb7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e116:	4b0d      	ldr	r3, [pc, #52]	@ (800e14c <prvAddNewTaskToReadyList+0xc0>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d00e      	beq.n	800e13c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e11e:	4b0a      	ldr	r3, [pc, #40]	@ (800e148 <prvAddNewTaskToReadyList+0xbc>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e128:	429a      	cmp	r2, r3
 800e12a:	d207      	bcs.n	800e13c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e12c:	4b0b      	ldr	r3, [pc, #44]	@ (800e15c <prvAddNewTaskToReadyList+0xd0>)
 800e12e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e132:	601a      	str	r2, [r3, #0]
 800e134:	f3bf 8f4f 	dsb	sy
 800e138:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e13c:	bf00      	nop
 800e13e:	3708      	adds	r7, #8
 800e140:	46bd      	mov	sp, r7
 800e142:	bd80      	pop	{r7, pc}
 800e144:	24062be4 	.word	0x24062be4
 800e148:	24062ae4 	.word	0x24062ae4
 800e14c:	24062bf0 	.word	0x24062bf0
 800e150:	24062c00 	.word	0x24062c00
 800e154:	24062bec 	.word	0x24062bec
 800e158:	24062ae8 	.word	0x24062ae8
 800e15c:	e000ed04 	.word	0xe000ed04

0800e160 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e160:	b580      	push	{r7, lr}
 800e162:	b084      	sub	sp, #16
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e168:	2300      	movs	r3, #0
 800e16a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d018      	beq.n	800e1a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e172:	4b14      	ldr	r3, [pc, #80]	@ (800e1c4 <vTaskDelay+0x64>)
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d00b      	beq.n	800e192 <vTaskDelay+0x32>
	__asm volatile
 800e17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e17e:	f383 8811 	msr	BASEPRI, r3
 800e182:	f3bf 8f6f 	isb	sy
 800e186:	f3bf 8f4f 	dsb	sy
 800e18a:	60bb      	str	r3, [r7, #8]
}
 800e18c:	bf00      	nop
 800e18e:	bf00      	nop
 800e190:	e7fd      	b.n	800e18e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e192:	f000 f885 	bl	800e2a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e196:	2100      	movs	r1, #0
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	f000 fb27 	bl	800e7ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e19e:	f000 f88d 	bl	800e2bc <xTaskResumeAll>
 800e1a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d107      	bne.n	800e1ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e1aa:	4b07      	ldr	r3, [pc, #28]	@ (800e1c8 <vTaskDelay+0x68>)
 800e1ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1b0:	601a      	str	r2, [r3, #0]
 800e1b2:	f3bf 8f4f 	dsb	sy
 800e1b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e1ba:	bf00      	nop
 800e1bc:	3710      	adds	r7, #16
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	bd80      	pop	{r7, pc}
 800e1c2:	bf00      	nop
 800e1c4:	24062c0c 	.word	0x24062c0c
 800e1c8:	e000ed04 	.word	0xe000ed04

0800e1cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b08a      	sub	sp, #40	@ 0x28
 800e1d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e1da:	463a      	mov	r2, r7
 800e1dc:	1d39      	adds	r1, r7, #4
 800e1de:	f107 0308 	add.w	r3, r7, #8
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	f7f2 fc0a 	bl	80009fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e1e8:	6839      	ldr	r1, [r7, #0]
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	68ba      	ldr	r2, [r7, #8]
 800e1ee:	9202      	str	r2, [sp, #8]
 800e1f0:	9301      	str	r3, [sp, #4]
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	9300      	str	r3, [sp, #0]
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	460a      	mov	r2, r1
 800e1fa:	4921      	ldr	r1, [pc, #132]	@ (800e280 <vTaskStartScheduler+0xb4>)
 800e1fc:	4821      	ldr	r0, [pc, #132]	@ (800e284 <vTaskStartScheduler+0xb8>)
 800e1fe:	f7ff fdff 	bl	800de00 <xTaskCreateStatic>
 800e202:	4603      	mov	r3, r0
 800e204:	4a20      	ldr	r2, [pc, #128]	@ (800e288 <vTaskStartScheduler+0xbc>)
 800e206:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e208:	4b1f      	ldr	r3, [pc, #124]	@ (800e288 <vTaskStartScheduler+0xbc>)
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d002      	beq.n	800e216 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e210:	2301      	movs	r3, #1
 800e212:	617b      	str	r3, [r7, #20]
 800e214:	e001      	b.n	800e21a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e216:	2300      	movs	r3, #0
 800e218:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e21a:	697b      	ldr	r3, [r7, #20]
 800e21c:	2b01      	cmp	r3, #1
 800e21e:	d11b      	bne.n	800e258 <vTaskStartScheduler+0x8c>
	__asm volatile
 800e220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e224:	f383 8811 	msr	BASEPRI, r3
 800e228:	f3bf 8f6f 	isb	sy
 800e22c:	f3bf 8f4f 	dsb	sy
 800e230:	613b      	str	r3, [r7, #16]
}
 800e232:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e234:	4b15      	ldr	r3, [pc, #84]	@ (800e28c <vTaskStartScheduler+0xc0>)
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	334c      	adds	r3, #76	@ 0x4c
 800e23a:	4a15      	ldr	r2, [pc, #84]	@ (800e290 <vTaskStartScheduler+0xc4>)
 800e23c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e23e:	4b15      	ldr	r3, [pc, #84]	@ (800e294 <vTaskStartScheduler+0xc8>)
 800e240:	f04f 32ff 	mov.w	r2, #4294967295
 800e244:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e246:	4b14      	ldr	r3, [pc, #80]	@ (800e298 <vTaskStartScheduler+0xcc>)
 800e248:	2201      	movs	r2, #1
 800e24a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e24c:	4b13      	ldr	r3, [pc, #76]	@ (800e29c <vTaskStartScheduler+0xd0>)
 800e24e:	2200      	movs	r2, #0
 800e250:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e252:	f000 fbbd 	bl	800e9d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e256:	e00f      	b.n	800e278 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e258:	697b      	ldr	r3, [r7, #20]
 800e25a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e25e:	d10b      	bne.n	800e278 <vTaskStartScheduler+0xac>
	__asm volatile
 800e260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e264:	f383 8811 	msr	BASEPRI, r3
 800e268:	f3bf 8f6f 	isb	sy
 800e26c:	f3bf 8f4f 	dsb	sy
 800e270:	60fb      	str	r3, [r7, #12]
}
 800e272:	bf00      	nop
 800e274:	bf00      	nop
 800e276:	e7fd      	b.n	800e274 <vTaskStartScheduler+0xa8>
}
 800e278:	bf00      	nop
 800e27a:	3718      	adds	r7, #24
 800e27c:	46bd      	mov	sp, r7
 800e27e:	bd80      	pop	{r7, pc}
 800e280:	08010078 	.word	0x08010078
 800e284:	0800e635 	.word	0x0800e635
 800e288:	24062c08 	.word	0x24062c08
 800e28c:	24062ae4 	.word	0x24062ae4
 800e290:	24000018 	.word	0x24000018
 800e294:	24062c04 	.word	0x24062c04
 800e298:	24062bf0 	.word	0x24062bf0
 800e29c:	24062be8 	.word	0x24062be8

0800e2a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e2a0:	b480      	push	{r7}
 800e2a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e2a4:	4b04      	ldr	r3, [pc, #16]	@ (800e2b8 <vTaskSuspendAll+0x18>)
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	3301      	adds	r3, #1
 800e2aa:	4a03      	ldr	r2, [pc, #12]	@ (800e2b8 <vTaskSuspendAll+0x18>)
 800e2ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e2ae:	bf00      	nop
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b6:	4770      	bx	lr
 800e2b8:	24062c0c 	.word	0x24062c0c

0800e2bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b084      	sub	sp, #16
 800e2c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e2ca:	4b42      	ldr	r3, [pc, #264]	@ (800e3d4 <xTaskResumeAll+0x118>)
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d10b      	bne.n	800e2ea <xTaskResumeAll+0x2e>
	__asm volatile
 800e2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2d6:	f383 8811 	msr	BASEPRI, r3
 800e2da:	f3bf 8f6f 	isb	sy
 800e2de:	f3bf 8f4f 	dsb	sy
 800e2e2:	603b      	str	r3, [r7, #0]
}
 800e2e4:	bf00      	nop
 800e2e6:	bf00      	nop
 800e2e8:	e7fd      	b.n	800e2e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e2ea:	f000 fc15 	bl	800eb18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e2ee:	4b39      	ldr	r3, [pc, #228]	@ (800e3d4 <xTaskResumeAll+0x118>)
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	3b01      	subs	r3, #1
 800e2f4:	4a37      	ldr	r2, [pc, #220]	@ (800e3d4 <xTaskResumeAll+0x118>)
 800e2f6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e2f8:	4b36      	ldr	r3, [pc, #216]	@ (800e3d4 <xTaskResumeAll+0x118>)
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d161      	bne.n	800e3c4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e300:	4b35      	ldr	r3, [pc, #212]	@ (800e3d8 <xTaskResumeAll+0x11c>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	2b00      	cmp	r3, #0
 800e306:	d05d      	beq.n	800e3c4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e308:	e02e      	b.n	800e368 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e30a:	4b34      	ldr	r3, [pc, #208]	@ (800e3dc <xTaskResumeAll+0x120>)
 800e30c:	68db      	ldr	r3, [r3, #12]
 800e30e:	68db      	ldr	r3, [r3, #12]
 800e310:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	3318      	adds	r3, #24
 800e316:	4618      	mov	r0, r3
 800e318:	f7ff fd48 	bl	800ddac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	3304      	adds	r3, #4
 800e320:	4618      	mov	r0, r3
 800e322:	f7ff fd43 	bl	800ddac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e32a:	2201      	movs	r2, #1
 800e32c:	409a      	lsls	r2, r3
 800e32e:	4b2c      	ldr	r3, [pc, #176]	@ (800e3e0 <xTaskResumeAll+0x124>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	4313      	orrs	r3, r2
 800e334:	4a2a      	ldr	r2, [pc, #168]	@ (800e3e0 <xTaskResumeAll+0x124>)
 800e336:	6013      	str	r3, [r2, #0]
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e33c:	4613      	mov	r3, r2
 800e33e:	009b      	lsls	r3, r3, #2
 800e340:	4413      	add	r3, r2
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	4a27      	ldr	r2, [pc, #156]	@ (800e3e4 <xTaskResumeAll+0x128>)
 800e346:	441a      	add	r2, r3
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	3304      	adds	r3, #4
 800e34c:	4619      	mov	r1, r3
 800e34e:	4610      	mov	r0, r2
 800e350:	f7ff fccf 	bl	800dcf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e358:	4b23      	ldr	r3, [pc, #140]	@ (800e3e8 <xTaskResumeAll+0x12c>)
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e35e:	429a      	cmp	r2, r3
 800e360:	d302      	bcc.n	800e368 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e362:	4b22      	ldr	r3, [pc, #136]	@ (800e3ec <xTaskResumeAll+0x130>)
 800e364:	2201      	movs	r2, #1
 800e366:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e368:	4b1c      	ldr	r3, [pc, #112]	@ (800e3dc <xTaskResumeAll+0x120>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d1cc      	bne.n	800e30a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d001      	beq.n	800e37a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e376:	f000 fa19 	bl	800e7ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e37a:	4b1d      	ldr	r3, [pc, #116]	@ (800e3f0 <xTaskResumeAll+0x134>)
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d010      	beq.n	800e3a8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e386:	f000 f837 	bl	800e3f8 <xTaskIncrementTick>
 800e38a:	4603      	mov	r3, r0
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d002      	beq.n	800e396 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e390:	4b16      	ldr	r3, [pc, #88]	@ (800e3ec <xTaskResumeAll+0x130>)
 800e392:	2201      	movs	r2, #1
 800e394:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	3b01      	subs	r3, #1
 800e39a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d1f1      	bne.n	800e386 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e3a2:	4b13      	ldr	r3, [pc, #76]	@ (800e3f0 <xTaskResumeAll+0x134>)
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e3a8:	4b10      	ldr	r3, [pc, #64]	@ (800e3ec <xTaskResumeAll+0x130>)
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d009      	beq.n	800e3c4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e3b0:	2301      	movs	r3, #1
 800e3b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e3b4:	4b0f      	ldr	r3, [pc, #60]	@ (800e3f4 <xTaskResumeAll+0x138>)
 800e3b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3ba:	601a      	str	r2, [r3, #0]
 800e3bc:	f3bf 8f4f 	dsb	sy
 800e3c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e3c4:	f000 fbda 	bl	800eb7c <vPortExitCritical>

	return xAlreadyYielded;
 800e3c8:	68bb      	ldr	r3, [r7, #8]
}
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	3710      	adds	r7, #16
 800e3ce:	46bd      	mov	sp, r7
 800e3d0:	bd80      	pop	{r7, pc}
 800e3d2:	bf00      	nop
 800e3d4:	24062c0c 	.word	0x24062c0c
 800e3d8:	24062be4 	.word	0x24062be4
 800e3dc:	24062ba4 	.word	0x24062ba4
 800e3e0:	24062bec 	.word	0x24062bec
 800e3e4:	24062ae8 	.word	0x24062ae8
 800e3e8:	24062ae4 	.word	0x24062ae4
 800e3ec:	24062bf8 	.word	0x24062bf8
 800e3f0:	24062bf4 	.word	0x24062bf4
 800e3f4:	e000ed04 	.word	0xe000ed04

0800e3f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b086      	sub	sp, #24
 800e3fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e3fe:	2300      	movs	r3, #0
 800e400:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e402:	4b4f      	ldr	r3, [pc, #316]	@ (800e540 <xTaskIncrementTick+0x148>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	f040 808f 	bne.w	800e52a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e40c:	4b4d      	ldr	r3, [pc, #308]	@ (800e544 <xTaskIncrementTick+0x14c>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	3301      	adds	r3, #1
 800e412:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e414:	4a4b      	ldr	r2, [pc, #300]	@ (800e544 <xTaskIncrementTick+0x14c>)
 800e416:	693b      	ldr	r3, [r7, #16]
 800e418:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e41a:	693b      	ldr	r3, [r7, #16]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d121      	bne.n	800e464 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e420:	4b49      	ldr	r3, [pc, #292]	@ (800e548 <xTaskIncrementTick+0x150>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d00b      	beq.n	800e442 <xTaskIncrementTick+0x4a>
	__asm volatile
 800e42a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e42e:	f383 8811 	msr	BASEPRI, r3
 800e432:	f3bf 8f6f 	isb	sy
 800e436:	f3bf 8f4f 	dsb	sy
 800e43a:	603b      	str	r3, [r7, #0]
}
 800e43c:	bf00      	nop
 800e43e:	bf00      	nop
 800e440:	e7fd      	b.n	800e43e <xTaskIncrementTick+0x46>
 800e442:	4b41      	ldr	r3, [pc, #260]	@ (800e548 <xTaskIncrementTick+0x150>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	60fb      	str	r3, [r7, #12]
 800e448:	4b40      	ldr	r3, [pc, #256]	@ (800e54c <xTaskIncrementTick+0x154>)
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	4a3e      	ldr	r2, [pc, #248]	@ (800e548 <xTaskIncrementTick+0x150>)
 800e44e:	6013      	str	r3, [r2, #0]
 800e450:	4a3e      	ldr	r2, [pc, #248]	@ (800e54c <xTaskIncrementTick+0x154>)
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	6013      	str	r3, [r2, #0]
 800e456:	4b3e      	ldr	r3, [pc, #248]	@ (800e550 <xTaskIncrementTick+0x158>)
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	3301      	adds	r3, #1
 800e45c:	4a3c      	ldr	r2, [pc, #240]	@ (800e550 <xTaskIncrementTick+0x158>)
 800e45e:	6013      	str	r3, [r2, #0]
 800e460:	f000 f9a4 	bl	800e7ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e464:	4b3b      	ldr	r3, [pc, #236]	@ (800e554 <xTaskIncrementTick+0x15c>)
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	693a      	ldr	r2, [r7, #16]
 800e46a:	429a      	cmp	r2, r3
 800e46c:	d348      	bcc.n	800e500 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e46e:	4b36      	ldr	r3, [pc, #216]	@ (800e548 <xTaskIncrementTick+0x150>)
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d104      	bne.n	800e482 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e478:	4b36      	ldr	r3, [pc, #216]	@ (800e554 <xTaskIncrementTick+0x15c>)
 800e47a:	f04f 32ff 	mov.w	r2, #4294967295
 800e47e:	601a      	str	r2, [r3, #0]
					break;
 800e480:	e03e      	b.n	800e500 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e482:	4b31      	ldr	r3, [pc, #196]	@ (800e548 <xTaskIncrementTick+0x150>)
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	68db      	ldr	r3, [r3, #12]
 800e488:	68db      	ldr	r3, [r3, #12]
 800e48a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e48c:	68bb      	ldr	r3, [r7, #8]
 800e48e:	685b      	ldr	r3, [r3, #4]
 800e490:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e492:	693a      	ldr	r2, [r7, #16]
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	429a      	cmp	r2, r3
 800e498:	d203      	bcs.n	800e4a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e49a:	4a2e      	ldr	r2, [pc, #184]	@ (800e554 <xTaskIncrementTick+0x15c>)
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e4a0:	e02e      	b.n	800e500 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	3304      	adds	r3, #4
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	f7ff fc80 	bl	800ddac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e4ac:	68bb      	ldr	r3, [r7, #8]
 800e4ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d004      	beq.n	800e4be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e4b4:	68bb      	ldr	r3, [r7, #8]
 800e4b6:	3318      	adds	r3, #24
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	f7ff fc77 	bl	800ddac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4c2:	2201      	movs	r2, #1
 800e4c4:	409a      	lsls	r2, r3
 800e4c6:	4b24      	ldr	r3, [pc, #144]	@ (800e558 <xTaskIncrementTick+0x160>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	4313      	orrs	r3, r2
 800e4cc:	4a22      	ldr	r2, [pc, #136]	@ (800e558 <xTaskIncrementTick+0x160>)
 800e4ce:	6013      	str	r3, [r2, #0]
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4d4:	4613      	mov	r3, r2
 800e4d6:	009b      	lsls	r3, r3, #2
 800e4d8:	4413      	add	r3, r2
 800e4da:	009b      	lsls	r3, r3, #2
 800e4dc:	4a1f      	ldr	r2, [pc, #124]	@ (800e55c <xTaskIncrementTick+0x164>)
 800e4de:	441a      	add	r2, r3
 800e4e0:	68bb      	ldr	r3, [r7, #8]
 800e4e2:	3304      	adds	r3, #4
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	4610      	mov	r0, r2
 800e4e8:	f7ff fc03 	bl	800dcf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e4ec:	68bb      	ldr	r3, [r7, #8]
 800e4ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4f0:	4b1b      	ldr	r3, [pc, #108]	@ (800e560 <xTaskIncrementTick+0x168>)
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d3b9      	bcc.n	800e46e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e4fe:	e7b6      	b.n	800e46e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e500:	4b17      	ldr	r3, [pc, #92]	@ (800e560 <xTaskIncrementTick+0x168>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e506:	4915      	ldr	r1, [pc, #84]	@ (800e55c <xTaskIncrementTick+0x164>)
 800e508:	4613      	mov	r3, r2
 800e50a:	009b      	lsls	r3, r3, #2
 800e50c:	4413      	add	r3, r2
 800e50e:	009b      	lsls	r3, r3, #2
 800e510:	440b      	add	r3, r1
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	2b01      	cmp	r3, #1
 800e516:	d901      	bls.n	800e51c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e518:	2301      	movs	r3, #1
 800e51a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e51c:	4b11      	ldr	r3, [pc, #68]	@ (800e564 <xTaskIncrementTick+0x16c>)
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d007      	beq.n	800e534 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e524:	2301      	movs	r3, #1
 800e526:	617b      	str	r3, [r7, #20]
 800e528:	e004      	b.n	800e534 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e52a:	4b0f      	ldr	r3, [pc, #60]	@ (800e568 <xTaskIncrementTick+0x170>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	3301      	adds	r3, #1
 800e530:	4a0d      	ldr	r2, [pc, #52]	@ (800e568 <xTaskIncrementTick+0x170>)
 800e532:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e534:	697b      	ldr	r3, [r7, #20]
}
 800e536:	4618      	mov	r0, r3
 800e538:	3718      	adds	r7, #24
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	24062c0c 	.word	0x24062c0c
 800e544:	24062be8 	.word	0x24062be8
 800e548:	24062b9c 	.word	0x24062b9c
 800e54c:	24062ba0 	.word	0x24062ba0
 800e550:	24062bfc 	.word	0x24062bfc
 800e554:	24062c04 	.word	0x24062c04
 800e558:	24062bec 	.word	0x24062bec
 800e55c:	24062ae8 	.word	0x24062ae8
 800e560:	24062ae4 	.word	0x24062ae4
 800e564:	24062bf8 	.word	0x24062bf8
 800e568:	24062bf4 	.word	0x24062bf4

0800e56c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e56c:	b480      	push	{r7}
 800e56e:	b087      	sub	sp, #28
 800e570:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e572:	4b2a      	ldr	r3, [pc, #168]	@ (800e61c <vTaskSwitchContext+0xb0>)
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d003      	beq.n	800e582 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e57a:	4b29      	ldr	r3, [pc, #164]	@ (800e620 <vTaskSwitchContext+0xb4>)
 800e57c:	2201      	movs	r2, #1
 800e57e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e580:	e045      	b.n	800e60e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800e582:	4b27      	ldr	r3, [pc, #156]	@ (800e620 <vTaskSwitchContext+0xb4>)
 800e584:	2200      	movs	r2, #0
 800e586:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e588:	4b26      	ldr	r3, [pc, #152]	@ (800e624 <vTaskSwitchContext+0xb8>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	fab3 f383 	clz	r3, r3
 800e594:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e596:	7afb      	ldrb	r3, [r7, #11]
 800e598:	f1c3 031f 	rsb	r3, r3, #31
 800e59c:	617b      	str	r3, [r7, #20]
 800e59e:	4922      	ldr	r1, [pc, #136]	@ (800e628 <vTaskSwitchContext+0xbc>)
 800e5a0:	697a      	ldr	r2, [r7, #20]
 800e5a2:	4613      	mov	r3, r2
 800e5a4:	009b      	lsls	r3, r3, #2
 800e5a6:	4413      	add	r3, r2
 800e5a8:	009b      	lsls	r3, r3, #2
 800e5aa:	440b      	add	r3, r1
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d10b      	bne.n	800e5ca <vTaskSwitchContext+0x5e>
	__asm volatile
 800e5b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5b6:	f383 8811 	msr	BASEPRI, r3
 800e5ba:	f3bf 8f6f 	isb	sy
 800e5be:	f3bf 8f4f 	dsb	sy
 800e5c2:	607b      	str	r3, [r7, #4]
}
 800e5c4:	bf00      	nop
 800e5c6:	bf00      	nop
 800e5c8:	e7fd      	b.n	800e5c6 <vTaskSwitchContext+0x5a>
 800e5ca:	697a      	ldr	r2, [r7, #20]
 800e5cc:	4613      	mov	r3, r2
 800e5ce:	009b      	lsls	r3, r3, #2
 800e5d0:	4413      	add	r3, r2
 800e5d2:	009b      	lsls	r3, r3, #2
 800e5d4:	4a14      	ldr	r2, [pc, #80]	@ (800e628 <vTaskSwitchContext+0xbc>)
 800e5d6:	4413      	add	r3, r2
 800e5d8:	613b      	str	r3, [r7, #16]
 800e5da:	693b      	ldr	r3, [r7, #16]
 800e5dc:	685b      	ldr	r3, [r3, #4]
 800e5de:	685a      	ldr	r2, [r3, #4]
 800e5e0:	693b      	ldr	r3, [r7, #16]
 800e5e2:	605a      	str	r2, [r3, #4]
 800e5e4:	693b      	ldr	r3, [r7, #16]
 800e5e6:	685a      	ldr	r2, [r3, #4]
 800e5e8:	693b      	ldr	r3, [r7, #16]
 800e5ea:	3308      	adds	r3, #8
 800e5ec:	429a      	cmp	r2, r3
 800e5ee:	d104      	bne.n	800e5fa <vTaskSwitchContext+0x8e>
 800e5f0:	693b      	ldr	r3, [r7, #16]
 800e5f2:	685b      	ldr	r3, [r3, #4]
 800e5f4:	685a      	ldr	r2, [r3, #4]
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	605a      	str	r2, [r3, #4]
 800e5fa:	693b      	ldr	r3, [r7, #16]
 800e5fc:	685b      	ldr	r3, [r3, #4]
 800e5fe:	68db      	ldr	r3, [r3, #12]
 800e600:	4a0a      	ldr	r2, [pc, #40]	@ (800e62c <vTaskSwitchContext+0xc0>)
 800e602:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e604:	4b09      	ldr	r3, [pc, #36]	@ (800e62c <vTaskSwitchContext+0xc0>)
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	334c      	adds	r3, #76	@ 0x4c
 800e60a:	4a09      	ldr	r2, [pc, #36]	@ (800e630 <vTaskSwitchContext+0xc4>)
 800e60c:	6013      	str	r3, [r2, #0]
}
 800e60e:	bf00      	nop
 800e610:	371c      	adds	r7, #28
 800e612:	46bd      	mov	sp, r7
 800e614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e618:	4770      	bx	lr
 800e61a:	bf00      	nop
 800e61c:	24062c0c 	.word	0x24062c0c
 800e620:	24062bf8 	.word	0x24062bf8
 800e624:	24062bec 	.word	0x24062bec
 800e628:	24062ae8 	.word	0x24062ae8
 800e62c:	24062ae4 	.word	0x24062ae4
 800e630:	24000018 	.word	0x24000018

0800e634 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b082      	sub	sp, #8
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e63c:	f000 f852 	bl	800e6e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e640:	4b06      	ldr	r3, [pc, #24]	@ (800e65c <prvIdleTask+0x28>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	2b01      	cmp	r3, #1
 800e646:	d9f9      	bls.n	800e63c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e648:	4b05      	ldr	r3, [pc, #20]	@ (800e660 <prvIdleTask+0x2c>)
 800e64a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e64e:	601a      	str	r2, [r3, #0]
 800e650:	f3bf 8f4f 	dsb	sy
 800e654:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e658:	e7f0      	b.n	800e63c <prvIdleTask+0x8>
 800e65a:	bf00      	nop
 800e65c:	24062ae8 	.word	0x24062ae8
 800e660:	e000ed04 	.word	0xe000ed04

0800e664 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b082      	sub	sp, #8
 800e668:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e66a:	2300      	movs	r3, #0
 800e66c:	607b      	str	r3, [r7, #4]
 800e66e:	e00c      	b.n	800e68a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e670:	687a      	ldr	r2, [r7, #4]
 800e672:	4613      	mov	r3, r2
 800e674:	009b      	lsls	r3, r3, #2
 800e676:	4413      	add	r3, r2
 800e678:	009b      	lsls	r3, r3, #2
 800e67a:	4a12      	ldr	r2, [pc, #72]	@ (800e6c4 <prvInitialiseTaskLists+0x60>)
 800e67c:	4413      	add	r3, r2
 800e67e:	4618      	mov	r0, r3
 800e680:	f7ff fb0a 	bl	800dc98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	3301      	adds	r3, #1
 800e688:	607b      	str	r3, [r7, #4]
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	2b06      	cmp	r3, #6
 800e68e:	d9ef      	bls.n	800e670 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e690:	480d      	ldr	r0, [pc, #52]	@ (800e6c8 <prvInitialiseTaskLists+0x64>)
 800e692:	f7ff fb01 	bl	800dc98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e696:	480d      	ldr	r0, [pc, #52]	@ (800e6cc <prvInitialiseTaskLists+0x68>)
 800e698:	f7ff fafe 	bl	800dc98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e69c:	480c      	ldr	r0, [pc, #48]	@ (800e6d0 <prvInitialiseTaskLists+0x6c>)
 800e69e:	f7ff fafb 	bl	800dc98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e6a2:	480c      	ldr	r0, [pc, #48]	@ (800e6d4 <prvInitialiseTaskLists+0x70>)
 800e6a4:	f7ff faf8 	bl	800dc98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e6a8:	480b      	ldr	r0, [pc, #44]	@ (800e6d8 <prvInitialiseTaskLists+0x74>)
 800e6aa:	f7ff faf5 	bl	800dc98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e6ae:	4b0b      	ldr	r3, [pc, #44]	@ (800e6dc <prvInitialiseTaskLists+0x78>)
 800e6b0:	4a05      	ldr	r2, [pc, #20]	@ (800e6c8 <prvInitialiseTaskLists+0x64>)
 800e6b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e6b4:	4b0a      	ldr	r3, [pc, #40]	@ (800e6e0 <prvInitialiseTaskLists+0x7c>)
 800e6b6:	4a05      	ldr	r2, [pc, #20]	@ (800e6cc <prvInitialiseTaskLists+0x68>)
 800e6b8:	601a      	str	r2, [r3, #0]
}
 800e6ba:	bf00      	nop
 800e6bc:	3708      	adds	r7, #8
 800e6be:	46bd      	mov	sp, r7
 800e6c0:	bd80      	pop	{r7, pc}
 800e6c2:	bf00      	nop
 800e6c4:	24062ae8 	.word	0x24062ae8
 800e6c8:	24062b74 	.word	0x24062b74
 800e6cc:	24062b88 	.word	0x24062b88
 800e6d0:	24062ba4 	.word	0x24062ba4
 800e6d4:	24062bb8 	.word	0x24062bb8
 800e6d8:	24062bd0 	.word	0x24062bd0
 800e6dc:	24062b9c 	.word	0x24062b9c
 800e6e0:	24062ba0 	.word	0x24062ba0

0800e6e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e6ea:	e019      	b.n	800e720 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e6ec:	f000 fa14 	bl	800eb18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6f0:	4b10      	ldr	r3, [pc, #64]	@ (800e734 <prvCheckTasksWaitingTermination+0x50>)
 800e6f2:	68db      	ldr	r3, [r3, #12]
 800e6f4:	68db      	ldr	r3, [r3, #12]
 800e6f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	3304      	adds	r3, #4
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	f7ff fb55 	bl	800ddac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e702:	4b0d      	ldr	r3, [pc, #52]	@ (800e738 <prvCheckTasksWaitingTermination+0x54>)
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	3b01      	subs	r3, #1
 800e708:	4a0b      	ldr	r2, [pc, #44]	@ (800e738 <prvCheckTasksWaitingTermination+0x54>)
 800e70a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e70c:	4b0b      	ldr	r3, [pc, #44]	@ (800e73c <prvCheckTasksWaitingTermination+0x58>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	3b01      	subs	r3, #1
 800e712:	4a0a      	ldr	r2, [pc, #40]	@ (800e73c <prvCheckTasksWaitingTermination+0x58>)
 800e714:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e716:	f000 fa31 	bl	800eb7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	f000 f810 	bl	800e740 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e720:	4b06      	ldr	r3, [pc, #24]	@ (800e73c <prvCheckTasksWaitingTermination+0x58>)
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d1e1      	bne.n	800e6ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e728:	bf00      	nop
 800e72a:	bf00      	nop
 800e72c:	3708      	adds	r7, #8
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}
 800e732:	bf00      	nop
 800e734:	24062bb8 	.word	0x24062bb8
 800e738:	24062be4 	.word	0x24062be4
 800e73c:	24062bcc 	.word	0x24062bcc

0800e740 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e740:	b580      	push	{r7, lr}
 800e742:	b084      	sub	sp, #16
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	334c      	adds	r3, #76	@ 0x4c
 800e74c:	4618      	mov	r0, r3
 800e74e:	f000 ff6f 	bl	800f630 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d108      	bne.n	800e76e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e760:	4618      	mov	r0, r3
 800e762:	f000 fb87 	bl	800ee74 <vPortFree>
				vPortFree( pxTCB );
 800e766:	6878      	ldr	r0, [r7, #4]
 800e768:	f000 fb84 	bl	800ee74 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e76c:	e019      	b.n	800e7a2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800e774:	2b01      	cmp	r3, #1
 800e776:	d103      	bne.n	800e780 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e778:	6878      	ldr	r0, [r7, #4]
 800e77a:	f000 fb7b 	bl	800ee74 <vPortFree>
	}
 800e77e:	e010      	b.n	800e7a2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800e786:	2b02      	cmp	r3, #2
 800e788:	d00b      	beq.n	800e7a2 <prvDeleteTCB+0x62>
	__asm volatile
 800e78a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e78e:	f383 8811 	msr	BASEPRI, r3
 800e792:	f3bf 8f6f 	isb	sy
 800e796:	f3bf 8f4f 	dsb	sy
 800e79a:	60fb      	str	r3, [r7, #12]
}
 800e79c:	bf00      	nop
 800e79e:	bf00      	nop
 800e7a0:	e7fd      	b.n	800e79e <prvDeleteTCB+0x5e>
	}
 800e7a2:	bf00      	nop
 800e7a4:	3710      	adds	r7, #16
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
	...

0800e7ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e7ac:	b480      	push	{r7}
 800e7ae:	b083      	sub	sp, #12
 800e7b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e7b2:	4b0c      	ldr	r3, [pc, #48]	@ (800e7e4 <prvResetNextTaskUnblockTime+0x38>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d104      	bne.n	800e7c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e7bc:	4b0a      	ldr	r3, [pc, #40]	@ (800e7e8 <prvResetNextTaskUnblockTime+0x3c>)
 800e7be:	f04f 32ff 	mov.w	r2, #4294967295
 800e7c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e7c4:	e008      	b.n	800e7d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7c6:	4b07      	ldr	r3, [pc, #28]	@ (800e7e4 <prvResetNextTaskUnblockTime+0x38>)
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	68db      	ldr	r3, [r3, #12]
 800e7cc:	68db      	ldr	r3, [r3, #12]
 800e7ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	685b      	ldr	r3, [r3, #4]
 800e7d4:	4a04      	ldr	r2, [pc, #16]	@ (800e7e8 <prvResetNextTaskUnblockTime+0x3c>)
 800e7d6:	6013      	str	r3, [r2, #0]
}
 800e7d8:	bf00      	nop
 800e7da:	370c      	adds	r7, #12
 800e7dc:	46bd      	mov	sp, r7
 800e7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e2:	4770      	bx	lr
 800e7e4:	24062b9c 	.word	0x24062b9c
 800e7e8:	24062c04 	.word	0x24062c04

0800e7ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e7ec:	b580      	push	{r7, lr}
 800e7ee:	b084      	sub	sp, #16
 800e7f0:	af00      	add	r7, sp, #0
 800e7f2:	6078      	str	r0, [r7, #4]
 800e7f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e7f6:	4b29      	ldr	r3, [pc, #164]	@ (800e89c <prvAddCurrentTaskToDelayedList+0xb0>)
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e7fc:	4b28      	ldr	r3, [pc, #160]	@ (800e8a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	3304      	adds	r3, #4
 800e802:	4618      	mov	r0, r3
 800e804:	f7ff fad2 	bl	800ddac <uxListRemove>
 800e808:	4603      	mov	r3, r0
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d10b      	bne.n	800e826 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e80e:	4b24      	ldr	r3, [pc, #144]	@ (800e8a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e814:	2201      	movs	r2, #1
 800e816:	fa02 f303 	lsl.w	r3, r2, r3
 800e81a:	43da      	mvns	r2, r3
 800e81c:	4b21      	ldr	r3, [pc, #132]	@ (800e8a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	4013      	ands	r3, r2
 800e822:	4a20      	ldr	r2, [pc, #128]	@ (800e8a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e824:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e82c:	d10a      	bne.n	800e844 <prvAddCurrentTaskToDelayedList+0x58>
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d007      	beq.n	800e844 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e834:	4b1a      	ldr	r3, [pc, #104]	@ (800e8a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	3304      	adds	r3, #4
 800e83a:	4619      	mov	r1, r3
 800e83c:	481a      	ldr	r0, [pc, #104]	@ (800e8a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e83e:	f7ff fa58 	bl	800dcf2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e842:	e026      	b.n	800e892 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e844:	68fa      	ldr	r2, [r7, #12]
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	4413      	add	r3, r2
 800e84a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e84c:	4b14      	ldr	r3, [pc, #80]	@ (800e8a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	68ba      	ldr	r2, [r7, #8]
 800e852:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e854:	68ba      	ldr	r2, [r7, #8]
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	429a      	cmp	r2, r3
 800e85a:	d209      	bcs.n	800e870 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e85c:	4b13      	ldr	r3, [pc, #76]	@ (800e8ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800e85e:	681a      	ldr	r2, [r3, #0]
 800e860:	4b0f      	ldr	r3, [pc, #60]	@ (800e8a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	3304      	adds	r3, #4
 800e866:	4619      	mov	r1, r3
 800e868:	4610      	mov	r0, r2
 800e86a:	f7ff fa66 	bl	800dd3a <vListInsert>
}
 800e86e:	e010      	b.n	800e892 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e870:	4b0f      	ldr	r3, [pc, #60]	@ (800e8b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800e872:	681a      	ldr	r2, [r3, #0]
 800e874:	4b0a      	ldr	r3, [pc, #40]	@ (800e8a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	3304      	adds	r3, #4
 800e87a:	4619      	mov	r1, r3
 800e87c:	4610      	mov	r0, r2
 800e87e:	f7ff fa5c 	bl	800dd3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e882:	4b0c      	ldr	r3, [pc, #48]	@ (800e8b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	68ba      	ldr	r2, [r7, #8]
 800e888:	429a      	cmp	r2, r3
 800e88a:	d202      	bcs.n	800e892 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e88c:	4a09      	ldr	r2, [pc, #36]	@ (800e8b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	6013      	str	r3, [r2, #0]
}
 800e892:	bf00      	nop
 800e894:	3710      	adds	r7, #16
 800e896:	46bd      	mov	sp, r7
 800e898:	bd80      	pop	{r7, pc}
 800e89a:	bf00      	nop
 800e89c:	24062be8 	.word	0x24062be8
 800e8a0:	24062ae4 	.word	0x24062ae4
 800e8a4:	24062bec 	.word	0x24062bec
 800e8a8:	24062bd0 	.word	0x24062bd0
 800e8ac:	24062ba0 	.word	0x24062ba0
 800e8b0:	24062b9c 	.word	0x24062b9c
 800e8b4:	24062c04 	.word	0x24062c04

0800e8b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	b085      	sub	sp, #20
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	60f8      	str	r0, [r7, #12]
 800e8c0:	60b9      	str	r1, [r7, #8]
 800e8c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	3b04      	subs	r3, #4
 800e8c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e8d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	3b04      	subs	r3, #4
 800e8d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	f023 0201 	bic.w	r2, r3, #1
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	3b04      	subs	r3, #4
 800e8e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e8e8:	4a0c      	ldr	r2, [pc, #48]	@ (800e91c <pxPortInitialiseStack+0x64>)
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	3b14      	subs	r3, #20
 800e8f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e8f4:	687a      	ldr	r2, [r7, #4]
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	3b04      	subs	r3, #4
 800e8fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	f06f 0202 	mvn.w	r2, #2
 800e906:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	3b20      	subs	r3, #32
 800e90c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e90e:	68fb      	ldr	r3, [r7, #12]
}
 800e910:	4618      	mov	r0, r3
 800e912:	3714      	adds	r7, #20
 800e914:	46bd      	mov	sp, r7
 800e916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91a:	4770      	bx	lr
 800e91c:	0800e921 	.word	0x0800e921

0800e920 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e920:	b480      	push	{r7}
 800e922:	b085      	sub	sp, #20
 800e924:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e926:	2300      	movs	r3, #0
 800e928:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e92a:	4b13      	ldr	r3, [pc, #76]	@ (800e978 <prvTaskExitError+0x58>)
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e932:	d00b      	beq.n	800e94c <prvTaskExitError+0x2c>
	__asm volatile
 800e934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e938:	f383 8811 	msr	BASEPRI, r3
 800e93c:	f3bf 8f6f 	isb	sy
 800e940:	f3bf 8f4f 	dsb	sy
 800e944:	60fb      	str	r3, [r7, #12]
}
 800e946:	bf00      	nop
 800e948:	bf00      	nop
 800e94a:	e7fd      	b.n	800e948 <prvTaskExitError+0x28>
	__asm volatile
 800e94c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e950:	f383 8811 	msr	BASEPRI, r3
 800e954:	f3bf 8f6f 	isb	sy
 800e958:	f3bf 8f4f 	dsb	sy
 800e95c:	60bb      	str	r3, [r7, #8]
}
 800e95e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e960:	bf00      	nop
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d0fc      	beq.n	800e962 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e968:	bf00      	nop
 800e96a:	bf00      	nop
 800e96c:	3714      	adds	r7, #20
 800e96e:	46bd      	mov	sp, r7
 800e970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e974:	4770      	bx	lr
 800e976:	bf00      	nop
 800e978:	24000014 	.word	0x24000014
 800e97c:	00000000 	.word	0x00000000

0800e980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e980:	4b07      	ldr	r3, [pc, #28]	@ (800e9a0 <pxCurrentTCBConst2>)
 800e982:	6819      	ldr	r1, [r3, #0]
 800e984:	6808      	ldr	r0, [r1, #0]
 800e986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e98a:	f380 8809 	msr	PSP, r0
 800e98e:	f3bf 8f6f 	isb	sy
 800e992:	f04f 0000 	mov.w	r0, #0
 800e996:	f380 8811 	msr	BASEPRI, r0
 800e99a:	4770      	bx	lr
 800e99c:	f3af 8000 	nop.w

0800e9a0 <pxCurrentTCBConst2>:
 800e9a0:	24062ae4 	.word	0x24062ae4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e9a4:	bf00      	nop
 800e9a6:	bf00      	nop

0800e9a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e9a8:	4808      	ldr	r0, [pc, #32]	@ (800e9cc <prvPortStartFirstTask+0x24>)
 800e9aa:	6800      	ldr	r0, [r0, #0]
 800e9ac:	6800      	ldr	r0, [r0, #0]
 800e9ae:	f380 8808 	msr	MSP, r0
 800e9b2:	f04f 0000 	mov.w	r0, #0
 800e9b6:	f380 8814 	msr	CONTROL, r0
 800e9ba:	b662      	cpsie	i
 800e9bc:	b661      	cpsie	f
 800e9be:	f3bf 8f4f 	dsb	sy
 800e9c2:	f3bf 8f6f 	isb	sy
 800e9c6:	df00      	svc	0
 800e9c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e9ca:	bf00      	nop
 800e9cc:	e000ed08 	.word	0xe000ed08

0800e9d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b086      	sub	sp, #24
 800e9d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e9d6:	4b47      	ldr	r3, [pc, #284]	@ (800eaf4 <xPortStartScheduler+0x124>)
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	4a47      	ldr	r2, [pc, #284]	@ (800eaf8 <xPortStartScheduler+0x128>)
 800e9dc:	4293      	cmp	r3, r2
 800e9de:	d10b      	bne.n	800e9f8 <xPortStartScheduler+0x28>
	__asm volatile
 800e9e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9e4:	f383 8811 	msr	BASEPRI, r3
 800e9e8:	f3bf 8f6f 	isb	sy
 800e9ec:	f3bf 8f4f 	dsb	sy
 800e9f0:	613b      	str	r3, [r7, #16]
}
 800e9f2:	bf00      	nop
 800e9f4:	bf00      	nop
 800e9f6:	e7fd      	b.n	800e9f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e9f8:	4b3e      	ldr	r3, [pc, #248]	@ (800eaf4 <xPortStartScheduler+0x124>)
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	4a3f      	ldr	r2, [pc, #252]	@ (800eafc <xPortStartScheduler+0x12c>)
 800e9fe:	4293      	cmp	r3, r2
 800ea00:	d10b      	bne.n	800ea1a <xPortStartScheduler+0x4a>
	__asm volatile
 800ea02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea06:	f383 8811 	msr	BASEPRI, r3
 800ea0a:	f3bf 8f6f 	isb	sy
 800ea0e:	f3bf 8f4f 	dsb	sy
 800ea12:	60fb      	str	r3, [r7, #12]
}
 800ea14:	bf00      	nop
 800ea16:	bf00      	nop
 800ea18:	e7fd      	b.n	800ea16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ea1a:	4b39      	ldr	r3, [pc, #228]	@ (800eb00 <xPortStartScheduler+0x130>)
 800ea1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ea1e:	697b      	ldr	r3, [r7, #20]
 800ea20:	781b      	ldrb	r3, [r3, #0]
 800ea22:	b2db      	uxtb	r3, r3
 800ea24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ea26:	697b      	ldr	r3, [r7, #20]
 800ea28:	22ff      	movs	r2, #255	@ 0xff
 800ea2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ea2c:	697b      	ldr	r3, [r7, #20]
 800ea2e:	781b      	ldrb	r3, [r3, #0]
 800ea30:	b2db      	uxtb	r3, r3
 800ea32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ea34:	78fb      	ldrb	r3, [r7, #3]
 800ea36:	b2db      	uxtb	r3, r3
 800ea38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ea3c:	b2da      	uxtb	r2, r3
 800ea3e:	4b31      	ldr	r3, [pc, #196]	@ (800eb04 <xPortStartScheduler+0x134>)
 800ea40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ea42:	4b31      	ldr	r3, [pc, #196]	@ (800eb08 <xPortStartScheduler+0x138>)
 800ea44:	2207      	movs	r2, #7
 800ea46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ea48:	e009      	b.n	800ea5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ea4a:	4b2f      	ldr	r3, [pc, #188]	@ (800eb08 <xPortStartScheduler+0x138>)
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	3b01      	subs	r3, #1
 800ea50:	4a2d      	ldr	r2, [pc, #180]	@ (800eb08 <xPortStartScheduler+0x138>)
 800ea52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ea54:	78fb      	ldrb	r3, [r7, #3]
 800ea56:	b2db      	uxtb	r3, r3
 800ea58:	005b      	lsls	r3, r3, #1
 800ea5a:	b2db      	uxtb	r3, r3
 800ea5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ea5e:	78fb      	ldrb	r3, [r7, #3]
 800ea60:	b2db      	uxtb	r3, r3
 800ea62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ea66:	2b80      	cmp	r3, #128	@ 0x80
 800ea68:	d0ef      	beq.n	800ea4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ea6a:	4b27      	ldr	r3, [pc, #156]	@ (800eb08 <xPortStartScheduler+0x138>)
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	f1c3 0307 	rsb	r3, r3, #7
 800ea72:	2b04      	cmp	r3, #4
 800ea74:	d00b      	beq.n	800ea8e <xPortStartScheduler+0xbe>
	__asm volatile
 800ea76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea7a:	f383 8811 	msr	BASEPRI, r3
 800ea7e:	f3bf 8f6f 	isb	sy
 800ea82:	f3bf 8f4f 	dsb	sy
 800ea86:	60bb      	str	r3, [r7, #8]
}
 800ea88:	bf00      	nop
 800ea8a:	bf00      	nop
 800ea8c:	e7fd      	b.n	800ea8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ea8e:	4b1e      	ldr	r3, [pc, #120]	@ (800eb08 <xPortStartScheduler+0x138>)
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	021b      	lsls	r3, r3, #8
 800ea94:	4a1c      	ldr	r2, [pc, #112]	@ (800eb08 <xPortStartScheduler+0x138>)
 800ea96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ea98:	4b1b      	ldr	r3, [pc, #108]	@ (800eb08 <xPortStartScheduler+0x138>)
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800eaa0:	4a19      	ldr	r2, [pc, #100]	@ (800eb08 <xPortStartScheduler+0x138>)
 800eaa2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	b2da      	uxtb	r2, r3
 800eaa8:	697b      	ldr	r3, [r7, #20]
 800eaaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800eaac:	4b17      	ldr	r3, [pc, #92]	@ (800eb0c <xPortStartScheduler+0x13c>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	4a16      	ldr	r2, [pc, #88]	@ (800eb0c <xPortStartScheduler+0x13c>)
 800eab2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800eab6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800eab8:	4b14      	ldr	r3, [pc, #80]	@ (800eb0c <xPortStartScheduler+0x13c>)
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	4a13      	ldr	r2, [pc, #76]	@ (800eb0c <xPortStartScheduler+0x13c>)
 800eabe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800eac2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800eac4:	f000 f8da 	bl	800ec7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800eac8:	4b11      	ldr	r3, [pc, #68]	@ (800eb10 <xPortStartScheduler+0x140>)
 800eaca:	2200      	movs	r2, #0
 800eacc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800eace:	f000 f8f9 	bl	800ecc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ead2:	4b10      	ldr	r3, [pc, #64]	@ (800eb14 <xPortStartScheduler+0x144>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	4a0f      	ldr	r2, [pc, #60]	@ (800eb14 <xPortStartScheduler+0x144>)
 800ead8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800eadc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800eade:	f7ff ff63 	bl	800e9a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800eae2:	f7ff fd43 	bl	800e56c <vTaskSwitchContext>
	prvTaskExitError();
 800eae6:	f7ff ff1b 	bl	800e920 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800eaea:	2300      	movs	r3, #0
}
 800eaec:	4618      	mov	r0, r3
 800eaee:	3718      	adds	r7, #24
 800eaf0:	46bd      	mov	sp, r7
 800eaf2:	bd80      	pop	{r7, pc}
 800eaf4:	e000ed00 	.word	0xe000ed00
 800eaf8:	410fc271 	.word	0x410fc271
 800eafc:	410fc270 	.word	0x410fc270
 800eb00:	e000e400 	.word	0xe000e400
 800eb04:	24062c10 	.word	0x24062c10
 800eb08:	24062c14 	.word	0x24062c14
 800eb0c:	e000ed20 	.word	0xe000ed20
 800eb10:	24000014 	.word	0x24000014
 800eb14:	e000ef34 	.word	0xe000ef34

0800eb18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b083      	sub	sp, #12
 800eb1c:	af00      	add	r7, sp, #0
	__asm volatile
 800eb1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb22:	f383 8811 	msr	BASEPRI, r3
 800eb26:	f3bf 8f6f 	isb	sy
 800eb2a:	f3bf 8f4f 	dsb	sy
 800eb2e:	607b      	str	r3, [r7, #4]
}
 800eb30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800eb32:	4b10      	ldr	r3, [pc, #64]	@ (800eb74 <vPortEnterCritical+0x5c>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	3301      	adds	r3, #1
 800eb38:	4a0e      	ldr	r2, [pc, #56]	@ (800eb74 <vPortEnterCritical+0x5c>)
 800eb3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800eb3c:	4b0d      	ldr	r3, [pc, #52]	@ (800eb74 <vPortEnterCritical+0x5c>)
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	2b01      	cmp	r3, #1
 800eb42:	d110      	bne.n	800eb66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800eb44:	4b0c      	ldr	r3, [pc, #48]	@ (800eb78 <vPortEnterCritical+0x60>)
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	b2db      	uxtb	r3, r3
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d00b      	beq.n	800eb66 <vPortEnterCritical+0x4e>
	__asm volatile
 800eb4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb52:	f383 8811 	msr	BASEPRI, r3
 800eb56:	f3bf 8f6f 	isb	sy
 800eb5a:	f3bf 8f4f 	dsb	sy
 800eb5e:	603b      	str	r3, [r7, #0]
}
 800eb60:	bf00      	nop
 800eb62:	bf00      	nop
 800eb64:	e7fd      	b.n	800eb62 <vPortEnterCritical+0x4a>
	}
}
 800eb66:	bf00      	nop
 800eb68:	370c      	adds	r7, #12
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb70:	4770      	bx	lr
 800eb72:	bf00      	nop
 800eb74:	24000014 	.word	0x24000014
 800eb78:	e000ed04 	.word	0xe000ed04

0800eb7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800eb7c:	b480      	push	{r7}
 800eb7e:	b083      	sub	sp, #12
 800eb80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800eb82:	4b12      	ldr	r3, [pc, #72]	@ (800ebcc <vPortExitCritical+0x50>)
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d10b      	bne.n	800eba2 <vPortExitCritical+0x26>
	__asm volatile
 800eb8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb8e:	f383 8811 	msr	BASEPRI, r3
 800eb92:	f3bf 8f6f 	isb	sy
 800eb96:	f3bf 8f4f 	dsb	sy
 800eb9a:	607b      	str	r3, [r7, #4]
}
 800eb9c:	bf00      	nop
 800eb9e:	bf00      	nop
 800eba0:	e7fd      	b.n	800eb9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800eba2:	4b0a      	ldr	r3, [pc, #40]	@ (800ebcc <vPortExitCritical+0x50>)
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	3b01      	subs	r3, #1
 800eba8:	4a08      	ldr	r2, [pc, #32]	@ (800ebcc <vPortExitCritical+0x50>)
 800ebaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ebac:	4b07      	ldr	r3, [pc, #28]	@ (800ebcc <vPortExitCritical+0x50>)
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d105      	bne.n	800ebc0 <vPortExitCritical+0x44>
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ebb8:	683b      	ldr	r3, [r7, #0]
 800ebba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ebbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ebc0:	bf00      	nop
 800ebc2:	370c      	adds	r7, #12
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebca:	4770      	bx	lr
 800ebcc:	24000014 	.word	0x24000014

0800ebd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ebd0:	f3ef 8009 	mrs	r0, PSP
 800ebd4:	f3bf 8f6f 	isb	sy
 800ebd8:	4b15      	ldr	r3, [pc, #84]	@ (800ec30 <pxCurrentTCBConst>)
 800ebda:	681a      	ldr	r2, [r3, #0]
 800ebdc:	f01e 0f10 	tst.w	lr, #16
 800ebe0:	bf08      	it	eq
 800ebe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ebe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebea:	6010      	str	r0, [r2, #0]
 800ebec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ebf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ebf4:	f380 8811 	msr	BASEPRI, r0
 800ebf8:	f3bf 8f4f 	dsb	sy
 800ebfc:	f3bf 8f6f 	isb	sy
 800ec00:	f7ff fcb4 	bl	800e56c <vTaskSwitchContext>
 800ec04:	f04f 0000 	mov.w	r0, #0
 800ec08:	f380 8811 	msr	BASEPRI, r0
 800ec0c:	bc09      	pop	{r0, r3}
 800ec0e:	6819      	ldr	r1, [r3, #0]
 800ec10:	6808      	ldr	r0, [r1, #0]
 800ec12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec16:	f01e 0f10 	tst.w	lr, #16
 800ec1a:	bf08      	it	eq
 800ec1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ec20:	f380 8809 	msr	PSP, r0
 800ec24:	f3bf 8f6f 	isb	sy
 800ec28:	4770      	bx	lr
 800ec2a:	bf00      	nop
 800ec2c:	f3af 8000 	nop.w

0800ec30 <pxCurrentTCBConst>:
 800ec30:	24062ae4 	.word	0x24062ae4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ec34:	bf00      	nop
 800ec36:	bf00      	nop

0800ec38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b082      	sub	sp, #8
 800ec3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ec3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec42:	f383 8811 	msr	BASEPRI, r3
 800ec46:	f3bf 8f6f 	isb	sy
 800ec4a:	f3bf 8f4f 	dsb	sy
 800ec4e:	607b      	str	r3, [r7, #4]
}
 800ec50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ec52:	f7ff fbd1 	bl	800e3f8 <xTaskIncrementTick>
 800ec56:	4603      	mov	r3, r0
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d003      	beq.n	800ec64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ec5c:	4b06      	ldr	r3, [pc, #24]	@ (800ec78 <SysTick_Handler+0x40>)
 800ec5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ec62:	601a      	str	r2, [r3, #0]
 800ec64:	2300      	movs	r3, #0
 800ec66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	f383 8811 	msr	BASEPRI, r3
}
 800ec6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ec70:	bf00      	nop
 800ec72:	3708      	adds	r7, #8
 800ec74:	46bd      	mov	sp, r7
 800ec76:	bd80      	pop	{r7, pc}
 800ec78:	e000ed04 	.word	0xe000ed04

0800ec7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ec7c:	b480      	push	{r7}
 800ec7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ec80:	4b0b      	ldr	r3, [pc, #44]	@ (800ecb0 <vPortSetupTimerInterrupt+0x34>)
 800ec82:	2200      	movs	r2, #0
 800ec84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ec86:	4b0b      	ldr	r3, [pc, #44]	@ (800ecb4 <vPortSetupTimerInterrupt+0x38>)
 800ec88:	2200      	movs	r2, #0
 800ec8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ec8c:	4b0a      	ldr	r3, [pc, #40]	@ (800ecb8 <vPortSetupTimerInterrupt+0x3c>)
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	4a0a      	ldr	r2, [pc, #40]	@ (800ecbc <vPortSetupTimerInterrupt+0x40>)
 800ec92:	fba2 2303 	umull	r2, r3, r2, r3
 800ec96:	099b      	lsrs	r3, r3, #6
 800ec98:	4a09      	ldr	r2, [pc, #36]	@ (800ecc0 <vPortSetupTimerInterrupt+0x44>)
 800ec9a:	3b01      	subs	r3, #1
 800ec9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ec9e:	4b04      	ldr	r3, [pc, #16]	@ (800ecb0 <vPortSetupTimerInterrupt+0x34>)
 800eca0:	2207      	movs	r2, #7
 800eca2:	601a      	str	r2, [r3, #0]
}
 800eca4:	bf00      	nop
 800eca6:	46bd      	mov	sp, r7
 800eca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecac:	4770      	bx	lr
 800ecae:	bf00      	nop
 800ecb0:	e000e010 	.word	0xe000e010
 800ecb4:	e000e018 	.word	0xe000e018
 800ecb8:	24000004 	.word	0x24000004
 800ecbc:	10624dd3 	.word	0x10624dd3
 800ecc0:	e000e014 	.word	0xe000e014

0800ecc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ecc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ecd4 <vPortEnableVFP+0x10>
 800ecc8:	6801      	ldr	r1, [r0, #0]
 800ecca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ecce:	6001      	str	r1, [r0, #0]
 800ecd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ecd2:	bf00      	nop
 800ecd4:	e000ed88 	.word	0xe000ed88

0800ecd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b08a      	sub	sp, #40	@ 0x28
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ece0:	2300      	movs	r3, #0
 800ece2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ece4:	f7ff fadc 	bl	800e2a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ece8:	4b5c      	ldr	r3, [pc, #368]	@ (800ee5c <pvPortMalloc+0x184>)
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d101      	bne.n	800ecf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ecf0:	f000 f924 	bl	800ef3c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ecf4:	4b5a      	ldr	r3, [pc, #360]	@ (800ee60 <pvPortMalloc+0x188>)
 800ecf6:	681a      	ldr	r2, [r3, #0]
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	4013      	ands	r3, r2
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	f040 8095 	bne.w	800ee2c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d01e      	beq.n	800ed46 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ed08:	2208      	movs	r2, #8
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	4413      	add	r3, r2
 800ed0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f003 0307 	and.w	r3, r3, #7
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d015      	beq.n	800ed46 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	f023 0307 	bic.w	r3, r3, #7
 800ed20:	3308      	adds	r3, #8
 800ed22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	f003 0307 	and.w	r3, r3, #7
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d00b      	beq.n	800ed46 <pvPortMalloc+0x6e>
	__asm volatile
 800ed2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed32:	f383 8811 	msr	BASEPRI, r3
 800ed36:	f3bf 8f6f 	isb	sy
 800ed3a:	f3bf 8f4f 	dsb	sy
 800ed3e:	617b      	str	r3, [r7, #20]
}
 800ed40:	bf00      	nop
 800ed42:	bf00      	nop
 800ed44:	e7fd      	b.n	800ed42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d06f      	beq.n	800ee2c <pvPortMalloc+0x154>
 800ed4c:	4b45      	ldr	r3, [pc, #276]	@ (800ee64 <pvPortMalloc+0x18c>)
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	687a      	ldr	r2, [r7, #4]
 800ed52:	429a      	cmp	r2, r3
 800ed54:	d86a      	bhi.n	800ee2c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ed56:	4b44      	ldr	r3, [pc, #272]	@ (800ee68 <pvPortMalloc+0x190>)
 800ed58:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ed5a:	4b43      	ldr	r3, [pc, #268]	@ (800ee68 <pvPortMalloc+0x190>)
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ed60:	e004      	b.n	800ed6c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ed62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed64:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ed66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ed6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed6e:	685b      	ldr	r3, [r3, #4]
 800ed70:	687a      	ldr	r2, [r7, #4]
 800ed72:	429a      	cmp	r2, r3
 800ed74:	d903      	bls.n	800ed7e <pvPortMalloc+0xa6>
 800ed76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d1f1      	bne.n	800ed62 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ed7e:	4b37      	ldr	r3, [pc, #220]	@ (800ee5c <pvPortMalloc+0x184>)
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed84:	429a      	cmp	r2, r3
 800ed86:	d051      	beq.n	800ee2c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ed88:	6a3b      	ldr	r3, [r7, #32]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	2208      	movs	r2, #8
 800ed8e:	4413      	add	r3, r2
 800ed90:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ed92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed94:	681a      	ldr	r2, [r3, #0]
 800ed96:	6a3b      	ldr	r3, [r7, #32]
 800ed98:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ed9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed9c:	685a      	ldr	r2, [r3, #4]
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	1ad2      	subs	r2, r2, r3
 800eda2:	2308      	movs	r3, #8
 800eda4:	005b      	lsls	r3, r3, #1
 800eda6:	429a      	cmp	r2, r3
 800eda8:	d920      	bls.n	800edec <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800edaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	4413      	add	r3, r2
 800edb0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800edb2:	69bb      	ldr	r3, [r7, #24]
 800edb4:	f003 0307 	and.w	r3, r3, #7
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d00b      	beq.n	800edd4 <pvPortMalloc+0xfc>
	__asm volatile
 800edbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edc0:	f383 8811 	msr	BASEPRI, r3
 800edc4:	f3bf 8f6f 	isb	sy
 800edc8:	f3bf 8f4f 	dsb	sy
 800edcc:	613b      	str	r3, [r7, #16]
}
 800edce:	bf00      	nop
 800edd0:	bf00      	nop
 800edd2:	e7fd      	b.n	800edd0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800edd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edd6:	685a      	ldr	r2, [r3, #4]
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	1ad2      	subs	r2, r2, r3
 800eddc:	69bb      	ldr	r3, [r7, #24]
 800edde:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ede0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ede2:	687a      	ldr	r2, [r7, #4]
 800ede4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ede6:	69b8      	ldr	r0, [r7, #24]
 800ede8:	f000 f90a 	bl	800f000 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800edec:	4b1d      	ldr	r3, [pc, #116]	@ (800ee64 <pvPortMalloc+0x18c>)
 800edee:	681a      	ldr	r2, [r3, #0]
 800edf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edf2:	685b      	ldr	r3, [r3, #4]
 800edf4:	1ad3      	subs	r3, r2, r3
 800edf6:	4a1b      	ldr	r2, [pc, #108]	@ (800ee64 <pvPortMalloc+0x18c>)
 800edf8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800edfa:	4b1a      	ldr	r3, [pc, #104]	@ (800ee64 <pvPortMalloc+0x18c>)
 800edfc:	681a      	ldr	r2, [r3, #0]
 800edfe:	4b1b      	ldr	r3, [pc, #108]	@ (800ee6c <pvPortMalloc+0x194>)
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	429a      	cmp	r2, r3
 800ee04:	d203      	bcs.n	800ee0e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ee06:	4b17      	ldr	r3, [pc, #92]	@ (800ee64 <pvPortMalloc+0x18c>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	4a18      	ldr	r2, [pc, #96]	@ (800ee6c <pvPortMalloc+0x194>)
 800ee0c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ee0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee10:	685a      	ldr	r2, [r3, #4]
 800ee12:	4b13      	ldr	r3, [pc, #76]	@ (800ee60 <pvPortMalloc+0x188>)
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	431a      	orrs	r2, r3
 800ee18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee1a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ee1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee1e:	2200      	movs	r2, #0
 800ee20:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ee22:	4b13      	ldr	r3, [pc, #76]	@ (800ee70 <pvPortMalloc+0x198>)
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	3301      	adds	r3, #1
 800ee28:	4a11      	ldr	r2, [pc, #68]	@ (800ee70 <pvPortMalloc+0x198>)
 800ee2a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ee2c:	f7ff fa46 	bl	800e2bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ee30:	69fb      	ldr	r3, [r7, #28]
 800ee32:	f003 0307 	and.w	r3, r3, #7
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d00b      	beq.n	800ee52 <pvPortMalloc+0x17a>
	__asm volatile
 800ee3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee3e:	f383 8811 	msr	BASEPRI, r3
 800ee42:	f3bf 8f6f 	isb	sy
 800ee46:	f3bf 8f4f 	dsb	sy
 800ee4a:	60fb      	str	r3, [r7, #12]
}
 800ee4c:	bf00      	nop
 800ee4e:	bf00      	nop
 800ee50:	e7fd      	b.n	800ee4e <pvPortMalloc+0x176>
	return pvReturn;
 800ee52:	69fb      	ldr	r3, [r7, #28]
}
 800ee54:	4618      	mov	r0, r3
 800ee56:	3728      	adds	r7, #40	@ 0x28
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	bd80      	pop	{r7, pc}
 800ee5c:	24066820 	.word	0x24066820
 800ee60:	24066834 	.word	0x24066834
 800ee64:	24066824 	.word	0x24066824
 800ee68:	24066818 	.word	0x24066818
 800ee6c:	24066828 	.word	0x24066828
 800ee70:	2406682c 	.word	0x2406682c

0800ee74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b086      	sub	sp, #24
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d04f      	beq.n	800ef26 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ee86:	2308      	movs	r3, #8
 800ee88:	425b      	negs	r3, r3
 800ee8a:	697a      	ldr	r2, [r7, #20]
 800ee8c:	4413      	add	r3, r2
 800ee8e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ee90:	697b      	ldr	r3, [r7, #20]
 800ee92:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ee94:	693b      	ldr	r3, [r7, #16]
 800ee96:	685a      	ldr	r2, [r3, #4]
 800ee98:	4b25      	ldr	r3, [pc, #148]	@ (800ef30 <vPortFree+0xbc>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	4013      	ands	r3, r2
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d10b      	bne.n	800eeba <vPortFree+0x46>
	__asm volatile
 800eea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eea6:	f383 8811 	msr	BASEPRI, r3
 800eeaa:	f3bf 8f6f 	isb	sy
 800eeae:	f3bf 8f4f 	dsb	sy
 800eeb2:	60fb      	str	r3, [r7, #12]
}
 800eeb4:	bf00      	nop
 800eeb6:	bf00      	nop
 800eeb8:	e7fd      	b.n	800eeb6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800eeba:	693b      	ldr	r3, [r7, #16]
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d00b      	beq.n	800eeda <vPortFree+0x66>
	__asm volatile
 800eec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eec6:	f383 8811 	msr	BASEPRI, r3
 800eeca:	f3bf 8f6f 	isb	sy
 800eece:	f3bf 8f4f 	dsb	sy
 800eed2:	60bb      	str	r3, [r7, #8]
}
 800eed4:	bf00      	nop
 800eed6:	bf00      	nop
 800eed8:	e7fd      	b.n	800eed6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800eeda:	693b      	ldr	r3, [r7, #16]
 800eedc:	685a      	ldr	r2, [r3, #4]
 800eede:	4b14      	ldr	r3, [pc, #80]	@ (800ef30 <vPortFree+0xbc>)
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	4013      	ands	r3, r2
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d01e      	beq.n	800ef26 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800eee8:	693b      	ldr	r3, [r7, #16]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d11a      	bne.n	800ef26 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800eef0:	693b      	ldr	r3, [r7, #16]
 800eef2:	685a      	ldr	r2, [r3, #4]
 800eef4:	4b0e      	ldr	r3, [pc, #56]	@ (800ef30 <vPortFree+0xbc>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	43db      	mvns	r3, r3
 800eefa:	401a      	ands	r2, r3
 800eefc:	693b      	ldr	r3, [r7, #16]
 800eefe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ef00:	f7ff f9ce 	bl	800e2a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ef04:	693b      	ldr	r3, [r7, #16]
 800ef06:	685a      	ldr	r2, [r3, #4]
 800ef08:	4b0a      	ldr	r3, [pc, #40]	@ (800ef34 <vPortFree+0xc0>)
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	4413      	add	r3, r2
 800ef0e:	4a09      	ldr	r2, [pc, #36]	@ (800ef34 <vPortFree+0xc0>)
 800ef10:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ef12:	6938      	ldr	r0, [r7, #16]
 800ef14:	f000 f874 	bl	800f000 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ef18:	4b07      	ldr	r3, [pc, #28]	@ (800ef38 <vPortFree+0xc4>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	3301      	adds	r3, #1
 800ef1e:	4a06      	ldr	r2, [pc, #24]	@ (800ef38 <vPortFree+0xc4>)
 800ef20:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ef22:	f7ff f9cb 	bl	800e2bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ef26:	bf00      	nop
 800ef28:	3718      	adds	r7, #24
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	bd80      	pop	{r7, pc}
 800ef2e:	bf00      	nop
 800ef30:	24066834 	.word	0x24066834
 800ef34:	24066824 	.word	0x24066824
 800ef38:	24066830 	.word	0x24066830

0800ef3c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ef3c:	b480      	push	{r7}
 800ef3e:	b085      	sub	sp, #20
 800ef40:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ef42:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ef46:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ef48:	4b27      	ldr	r3, [pc, #156]	@ (800efe8 <prvHeapInit+0xac>)
 800ef4a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	f003 0307 	and.w	r3, r3, #7
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d00c      	beq.n	800ef70 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	3307      	adds	r3, #7
 800ef5a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	f023 0307 	bic.w	r3, r3, #7
 800ef62:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ef64:	68ba      	ldr	r2, [r7, #8]
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	1ad3      	subs	r3, r2, r3
 800ef6a:	4a1f      	ldr	r2, [pc, #124]	@ (800efe8 <prvHeapInit+0xac>)
 800ef6c:	4413      	add	r3, r2
 800ef6e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ef74:	4a1d      	ldr	r2, [pc, #116]	@ (800efec <prvHeapInit+0xb0>)
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ef7a:	4b1c      	ldr	r3, [pc, #112]	@ (800efec <prvHeapInit+0xb0>)
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	68ba      	ldr	r2, [r7, #8]
 800ef84:	4413      	add	r3, r2
 800ef86:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ef88:	2208      	movs	r2, #8
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	1a9b      	subs	r3, r3, r2
 800ef8e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	f023 0307 	bic.w	r3, r3, #7
 800ef96:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	4a15      	ldr	r2, [pc, #84]	@ (800eff0 <prvHeapInit+0xb4>)
 800ef9c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ef9e:	4b14      	ldr	r3, [pc, #80]	@ (800eff0 <prvHeapInit+0xb4>)
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	2200      	movs	r2, #0
 800efa4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800efa6:	4b12      	ldr	r3, [pc, #72]	@ (800eff0 <prvHeapInit+0xb4>)
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	2200      	movs	r2, #0
 800efac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	68fa      	ldr	r2, [r7, #12]
 800efb6:	1ad2      	subs	r2, r2, r3
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800efbc:	4b0c      	ldr	r3, [pc, #48]	@ (800eff0 <prvHeapInit+0xb4>)
 800efbe:	681a      	ldr	r2, [r3, #0]
 800efc0:	683b      	ldr	r3, [r7, #0]
 800efc2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	685b      	ldr	r3, [r3, #4]
 800efc8:	4a0a      	ldr	r2, [pc, #40]	@ (800eff4 <prvHeapInit+0xb8>)
 800efca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800efcc:	683b      	ldr	r3, [r7, #0]
 800efce:	685b      	ldr	r3, [r3, #4]
 800efd0:	4a09      	ldr	r2, [pc, #36]	@ (800eff8 <prvHeapInit+0xbc>)
 800efd2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800efd4:	4b09      	ldr	r3, [pc, #36]	@ (800effc <prvHeapInit+0xc0>)
 800efd6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800efda:	601a      	str	r2, [r3, #0]
}
 800efdc:	bf00      	nop
 800efde:	3714      	adds	r7, #20
 800efe0:	46bd      	mov	sp, r7
 800efe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe6:	4770      	bx	lr
 800efe8:	24062c18 	.word	0x24062c18
 800efec:	24066818 	.word	0x24066818
 800eff0:	24066820 	.word	0x24066820
 800eff4:	24066828 	.word	0x24066828
 800eff8:	24066824 	.word	0x24066824
 800effc:	24066834 	.word	0x24066834

0800f000 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f000:	b480      	push	{r7}
 800f002:	b085      	sub	sp, #20
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f008:	4b28      	ldr	r3, [pc, #160]	@ (800f0ac <prvInsertBlockIntoFreeList+0xac>)
 800f00a:	60fb      	str	r3, [r7, #12]
 800f00c:	e002      	b.n	800f014 <prvInsertBlockIntoFreeList+0x14>
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	60fb      	str	r3, [r7, #12]
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	687a      	ldr	r2, [r7, #4]
 800f01a:	429a      	cmp	r2, r3
 800f01c:	d8f7      	bhi.n	800f00e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	685b      	ldr	r3, [r3, #4]
 800f026:	68ba      	ldr	r2, [r7, #8]
 800f028:	4413      	add	r3, r2
 800f02a:	687a      	ldr	r2, [r7, #4]
 800f02c:	429a      	cmp	r2, r3
 800f02e:	d108      	bne.n	800f042 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	685a      	ldr	r2, [r3, #4]
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	685b      	ldr	r3, [r3, #4]
 800f038:	441a      	add	r2, r3
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	685b      	ldr	r3, [r3, #4]
 800f04a:	68ba      	ldr	r2, [r7, #8]
 800f04c:	441a      	add	r2, r3
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	429a      	cmp	r2, r3
 800f054:	d118      	bne.n	800f088 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	681a      	ldr	r2, [r3, #0]
 800f05a:	4b15      	ldr	r3, [pc, #84]	@ (800f0b0 <prvInsertBlockIntoFreeList+0xb0>)
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	429a      	cmp	r2, r3
 800f060:	d00d      	beq.n	800f07e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	685a      	ldr	r2, [r3, #4]
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	685b      	ldr	r3, [r3, #4]
 800f06c:	441a      	add	r2, r3
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	681a      	ldr	r2, [r3, #0]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	601a      	str	r2, [r3, #0]
 800f07c:	e008      	b.n	800f090 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f07e:	4b0c      	ldr	r3, [pc, #48]	@ (800f0b0 <prvInsertBlockIntoFreeList+0xb0>)
 800f080:	681a      	ldr	r2, [r3, #0]
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	601a      	str	r2, [r3, #0]
 800f086:	e003      	b.n	800f090 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f090:	68fa      	ldr	r2, [r7, #12]
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	429a      	cmp	r2, r3
 800f096:	d002      	beq.n	800f09e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	687a      	ldr	r2, [r7, #4]
 800f09c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f09e:	bf00      	nop
 800f0a0:	3714      	adds	r7, #20
 800f0a2:	46bd      	mov	sp, r7
 800f0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0a8:	4770      	bx	lr
 800f0aa:	bf00      	nop
 800f0ac:	24066818 	.word	0x24066818
 800f0b0:	24066820 	.word	0x24066820

0800f0b4 <arm_fir_init_f32>:
 800f0b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0b6:	9f06      	ldr	r7, [sp, #24]
 800f0b8:	f06f 4440 	mvn.w	r4, #3221225472	@ 0xc0000000
 800f0bc:	460e      	mov	r6, r1
 800f0be:	6082      	str	r2, [r0, #8]
 800f0c0:	443c      	add	r4, r7
 800f0c2:	4605      	mov	r5, r0
 800f0c4:	8006      	strh	r6, [r0, #0]
 800f0c6:	2100      	movs	r1, #0
 800f0c8:	19a2      	adds	r2, r4, r6
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	0092      	lsls	r2, r2, #2
 800f0ce:	f000 faa7 	bl	800f620 <memset>
 800f0d2:	6068      	str	r0, [r5, #4]
 800f0d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0d6:	bf00      	nop

0800f0d8 <arm_fir_f32>:
 800f0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0dc:	4604      	mov	r4, r0
 800f0de:	ed2d 8b10 	vpush	{d8-d15}
 800f0e2:	b08b      	sub	sp, #44	@ 0x2c
 800f0e4:	f8b4 8000 	ldrh.w	r8, [r4]
 800f0e8:	f8d4 a004 	ldr.w	sl, [r4, #4]
 800f0ec:	9004      	str	r0, [sp, #16]
 800f0ee:	f06f 4040 	mvn.w	r0, #3221225472	@ 0xc0000000
 800f0f2:	9305      	str	r3, [sp, #20]
 800f0f4:	08db      	lsrs	r3, r3, #3
 800f0f6:	4440      	add	r0, r8
 800f0f8:	68a4      	ldr	r4, [r4, #8]
 800f0fa:	9301      	str	r3, [sp, #4]
 800f0fc:	eb0a 0580 	add.w	r5, sl, r0, lsl #2
 800f100:	9402      	str	r4, [sp, #8]
 800f102:	9500      	str	r5, [sp, #0]
 800f104:	f000 81f1 	beq.w	800f4ea <arm_fir_f32+0x412>
 800f108:	4620      	mov	r0, r4
 800f10a:	ea4f 07d8 	mov.w	r7, r8, lsr #3
 800f10e:	469c      	mov	ip, r3
 800f110:	4623      	mov	r3, r4
 800f112:	3020      	adds	r0, #32
 800f114:	f008 0907 	and.w	r9, r8, #7
 800f118:	9706      	str	r7, [sp, #24]
 800f11a:	f10a 0b1c 	add.w	fp, sl, #28
 800f11e:	9003      	str	r0, [sp, #12]
 800f120:	0178      	lsls	r0, r7, #5
 800f122:	9f03      	ldr	r7, [sp, #12]
 800f124:	f101 0620 	add.w	r6, r1, #32
 800f128:	4403      	add	r3, r0
 800f12a:	9007      	str	r0, [sp, #28]
 800f12c:	4407      	add	r7, r0
 800f12e:	f8dd e018 	ldr.w	lr, [sp, #24]
 800f132:	4648      	mov	r0, r9
 800f134:	f8cd a018 	str.w	sl, [sp, #24]
 800f138:	3520      	adds	r5, #32
 800f13a:	f102 0420 	add.w	r4, r2, #32
 800f13e:	4699      	mov	r9, r3
 800f140:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800f144:	f8cd 8020 	str.w	r8, [sp, #32]
 800f148:	9209      	str	r2, [sp, #36]	@ 0x24
 800f14a:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800f14e:	9107      	str	r1, [sp, #28]
 800f150:	f856 3c20 	ldr.w	r3, [r6, #-32]
 800f154:	465a      	mov	r2, fp
 800f156:	f845 3c20 	str.w	r3, [r5, #-32]
 800f15a:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 800f15e:	f845 3c1c 	str.w	r3, [r5, #-28]
 800f162:	f856 3c18 	ldr.w	r3, [r6, #-24]
 800f166:	f845 3c18 	str.w	r3, [r5, #-24]
 800f16a:	f856 3c14 	ldr.w	r3, [r6, #-20]
 800f16e:	f845 3c14 	str.w	r3, [r5, #-20]
 800f172:	f856 3c10 	ldr.w	r3, [r6, #-16]
 800f176:	f845 3c10 	str.w	r3, [r5, #-16]
 800f17a:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 800f17e:	f845 3c0c 	str.w	r3, [r5, #-12]
 800f182:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800f186:	f845 3c08 	str.w	r3, [r5, #-8]
 800f18a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f18e:	f845 3c04 	str.w	r3, [r5, #-4]
 800f192:	ed1b 9a07 	vldr	s18, [fp, #-28]	@ 0xffffffe4
 800f196:	ed5b 1a06 	vldr	s3, [fp, #-24]	@ 0xffffffe8
 800f19a:	ed1b 1a05 	vldr	s2, [fp, #-20]	@ 0xffffffec
 800f19e:	ed5b 0a04 	vldr	s1, [fp, #-16]
 800f1a2:	ed1b 0a03 	vldr	s0, [fp, #-12]
 800f1a6:	ed1b 8a02 	vldr	s16, [fp, #-8]
 800f1aa:	ed5b 8a01 	vldr	s17, [fp, #-4]
 800f1ae:	f1be 0f00 	cmp.w	lr, #0
 800f1b2:	f000 8200 	beq.w	800f5b6 <arm_fir_f32+0x4de>
 800f1b6:	eddf 6af3 	vldr	s13, [pc, #972]	@ 800f584 <arm_fir_f32+0x4ac>
 800f1ba:	f10b 0120 	add.w	r1, fp, #32
 800f1be:	4653      	mov	r3, sl
 800f1c0:	eeb0 ca66 	vmov.f32	s24, s13
 800f1c4:	460a      	mov	r2, r1
 800f1c6:	eeb0 6a66 	vmov.f32	s12, s13
 800f1ca:	eef0 9a66 	vmov.f32	s19, s13
 800f1ce:	eeb0 aa66 	vmov.f32	s20, s13
 800f1d2:	eef0 aa66 	vmov.f32	s21, s13
 800f1d6:	eeb0 ba66 	vmov.f32	s22, s13
 800f1da:	eef0 ba66 	vmov.f32	s23, s13
 800f1de:	ed13 7a08 	vldr	s14, [r3, #-32]	@ 0xffffffe0
 800f1e2:	3320      	adds	r3, #32
 800f1e4:	ed52 4a08 	vldr	s9, [r2, #-32]	@ 0xffffffe0
 800f1e8:	3220      	adds	r2, #32
 800f1ea:	ee67 fa09 	vmul.f32	s31, s14, s18
 800f1ee:	ed53 ea0f 	vldr	s29, [r3, #-60]	@ 0xffffffc4
 800f1f2:	ee27 da21 	vmul.f32	s26, s14, s3
 800f1f6:	ed12 9a0f 	vldr	s18, [r2, #-60]	@ 0xffffffc4
 800f1fa:	ee27 2a01 	vmul.f32	s4, s14, s2
 800f1fe:	ed13 ea0e 	vldr	s28, [r3, #-56]	@ 0xffffffc8
 800f202:	ee27 3a20 	vmul.f32	s6, s14, s1
 800f206:	ed53 da0d 	vldr	s27, [r3, #-52]	@ 0xffffffcc
 800f20a:	ee67 3a00 	vmul.f32	s7, s14, s0
 800f20e:	ed53 ca0c 	vldr	s25, [r3, #-48]	@ 0xffffffd0
 800f212:	ee67 5a08 	vmul.f32	s11, s14, s16
 800f216:	ed53 2a0b 	vldr	s5, [r3, #-44]	@ 0xffffffd4
 800f21a:	ee27 fa28 	vmul.f32	s30, s14, s17
 800f21e:	ed13 4a0a 	vldr	s8, [r3, #-40]	@ 0xffffffd8
 800f222:	ee67 7a24 	vmul.f32	s15, s14, s9
 800f226:	ed13 5a09 	vldr	s10, [r3, #-36]	@ 0xffffffdc
 800f22a:	ee7f baab 	vadd.f32	s23, s31, s23
 800f22e:	429f      	cmp	r7, r3
 800f230:	ee6e faa1 	vmul.f32	s31, s29, s3
 800f234:	ed52 1a0e 	vldr	s3, [r2, #-56]	@ 0xffffffc8
 800f238:	ee3d ba0b 	vadd.f32	s22, s26, s22
 800f23c:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800f240:	ee2e da81 	vmul.f32	s26, s29, s2
 800f244:	ee2e 2aa0 	vmul.f32	s4, s29, s1
 800f248:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800f24c:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800f250:	ee2e 3a80 	vmul.f32	s6, s29, s0
 800f254:	ee6e 3a88 	vmul.f32	s7, s29, s16
 800f258:	ee35 6a86 	vadd.f32	s12, s11, s12
 800f25c:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800f260:	ee6e 5aa8 	vmul.f32	s11, s29, s17
 800f264:	ee24 faae 	vmul.f32	s30, s9, s29
 800f268:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f26c:	ee6e ea89 	vmul.f32	s29, s29, s18
 800f270:	ee2e 7a01 	vmul.f32	s14, s28, s2
 800f274:	ed12 1a0d 	vldr	s2, [r2, #-52]	@ 0xffffffcc
 800f278:	ee7f baab 	vadd.f32	s23, s31, s23
 800f27c:	ee3d ba0b 	vadd.f32	s22, s26, s22
 800f280:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800f284:	ee2e da20 	vmul.f32	s26, s28, s1
 800f288:	ee2e 2a00 	vmul.f32	s4, s28, s0
 800f28c:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800f290:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800f294:	ee2e 3a08 	vmul.f32	s6, s28, s16
 800f298:	ee6e 3a28 	vmul.f32	s7, s28, s17
 800f29c:	ee35 6a86 	vadd.f32	s12, s11, s12
 800f2a0:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800f2a4:	ee64 5a8e 	vmul.f32	s11, s9, s28
 800f2a8:	ee29 fa0e 	vmul.f32	s30, s18, s28
 800f2ac:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 800f2b0:	ee2e ea21 	vmul.f32	s28, s28, s3
 800f2b4:	ee6d 6aa0 	vmul.f32	s13, s27, s1
 800f2b8:	ed52 0a0c 	vldr	s1, [r2, #-48]	@ 0xffffffd0
 800f2bc:	ee3d ba0b 	vadd.f32	s22, s26, s22
 800f2c0:	ee77 ba2b 	vadd.f32	s23, s14, s23
 800f2c4:	ee2d da80 	vmul.f32	s26, s27, s0
 800f2c8:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800f2cc:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800f2d0:	ee2d 2a88 	vmul.f32	s4, s27, s16
 800f2d4:	ee2d 3aa8 	vmul.f32	s6, s27, s17
 800f2d8:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800f2dc:	ee35 6a86 	vadd.f32	s12, s11, s12
 800f2e0:	ee64 3aad 	vmul.f32	s7, s9, s27
 800f2e4:	ee69 5a2d 	vmul.f32	s11, s18, s27
 800f2e8:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800f2ec:	ee7e 7a27 	vadd.f32	s15, s28, s15
 800f2f0:	ee21 faad 	vmul.f32	s30, s3, s27
 800f2f4:	ee6d da81 	vmul.f32	s27, s27, s2
 800f2f8:	ee6c fa80 	vmul.f32	s31, s25, s0
 800f2fc:	ed12 0a0b 	vldr	s0, [r2, #-44]	@ 0xffffffd4
 800f300:	ee76 baab 	vadd.f32	s23, s13, s23
 800f304:	ee3d da0b 	vadd.f32	s26, s26, s22
 800f308:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800f30c:	ee2c ba88 	vmul.f32	s22, s25, s16
 800f310:	ee2c 2aa8 	vmul.f32	s4, s25, s17
 800f314:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800f318:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800f31c:	ee24 3aac 	vmul.f32	s6, s9, s25
 800f320:	ee69 3a2c 	vmul.f32	s7, s18, s25
 800f324:	ee35 6a86 	vadd.f32	s12, s11, s12
 800f328:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800f32c:	ee61 5aac 	vmul.f32	s11, s3, s25
 800f330:	ee21 fa2c 	vmul.f32	s30, s2, s25
 800f334:	ee7d 7aa7 	vadd.f32	s15, s27, s15
 800f338:	ee6c caa0 	vmul.f32	s25, s25, s1
 800f33c:	ee62 ea88 	vmul.f32	s29, s5, s16
 800f340:	ed12 8a0a 	vldr	s16, [r2, #-40]	@ 0xffffffd8
 800f344:	ee3b da0d 	vadd.f32	s26, s22, s26
 800f348:	ee7f baab 	vadd.f32	s23, s31, s23
 800f34c:	ee22 baa8 	vmul.f32	s22, s5, s17
 800f350:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800f354:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800f358:	ee24 2aa2 	vmul.f32	s4, s9, s5
 800f35c:	ee29 3a22 	vmul.f32	s6, s18, s5
 800f360:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800f364:	ee35 6a86 	vadd.f32	s12, s11, s12
 800f368:	ee61 3aa2 	vmul.f32	s7, s3, s5
 800f36c:	ee61 5a22 	vmul.f32	s11, s2, s5
 800f370:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800f374:	ee7c 7aa7 	vadd.f32	s15, s25, s15
 800f378:	ee20 faa2 	vmul.f32	s30, s1, s5
 800f37c:	ee62 2a80 	vmul.f32	s5, s5, s0
 800f380:	ee7e faab 	vadd.f32	s31, s29, s23
 800f384:	ee3b ba0d 	vadd.f32	s22, s22, s26
 800f388:	ee64 ba28 	vmul.f32	s23, s8, s17
 800f38c:	ed52 8a09 	vldr	s17, [r2, #-36]	@ 0xffffffdc
 800f390:	ee24 da84 	vmul.f32	s26, s9, s8
 800f394:	ee72 7aa7 	vadd.f32	s15, s5, s15
 800f398:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800f39c:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800f3a0:	ee29 2a04 	vmul.f32	s4, s18, s8
 800f3a4:	ee21 3a84 	vmul.f32	s6, s3, s8
 800f3a8:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800f3ac:	ee35 6a86 	vadd.f32	s12, s11, s12
 800f3b0:	ee61 3a04 	vmul.f32	s7, s2, s8
 800f3b4:	ee60 5a84 	vmul.f32	s11, s1, s8
 800f3b8:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800f3bc:	ee20 7a04 	vmul.f32	s14, s0, s8
 800f3c0:	ee64 6a08 	vmul.f32	s13, s8, s16
 800f3c4:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800f3c8:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800f3cc:	ee35 6a86 	vadd.f32	s12, s11, s12
 800f3d0:	ee37 7a0c 	vadd.f32	s14, s14, s24
 800f3d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800f3d8:	ee7b baaf 	vadd.f32	s23, s23, s31
 800f3dc:	ee64 4a85 	vmul.f32	s9, s9, s10
 800f3e0:	ee3d ba0b 	vadd.f32	s22, s26, s22
 800f3e4:	ee29 4a05 	vmul.f32	s8, s18, s10
 800f3e8:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800f3ec:	ee61 2a85 	vmul.f32	s5, s3, s10
 800f3f0:	ee21 3a05 	vmul.f32	s6, s2, s10
 800f3f4:	ee60 3a85 	vmul.f32	s7, s1, s10
 800f3f8:	ee60 5a05 	vmul.f32	s11, s0, s10
 800f3fc:	ee28 ca05 	vmul.f32	s24, s16, s10
 800f400:	ee65 7a28 	vmul.f32	s15, s10, s17
 800f404:	ee74 baab 	vadd.f32	s23, s9, s23
 800f408:	ee34 ba0b 	vadd.f32	s22, s8, s22
 800f40c:	ee72 aaaa 	vadd.f32	s21, s5, s21
 800f410:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800f414:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800f418:	ee35 6a86 	vadd.f32	s12, s11, s12
 800f41c:	ee3c ca07 	vadd.f32	s24, s24, s14
 800f420:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800f424:	f47f aedb 	bne.w	800f1de <arm_fir_f32+0x106>
 800f428:	eb0b 0208 	add.w	r2, fp, r8
 800f42c:	46cb      	mov	fp, r9
 800f42e:	b3a0      	cbz	r0, 800f49a <arm_fir_f32+0x3c2>
 800f430:	4603      	mov	r3, r0
 800f432:	ecfb 7a01 	vldmia	fp!, {s15}
 800f436:	3b01      	subs	r3, #1
 800f438:	ecf2 5a01 	vldmia	r2!, {s11}
 800f43c:	ee27 2a89 	vmul.f32	s4, s15, s18
 800f440:	ee67 2aa1 	vmul.f32	s5, s15, s3
 800f444:	ee27 3a81 	vmul.f32	s6, s15, s2
 800f448:	ee67 3aa0 	vmul.f32	s7, s15, s1
 800f44c:	ee27 4a80 	vmul.f32	s8, s15, s0
 800f450:	ee67 4a88 	vmul.f32	s9, s15, s16
 800f454:	ee27 5aa8 	vmul.f32	s10, s15, s17
 800f458:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f45c:	eeb0 9a61 	vmov.f32	s18, s3
 800f460:	ee7b ba82 	vadd.f32	s23, s23, s4
 800f464:	eef0 1a41 	vmov.f32	s3, s2
 800f468:	ee3b ba22 	vadd.f32	s22, s22, s5
 800f46c:	eeb0 1a60 	vmov.f32	s2, s1
 800f470:	ee7a aa83 	vadd.f32	s21, s21, s6
 800f474:	eef0 0a40 	vmov.f32	s1, s0
 800f478:	ee3a aa23 	vadd.f32	s20, s20, s7
 800f47c:	eeb0 0a48 	vmov.f32	s0, s16
 800f480:	ee79 9a84 	vadd.f32	s19, s19, s8
 800f484:	eeb0 8a68 	vmov.f32	s16, s17
 800f488:	ee36 6a24 	vadd.f32	s12, s12, s9
 800f48c:	eef0 8a65 	vmov.f32	s17, s11
 800f490:	ee3c ca05 	vadd.f32	s24, s24, s10
 800f494:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800f498:	d1cb      	bne.n	800f432 <arm_fir_f32+0x35a>
 800f49a:	f1bc 0c01 	subs.w	ip, ip, #1
 800f49e:	ed44 ba08 	vstr	s23, [r4, #-32]	@ 0xffffffe0
 800f4a2:	ed04 ba07 	vstr	s22, [r4, #-28]	@ 0xffffffe4
 800f4a6:	f106 0620 	add.w	r6, r6, #32
 800f4aa:	ed44 aa06 	vstr	s21, [r4, #-24]	@ 0xffffffe8
 800f4ae:	f105 0520 	add.w	r5, r5, #32
 800f4b2:	ed04 aa05 	vstr	s20, [r4, #-20]	@ 0xffffffec
 800f4b6:	468b      	mov	fp, r1
 800f4b8:	ed44 9a04 	vstr	s19, [r4, #-16]
 800f4bc:	f104 0420 	add.w	r4, r4, #32
 800f4c0:	ed04 6a0b 	vstr	s12, [r4, #-44]	@ 0xffffffd4
 800f4c4:	ed04 ca0a 	vstr	s24, [r4, #-40]	@ 0xffffffd8
 800f4c8:	ed44 6a09 	vstr	s13, [r4, #-36]	@ 0xffffffdc
 800f4cc:	f47f ae40 	bne.w	800f150 <arm_fir_f32+0x78>
 800f4d0:	9b01      	ldr	r3, [sp, #4]
 800f4d2:	9800      	ldr	r0, [sp, #0]
 800f4d4:	015b      	lsls	r3, r3, #5
 800f4d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f4dc:	4418      	add	r0, r3
 800f4de:	441a      	add	r2, r3
 800f4e0:	e9dd a106 	ldrd	sl, r1, [sp, #24]
 800f4e4:	9000      	str	r0, [sp, #0]
 800f4e6:	4419      	add	r1, r3
 800f4e8:	449a      	add	sl, r3
 800f4ea:	9b05      	ldr	r3, [sp, #20]
 800f4ec:	f013 0c07 	ands.w	ip, r3, #7
 800f4f0:	d021      	beq.n	800f536 <arm_fir_f32+0x45e>
 800f4f2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800f4f6:	9e00      	ldr	r6, [sp, #0]
 800f4f8:	4655      	mov	r5, sl
 800f4fa:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800f4fe:	eb01 0e0c 	add.w	lr, r1, ip
 800f502:	f851 7b04 	ldr.w	r7, [r1], #4
 800f506:	4643      	mov	r3, r8
 800f508:	464c      	mov	r4, r9
 800f50a:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800f584 <arm_fir_f32+0x4ac>
 800f50e:	4628      	mov	r0, r5
 800f510:	f846 7b04 	str.w	r7, [r6], #4
 800f514:	ecf0 7a01 	vldmia	r0!, {s15}
 800f518:	3b01      	subs	r3, #1
 800f51a:	ecf4 6a01 	vldmia	r4!, {s13}
 800f51e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f522:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f526:	d1f5      	bne.n	800f514 <arm_fir_f32+0x43c>
 800f528:	4571      	cmp	r1, lr
 800f52a:	eca2 7a01 	vstmia	r2!, {s14}
 800f52e:	f105 0504 	add.w	r5, r5, #4
 800f532:	d1e6      	bne.n	800f502 <arm_fir_f32+0x42a>
 800f534:	44e2      	add	sl, ip
 800f536:	f108 38ff 	add.w	r8, r8, #4294967295
 800f53a:	9b04      	ldr	r3, [sp, #16]
 800f53c:	ea5f 0498 	movs.w	r4, r8, lsr #2
 800f540:	685d      	ldr	r5, [r3, #4]
 800f542:	d021      	beq.n	800f588 <arm_fir_f32+0x4b0>
 800f544:	f10a 0210 	add.w	r2, sl, #16
 800f548:	f105 0310 	add.w	r3, r5, #16
 800f54c:	4621      	mov	r1, r4
 800f54e:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800f552:	3901      	subs	r1, #1
 800f554:	f102 0210 	add.w	r2, r2, #16
 800f558:	f103 0310 	add.w	r3, r3, #16
 800f55c:	f843 0c20 	str.w	r0, [r3, #-32]
 800f560:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 800f564:	f843 0c1c 	str.w	r0, [r3, #-28]
 800f568:	f852 0c18 	ldr.w	r0, [r2, #-24]
 800f56c:	f843 0c18 	str.w	r0, [r3, #-24]
 800f570:	f852 0c14 	ldr.w	r0, [r2, #-20]
 800f574:	f843 0c14 	str.w	r0, [r3, #-20]
 800f578:	d1e9      	bne.n	800f54e <arm_fir_f32+0x476>
 800f57a:	0124      	lsls	r4, r4, #4
 800f57c:	44a2      	add	sl, r4
 800f57e:	4425      	add	r5, r4
 800f580:	e002      	b.n	800f588 <arm_fir_f32+0x4b0>
 800f582:	bf00      	nop
 800f584:	00000000 	.word	0x00000000
 800f588:	f018 0803 	ands.w	r8, r8, #3
 800f58c:	d00e      	beq.n	800f5ac <arm_fir_f32+0x4d4>
 800f58e:	f8da 3000 	ldr.w	r3, [sl]
 800f592:	f1b8 0801 	subs.w	r8, r8, #1
 800f596:	602b      	str	r3, [r5, #0]
 800f598:	d008      	beq.n	800f5ac <arm_fir_f32+0x4d4>
 800f59a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f59e:	f1b8 0f01 	cmp.w	r8, #1
 800f5a2:	606b      	str	r3, [r5, #4]
 800f5a4:	d002      	beq.n	800f5ac <arm_fir_f32+0x4d4>
 800f5a6:	f8da 3008 	ldr.w	r3, [sl, #8]
 800f5aa:	60ab      	str	r3, [r5, #8]
 800f5ac:	b00b      	add	sp, #44	@ 0x2c
 800f5ae:	ecbd 8b10 	vpop	{d8-d15}
 800f5b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5b6:	ed5f 6a0d 	vldr	s13, [pc, #-52]	@ 800f584 <arm_fir_f32+0x4ac>
 800f5ba:	f102 0120 	add.w	r1, r2, #32
 800f5be:	f8dd b008 	ldr.w	fp, [sp, #8]
 800f5c2:	eeb0 ca66 	vmov.f32	s24, s13
 800f5c6:	eeb0 6a66 	vmov.f32	s12, s13
 800f5ca:	eef0 9a66 	vmov.f32	s19, s13
 800f5ce:	eeb0 aa66 	vmov.f32	s20, s13
 800f5d2:	eef0 aa66 	vmov.f32	s21, s13
 800f5d6:	eeb0 ba66 	vmov.f32	s22, s13
 800f5da:	eef0 ba66 	vmov.f32	s23, s13
 800f5de:	e726      	b.n	800f42e <arm_fir_f32+0x356>

0800f5e0 <siprintf>:
 800f5e0:	b40e      	push	{r1, r2, r3}
 800f5e2:	b500      	push	{lr}
 800f5e4:	b09c      	sub	sp, #112	@ 0x70
 800f5e6:	ab1d      	add	r3, sp, #116	@ 0x74
 800f5e8:	9002      	str	r0, [sp, #8]
 800f5ea:	9006      	str	r0, [sp, #24]
 800f5ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f5f0:	4809      	ldr	r0, [pc, #36]	@ (800f618 <siprintf+0x38>)
 800f5f2:	9107      	str	r1, [sp, #28]
 800f5f4:	9104      	str	r1, [sp, #16]
 800f5f6:	4909      	ldr	r1, [pc, #36]	@ (800f61c <siprintf+0x3c>)
 800f5f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5fc:	9105      	str	r1, [sp, #20]
 800f5fe:	6800      	ldr	r0, [r0, #0]
 800f600:	9301      	str	r3, [sp, #4]
 800f602:	a902      	add	r1, sp, #8
 800f604:	f000 f9f8 	bl	800f9f8 <_svfiprintf_r>
 800f608:	9b02      	ldr	r3, [sp, #8]
 800f60a:	2200      	movs	r2, #0
 800f60c:	701a      	strb	r2, [r3, #0]
 800f60e:	b01c      	add	sp, #112	@ 0x70
 800f610:	f85d eb04 	ldr.w	lr, [sp], #4
 800f614:	b003      	add	sp, #12
 800f616:	4770      	bx	lr
 800f618:	24000018 	.word	0x24000018
 800f61c:	ffff0208 	.word	0xffff0208

0800f620 <memset>:
 800f620:	4402      	add	r2, r0
 800f622:	4603      	mov	r3, r0
 800f624:	4293      	cmp	r3, r2
 800f626:	d100      	bne.n	800f62a <memset+0xa>
 800f628:	4770      	bx	lr
 800f62a:	f803 1b01 	strb.w	r1, [r3], #1
 800f62e:	e7f9      	b.n	800f624 <memset+0x4>

0800f630 <_reclaim_reent>:
 800f630:	4b29      	ldr	r3, [pc, #164]	@ (800f6d8 <_reclaim_reent+0xa8>)
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	4283      	cmp	r3, r0
 800f636:	b570      	push	{r4, r5, r6, lr}
 800f638:	4604      	mov	r4, r0
 800f63a:	d04b      	beq.n	800f6d4 <_reclaim_reent+0xa4>
 800f63c:	69c3      	ldr	r3, [r0, #28]
 800f63e:	b1ab      	cbz	r3, 800f66c <_reclaim_reent+0x3c>
 800f640:	68db      	ldr	r3, [r3, #12]
 800f642:	b16b      	cbz	r3, 800f660 <_reclaim_reent+0x30>
 800f644:	2500      	movs	r5, #0
 800f646:	69e3      	ldr	r3, [r4, #28]
 800f648:	68db      	ldr	r3, [r3, #12]
 800f64a:	5959      	ldr	r1, [r3, r5]
 800f64c:	2900      	cmp	r1, #0
 800f64e:	d13b      	bne.n	800f6c8 <_reclaim_reent+0x98>
 800f650:	3504      	adds	r5, #4
 800f652:	2d80      	cmp	r5, #128	@ 0x80
 800f654:	d1f7      	bne.n	800f646 <_reclaim_reent+0x16>
 800f656:	69e3      	ldr	r3, [r4, #28]
 800f658:	4620      	mov	r0, r4
 800f65a:	68d9      	ldr	r1, [r3, #12]
 800f65c:	f000 f878 	bl	800f750 <_free_r>
 800f660:	69e3      	ldr	r3, [r4, #28]
 800f662:	6819      	ldr	r1, [r3, #0]
 800f664:	b111      	cbz	r1, 800f66c <_reclaim_reent+0x3c>
 800f666:	4620      	mov	r0, r4
 800f668:	f000 f872 	bl	800f750 <_free_r>
 800f66c:	6961      	ldr	r1, [r4, #20]
 800f66e:	b111      	cbz	r1, 800f676 <_reclaim_reent+0x46>
 800f670:	4620      	mov	r0, r4
 800f672:	f000 f86d 	bl	800f750 <_free_r>
 800f676:	69e1      	ldr	r1, [r4, #28]
 800f678:	b111      	cbz	r1, 800f680 <_reclaim_reent+0x50>
 800f67a:	4620      	mov	r0, r4
 800f67c:	f000 f868 	bl	800f750 <_free_r>
 800f680:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f682:	b111      	cbz	r1, 800f68a <_reclaim_reent+0x5a>
 800f684:	4620      	mov	r0, r4
 800f686:	f000 f863 	bl	800f750 <_free_r>
 800f68a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f68c:	b111      	cbz	r1, 800f694 <_reclaim_reent+0x64>
 800f68e:	4620      	mov	r0, r4
 800f690:	f000 f85e 	bl	800f750 <_free_r>
 800f694:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f696:	b111      	cbz	r1, 800f69e <_reclaim_reent+0x6e>
 800f698:	4620      	mov	r0, r4
 800f69a:	f000 f859 	bl	800f750 <_free_r>
 800f69e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800f6a0:	b111      	cbz	r1, 800f6a8 <_reclaim_reent+0x78>
 800f6a2:	4620      	mov	r0, r4
 800f6a4:	f000 f854 	bl	800f750 <_free_r>
 800f6a8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800f6aa:	b111      	cbz	r1, 800f6b2 <_reclaim_reent+0x82>
 800f6ac:	4620      	mov	r0, r4
 800f6ae:	f000 f84f 	bl	800f750 <_free_r>
 800f6b2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f6b4:	b111      	cbz	r1, 800f6bc <_reclaim_reent+0x8c>
 800f6b6:	4620      	mov	r0, r4
 800f6b8:	f000 f84a 	bl	800f750 <_free_r>
 800f6bc:	6a23      	ldr	r3, [r4, #32]
 800f6be:	b14b      	cbz	r3, 800f6d4 <_reclaim_reent+0xa4>
 800f6c0:	4620      	mov	r0, r4
 800f6c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f6c6:	4718      	bx	r3
 800f6c8:	680e      	ldr	r6, [r1, #0]
 800f6ca:	4620      	mov	r0, r4
 800f6cc:	f000 f840 	bl	800f750 <_free_r>
 800f6d0:	4631      	mov	r1, r6
 800f6d2:	e7bb      	b.n	800f64c <_reclaim_reent+0x1c>
 800f6d4:	bd70      	pop	{r4, r5, r6, pc}
 800f6d6:	bf00      	nop
 800f6d8:	24000018 	.word	0x24000018

0800f6dc <__errno>:
 800f6dc:	4b01      	ldr	r3, [pc, #4]	@ (800f6e4 <__errno+0x8>)
 800f6de:	6818      	ldr	r0, [r3, #0]
 800f6e0:	4770      	bx	lr
 800f6e2:	bf00      	nop
 800f6e4:	24000018 	.word	0x24000018

0800f6e8 <__libc_init_array>:
 800f6e8:	b570      	push	{r4, r5, r6, lr}
 800f6ea:	4d0d      	ldr	r5, [pc, #52]	@ (800f720 <__libc_init_array+0x38>)
 800f6ec:	4c0d      	ldr	r4, [pc, #52]	@ (800f724 <__libc_init_array+0x3c>)
 800f6ee:	1b64      	subs	r4, r4, r5
 800f6f0:	10a4      	asrs	r4, r4, #2
 800f6f2:	2600      	movs	r6, #0
 800f6f4:	42a6      	cmp	r6, r4
 800f6f6:	d109      	bne.n	800f70c <__libc_init_array+0x24>
 800f6f8:	4d0b      	ldr	r5, [pc, #44]	@ (800f728 <__libc_init_array+0x40>)
 800f6fa:	4c0c      	ldr	r4, [pc, #48]	@ (800f72c <__libc_init_array+0x44>)
 800f6fc:	f000 fc66 	bl	800ffcc <_init>
 800f700:	1b64      	subs	r4, r4, r5
 800f702:	10a4      	asrs	r4, r4, #2
 800f704:	2600      	movs	r6, #0
 800f706:	42a6      	cmp	r6, r4
 800f708:	d105      	bne.n	800f716 <__libc_init_array+0x2e>
 800f70a:	bd70      	pop	{r4, r5, r6, pc}
 800f70c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f710:	4798      	blx	r3
 800f712:	3601      	adds	r6, #1
 800f714:	e7ee      	b.n	800f6f4 <__libc_init_array+0xc>
 800f716:	f855 3b04 	ldr.w	r3, [r5], #4
 800f71a:	4798      	blx	r3
 800f71c:	3601      	adds	r6, #1
 800f71e:	e7f2      	b.n	800f706 <__libc_init_array+0x1e>
 800f720:	08010178 	.word	0x08010178
 800f724:	08010178 	.word	0x08010178
 800f728:	08010178 	.word	0x08010178
 800f72c:	0801017c 	.word	0x0801017c

0800f730 <__retarget_lock_acquire_recursive>:
 800f730:	4770      	bx	lr

0800f732 <__retarget_lock_release_recursive>:
 800f732:	4770      	bx	lr

0800f734 <memcpy>:
 800f734:	440a      	add	r2, r1
 800f736:	4291      	cmp	r1, r2
 800f738:	f100 33ff 	add.w	r3, r0, #4294967295
 800f73c:	d100      	bne.n	800f740 <memcpy+0xc>
 800f73e:	4770      	bx	lr
 800f740:	b510      	push	{r4, lr}
 800f742:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f746:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f74a:	4291      	cmp	r1, r2
 800f74c:	d1f9      	bne.n	800f742 <memcpy+0xe>
 800f74e:	bd10      	pop	{r4, pc}

0800f750 <_free_r>:
 800f750:	b538      	push	{r3, r4, r5, lr}
 800f752:	4605      	mov	r5, r0
 800f754:	2900      	cmp	r1, #0
 800f756:	d041      	beq.n	800f7dc <_free_r+0x8c>
 800f758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f75c:	1f0c      	subs	r4, r1, #4
 800f75e:	2b00      	cmp	r3, #0
 800f760:	bfb8      	it	lt
 800f762:	18e4      	addlt	r4, r4, r3
 800f764:	f000 f8e0 	bl	800f928 <__malloc_lock>
 800f768:	4a1d      	ldr	r2, [pc, #116]	@ (800f7e0 <_free_r+0x90>)
 800f76a:	6813      	ldr	r3, [r2, #0]
 800f76c:	b933      	cbnz	r3, 800f77c <_free_r+0x2c>
 800f76e:	6063      	str	r3, [r4, #4]
 800f770:	6014      	str	r4, [r2, #0]
 800f772:	4628      	mov	r0, r5
 800f774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f778:	f000 b8dc 	b.w	800f934 <__malloc_unlock>
 800f77c:	42a3      	cmp	r3, r4
 800f77e:	d908      	bls.n	800f792 <_free_r+0x42>
 800f780:	6820      	ldr	r0, [r4, #0]
 800f782:	1821      	adds	r1, r4, r0
 800f784:	428b      	cmp	r3, r1
 800f786:	bf01      	itttt	eq
 800f788:	6819      	ldreq	r1, [r3, #0]
 800f78a:	685b      	ldreq	r3, [r3, #4]
 800f78c:	1809      	addeq	r1, r1, r0
 800f78e:	6021      	streq	r1, [r4, #0]
 800f790:	e7ed      	b.n	800f76e <_free_r+0x1e>
 800f792:	461a      	mov	r2, r3
 800f794:	685b      	ldr	r3, [r3, #4]
 800f796:	b10b      	cbz	r3, 800f79c <_free_r+0x4c>
 800f798:	42a3      	cmp	r3, r4
 800f79a:	d9fa      	bls.n	800f792 <_free_r+0x42>
 800f79c:	6811      	ldr	r1, [r2, #0]
 800f79e:	1850      	adds	r0, r2, r1
 800f7a0:	42a0      	cmp	r0, r4
 800f7a2:	d10b      	bne.n	800f7bc <_free_r+0x6c>
 800f7a4:	6820      	ldr	r0, [r4, #0]
 800f7a6:	4401      	add	r1, r0
 800f7a8:	1850      	adds	r0, r2, r1
 800f7aa:	4283      	cmp	r3, r0
 800f7ac:	6011      	str	r1, [r2, #0]
 800f7ae:	d1e0      	bne.n	800f772 <_free_r+0x22>
 800f7b0:	6818      	ldr	r0, [r3, #0]
 800f7b2:	685b      	ldr	r3, [r3, #4]
 800f7b4:	6053      	str	r3, [r2, #4]
 800f7b6:	4408      	add	r0, r1
 800f7b8:	6010      	str	r0, [r2, #0]
 800f7ba:	e7da      	b.n	800f772 <_free_r+0x22>
 800f7bc:	d902      	bls.n	800f7c4 <_free_r+0x74>
 800f7be:	230c      	movs	r3, #12
 800f7c0:	602b      	str	r3, [r5, #0]
 800f7c2:	e7d6      	b.n	800f772 <_free_r+0x22>
 800f7c4:	6820      	ldr	r0, [r4, #0]
 800f7c6:	1821      	adds	r1, r4, r0
 800f7c8:	428b      	cmp	r3, r1
 800f7ca:	bf04      	itt	eq
 800f7cc:	6819      	ldreq	r1, [r3, #0]
 800f7ce:	685b      	ldreq	r3, [r3, #4]
 800f7d0:	6063      	str	r3, [r4, #4]
 800f7d2:	bf04      	itt	eq
 800f7d4:	1809      	addeq	r1, r1, r0
 800f7d6:	6021      	streq	r1, [r4, #0]
 800f7d8:	6054      	str	r4, [r2, #4]
 800f7da:	e7ca      	b.n	800f772 <_free_r+0x22>
 800f7dc:	bd38      	pop	{r3, r4, r5, pc}
 800f7de:	bf00      	nop
 800f7e0:	2406697c 	.word	0x2406697c

0800f7e4 <sbrk_aligned>:
 800f7e4:	b570      	push	{r4, r5, r6, lr}
 800f7e6:	4e0f      	ldr	r6, [pc, #60]	@ (800f824 <sbrk_aligned+0x40>)
 800f7e8:	460c      	mov	r4, r1
 800f7ea:	6831      	ldr	r1, [r6, #0]
 800f7ec:	4605      	mov	r5, r0
 800f7ee:	b911      	cbnz	r1, 800f7f6 <sbrk_aligned+0x12>
 800f7f0:	f000 fba6 	bl	800ff40 <_sbrk_r>
 800f7f4:	6030      	str	r0, [r6, #0]
 800f7f6:	4621      	mov	r1, r4
 800f7f8:	4628      	mov	r0, r5
 800f7fa:	f000 fba1 	bl	800ff40 <_sbrk_r>
 800f7fe:	1c43      	adds	r3, r0, #1
 800f800:	d103      	bne.n	800f80a <sbrk_aligned+0x26>
 800f802:	f04f 34ff 	mov.w	r4, #4294967295
 800f806:	4620      	mov	r0, r4
 800f808:	bd70      	pop	{r4, r5, r6, pc}
 800f80a:	1cc4      	adds	r4, r0, #3
 800f80c:	f024 0403 	bic.w	r4, r4, #3
 800f810:	42a0      	cmp	r0, r4
 800f812:	d0f8      	beq.n	800f806 <sbrk_aligned+0x22>
 800f814:	1a21      	subs	r1, r4, r0
 800f816:	4628      	mov	r0, r5
 800f818:	f000 fb92 	bl	800ff40 <_sbrk_r>
 800f81c:	3001      	adds	r0, #1
 800f81e:	d1f2      	bne.n	800f806 <sbrk_aligned+0x22>
 800f820:	e7ef      	b.n	800f802 <sbrk_aligned+0x1e>
 800f822:	bf00      	nop
 800f824:	24066978 	.word	0x24066978

0800f828 <_malloc_r>:
 800f828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f82c:	1ccd      	adds	r5, r1, #3
 800f82e:	f025 0503 	bic.w	r5, r5, #3
 800f832:	3508      	adds	r5, #8
 800f834:	2d0c      	cmp	r5, #12
 800f836:	bf38      	it	cc
 800f838:	250c      	movcc	r5, #12
 800f83a:	2d00      	cmp	r5, #0
 800f83c:	4606      	mov	r6, r0
 800f83e:	db01      	blt.n	800f844 <_malloc_r+0x1c>
 800f840:	42a9      	cmp	r1, r5
 800f842:	d904      	bls.n	800f84e <_malloc_r+0x26>
 800f844:	230c      	movs	r3, #12
 800f846:	6033      	str	r3, [r6, #0]
 800f848:	2000      	movs	r0, #0
 800f84a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f84e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f924 <_malloc_r+0xfc>
 800f852:	f000 f869 	bl	800f928 <__malloc_lock>
 800f856:	f8d8 3000 	ldr.w	r3, [r8]
 800f85a:	461c      	mov	r4, r3
 800f85c:	bb44      	cbnz	r4, 800f8b0 <_malloc_r+0x88>
 800f85e:	4629      	mov	r1, r5
 800f860:	4630      	mov	r0, r6
 800f862:	f7ff ffbf 	bl	800f7e4 <sbrk_aligned>
 800f866:	1c43      	adds	r3, r0, #1
 800f868:	4604      	mov	r4, r0
 800f86a:	d158      	bne.n	800f91e <_malloc_r+0xf6>
 800f86c:	f8d8 4000 	ldr.w	r4, [r8]
 800f870:	4627      	mov	r7, r4
 800f872:	2f00      	cmp	r7, #0
 800f874:	d143      	bne.n	800f8fe <_malloc_r+0xd6>
 800f876:	2c00      	cmp	r4, #0
 800f878:	d04b      	beq.n	800f912 <_malloc_r+0xea>
 800f87a:	6823      	ldr	r3, [r4, #0]
 800f87c:	4639      	mov	r1, r7
 800f87e:	4630      	mov	r0, r6
 800f880:	eb04 0903 	add.w	r9, r4, r3
 800f884:	f000 fb5c 	bl	800ff40 <_sbrk_r>
 800f888:	4581      	cmp	r9, r0
 800f88a:	d142      	bne.n	800f912 <_malloc_r+0xea>
 800f88c:	6821      	ldr	r1, [r4, #0]
 800f88e:	1a6d      	subs	r5, r5, r1
 800f890:	4629      	mov	r1, r5
 800f892:	4630      	mov	r0, r6
 800f894:	f7ff ffa6 	bl	800f7e4 <sbrk_aligned>
 800f898:	3001      	adds	r0, #1
 800f89a:	d03a      	beq.n	800f912 <_malloc_r+0xea>
 800f89c:	6823      	ldr	r3, [r4, #0]
 800f89e:	442b      	add	r3, r5
 800f8a0:	6023      	str	r3, [r4, #0]
 800f8a2:	f8d8 3000 	ldr.w	r3, [r8]
 800f8a6:	685a      	ldr	r2, [r3, #4]
 800f8a8:	bb62      	cbnz	r2, 800f904 <_malloc_r+0xdc>
 800f8aa:	f8c8 7000 	str.w	r7, [r8]
 800f8ae:	e00f      	b.n	800f8d0 <_malloc_r+0xa8>
 800f8b0:	6822      	ldr	r2, [r4, #0]
 800f8b2:	1b52      	subs	r2, r2, r5
 800f8b4:	d420      	bmi.n	800f8f8 <_malloc_r+0xd0>
 800f8b6:	2a0b      	cmp	r2, #11
 800f8b8:	d917      	bls.n	800f8ea <_malloc_r+0xc2>
 800f8ba:	1961      	adds	r1, r4, r5
 800f8bc:	42a3      	cmp	r3, r4
 800f8be:	6025      	str	r5, [r4, #0]
 800f8c0:	bf18      	it	ne
 800f8c2:	6059      	strne	r1, [r3, #4]
 800f8c4:	6863      	ldr	r3, [r4, #4]
 800f8c6:	bf08      	it	eq
 800f8c8:	f8c8 1000 	streq.w	r1, [r8]
 800f8cc:	5162      	str	r2, [r4, r5]
 800f8ce:	604b      	str	r3, [r1, #4]
 800f8d0:	4630      	mov	r0, r6
 800f8d2:	f000 f82f 	bl	800f934 <__malloc_unlock>
 800f8d6:	f104 000b 	add.w	r0, r4, #11
 800f8da:	1d23      	adds	r3, r4, #4
 800f8dc:	f020 0007 	bic.w	r0, r0, #7
 800f8e0:	1ac2      	subs	r2, r0, r3
 800f8e2:	bf1c      	itt	ne
 800f8e4:	1a1b      	subne	r3, r3, r0
 800f8e6:	50a3      	strne	r3, [r4, r2]
 800f8e8:	e7af      	b.n	800f84a <_malloc_r+0x22>
 800f8ea:	6862      	ldr	r2, [r4, #4]
 800f8ec:	42a3      	cmp	r3, r4
 800f8ee:	bf0c      	ite	eq
 800f8f0:	f8c8 2000 	streq.w	r2, [r8]
 800f8f4:	605a      	strne	r2, [r3, #4]
 800f8f6:	e7eb      	b.n	800f8d0 <_malloc_r+0xa8>
 800f8f8:	4623      	mov	r3, r4
 800f8fa:	6864      	ldr	r4, [r4, #4]
 800f8fc:	e7ae      	b.n	800f85c <_malloc_r+0x34>
 800f8fe:	463c      	mov	r4, r7
 800f900:	687f      	ldr	r7, [r7, #4]
 800f902:	e7b6      	b.n	800f872 <_malloc_r+0x4a>
 800f904:	461a      	mov	r2, r3
 800f906:	685b      	ldr	r3, [r3, #4]
 800f908:	42a3      	cmp	r3, r4
 800f90a:	d1fb      	bne.n	800f904 <_malloc_r+0xdc>
 800f90c:	2300      	movs	r3, #0
 800f90e:	6053      	str	r3, [r2, #4]
 800f910:	e7de      	b.n	800f8d0 <_malloc_r+0xa8>
 800f912:	230c      	movs	r3, #12
 800f914:	6033      	str	r3, [r6, #0]
 800f916:	4630      	mov	r0, r6
 800f918:	f000 f80c 	bl	800f934 <__malloc_unlock>
 800f91c:	e794      	b.n	800f848 <_malloc_r+0x20>
 800f91e:	6005      	str	r5, [r0, #0]
 800f920:	e7d6      	b.n	800f8d0 <_malloc_r+0xa8>
 800f922:	bf00      	nop
 800f924:	2406697c 	.word	0x2406697c

0800f928 <__malloc_lock>:
 800f928:	4801      	ldr	r0, [pc, #4]	@ (800f930 <__malloc_lock+0x8>)
 800f92a:	f7ff bf01 	b.w	800f730 <__retarget_lock_acquire_recursive>
 800f92e:	bf00      	nop
 800f930:	24066974 	.word	0x24066974

0800f934 <__malloc_unlock>:
 800f934:	4801      	ldr	r0, [pc, #4]	@ (800f93c <__malloc_unlock+0x8>)
 800f936:	f7ff befc 	b.w	800f732 <__retarget_lock_release_recursive>
 800f93a:	bf00      	nop
 800f93c:	24066974 	.word	0x24066974

0800f940 <__ssputs_r>:
 800f940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f944:	688e      	ldr	r6, [r1, #8]
 800f946:	461f      	mov	r7, r3
 800f948:	42be      	cmp	r6, r7
 800f94a:	680b      	ldr	r3, [r1, #0]
 800f94c:	4682      	mov	sl, r0
 800f94e:	460c      	mov	r4, r1
 800f950:	4690      	mov	r8, r2
 800f952:	d82d      	bhi.n	800f9b0 <__ssputs_r+0x70>
 800f954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f958:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f95c:	d026      	beq.n	800f9ac <__ssputs_r+0x6c>
 800f95e:	6965      	ldr	r5, [r4, #20]
 800f960:	6909      	ldr	r1, [r1, #16]
 800f962:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f966:	eba3 0901 	sub.w	r9, r3, r1
 800f96a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f96e:	1c7b      	adds	r3, r7, #1
 800f970:	444b      	add	r3, r9
 800f972:	106d      	asrs	r5, r5, #1
 800f974:	429d      	cmp	r5, r3
 800f976:	bf38      	it	cc
 800f978:	461d      	movcc	r5, r3
 800f97a:	0553      	lsls	r3, r2, #21
 800f97c:	d527      	bpl.n	800f9ce <__ssputs_r+0x8e>
 800f97e:	4629      	mov	r1, r5
 800f980:	f7ff ff52 	bl	800f828 <_malloc_r>
 800f984:	4606      	mov	r6, r0
 800f986:	b360      	cbz	r0, 800f9e2 <__ssputs_r+0xa2>
 800f988:	6921      	ldr	r1, [r4, #16]
 800f98a:	464a      	mov	r2, r9
 800f98c:	f7ff fed2 	bl	800f734 <memcpy>
 800f990:	89a3      	ldrh	r3, [r4, #12]
 800f992:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f99a:	81a3      	strh	r3, [r4, #12]
 800f99c:	6126      	str	r6, [r4, #16]
 800f99e:	6165      	str	r5, [r4, #20]
 800f9a0:	444e      	add	r6, r9
 800f9a2:	eba5 0509 	sub.w	r5, r5, r9
 800f9a6:	6026      	str	r6, [r4, #0]
 800f9a8:	60a5      	str	r5, [r4, #8]
 800f9aa:	463e      	mov	r6, r7
 800f9ac:	42be      	cmp	r6, r7
 800f9ae:	d900      	bls.n	800f9b2 <__ssputs_r+0x72>
 800f9b0:	463e      	mov	r6, r7
 800f9b2:	6820      	ldr	r0, [r4, #0]
 800f9b4:	4632      	mov	r2, r6
 800f9b6:	4641      	mov	r1, r8
 800f9b8:	f000 faa8 	bl	800ff0c <memmove>
 800f9bc:	68a3      	ldr	r3, [r4, #8]
 800f9be:	1b9b      	subs	r3, r3, r6
 800f9c0:	60a3      	str	r3, [r4, #8]
 800f9c2:	6823      	ldr	r3, [r4, #0]
 800f9c4:	4433      	add	r3, r6
 800f9c6:	6023      	str	r3, [r4, #0]
 800f9c8:	2000      	movs	r0, #0
 800f9ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9ce:	462a      	mov	r2, r5
 800f9d0:	f000 fac6 	bl	800ff60 <_realloc_r>
 800f9d4:	4606      	mov	r6, r0
 800f9d6:	2800      	cmp	r0, #0
 800f9d8:	d1e0      	bne.n	800f99c <__ssputs_r+0x5c>
 800f9da:	6921      	ldr	r1, [r4, #16]
 800f9dc:	4650      	mov	r0, sl
 800f9de:	f7ff feb7 	bl	800f750 <_free_r>
 800f9e2:	230c      	movs	r3, #12
 800f9e4:	f8ca 3000 	str.w	r3, [sl]
 800f9e8:	89a3      	ldrh	r3, [r4, #12]
 800f9ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9ee:	81a3      	strh	r3, [r4, #12]
 800f9f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f9f4:	e7e9      	b.n	800f9ca <__ssputs_r+0x8a>
	...

0800f9f8 <_svfiprintf_r>:
 800f9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9fc:	4698      	mov	r8, r3
 800f9fe:	898b      	ldrh	r3, [r1, #12]
 800fa00:	061b      	lsls	r3, r3, #24
 800fa02:	b09d      	sub	sp, #116	@ 0x74
 800fa04:	4607      	mov	r7, r0
 800fa06:	460d      	mov	r5, r1
 800fa08:	4614      	mov	r4, r2
 800fa0a:	d510      	bpl.n	800fa2e <_svfiprintf_r+0x36>
 800fa0c:	690b      	ldr	r3, [r1, #16]
 800fa0e:	b973      	cbnz	r3, 800fa2e <_svfiprintf_r+0x36>
 800fa10:	2140      	movs	r1, #64	@ 0x40
 800fa12:	f7ff ff09 	bl	800f828 <_malloc_r>
 800fa16:	6028      	str	r0, [r5, #0]
 800fa18:	6128      	str	r0, [r5, #16]
 800fa1a:	b930      	cbnz	r0, 800fa2a <_svfiprintf_r+0x32>
 800fa1c:	230c      	movs	r3, #12
 800fa1e:	603b      	str	r3, [r7, #0]
 800fa20:	f04f 30ff 	mov.w	r0, #4294967295
 800fa24:	b01d      	add	sp, #116	@ 0x74
 800fa26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa2a:	2340      	movs	r3, #64	@ 0x40
 800fa2c:	616b      	str	r3, [r5, #20]
 800fa2e:	2300      	movs	r3, #0
 800fa30:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa32:	2320      	movs	r3, #32
 800fa34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fa38:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa3c:	2330      	movs	r3, #48	@ 0x30
 800fa3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fbdc <_svfiprintf_r+0x1e4>
 800fa42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fa46:	f04f 0901 	mov.w	r9, #1
 800fa4a:	4623      	mov	r3, r4
 800fa4c:	469a      	mov	sl, r3
 800fa4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa52:	b10a      	cbz	r2, 800fa58 <_svfiprintf_r+0x60>
 800fa54:	2a25      	cmp	r2, #37	@ 0x25
 800fa56:	d1f9      	bne.n	800fa4c <_svfiprintf_r+0x54>
 800fa58:	ebba 0b04 	subs.w	fp, sl, r4
 800fa5c:	d00b      	beq.n	800fa76 <_svfiprintf_r+0x7e>
 800fa5e:	465b      	mov	r3, fp
 800fa60:	4622      	mov	r2, r4
 800fa62:	4629      	mov	r1, r5
 800fa64:	4638      	mov	r0, r7
 800fa66:	f7ff ff6b 	bl	800f940 <__ssputs_r>
 800fa6a:	3001      	adds	r0, #1
 800fa6c:	f000 80a7 	beq.w	800fbbe <_svfiprintf_r+0x1c6>
 800fa70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa72:	445a      	add	r2, fp
 800fa74:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa76:	f89a 3000 	ldrb.w	r3, [sl]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	f000 809f 	beq.w	800fbbe <_svfiprintf_r+0x1c6>
 800fa80:	2300      	movs	r3, #0
 800fa82:	f04f 32ff 	mov.w	r2, #4294967295
 800fa86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa8a:	f10a 0a01 	add.w	sl, sl, #1
 800fa8e:	9304      	str	r3, [sp, #16]
 800fa90:	9307      	str	r3, [sp, #28]
 800fa92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa96:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa98:	4654      	mov	r4, sl
 800fa9a:	2205      	movs	r2, #5
 800fa9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800faa0:	484e      	ldr	r0, [pc, #312]	@ (800fbdc <_svfiprintf_r+0x1e4>)
 800faa2:	f7f0 fc25 	bl	80002f0 <memchr>
 800faa6:	9a04      	ldr	r2, [sp, #16]
 800faa8:	b9d8      	cbnz	r0, 800fae2 <_svfiprintf_r+0xea>
 800faaa:	06d0      	lsls	r0, r2, #27
 800faac:	bf44      	itt	mi
 800faae:	2320      	movmi	r3, #32
 800fab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fab4:	0711      	lsls	r1, r2, #28
 800fab6:	bf44      	itt	mi
 800fab8:	232b      	movmi	r3, #43	@ 0x2b
 800faba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fabe:	f89a 3000 	ldrb.w	r3, [sl]
 800fac2:	2b2a      	cmp	r3, #42	@ 0x2a
 800fac4:	d015      	beq.n	800faf2 <_svfiprintf_r+0xfa>
 800fac6:	9a07      	ldr	r2, [sp, #28]
 800fac8:	4654      	mov	r4, sl
 800faca:	2000      	movs	r0, #0
 800facc:	f04f 0c0a 	mov.w	ip, #10
 800fad0:	4621      	mov	r1, r4
 800fad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fad6:	3b30      	subs	r3, #48	@ 0x30
 800fad8:	2b09      	cmp	r3, #9
 800fada:	d94b      	bls.n	800fb74 <_svfiprintf_r+0x17c>
 800fadc:	b1b0      	cbz	r0, 800fb0c <_svfiprintf_r+0x114>
 800fade:	9207      	str	r2, [sp, #28]
 800fae0:	e014      	b.n	800fb0c <_svfiprintf_r+0x114>
 800fae2:	eba0 0308 	sub.w	r3, r0, r8
 800fae6:	fa09 f303 	lsl.w	r3, r9, r3
 800faea:	4313      	orrs	r3, r2
 800faec:	9304      	str	r3, [sp, #16]
 800faee:	46a2      	mov	sl, r4
 800faf0:	e7d2      	b.n	800fa98 <_svfiprintf_r+0xa0>
 800faf2:	9b03      	ldr	r3, [sp, #12]
 800faf4:	1d19      	adds	r1, r3, #4
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	9103      	str	r1, [sp, #12]
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	bfbb      	ittet	lt
 800fafe:	425b      	neglt	r3, r3
 800fb00:	f042 0202 	orrlt.w	r2, r2, #2
 800fb04:	9307      	strge	r3, [sp, #28]
 800fb06:	9307      	strlt	r3, [sp, #28]
 800fb08:	bfb8      	it	lt
 800fb0a:	9204      	strlt	r2, [sp, #16]
 800fb0c:	7823      	ldrb	r3, [r4, #0]
 800fb0e:	2b2e      	cmp	r3, #46	@ 0x2e
 800fb10:	d10a      	bne.n	800fb28 <_svfiprintf_r+0x130>
 800fb12:	7863      	ldrb	r3, [r4, #1]
 800fb14:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb16:	d132      	bne.n	800fb7e <_svfiprintf_r+0x186>
 800fb18:	9b03      	ldr	r3, [sp, #12]
 800fb1a:	1d1a      	adds	r2, r3, #4
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	9203      	str	r2, [sp, #12]
 800fb20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fb24:	3402      	adds	r4, #2
 800fb26:	9305      	str	r3, [sp, #20]
 800fb28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fbec <_svfiprintf_r+0x1f4>
 800fb2c:	7821      	ldrb	r1, [r4, #0]
 800fb2e:	2203      	movs	r2, #3
 800fb30:	4650      	mov	r0, sl
 800fb32:	f7f0 fbdd 	bl	80002f0 <memchr>
 800fb36:	b138      	cbz	r0, 800fb48 <_svfiprintf_r+0x150>
 800fb38:	9b04      	ldr	r3, [sp, #16]
 800fb3a:	eba0 000a 	sub.w	r0, r0, sl
 800fb3e:	2240      	movs	r2, #64	@ 0x40
 800fb40:	4082      	lsls	r2, r0
 800fb42:	4313      	orrs	r3, r2
 800fb44:	3401      	adds	r4, #1
 800fb46:	9304      	str	r3, [sp, #16]
 800fb48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb4c:	4824      	ldr	r0, [pc, #144]	@ (800fbe0 <_svfiprintf_r+0x1e8>)
 800fb4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb52:	2206      	movs	r2, #6
 800fb54:	f7f0 fbcc 	bl	80002f0 <memchr>
 800fb58:	2800      	cmp	r0, #0
 800fb5a:	d036      	beq.n	800fbca <_svfiprintf_r+0x1d2>
 800fb5c:	4b21      	ldr	r3, [pc, #132]	@ (800fbe4 <_svfiprintf_r+0x1ec>)
 800fb5e:	bb1b      	cbnz	r3, 800fba8 <_svfiprintf_r+0x1b0>
 800fb60:	9b03      	ldr	r3, [sp, #12]
 800fb62:	3307      	adds	r3, #7
 800fb64:	f023 0307 	bic.w	r3, r3, #7
 800fb68:	3308      	adds	r3, #8
 800fb6a:	9303      	str	r3, [sp, #12]
 800fb6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb6e:	4433      	add	r3, r6
 800fb70:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb72:	e76a      	b.n	800fa4a <_svfiprintf_r+0x52>
 800fb74:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb78:	460c      	mov	r4, r1
 800fb7a:	2001      	movs	r0, #1
 800fb7c:	e7a8      	b.n	800fad0 <_svfiprintf_r+0xd8>
 800fb7e:	2300      	movs	r3, #0
 800fb80:	3401      	adds	r4, #1
 800fb82:	9305      	str	r3, [sp, #20]
 800fb84:	4619      	mov	r1, r3
 800fb86:	f04f 0c0a 	mov.w	ip, #10
 800fb8a:	4620      	mov	r0, r4
 800fb8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb90:	3a30      	subs	r2, #48	@ 0x30
 800fb92:	2a09      	cmp	r2, #9
 800fb94:	d903      	bls.n	800fb9e <_svfiprintf_r+0x1a6>
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d0c6      	beq.n	800fb28 <_svfiprintf_r+0x130>
 800fb9a:	9105      	str	r1, [sp, #20]
 800fb9c:	e7c4      	b.n	800fb28 <_svfiprintf_r+0x130>
 800fb9e:	fb0c 2101 	mla	r1, ip, r1, r2
 800fba2:	4604      	mov	r4, r0
 800fba4:	2301      	movs	r3, #1
 800fba6:	e7f0      	b.n	800fb8a <_svfiprintf_r+0x192>
 800fba8:	ab03      	add	r3, sp, #12
 800fbaa:	9300      	str	r3, [sp, #0]
 800fbac:	462a      	mov	r2, r5
 800fbae:	4b0e      	ldr	r3, [pc, #56]	@ (800fbe8 <_svfiprintf_r+0x1f0>)
 800fbb0:	a904      	add	r1, sp, #16
 800fbb2:	4638      	mov	r0, r7
 800fbb4:	f3af 8000 	nop.w
 800fbb8:	1c42      	adds	r2, r0, #1
 800fbba:	4606      	mov	r6, r0
 800fbbc:	d1d6      	bne.n	800fb6c <_svfiprintf_r+0x174>
 800fbbe:	89ab      	ldrh	r3, [r5, #12]
 800fbc0:	065b      	lsls	r3, r3, #25
 800fbc2:	f53f af2d 	bmi.w	800fa20 <_svfiprintf_r+0x28>
 800fbc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fbc8:	e72c      	b.n	800fa24 <_svfiprintf_r+0x2c>
 800fbca:	ab03      	add	r3, sp, #12
 800fbcc:	9300      	str	r3, [sp, #0]
 800fbce:	462a      	mov	r2, r5
 800fbd0:	4b05      	ldr	r3, [pc, #20]	@ (800fbe8 <_svfiprintf_r+0x1f0>)
 800fbd2:	a904      	add	r1, sp, #16
 800fbd4:	4638      	mov	r0, r7
 800fbd6:	f000 f879 	bl	800fccc <_printf_i>
 800fbda:	e7ed      	b.n	800fbb8 <_svfiprintf_r+0x1c0>
 800fbdc:	0801013c 	.word	0x0801013c
 800fbe0:	08010146 	.word	0x08010146
 800fbe4:	00000000 	.word	0x00000000
 800fbe8:	0800f941 	.word	0x0800f941
 800fbec:	08010142 	.word	0x08010142

0800fbf0 <_printf_common>:
 800fbf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fbf4:	4616      	mov	r6, r2
 800fbf6:	4698      	mov	r8, r3
 800fbf8:	688a      	ldr	r2, [r1, #8]
 800fbfa:	690b      	ldr	r3, [r1, #16]
 800fbfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fc00:	4293      	cmp	r3, r2
 800fc02:	bfb8      	it	lt
 800fc04:	4613      	movlt	r3, r2
 800fc06:	6033      	str	r3, [r6, #0]
 800fc08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fc0c:	4607      	mov	r7, r0
 800fc0e:	460c      	mov	r4, r1
 800fc10:	b10a      	cbz	r2, 800fc16 <_printf_common+0x26>
 800fc12:	3301      	adds	r3, #1
 800fc14:	6033      	str	r3, [r6, #0]
 800fc16:	6823      	ldr	r3, [r4, #0]
 800fc18:	0699      	lsls	r1, r3, #26
 800fc1a:	bf42      	ittt	mi
 800fc1c:	6833      	ldrmi	r3, [r6, #0]
 800fc1e:	3302      	addmi	r3, #2
 800fc20:	6033      	strmi	r3, [r6, #0]
 800fc22:	6825      	ldr	r5, [r4, #0]
 800fc24:	f015 0506 	ands.w	r5, r5, #6
 800fc28:	d106      	bne.n	800fc38 <_printf_common+0x48>
 800fc2a:	f104 0a19 	add.w	sl, r4, #25
 800fc2e:	68e3      	ldr	r3, [r4, #12]
 800fc30:	6832      	ldr	r2, [r6, #0]
 800fc32:	1a9b      	subs	r3, r3, r2
 800fc34:	42ab      	cmp	r3, r5
 800fc36:	dc26      	bgt.n	800fc86 <_printf_common+0x96>
 800fc38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fc3c:	6822      	ldr	r2, [r4, #0]
 800fc3e:	3b00      	subs	r3, #0
 800fc40:	bf18      	it	ne
 800fc42:	2301      	movne	r3, #1
 800fc44:	0692      	lsls	r2, r2, #26
 800fc46:	d42b      	bmi.n	800fca0 <_printf_common+0xb0>
 800fc48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fc4c:	4641      	mov	r1, r8
 800fc4e:	4638      	mov	r0, r7
 800fc50:	47c8      	blx	r9
 800fc52:	3001      	adds	r0, #1
 800fc54:	d01e      	beq.n	800fc94 <_printf_common+0xa4>
 800fc56:	6823      	ldr	r3, [r4, #0]
 800fc58:	6922      	ldr	r2, [r4, #16]
 800fc5a:	f003 0306 	and.w	r3, r3, #6
 800fc5e:	2b04      	cmp	r3, #4
 800fc60:	bf02      	ittt	eq
 800fc62:	68e5      	ldreq	r5, [r4, #12]
 800fc64:	6833      	ldreq	r3, [r6, #0]
 800fc66:	1aed      	subeq	r5, r5, r3
 800fc68:	68a3      	ldr	r3, [r4, #8]
 800fc6a:	bf0c      	ite	eq
 800fc6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fc70:	2500      	movne	r5, #0
 800fc72:	4293      	cmp	r3, r2
 800fc74:	bfc4      	itt	gt
 800fc76:	1a9b      	subgt	r3, r3, r2
 800fc78:	18ed      	addgt	r5, r5, r3
 800fc7a:	2600      	movs	r6, #0
 800fc7c:	341a      	adds	r4, #26
 800fc7e:	42b5      	cmp	r5, r6
 800fc80:	d11a      	bne.n	800fcb8 <_printf_common+0xc8>
 800fc82:	2000      	movs	r0, #0
 800fc84:	e008      	b.n	800fc98 <_printf_common+0xa8>
 800fc86:	2301      	movs	r3, #1
 800fc88:	4652      	mov	r2, sl
 800fc8a:	4641      	mov	r1, r8
 800fc8c:	4638      	mov	r0, r7
 800fc8e:	47c8      	blx	r9
 800fc90:	3001      	adds	r0, #1
 800fc92:	d103      	bne.n	800fc9c <_printf_common+0xac>
 800fc94:	f04f 30ff 	mov.w	r0, #4294967295
 800fc98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc9c:	3501      	adds	r5, #1
 800fc9e:	e7c6      	b.n	800fc2e <_printf_common+0x3e>
 800fca0:	18e1      	adds	r1, r4, r3
 800fca2:	1c5a      	adds	r2, r3, #1
 800fca4:	2030      	movs	r0, #48	@ 0x30
 800fca6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fcaa:	4422      	add	r2, r4
 800fcac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fcb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fcb4:	3302      	adds	r3, #2
 800fcb6:	e7c7      	b.n	800fc48 <_printf_common+0x58>
 800fcb8:	2301      	movs	r3, #1
 800fcba:	4622      	mov	r2, r4
 800fcbc:	4641      	mov	r1, r8
 800fcbe:	4638      	mov	r0, r7
 800fcc0:	47c8      	blx	r9
 800fcc2:	3001      	adds	r0, #1
 800fcc4:	d0e6      	beq.n	800fc94 <_printf_common+0xa4>
 800fcc6:	3601      	adds	r6, #1
 800fcc8:	e7d9      	b.n	800fc7e <_printf_common+0x8e>
	...

0800fccc <_printf_i>:
 800fccc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fcd0:	7e0f      	ldrb	r7, [r1, #24]
 800fcd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fcd4:	2f78      	cmp	r7, #120	@ 0x78
 800fcd6:	4691      	mov	r9, r2
 800fcd8:	4680      	mov	r8, r0
 800fcda:	460c      	mov	r4, r1
 800fcdc:	469a      	mov	sl, r3
 800fcde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fce2:	d807      	bhi.n	800fcf4 <_printf_i+0x28>
 800fce4:	2f62      	cmp	r7, #98	@ 0x62
 800fce6:	d80a      	bhi.n	800fcfe <_printf_i+0x32>
 800fce8:	2f00      	cmp	r7, #0
 800fcea:	f000 80d2 	beq.w	800fe92 <_printf_i+0x1c6>
 800fcee:	2f58      	cmp	r7, #88	@ 0x58
 800fcf0:	f000 80b9 	beq.w	800fe66 <_printf_i+0x19a>
 800fcf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fcf8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fcfc:	e03a      	b.n	800fd74 <_printf_i+0xa8>
 800fcfe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fd02:	2b15      	cmp	r3, #21
 800fd04:	d8f6      	bhi.n	800fcf4 <_printf_i+0x28>
 800fd06:	a101      	add	r1, pc, #4	@ (adr r1, 800fd0c <_printf_i+0x40>)
 800fd08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fd0c:	0800fd65 	.word	0x0800fd65
 800fd10:	0800fd79 	.word	0x0800fd79
 800fd14:	0800fcf5 	.word	0x0800fcf5
 800fd18:	0800fcf5 	.word	0x0800fcf5
 800fd1c:	0800fcf5 	.word	0x0800fcf5
 800fd20:	0800fcf5 	.word	0x0800fcf5
 800fd24:	0800fd79 	.word	0x0800fd79
 800fd28:	0800fcf5 	.word	0x0800fcf5
 800fd2c:	0800fcf5 	.word	0x0800fcf5
 800fd30:	0800fcf5 	.word	0x0800fcf5
 800fd34:	0800fcf5 	.word	0x0800fcf5
 800fd38:	0800fe79 	.word	0x0800fe79
 800fd3c:	0800fda3 	.word	0x0800fda3
 800fd40:	0800fe33 	.word	0x0800fe33
 800fd44:	0800fcf5 	.word	0x0800fcf5
 800fd48:	0800fcf5 	.word	0x0800fcf5
 800fd4c:	0800fe9b 	.word	0x0800fe9b
 800fd50:	0800fcf5 	.word	0x0800fcf5
 800fd54:	0800fda3 	.word	0x0800fda3
 800fd58:	0800fcf5 	.word	0x0800fcf5
 800fd5c:	0800fcf5 	.word	0x0800fcf5
 800fd60:	0800fe3b 	.word	0x0800fe3b
 800fd64:	6833      	ldr	r3, [r6, #0]
 800fd66:	1d1a      	adds	r2, r3, #4
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	6032      	str	r2, [r6, #0]
 800fd6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fd70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fd74:	2301      	movs	r3, #1
 800fd76:	e09d      	b.n	800feb4 <_printf_i+0x1e8>
 800fd78:	6833      	ldr	r3, [r6, #0]
 800fd7a:	6820      	ldr	r0, [r4, #0]
 800fd7c:	1d19      	adds	r1, r3, #4
 800fd7e:	6031      	str	r1, [r6, #0]
 800fd80:	0606      	lsls	r6, r0, #24
 800fd82:	d501      	bpl.n	800fd88 <_printf_i+0xbc>
 800fd84:	681d      	ldr	r5, [r3, #0]
 800fd86:	e003      	b.n	800fd90 <_printf_i+0xc4>
 800fd88:	0645      	lsls	r5, r0, #25
 800fd8a:	d5fb      	bpl.n	800fd84 <_printf_i+0xb8>
 800fd8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fd90:	2d00      	cmp	r5, #0
 800fd92:	da03      	bge.n	800fd9c <_printf_i+0xd0>
 800fd94:	232d      	movs	r3, #45	@ 0x2d
 800fd96:	426d      	negs	r5, r5
 800fd98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd9c:	4859      	ldr	r0, [pc, #356]	@ (800ff04 <_printf_i+0x238>)
 800fd9e:	230a      	movs	r3, #10
 800fda0:	e011      	b.n	800fdc6 <_printf_i+0xfa>
 800fda2:	6821      	ldr	r1, [r4, #0]
 800fda4:	6833      	ldr	r3, [r6, #0]
 800fda6:	0608      	lsls	r0, r1, #24
 800fda8:	f853 5b04 	ldr.w	r5, [r3], #4
 800fdac:	d402      	bmi.n	800fdb4 <_printf_i+0xe8>
 800fdae:	0649      	lsls	r1, r1, #25
 800fdb0:	bf48      	it	mi
 800fdb2:	b2ad      	uxthmi	r5, r5
 800fdb4:	2f6f      	cmp	r7, #111	@ 0x6f
 800fdb6:	4853      	ldr	r0, [pc, #332]	@ (800ff04 <_printf_i+0x238>)
 800fdb8:	6033      	str	r3, [r6, #0]
 800fdba:	bf14      	ite	ne
 800fdbc:	230a      	movne	r3, #10
 800fdbe:	2308      	moveq	r3, #8
 800fdc0:	2100      	movs	r1, #0
 800fdc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fdc6:	6866      	ldr	r6, [r4, #4]
 800fdc8:	60a6      	str	r6, [r4, #8]
 800fdca:	2e00      	cmp	r6, #0
 800fdcc:	bfa2      	ittt	ge
 800fdce:	6821      	ldrge	r1, [r4, #0]
 800fdd0:	f021 0104 	bicge.w	r1, r1, #4
 800fdd4:	6021      	strge	r1, [r4, #0]
 800fdd6:	b90d      	cbnz	r5, 800fddc <_printf_i+0x110>
 800fdd8:	2e00      	cmp	r6, #0
 800fdda:	d04b      	beq.n	800fe74 <_printf_i+0x1a8>
 800fddc:	4616      	mov	r6, r2
 800fdde:	fbb5 f1f3 	udiv	r1, r5, r3
 800fde2:	fb03 5711 	mls	r7, r3, r1, r5
 800fde6:	5dc7      	ldrb	r7, [r0, r7]
 800fde8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fdec:	462f      	mov	r7, r5
 800fdee:	42bb      	cmp	r3, r7
 800fdf0:	460d      	mov	r5, r1
 800fdf2:	d9f4      	bls.n	800fdde <_printf_i+0x112>
 800fdf4:	2b08      	cmp	r3, #8
 800fdf6:	d10b      	bne.n	800fe10 <_printf_i+0x144>
 800fdf8:	6823      	ldr	r3, [r4, #0]
 800fdfa:	07df      	lsls	r7, r3, #31
 800fdfc:	d508      	bpl.n	800fe10 <_printf_i+0x144>
 800fdfe:	6923      	ldr	r3, [r4, #16]
 800fe00:	6861      	ldr	r1, [r4, #4]
 800fe02:	4299      	cmp	r1, r3
 800fe04:	bfde      	ittt	le
 800fe06:	2330      	movle	r3, #48	@ 0x30
 800fe08:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fe0c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fe10:	1b92      	subs	r2, r2, r6
 800fe12:	6122      	str	r2, [r4, #16]
 800fe14:	f8cd a000 	str.w	sl, [sp]
 800fe18:	464b      	mov	r3, r9
 800fe1a:	aa03      	add	r2, sp, #12
 800fe1c:	4621      	mov	r1, r4
 800fe1e:	4640      	mov	r0, r8
 800fe20:	f7ff fee6 	bl	800fbf0 <_printf_common>
 800fe24:	3001      	adds	r0, #1
 800fe26:	d14a      	bne.n	800febe <_printf_i+0x1f2>
 800fe28:	f04f 30ff 	mov.w	r0, #4294967295
 800fe2c:	b004      	add	sp, #16
 800fe2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe32:	6823      	ldr	r3, [r4, #0]
 800fe34:	f043 0320 	orr.w	r3, r3, #32
 800fe38:	6023      	str	r3, [r4, #0]
 800fe3a:	4833      	ldr	r0, [pc, #204]	@ (800ff08 <_printf_i+0x23c>)
 800fe3c:	2778      	movs	r7, #120	@ 0x78
 800fe3e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fe42:	6823      	ldr	r3, [r4, #0]
 800fe44:	6831      	ldr	r1, [r6, #0]
 800fe46:	061f      	lsls	r7, r3, #24
 800fe48:	f851 5b04 	ldr.w	r5, [r1], #4
 800fe4c:	d402      	bmi.n	800fe54 <_printf_i+0x188>
 800fe4e:	065f      	lsls	r7, r3, #25
 800fe50:	bf48      	it	mi
 800fe52:	b2ad      	uxthmi	r5, r5
 800fe54:	6031      	str	r1, [r6, #0]
 800fe56:	07d9      	lsls	r1, r3, #31
 800fe58:	bf44      	itt	mi
 800fe5a:	f043 0320 	orrmi.w	r3, r3, #32
 800fe5e:	6023      	strmi	r3, [r4, #0]
 800fe60:	b11d      	cbz	r5, 800fe6a <_printf_i+0x19e>
 800fe62:	2310      	movs	r3, #16
 800fe64:	e7ac      	b.n	800fdc0 <_printf_i+0xf4>
 800fe66:	4827      	ldr	r0, [pc, #156]	@ (800ff04 <_printf_i+0x238>)
 800fe68:	e7e9      	b.n	800fe3e <_printf_i+0x172>
 800fe6a:	6823      	ldr	r3, [r4, #0]
 800fe6c:	f023 0320 	bic.w	r3, r3, #32
 800fe70:	6023      	str	r3, [r4, #0]
 800fe72:	e7f6      	b.n	800fe62 <_printf_i+0x196>
 800fe74:	4616      	mov	r6, r2
 800fe76:	e7bd      	b.n	800fdf4 <_printf_i+0x128>
 800fe78:	6833      	ldr	r3, [r6, #0]
 800fe7a:	6825      	ldr	r5, [r4, #0]
 800fe7c:	6961      	ldr	r1, [r4, #20]
 800fe7e:	1d18      	adds	r0, r3, #4
 800fe80:	6030      	str	r0, [r6, #0]
 800fe82:	062e      	lsls	r6, r5, #24
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	d501      	bpl.n	800fe8c <_printf_i+0x1c0>
 800fe88:	6019      	str	r1, [r3, #0]
 800fe8a:	e002      	b.n	800fe92 <_printf_i+0x1c6>
 800fe8c:	0668      	lsls	r0, r5, #25
 800fe8e:	d5fb      	bpl.n	800fe88 <_printf_i+0x1bc>
 800fe90:	8019      	strh	r1, [r3, #0]
 800fe92:	2300      	movs	r3, #0
 800fe94:	6123      	str	r3, [r4, #16]
 800fe96:	4616      	mov	r6, r2
 800fe98:	e7bc      	b.n	800fe14 <_printf_i+0x148>
 800fe9a:	6833      	ldr	r3, [r6, #0]
 800fe9c:	1d1a      	adds	r2, r3, #4
 800fe9e:	6032      	str	r2, [r6, #0]
 800fea0:	681e      	ldr	r6, [r3, #0]
 800fea2:	6862      	ldr	r2, [r4, #4]
 800fea4:	2100      	movs	r1, #0
 800fea6:	4630      	mov	r0, r6
 800fea8:	f7f0 fa22 	bl	80002f0 <memchr>
 800feac:	b108      	cbz	r0, 800feb2 <_printf_i+0x1e6>
 800feae:	1b80      	subs	r0, r0, r6
 800feb0:	6060      	str	r0, [r4, #4]
 800feb2:	6863      	ldr	r3, [r4, #4]
 800feb4:	6123      	str	r3, [r4, #16]
 800feb6:	2300      	movs	r3, #0
 800feb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800febc:	e7aa      	b.n	800fe14 <_printf_i+0x148>
 800febe:	6923      	ldr	r3, [r4, #16]
 800fec0:	4632      	mov	r2, r6
 800fec2:	4649      	mov	r1, r9
 800fec4:	4640      	mov	r0, r8
 800fec6:	47d0      	blx	sl
 800fec8:	3001      	adds	r0, #1
 800feca:	d0ad      	beq.n	800fe28 <_printf_i+0x15c>
 800fecc:	6823      	ldr	r3, [r4, #0]
 800fece:	079b      	lsls	r3, r3, #30
 800fed0:	d413      	bmi.n	800fefa <_printf_i+0x22e>
 800fed2:	68e0      	ldr	r0, [r4, #12]
 800fed4:	9b03      	ldr	r3, [sp, #12]
 800fed6:	4298      	cmp	r0, r3
 800fed8:	bfb8      	it	lt
 800feda:	4618      	movlt	r0, r3
 800fedc:	e7a6      	b.n	800fe2c <_printf_i+0x160>
 800fede:	2301      	movs	r3, #1
 800fee0:	4632      	mov	r2, r6
 800fee2:	4649      	mov	r1, r9
 800fee4:	4640      	mov	r0, r8
 800fee6:	47d0      	blx	sl
 800fee8:	3001      	adds	r0, #1
 800feea:	d09d      	beq.n	800fe28 <_printf_i+0x15c>
 800feec:	3501      	adds	r5, #1
 800feee:	68e3      	ldr	r3, [r4, #12]
 800fef0:	9903      	ldr	r1, [sp, #12]
 800fef2:	1a5b      	subs	r3, r3, r1
 800fef4:	42ab      	cmp	r3, r5
 800fef6:	dcf2      	bgt.n	800fede <_printf_i+0x212>
 800fef8:	e7eb      	b.n	800fed2 <_printf_i+0x206>
 800fefa:	2500      	movs	r5, #0
 800fefc:	f104 0619 	add.w	r6, r4, #25
 800ff00:	e7f5      	b.n	800feee <_printf_i+0x222>
 800ff02:	bf00      	nop
 800ff04:	0801014d 	.word	0x0801014d
 800ff08:	0801015e 	.word	0x0801015e

0800ff0c <memmove>:
 800ff0c:	4288      	cmp	r0, r1
 800ff0e:	b510      	push	{r4, lr}
 800ff10:	eb01 0402 	add.w	r4, r1, r2
 800ff14:	d902      	bls.n	800ff1c <memmove+0x10>
 800ff16:	4284      	cmp	r4, r0
 800ff18:	4623      	mov	r3, r4
 800ff1a:	d807      	bhi.n	800ff2c <memmove+0x20>
 800ff1c:	1e43      	subs	r3, r0, #1
 800ff1e:	42a1      	cmp	r1, r4
 800ff20:	d008      	beq.n	800ff34 <memmove+0x28>
 800ff22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff26:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff2a:	e7f8      	b.n	800ff1e <memmove+0x12>
 800ff2c:	4402      	add	r2, r0
 800ff2e:	4601      	mov	r1, r0
 800ff30:	428a      	cmp	r2, r1
 800ff32:	d100      	bne.n	800ff36 <memmove+0x2a>
 800ff34:	bd10      	pop	{r4, pc}
 800ff36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ff3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ff3e:	e7f7      	b.n	800ff30 <memmove+0x24>

0800ff40 <_sbrk_r>:
 800ff40:	b538      	push	{r3, r4, r5, lr}
 800ff42:	4d06      	ldr	r5, [pc, #24]	@ (800ff5c <_sbrk_r+0x1c>)
 800ff44:	2300      	movs	r3, #0
 800ff46:	4604      	mov	r4, r0
 800ff48:	4608      	mov	r0, r1
 800ff4a:	602b      	str	r3, [r5, #0]
 800ff4c:	f7f1 fb02 	bl	8001554 <_sbrk>
 800ff50:	1c43      	adds	r3, r0, #1
 800ff52:	d102      	bne.n	800ff5a <_sbrk_r+0x1a>
 800ff54:	682b      	ldr	r3, [r5, #0]
 800ff56:	b103      	cbz	r3, 800ff5a <_sbrk_r+0x1a>
 800ff58:	6023      	str	r3, [r4, #0]
 800ff5a:	bd38      	pop	{r3, r4, r5, pc}
 800ff5c:	24066970 	.word	0x24066970

0800ff60 <_realloc_r>:
 800ff60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff64:	4680      	mov	r8, r0
 800ff66:	4615      	mov	r5, r2
 800ff68:	460c      	mov	r4, r1
 800ff6a:	b921      	cbnz	r1, 800ff76 <_realloc_r+0x16>
 800ff6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff70:	4611      	mov	r1, r2
 800ff72:	f7ff bc59 	b.w	800f828 <_malloc_r>
 800ff76:	b92a      	cbnz	r2, 800ff84 <_realloc_r+0x24>
 800ff78:	f7ff fbea 	bl	800f750 <_free_r>
 800ff7c:	2400      	movs	r4, #0
 800ff7e:	4620      	mov	r0, r4
 800ff80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff84:	f000 f81a 	bl	800ffbc <_malloc_usable_size_r>
 800ff88:	4285      	cmp	r5, r0
 800ff8a:	4606      	mov	r6, r0
 800ff8c:	d802      	bhi.n	800ff94 <_realloc_r+0x34>
 800ff8e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ff92:	d8f4      	bhi.n	800ff7e <_realloc_r+0x1e>
 800ff94:	4629      	mov	r1, r5
 800ff96:	4640      	mov	r0, r8
 800ff98:	f7ff fc46 	bl	800f828 <_malloc_r>
 800ff9c:	4607      	mov	r7, r0
 800ff9e:	2800      	cmp	r0, #0
 800ffa0:	d0ec      	beq.n	800ff7c <_realloc_r+0x1c>
 800ffa2:	42b5      	cmp	r5, r6
 800ffa4:	462a      	mov	r2, r5
 800ffa6:	4621      	mov	r1, r4
 800ffa8:	bf28      	it	cs
 800ffaa:	4632      	movcs	r2, r6
 800ffac:	f7ff fbc2 	bl	800f734 <memcpy>
 800ffb0:	4621      	mov	r1, r4
 800ffb2:	4640      	mov	r0, r8
 800ffb4:	f7ff fbcc 	bl	800f750 <_free_r>
 800ffb8:	463c      	mov	r4, r7
 800ffba:	e7e0      	b.n	800ff7e <_realloc_r+0x1e>

0800ffbc <_malloc_usable_size_r>:
 800ffbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ffc0:	1f18      	subs	r0, r3, #4
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	bfbc      	itt	lt
 800ffc6:	580b      	ldrlt	r3, [r1, r0]
 800ffc8:	18c0      	addlt	r0, r0, r3
 800ffca:	4770      	bx	lr

0800ffcc <_init>:
 800ffcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffce:	bf00      	nop
 800ffd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffd2:	bc08      	pop	{r3}
 800ffd4:	469e      	mov	lr, r3
 800ffd6:	4770      	bx	lr

0800ffd8 <_fini>:
 800ffd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffda:	bf00      	nop
 800ffdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffde:	bc08      	pop	{r3}
 800ffe0:	469e      	mov	lr, r3
 800ffe2:	4770      	bx	lr
