
*** Running vivado
    with args -log design_under_test_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_under_test_top.tcl


****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Tue Jan 27 12:12:34 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_under_test_top.tcl -notrace
create_project: Time (s): cpu = 00:01:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1613.879 ; gain = 64.059 ; free physical = 1452 ; free virtual = 6079
Command: synth_design -top design_under_test_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46778
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2245.707 ; gain = 481.188 ; free physical = 495 ; free virtual = 5222
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_under_test_top' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/design_under_test_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_data_generator_conf' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/synth_1/.Xil/Vivado-46519-Saint-ThinkPad-X280/realtime/vio_data_generator_conf_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_data_generator_conf' (0#1) [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/synth_1/.Xil/Vivado-46519-Saint-ThinkPad-X280/realtime/vio_data_generator_conf_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_generator' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/data_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_generator' (0#1) [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/data_generator.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/design_under_test_top.v:52]
INFO: [Synth 8-6157] synthesizing module 'ila_data_out' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/synth_1/.Xil/Vivado-46519-Saint-ThinkPad-X280/realtime/ila_data_out_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_data_out' (0#1) [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/synth_1/.Xil/Vivado-46519-Saint-ThinkPad-X280/realtime/ila_data_out_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_under_test_top' (0#1) [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/design_under_test_top.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_inst'. This will prevent further optimization [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/design_under_test_top.v:34]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dut_inst'. This will prevent further optimization [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/design_under_test_top.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_inst'. This will prevent further optimization [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/design_under_test_top.v:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.645 ; gain = 570.125 ; free physical = 455 ; free virtual = 5100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.645 ; gain = 570.125 ; free physical = 458 ; free virtual = 5102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2334.645 ; gain = 570.125 ; free physical = 458 ; free virtual = 5102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2334.645 ; gain = 0.000 ; free physical = 458 ; free virtual = 5102
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_data_out/ila_data_out_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_data_out/ila_data_out_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/vio_data_generator_conf/vio_data_generator_conf/vio_data_generator_conf_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/vio_data_generator_conf/vio_data_generator_conf/vio_data_generator_conf_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/part_4_constraint.xdc]
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/part_4_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/part_4_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_under_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_under_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.477 ; gain = 0.000 ; free physical = 443 ; free virtual = 5085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.512 ; gain = 0.000 ; free physical = 442 ; free virtual = 5086
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2418.512 ; gain = 653.992 ; free physical = 537 ; free virtual = 5192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2426.480 ; gain = 661.961 ; free physical = 537 ; free virtual = 5192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2426.480 ; gain = 661.961 ; free physical = 567 ; free virtual = 5191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 2426.480 ; gain = 661.961 ; free physical = 572 ; free virtual = 5195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2426.480 ; gain = 661.961 ; free physical = 554 ; free virtual = 5182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2516.480 ; gain = 751.961 ; free physical = 453 ; free virtual = 5081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 2545.527 ; gain = 781.008 ; free physical = 430 ; free virtual = 5058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 2545.527 ; gain = 781.008 ; free physical = 430 ; free virtual = 5058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2714.340 ; gain = 949.820 ; free physical = 283 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2714.340 ; gain = 949.820 ; free physical = 283 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2714.340 ; gain = 949.820 ; free physical = 283 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2714.340 ; gain = 949.820 ; free physical = 283 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2714.340 ; gain = 949.820 ; free physical = 283 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2714.340 ; gain = 949.820 ; free physical = 283 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |vio_data_generator_conf |         1|
|2     |ila_data_out            |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |ila_data_out            |     1|
|2     |vio_data_generator_conf |     1|
|3     |BUFG                    |     1|
|4     |CARRY4                  |     1|
|5     |LUT1                    |     1|
|6     |LUT2                    |     3|
|7     |LUT3                    |     3|
|8     |LUT4                    |    10|
|9     |LUT5                    |     3|
|10    |LUT6                    |     2|
|11    |FDRE                    |    11|
|12    |IBUF                    |     1|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2714.340 ; gain = 949.820 ; free physical = 283 ; free virtual = 4903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 2714.340 ; gain = 865.953 ; free physical = 282 ; free virtual = 4902
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 2714.348 ; gain = 949.820 ; free physical = 282 ; free virtual = 4902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.348 ; gain = 0.000 ; free physical = 282 ; free virtual = 4901
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.367 ; gain = 0.000 ; free physical = 453 ; free virtual = 5073
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 278f712c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:02:09 . Memory (MB): peak = 2770.402 ; gain = 1156.523 ; free physical = 452 ; free virtual = 5073
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2028.674; main = 1856.181; forked = 387.818
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3643.172; main = 2770.371; forked = 1107.227
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.379 ; gain = 0.000 ; free physical = 452 ; free virtual = 5073
INFO: [Common 17-1381] The checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/synth_1/design_under_test_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_under_test_top_utilization_synth.rpt -pb design_under_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 27 12:15:16 2026...
