{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 21:21:51 2014 " "Info: Processing started: Tue Jun 17 21:21:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off elevator -c elevator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "elevator EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"elevator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "10KHZ Global clock in PIN 12 " "Info: Automatically promoted signal \"10KHZ\" to use Global clock in PIN 12" {  } { { "elevator.bdf" "" { Schematic "E:/QuatusII/elevator/elevator.bdf" { { -944 1152 1320 -928 "10KHZ" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "timescale:inst27\|10fenpin:inst1\|inst3 Global clock " "Info: Automatically promoted signal \"timescale:inst27\|10fenpin:inst1\|inst3\" to use Global clock" {  } { { "10fenpin.bdf" "" { Schematic "E:/QuatusII/elevator/10fenpin.bdf" { { 176 800 864 224 "inst3" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "timescale:inst27\|10fenpin:inst2\|inst3 Global clock " "Info: Automatically promoted signal \"timescale:inst27\|10fenpin:inst2\|inst3\" to use Global clock" {  } { { "10fenpin.bdf" "" { Schematic "E:/QuatusII/elevator/10fenpin.bdf" { { 176 800 864 224 "inst3" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "timescale:inst27\|10fenpin:inst3\|inst3 Global clock " "Info: Automatically promoted signal \"timescale:inst27\|10fenpin:inst3\|inst3\" to use Global clock" {  } { { "10fenpin.bdf" "" { Schematic "E:/QuatusII/elevator/10fenpin.bdf" { { 176 800 864 224 "inst3" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.049 ns register pin " "Info: Estimated most critical path is register to pin delay of 7.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns floorruncount:inst17\|50counter:inst8\|4counter:inst17\|74113:inst2\|8 1 REG LAB_X4_Y2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y2; Fanout = 4; REG Node = 'floorruncount:inst17\|50counter:inst8\|4counter:inst17\|74113:inst2\|8'" {  } { { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "" { floorruncount:inst17|50counter:inst8|4counter:inst17|74113:inst2|8 } "NODE_NAME" } } { "74113.bdf" "" { Schematic "d:/quatersii/quartus/libraries/others/maxplus2/74113.bdf" { { 48 280 344 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.740 ns) 1.757 ns floorruncount:inst17\|inst26~127 2 COMB LAB_X5_Y2 1 " "Info: 2: + IC(1.017 ns) + CELL(0.740 ns) = 1.757 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'floorruncount:inst17\|inst26~127'" {  } { { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { floorruncount:inst17|50counter:inst8|4counter:inst17|74113:inst2|8 floorruncount:inst17|inst26~127 } "NODE_NAME" } } { "floorruncount.bdf" "" { Schematic "E:/QuatusII/elevator/floorruncount.bdf" { { -360 1752 1856 -248 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 2.937 ns floorruncount:inst17\|inst26~129 3 COMB LAB_X5_Y2 1 " "Info: 3: + IC(0.266 ns) + CELL(0.914 ns) = 2.937 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'floorruncount:inst17\|inst26~129'" {  } { { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { floorruncount:inst17|inst26~127 floorruncount:inst17|inst26~129 } "NODE_NAME" } } { "floorruncount.bdf" "" { Schematic "E:/QuatusII/elevator/floorruncount.bdf" { { -360 1752 1856 -248 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(2.322 ns) 7.049 ns FHLED1 4 PIN PIN_87 0 " "Info: 4: + IC(1.790 ns) + CELL(2.322 ns) = 7.049 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'FHLED1'" {  } { { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "4.112 ns" { floorruncount:inst17|inst26~129 FHLED1 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "E:/QuatusII/elevator/elevator.bdf" { { -208 2904 3080 -192 "FHLED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.976 ns ( 56.41 % ) " "Info: Total cell delay = 3.976 ns ( 56.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.073 ns ( 43.59 % ) " "Info: Total interconnect delay = 3.073 ns ( 43.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { floorruncount:inst17|50counter:inst8|4counter:inst17|74113:inst2|8 floorruncount:inst17|inst26~127 floorruncount:inst17|inst26~129 FHLED1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Info: Average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FHLED3 GND " "Info: Pin FHLED3 has GND driving its datain port" {  } { { "d:/quatersii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quatersii/quartus/bin/pin_planner.ppl" { FHLED3 } } } { "d:/quatersii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quatersii/quartus/bin/Assignment Editor.qase" 1 { { 0 "FHLED3" } } } } { "elevator.bdf" "" { Schematic "E:/QuatusII/elevator/elevator.bdf" { { -176 2904 3080 -160 "FHLED3" "" } } } } { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "" { FHLED3 } "NODE_NAME" } } { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "" { FHLED3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FHLED4 GND " "Info: Pin FHLED4 has GND driving its datain port" {  } { { "d:/quatersii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quatersii/quartus/bin/pin_planner.ppl" { FHLED4 } } } { "d:/quatersii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quatersii/quartus/bin/Assignment Editor.qase" 1 { { 0 "FHLED4" } } } } { "elevator.bdf" "" { Schematic "E:/QuatusII/elevator/elevator.bdf" { { -160 2904 3080 -144 "FHLED4" "" } } } } { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "" { FHLED4 } "NODE_NAME" } } { "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatersii/quartus/bin/TimingClosureFloorplan.fld" "" "" { FHLED4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/QuatusII/elevator/elevator.fit.smsg " "Info: Generated suppressed messages file E:/QuatusII/elevator/elevator.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Allocated 214 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 21:21:54 2014 " "Info: Processing ended: Tue Jun 17 21:21:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
