# vsim +altera -do Circuito_Digital_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_circuito_digital 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_circuito_digital(behavior)
# Loading work.circuito_digital(behavioral)
# do Circuito_Digital_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying C:/altera/13.1/2017/Circuito_Digital/simulation/modelsim/ZAGALO.mpf
# 
# vcom -93 -work work {C:/altera/13.1/2017/Circuito_Digital/Circuito_Digital.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_digital
# -- Compiling architecture Behavioral of circuito_digital
# 
add wave -position insertpoint  \
sim:/tb_circuito_digital/i_A \
sim:/tb_circuito_digital/i_B \
sim:/tb_circuito_digital/i_C \
sim:/tb_circuito_digital/i_D \
sim:/tb_circuito_digital/o_E
run
run
run
run
run
