{"vcs1":{"timestamp_begin":1769669353.342614076, "rt":6.83, "ut":6.53, "st":0.18}}
{"vcselab":{"timestamp_begin":1769669360.220784965, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769669360.559185122, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769669353.086026360}
{"VCS_COMP_START_TIME": 1769669353.086026360}
{"VCS_COMP_END_TIME": 1769669360.826161132}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 347672}}
{"vcselab": {"peak_mem": 173708}}
