#ifndef SNITCH_CLUSTER_PERIPHERAL_REG_H
#define SNITCH_CLUSTER_PERIPHERAL_REG_H


#define SNITCH_CLUSTER_PERIPHERAL_REG_BASE_ADDR 0x00000000
#define SNITCH_CLUSTER_PERIPHERAL_REG_SIZE      0x000001C0


#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_BASE_ADDR 0x00000000
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_SIZE      0x00000180

#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_0_REG_ADDR   0x00000000
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_0_REG_OFFSET 0x00000000
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_1_REG_ADDR   0x00000008
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_1_REG_OFFSET 0x00000008
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_2_REG_ADDR   0x00000010
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_2_REG_OFFSET 0x00000010
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_3_REG_ADDR   0x00000018
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_3_REG_OFFSET 0x00000018
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_4_REG_ADDR   0x00000020
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_4_REG_OFFSET 0x00000020
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_5_REG_ADDR   0x00000028
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_5_REG_OFFSET 0x00000028
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_6_REG_ADDR   0x00000030
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_6_REG_OFFSET 0x00000030
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_7_REG_ADDR   0x00000038
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_7_REG_OFFSET 0x00000038
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_8_REG_ADDR   0x00000040
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_8_REG_OFFSET 0x00000040
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_9_REG_ADDR   0x00000048
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_9_REG_OFFSET 0x00000048
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_10_REG_ADDR   0x00000050
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_10_REG_OFFSET 0x00000050
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_11_REG_ADDR   0x00000058
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_11_REG_OFFSET 0x00000058
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_12_REG_ADDR   0x00000060
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_12_REG_OFFSET 0x00000060
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_13_REG_ADDR   0x00000068
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_13_REG_OFFSET 0x00000068
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_14_REG_ADDR   0x00000070
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_14_REG_OFFSET 0x00000070
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_15_REG_ADDR   0x00000078
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_EN_15_REG_OFFSET 0x00000078

#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_0_REG_ADDR   0x00000080
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_0_REG_OFFSET 0x00000080
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_1_REG_ADDR   0x00000088
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_1_REG_OFFSET 0x00000088
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_2_REG_ADDR   0x00000090
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_2_REG_OFFSET 0x00000090
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_3_REG_ADDR   0x00000098
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_3_REG_OFFSET 0x00000098
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_4_REG_ADDR   0x000000A0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_4_REG_OFFSET 0x000000A0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_5_REG_ADDR   0x000000A8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_5_REG_OFFSET 0x000000A8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_6_REG_ADDR   0x000000B0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_6_REG_OFFSET 0x000000B0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_7_REG_ADDR   0x000000B8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_7_REG_OFFSET 0x000000B8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_8_REG_ADDR   0x000000C0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_8_REG_OFFSET 0x000000C0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_9_REG_ADDR   0x000000C8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_9_REG_OFFSET 0x000000C8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_10_REG_ADDR   0x000000D0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_10_REG_OFFSET 0x000000D0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_11_REG_ADDR   0x000000D8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_11_REG_OFFSET 0x000000D8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_12_REG_ADDR   0x000000E0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_12_REG_OFFSET 0x000000E0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_13_REG_ADDR   0x000000E8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_13_REG_OFFSET 0x000000E8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_14_REG_ADDR   0x000000F0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_14_REG_OFFSET 0x000000F0
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_15_REG_ADDR   0x000000F8
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_SEL_15_REG_OFFSET 0x000000F8

#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_0_REG_ADDR   0x00000100
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_0_REG_OFFSET 0x00000100
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_1_REG_ADDR   0x00000108
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_1_REG_OFFSET 0x00000108
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_2_REG_ADDR   0x00000110
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_2_REG_OFFSET 0x00000110
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_3_REG_ADDR   0x00000118
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_3_REG_OFFSET 0x00000118
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_4_REG_ADDR   0x00000120
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_4_REG_OFFSET 0x00000120
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_5_REG_ADDR   0x00000128
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_5_REG_OFFSET 0x00000128
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_6_REG_ADDR   0x00000130
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_6_REG_OFFSET 0x00000130
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_7_REG_ADDR   0x00000138
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_7_REG_OFFSET 0x00000138
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_8_REG_ADDR   0x00000140
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_8_REG_OFFSET 0x00000140
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_9_REG_ADDR   0x00000148
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_9_REG_OFFSET 0x00000148
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_10_REG_ADDR   0x00000150
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_10_REG_OFFSET 0x00000150
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_11_REG_ADDR   0x00000158
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_11_REG_OFFSET 0x00000158
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_12_REG_ADDR   0x00000160
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_12_REG_OFFSET 0x00000160
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_13_REG_ADDR   0x00000168
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_13_REG_OFFSET 0x00000168
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_14_REG_ADDR   0x00000170
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_14_REG_OFFSET 0x00000170
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_15_REG_ADDR   0x00000178
#define SNITCH_CLUSTER_PERIPHERAL_REG_PERF_REGS_PERF_CNT_15_REG_OFFSET 0x00000178

#define SNITCH_CLUSTER_PERIPHERAL_REG_SCRATCH_0_REG_ADDR   0x00000180
#define SNITCH_CLUSTER_PERIPHERAL_REG_SCRATCH_0_REG_OFFSET 0x00000180
#define SNITCH_CLUSTER_PERIPHERAL_REG_SCRATCH_1_REG_ADDR   0x00000188
#define SNITCH_CLUSTER_PERIPHERAL_REG_SCRATCH_1_REG_OFFSET 0x00000188
#define SNITCH_CLUSTER_PERIPHERAL_REG_SCRATCH_2_REG_ADDR   0x00000190
#define SNITCH_CLUSTER_PERIPHERAL_REG_SCRATCH_2_REG_OFFSET 0x00000190
#define SNITCH_CLUSTER_PERIPHERAL_REG_SCRATCH_3_REG_ADDR   0x00000198
#define SNITCH_CLUSTER_PERIPHERAL_REG_SCRATCH_3_REG_OFFSET 0x00000198

#define SNITCH_CLUSTER_PERIPHERAL_REG_CL_CLINT_SET_REG_ADDR   0x000001A0
#define SNITCH_CLUSTER_PERIPHERAL_REG_CL_CLINT_SET_REG_OFFSET 0x000001A0

#define SNITCH_CLUSTER_PERIPHERAL_REG_CL_CLINT_CLEAR_REG_ADDR   0x000001A8
#define SNITCH_CLUSTER_PERIPHERAL_REG_CL_CLINT_CLEAR_REG_OFFSET 0x000001A8

#define SNITCH_CLUSTER_PERIPHERAL_REG_ICACHE_PREFETCH_ENABLE_REG_ADDR   0x000001B0
#define SNITCH_CLUSTER_PERIPHERAL_REG_ICACHE_PREFETCH_ENABLE_REG_OFFSET 0x000001B0

#define SNITCH_CLUSTER_PERIPHERAL_REG_UNUSED_REG_ADDR   0x000001B8
#define SNITCH_CLUSTER_PERIPHERAL_REG_UNUSED_REG_OFFSET 0x000001B8


#define PERF_METRIC__CYCLE 0
#define PERF_METRIC__TCDM_ACCESSED 1
#define PERF_METRIC__TCDM_CONGESTED 2
#define PERF_METRIC__ISSUE_FPU 3
#define PERF_METRIC__ISSUE_FPU_SEQ 4
#define PERF_METRIC__ISSUE_CORE_TO_FPU 5
#define PERF_METRIC__RETIRED_INSTR 6
#define PERF_METRIC__RETIRED_LOAD 7
#define PERF_METRIC__RETIRED_I 8
#define PERF_METRIC__RETIRED_ACC 9
#define PERF_METRIC__DMA_AW_STALL 10
#define PERF_METRIC__DMA_AR_STALL 11
#define PERF_METRIC__DMA_R_STALL 12
#define PERF_METRIC__DMA_W_STALL 13
#define PERF_METRIC__DMA_BUF_W_STALL 14
#define PERF_METRIC__DMA_BUF_R_STALL 15
#define PERF_METRIC__DMA_AW_DONE 16
#define PERF_METRIC__DMA_AW_BW 17
#define PERF_METRIC__DMA_AR_DONE 18
#define PERF_METRIC__DMA_AR_BW 19
#define PERF_METRIC__DMA_R_DONE 20
#define PERF_METRIC__DMA_R_BW 21
#define PERF_METRIC__DMA_W_DONE 22
#define PERF_METRIC__DMA_W_BW 23
#define PERF_METRIC__DMA_B_DONE 24
#define PERF_METRIC__DMA_BUSY 25
#define PERF_METRIC__ICACHE_MISS 26
#define PERF_METRIC__ICACHE_HIT 27
#define PERF_METRIC__ICACHE_PREFETCH 28
#define PERF_METRIC__ICACHE_DOUBLE_HIT 29
#define PERF_METRIC__ICACHE_STALL 30


#endif /* SNITCH_CLUSTER_PERIPHERAL_REG_H */
