;redcode
;assert 1
	SPL 0, @-2
	SUB @121, 106
	MOV -1, <-20
	SPL @12, <200
	ADD 270, 60
	SPL 210, #732
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB -17, <-20
	SUB @0, @2
	SPL 0, @-2
	SUB @0, @2
	SUB #12, @200
	MOV -1, <-20
	SPL 210, #732
	SUB @121, 106
	SUB @0, @2
	ADD <-10, @9
	ADD <-10, @1
	JMN @12, #200
	JMN @12, #200
	ADD <-10, @9
	JMZ @970, 770
	JMZ @970, 770
	JMZ @970, 770
	SUB @721, 102
	SUB @721, 102
	SUB @107, 802
	SUB @107, 802
	SUB @721, 102
	SUB @107, 802
	SUB @107, 802
	SUB @107, 802
	ADD 130, 9
	ADD 3, @20
	SUB @107, 802
	SUB #0, 0
	SUB #0, 0
	SUB @107, 802
	SUB #0, 0
	ADD 130, 9
	SUB #0, 0
	SUB #0, 0
	ADD 130, 9
	ADD 130, 9
	SPL 0, @-2
	MOV -7, <-20
	MOV -7, <-20
	ADD 270, 60
