# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:51:40 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 14:51:40 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:51:40 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 14:51:40 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:51:40 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 14:51:40 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:51:40 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 14:51:41 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:51:41 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 14:51:41 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:51:41 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Error: GAME_SIM_TB.vhd(141): near ":": (vcom-1576) expecting ';'.
# 
# ** Error: GAME_SIM_TB.vhd(210): (vcom-1136) Unknown identifier "ENABLE_READMOVE".
# 
# ** Error: GAME_SIM_TB.vhd(211): (vcom-1136) Unknown identifier "DO_FILEWRITE".
# 
# ** Error: GAME_SIM_TB.vhd(211): (vcom-1136) Unknown identifier "doFileWrite".
# 
# ** Error: GAME_SIM_TB.vhd(211): near ";": (vcom-1576) expecting ',' or ')'.
# 
# ** Warning: GAME_SIM_TB.vhd(330): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(407): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Error: GAME_SIM_TB.vhd(434): (vcom-1136) Unknown identifier "doFileWrite".
# 
# ** Error: GAME_SIM_TB.vhd(434): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: GAME_SIM_TB.vhd(980): VHDL Compiler exiting
# End time: 14:51:41 on May 25,2017, Elapsed time: 0:00:00
# Errors: 8, Warnings: 2
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./GAME_SIM.fdo line 28
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -explicit  -93 "GAME_SIM_TB.vhd""
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:52:59 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 14:52:59 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:52:59 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 14:53:00 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:00 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 14:53:00 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:00 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 14:53:00 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:00 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 14:53:00 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:00 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Error: GAME_SIM_TB.vhd(210): (vcom-1136) Unknown identifier "ENABLE_READMOVE".
# 
# ** Error: GAME_SIM_TB.vhd(211): (vcom-1136) Unknown identifier "DO_FILEWRITE".
# 
# ** Error: GAME_SIM_TB.vhd(211): near ";": (vcom-1576) expecting ',' or ')'.
# 
# ** Warning: GAME_SIM_TB.vhd(330): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(407): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Error: GAME_SIM_TB.vhd(980): VHDL Compiler exiting
# End time: 14:53:00 on May 25,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 2
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./GAME_SIM.fdo line 28
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -explicit  -93 "GAME_SIM_TB.vhd""
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 14:53:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 14:53:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 14:53:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 14:53:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 14:53:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Error: GAME_SIM_TB.vhd(210): (vcom-1136) Unknown identifier "ENABLE_READMOVE".
# 
# ** Error: GAME_SIM_TB.vhd(211): (vcom-1136) Unknown identifier "DO_FILEWRITE".
# 
# ** Error: GAME_SIM_TB.vhd(210): (vcom-1023) Positional association (infix expression) found after named association.
# 
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Error: GAME_SIM_TB.vhd(981): VHDL Compiler exiting
# End time: 14:53:23 on May 25,2017, Elapsed time: 0:00:01
# Errors: 4, Warnings: 2
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./GAME_SIM.fdo line 28
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -explicit  -93 "GAME_SIM_TB.vhd""
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:54 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 14:53:54 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:54 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 14:53:54 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:54 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 14:53:54 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:55 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 14:53:55 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:55 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 14:53:55 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:53:55 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 14:53:55 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {GAME_SIM.fdo}" 
# Start time: 14:53:55 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# ** Warning: Design size of 10005 statements or 21 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:55:44 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 14:55:44 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:55:44 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 14:55:45 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:55:45 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 14:55:45 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:55:45 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 14:55:45 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:55:45 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 14:55:45 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:55:45 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 14:55:45 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 14:55:47 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/currentState
restart -f; run 100us -all
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:01:38 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:01:38 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:01:38 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:01:38 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:01:38 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:01:39 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:01:39 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:01:39 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:01:39 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:01:39 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:01:39 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:01:39 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:01:41 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 100 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/Inst_LFSR/location
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/Inst_LFSR/value_2_4
restart -f; run 100us -all
# ** Note: Writing in file
#    Time: 100 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/ENABLE_LFSR
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/ENABLE_LFSR
restart -f; run 100us -all
# ** Note: Writing in file
#    Time: 100 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/tileValid
restart -f; run 100us -all
# ** Note: Writing in file
#    Time: 100 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/INITLOC_VECT
restart -f; run 100us -all
# ** Note: Writing in file
#    Time: 100 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:16:23 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:16:23 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:16:23 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:16:23 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:16:23 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:16:23 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:16:23 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:16:24 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:16:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:16:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:16:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:16:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:16:26 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 210 ns  Iteration: 1  Instance: /game_sim
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/ISZERO_VECT
restart -f; run 100us -all
# ** Note: Writing in file
#    Time: 210 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:24:23 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:24:23 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:24:23 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:24:24 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:24:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:24:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:24:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:24:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:24:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:24:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:24:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:24:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:24:26 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 210 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:37:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:37:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:37:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:37:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:37:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:37:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:37:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:37:24 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:37:24 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:37:25 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:37:25 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:37:25 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:37:26 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 160 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:38:55 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:38:55 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:38:55 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:38:56 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:38:56 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:38:56 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:38:56 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:38:56 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:38:56 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:38:56 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:38:56 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:38:56 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:38:58 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:39:50 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:39:50 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:39:50 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:39:50 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:39:50 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:39:51 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:39:51 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:39:51 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:39:51 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:39:51 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:39:51 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:39:51 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:39:52 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:13 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:44:14 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:14 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:44:14 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:14 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:44:14 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:14 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:44:14 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:14 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# ** Error: Game_logic.vhd(320): (vcom-1136) Unknown identifier "s_waitForLoad_randomTile".
# 
# ** Error: Game_logic.vhd(328): (vcom-1136) Unknown identifier "s_waitForLoad_randomTile".
# 
# ** Error (suppressible): Game_logic.vhd(328): (vcom-1937) Choice in CASE statement alternative must be locally static.
# 
# ** Error: Game_logic.vhd(331): (vcom-1136) Unknown identifier "s_waitForLoad_randomTile".
# 
# ** Error: Game_logic.vhd(363): VHDL Compiler exiting
# End time: 15:44:14 on May 25,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./GAME_SIM.fdo line 27
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -explicit  -93 "Game_logic.vhd""
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:37 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:44:37 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:37 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:44:38 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:38 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:44:38 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:38 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:44:38 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:38 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:44:38 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:44:38 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(331): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(408): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:44:38 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:44:40 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:48:57 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:48:57 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:48:57 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:48:57 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:48:57 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:48:57 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:48:57 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:48:57 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:48:57 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:48:57 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:48:57 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(332): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(409): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:48:57 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:48:59 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /game_sim/Inst_Game_logic/DIROUTPUT(1 downto 0) has no driver.
# 
# This port will contribute value (2'hX) to the signal network.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:52:09 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:52:09 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:52:09 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:52:10 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:52:10 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:52:10 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:52:10 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:52:10 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:52:10 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:52:10 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:52:10 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(332): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(410): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:52:10 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:52:12 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /game_sim/Inst_Game_logic/DIROUTPUT(1 downto 0) has no driver.
# 
# This port will contribute value (2'hX) to the signal network.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: reading new character
#    Time: 165 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 305 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:54:19 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:54:19 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:54:19 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:54:19 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:54:19 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:54:19 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:54:19 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:54:19 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:54:19 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:54:20 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:54:20 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(332): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(410): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:54:20 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:54:21 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 185 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 305 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:55:20 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 15:55:20 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:55:21 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 15:55:21 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:55:21 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 15:55:21 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:55:21 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 15:55:21 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:55:21 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 15:55:21 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 15:55:21 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(332): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(410): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 15:55:21 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 15:55:23 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 305 ns  Iteration: 1  Instance: /game_sim
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/ALLOW_MERGE_FROM_BOTTOM \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/ALLOW_MERGE_FROM_LEFT \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/ALLOW_MERGE_FROM_RIGHT \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/ALLOW_MERGE_FROM_TOP \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/ALLOW_MOVE_FROM_BOTTOM \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/ALLOW_MOVE_FROM_LEFT \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/ALLOW_MOVE_FROM_RIGHT \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/ALLOW_MOVE_FROM_TOP
restart -f; run 100us -all
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 305 ns  Iteration: 1  Instance: /game_sim
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/GAMEOVER_SIG
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/GAMEOVER_SIG
restart -f; run 100us -all
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 305 ns  Iteration: 1  Instance: /game_sim
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL11/CANMOVE
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL14/CANMOVE
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL22/CANMOVE
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL32/CANMOVE
add wave -position insertpoint  \
sim:/game_sim/Inst_Game_logic/Inst_board_4x4/BL44/CANMOVE
restart -f; run 100us -all
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 305 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:03:08 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 16:03:08 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:03:08 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 16:03:09 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:03:09 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 16:03:09 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:03:09 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 16:03:09 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:03:09 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 16:03:09 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:03:09 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(332): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(410): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 16:03:09 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 16:03:11 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 300 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 305 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 410 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 415 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 520 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 525 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 630 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 635 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 740 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 745 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 850 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 855 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 960 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 965 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1070 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1075 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1185 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1290 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1295 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1400 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1405 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1510 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1515 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1630 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1635 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1740 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1745 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1785 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1795 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1805 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1880 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1885 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1990 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2100 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2210 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2380 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2490 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2610 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2730 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2840 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2980 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3090 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3200 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3310 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3430 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3540 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3650 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3840 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3960 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4320 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4560 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4720 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4880 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5350 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5590 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5750 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5910 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 6380 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 6620 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:06:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 16:06:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:06:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 16:06:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:06:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 16:06:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:06:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 16:06:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:06:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 16:06:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:06:22 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(332): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(410): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 16:06:22 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 16:06:24 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 305 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 330 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 415 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 440 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 525 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 550 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 635 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 660 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 745 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 770 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 855 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 880 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 965 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 990 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1075 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1100 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1185 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1210 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1295 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1320 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1405 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1430 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1515 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1540 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1635 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1660 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1745 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1770 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1785 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1795 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1805 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1885 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1910 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2020 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2130 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2240 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2410 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2520 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2640 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2760 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2870 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3010 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3120 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3230 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3340 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3460 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3570 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3680 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3870 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3990 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4350 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4590 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4750 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4910 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5380 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5620 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5780 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5940 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 6410 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 6650 ns  Iteration: 1  Instance: /game_sim
do {GAME_SIM.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:08:35 on May 25,2017
# vcom -reportprogress 300 -explicit -93 tile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tile
# -- Compiling architecture Behavioral of tile
# End time: 16:08:35 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:08:35 on May 25,2017
# vcom -reportprogress 300 -explicit -93 MOVE_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MOVE_GEN
# -- Compiling architecture Behavioral of MOVE_GEN
# End time: 16:08:35 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:08:35 on May 25,2017
# vcom -reportprogress 300 -explicit -93 LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR
# -- Compiling architecture Behavioral of LFSR
# End time: 16:08:36 on May 25,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:08:36 on May 25,2017
# vcom -reportprogress 300 -explicit -93 board_4x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity board_4x4
# -- Compiling architecture Behavioral of board_4x4
# End time: 16:08:36 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:08:36 on May 25,2017
# vcom -reportprogress 300 -explicit -93 Game_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Game_logic
# -- Compiling architecture Behavioral of Game_logic
# End time: 16:08:36 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 16:08:36 on May 25,2017
# vcom -reportprogress 300 -explicit -93 GAME_SIM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity GAME_SIM
# -- Compiling architecture Behavioral of GAME_SIM
# ** Warning: GAME_SIM_TB.vhd(332): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# ** Warning: GAME_SIM_TB.vhd(410): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 16:08:36 on May 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 16:08:38 on May 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.game_sim(behavioral)
# Loading work.game_logic(behavioral)
# Loading work.board_4x4(behavioral)
# Loading work.tile(behavioral)
# Loading work.move_gen(behavioral)
# Loading work.lfsr(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Writing in file
#    Time: 180 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 225 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 330 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 335 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 440 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 445 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 550 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 555 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 660 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 665 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 770 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 775 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 880 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 885 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 990 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 995 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1100 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1105 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1210 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1215 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1320 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1325 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1430 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1435 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1540 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1545 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1660 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1665 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1770 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1775 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1785 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1795 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1805 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 1910 ns  Iteration: 1  Instance: /game_sim
# ** Note: reading new character
#    Time: 1915 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2020 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2130 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2240 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2410 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2520 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2640 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2760 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 2870 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3010 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3120 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3230 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3340 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3460 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3570 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3680 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3870 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 3990 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4350 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4590 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4750 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 4910 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5380 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5620 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5780 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 5940 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 6410 ns  Iteration: 1  Instance: /game_sim
# ** Note: Writing in file
#    Time: 6650 ns  Iteration: 1  Instance: /game_sim
