Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 15 01:23:19 2019
| Host         : DESKTOP-AOQ4M3I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CAPTURE_timing_summary_routed.rpt -pb CAPTURE_timing_summary_routed.pb -rpx CAPTURE_timing_summary_routed.rpx -warn_on_violation
| Design       : CAPTURE
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.464      -23.287                     16                10255       -0.379       -0.867                      3                10255        0.264        0.000                       0                  3250  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_src_raw                   {0.000 5.000}        10.000          100.000         
  C                           {0.000 20.000}       40.000          25.000          
  CLKFBIN                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         
eth_tx_clk                    {0.000 20.000}       40.000          25.000          
pt/clocking_ser/inst/clk_in1  {0.000 7.143}        14.286          69.999          
  clk5x_ser_nb                {0.000 1.429}        2.857           349.993         
    clk1x_ser                 {0.000 5.714}        14.286          69.999          
  clkfbout_clk_wiz_2          {0.000 7.143}        14.286          69.999          
tmds_rx_p[3]                  {0.000 7.143}        14.286          69.999          
  clk5x_des_nb                {0.000 1.429}        2.857           349.993         
    clk1x_des                 {0.000 5.714}        14.286          69.999          
  clk_out1_clk_wiz_1          {0.000 7.143}        14.286          69.999          
  clkfbout_clk_wiz_1          {0.000 7.143}        14.286          69.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_src_raw                                                                                                                                                                     3.000        0.000                       0                     3  
  C                                37.240        0.000                      0                   52        0.251        0.000                      0                   52       19.500        0.000                       0                    30  
  CLKFBIN                                                                                                                                                                       8.751        0.000                       0                     2  
  clk_out1_clk_wiz_0                1.132        0.000                      0                  259        0.092        0.000                      0                  259        0.264        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  
eth_tx_clk                         18.593        0.000                      0                  361        0.135        0.000                      0                  361       19.020        0.000                       0                   177  
pt/clocking_ser/inst/clk_in1                                                                                                                                                    4.143        0.000                       0                     1  
  clk5x_ser_nb                                                                                                                                                                  1.190        0.000                       0                    11  
    clk1x_ser                       9.398        0.000                      0                  113        0.156        0.000                      0                  113        5.214        0.000                       0                    85  
  clkfbout_clk_wiz_2                                                                                                                                                           12.131        0.000                       0                     3  
tmds_rx_p[3]                                                                                                                                                                    4.143        0.000                       0                     1  
  clk5x_des_nb                                                                                                                                                                  1.190        0.000                       0                    15  
    clk1x_des                       9.241        0.000                      0                  487        0.109        0.000                      0                  487        5.214        0.000                       0                   312  
  clk_out1_clk_wiz_1                2.082        0.000                      0                 8940        0.055        0.000                      0                 8940        5.893        0.000                       0                  2481  
  clkfbout_clk_wiz_1                                                                                                                                                           12.131        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
C                   eth_tx_clk               34.997        0.000                      0                    1        0.670        0.000                      0                    1  
clk_out1_clk_wiz_1  eth_tx_clk               -3.464      -23.287                     16                   16       -0.379       -0.579                      2                   16  
clk_out1_clk_wiz_1  clk1x_ser                10.951        0.000                      0                    9       -0.288       -0.288                      1                    9  
clk_out1_clk_wiz_1  clk1x_des                11.733        0.000                      0                    8        0.111        0.000                      0                    8  
clk1x_des           clk_out1_clk_wiz_1       11.769        0.000                      0                    9        0.177        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_src_raw
  To Clock:  clk_src_raw

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_src_raw
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_src_raw }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  bufg_des/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack       37.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.240ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 1.923ns (71.429%)  route 0.769ns (28.571%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.106ns = ( 48.106 - 40.000 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.620     8.615    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     9.071 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.769     9.840    et/reset_counter_reg_n_0_[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.514 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.742    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.970 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.970    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.084 r  et/reset_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.084    et/reset_counter_reg[20]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.307 r  et/reset_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.307    et/reset_counter_reg[24]_i_1_n_7
    SLICE_X7Y67          FDRE                                         r  et/reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.499    48.106    et/C_BUFG
    SLICE_X7Y67          FDRE                                         r  et/reset_counter_reg[24]/C
                         clock pessimism              0.479    48.585    
                         clock uncertainty           -0.099    48.486    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.062    48.548    et/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         48.548    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                 37.240    

Slack (MET) :             37.244ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.920ns (71.397%)  route 0.769ns (28.603%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 48.107 - 40.000 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.620     8.615    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     9.071 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.769     9.840    et/reset_counter_reg_n_0_[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.514 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.742    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.970 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.970    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.304 r  et/reset_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.304    et/reset_counter_reg[20]_i_1_n_6
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.500    48.107    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[21]/C
                         clock pessimism              0.479    48.586    
                         clock uncertainty           -0.099    48.487    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062    48.549    et/reset_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                 37.244    

Slack (MET) :             37.265ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.899ns (71.172%)  route 0.769ns (28.828%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 48.107 - 40.000 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.620     8.615    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     9.071 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.769     9.840    et/reset_counter_reg_n_0_[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.514 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.742    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.970 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.970    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.283 r  et/reset_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.283    et/reset_counter_reg[20]_i_1_n_4
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.500    48.107    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[23]/C
                         clock pessimism              0.479    48.586    
                         clock uncertainty           -0.099    48.487    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062    48.549    et/reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                 37.265    

Slack (MET) :             37.339ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 1.825ns (70.349%)  route 0.769ns (29.651%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 48.107 - 40.000 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.620     8.615    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     9.071 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.769     9.840    et/reset_counter_reg_n_0_[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.514 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.742    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.970 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.970    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.209 r  et/reset_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.209    et/reset_counter_reg[20]_i_1_n_5
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.500    48.107    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[22]/C
                         clock pessimism              0.479    48.586    
                         clock uncertainty           -0.099    48.487    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062    48.549    et/reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                 37.339    

Slack (MET) :             37.355ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.809ns (70.165%)  route 0.769ns (29.835%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 48.107 - 40.000 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.620     8.615    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     9.071 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.769     9.840    et/reset_counter_reg_n_0_[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.514 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.742    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.970 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.970    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.193 r  et/reset_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.193    et/reset_counter_reg[20]_i_1_n_7
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.500    48.107    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[20]/C
                         clock pessimism              0.479    48.586    
                         clock uncertainty           -0.099    48.487    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.062    48.549    et/reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                 37.355    

Slack (MET) :             37.359ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.806ns (70.131%)  route 0.769ns (29.869%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.108ns = ( 48.108 - 40.000 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.620     8.615    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     9.071 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.769     9.840    et/reset_counter_reg_n_0_[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.514 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.742    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.190 r  et/reset_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.190    et/reset_counter_reg[16]_i_1_n_6
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.501    48.108    et/C_BUFG
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[17]/C
                         clock pessimism              0.479    48.587    
                         clock uncertainty           -0.099    48.488    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062    48.550    et/reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                 37.359    

Slack (MET) :             37.380ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.785ns (69.885%)  route 0.769ns (30.115%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.108ns = ( 48.108 - 40.000 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.620     8.615    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     9.071 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.769     9.840    et/reset_counter_reg_n_0_[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.514 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.628    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.742    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.169 r  et/reset_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.169    et/reset_counter_reg[16]_i_1_n_4
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.501    48.108    et/C_BUFG
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[19]/C
                         clock pessimism              0.479    48.587    
                         clock uncertainty           -0.099    48.488    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062    48.550    et/reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 37.380    

Slack (MET) :             37.427ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.823%)  route 1.666ns (74.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 48.107 - 40.000 ) 
    Source Clock Delay      (SCD):    8.609ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.614     8.609    et/C_BUFG
    SLICE_X7Y67          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     9.065 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.698     9.763    et/p_1_in_0
    SLICE_X6Y65          LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.968    10.855    et/sel
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.500    48.107    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[20]/C
                         clock pessimism              0.479    48.586    
                         clock uncertainty           -0.099    48.487    
    SLICE_X7Y66          FDRE (Setup_fdre_C_CE)      -0.205    48.282    et/reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         48.282    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                 37.427    

Slack (MET) :             37.427ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.823%)  route 1.666ns (74.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 48.107 - 40.000 ) 
    Source Clock Delay      (SCD):    8.609ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.614     8.609    et/C_BUFG
    SLICE_X7Y67          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     9.065 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.698     9.763    et/p_1_in_0
    SLICE_X6Y65          LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.968    10.855    et/sel
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.500    48.107    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[21]/C
                         clock pessimism              0.479    48.586    
                         clock uncertainty           -0.099    48.487    
    SLICE_X7Y66          FDRE (Setup_fdre_C_CE)      -0.205    48.282    et/reset_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         48.282    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                 37.427    

Slack (MET) :             37.427ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.823%)  route 1.666ns (74.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 48.107 - 40.000 ) 
    Source Clock Delay      (SCD):    8.609ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.614     8.609    et/C_BUFG
    SLICE_X7Y67          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     9.065 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.698     9.763    et/p_1_in_0
    SLICE_X6Y65          LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.968    10.855    et/sel
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.500    48.107    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[22]/C
                         clock pessimism              0.479    48.586    
                         clock uncertainty           -0.099    48.487    
    SLICE_X7Y66          FDRE (Setup_fdre_C_CE)      -0.205    48.282    et/reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         48.282    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                 37.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/phy_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.760%)  route 0.197ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.585     2.634    et/C_BUFG
    SLICE_X7Y67          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     2.775 r  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.197     2.972    et/p_1_in_0
    SLICE_X4Y64          FDRE                                         r  et/phy_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.856     3.469    et/C_BUFG
    SLICE_X4Y64          FDRE                                         r  et/phy_ready_reg/C
                         clock pessimism             -0.818     2.651    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.070     2.721    et/phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.587     2.636    et/C_BUFG
    SLICE_X7Y63          FDRE                                         r  et/reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     2.777 r  et/reset_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     2.885    et/reset_counter_reg_n_0_[11]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.993 r  et/reset_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.993    et/reset_counter_reg[8]_i_1_n_4
    SLICE_X7Y63          FDRE                                         r  et/reset_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.856     3.469    et/C_BUFG
    SLICE_X7Y63          FDRE                                         r  et/reset_counter_reg[11]/C
                         clock pessimism             -0.833     2.636    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.105     2.741    et/reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.587     2.636    et/C_BUFG
    SLICE_X7Y64          FDRE                                         r  et/reset_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     2.777 r  et/reset_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     2.885    et/reset_counter_reg_n_0_[15]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.993 r  et/reset_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.993    et/reset_counter_reg[12]_i_1_n_4
    SLICE_X7Y64          FDRE                                         r  et/reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.856     3.469    et/C_BUFG
    SLICE_X7Y64          FDRE                                         r  et/reset_counter_reg[15]/C
                         clock pessimism             -0.833     2.636    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.105     2.741    et/reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.587     2.636    et/C_BUFG
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     2.777 r  et/reset_counter_reg[19]/Q
                         net (fo=1, routed)           0.108     2.885    et/reset_counter_reg_n_0_[19]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.993 r  et/reset_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.993    et/reset_counter_reg[16]_i_1_n_4
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.855     3.468    et/C_BUFG
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[19]/C
                         clock pessimism             -0.832     2.636    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.105     2.741    et/reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.589     2.638    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     2.779 r  et/reset_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     2.887    et/reset_counter_reg_n_0_[3]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.995 r  et/reset_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.995    et/reset_counter_reg[0]_i_2_n_4
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.860     3.472    et/C_BUFG
    SLICE_X7Y61          FDRE                                         r  et/reset_counter_reg[3]/C
                         clock pessimism             -0.834     2.638    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.105     2.743    et/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.588     2.637    et/C_BUFG
    SLICE_X7Y62          FDRE                                         r  et/reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     2.778 r  et/reset_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     2.886    et/reset_counter_reg_n_0_[7]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.994 r  et/reset_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.994    et/reset_counter_reg[4]_i_1_n_4
    SLICE_X7Y62          FDRE                                         r  et/reset_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.858     3.470    et/C_BUFG
    SLICE_X7Y62          FDRE                                         r  et/reset_counter_reg[7]/C
                         clock pessimism             -0.833     2.637    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.105     2.742    et/reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.587     2.636    et/C_BUFG
    SLICE_X7Y64          FDRE                                         r  et/reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     2.777 r  et/reset_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     2.882    et/reset_counter_reg_n_0_[12]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.997 r  et/reset_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.997    et/reset_counter_reg[12]_i_1_n_7
    SLICE_X7Y64          FDRE                                         r  et/reset_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.856     3.469    et/C_BUFG
    SLICE_X7Y64          FDRE                                         r  et/reset_counter_reg[12]/C
                         clock pessimism             -0.833     2.636    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.105     2.741    et/reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.587     2.636    et/C_BUFG
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     2.777 r  et/reset_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     2.882    et/reset_counter_reg_n_0_[16]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.997 r  et/reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.997    et/reset_counter_reg[16]_i_1_n_7
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.855     3.468    et/C_BUFG
    SLICE_X7Y65          FDRE                                         r  et/reset_counter_reg[16]/C
                         clock pessimism             -0.832     2.636    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.105     2.741    et/reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.586     2.635    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     2.776 r  et/reset_counter_reg[20]/Q
                         net (fo=1, routed)           0.105     2.881    et/reset_counter_reg_n_0_[20]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.996 r  et/reset_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.996    et/reset_counter_reg[20]_i_1_n_7
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.855     3.467    et/C_BUFG
    SLICE_X7Y66          FDRE                                         r  et/reset_counter_reg[20]/C
                         clock pessimism             -0.832     2.635    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.105     2.740    et/reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.588     2.637    et/C_BUFG
    SLICE_X7Y62          FDRE                                         r  et/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     2.778 r  et/reset_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     2.883    et/reset_counter_reg_n_0_[4]
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.998 r  et/reset_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.998    et/reset_counter_reg[4]_i_1_n_7
    SLICE_X7Y62          FDRE                                         r  et/reset_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.858     3.470    et/C_BUFG
    SLICE_X7Y62          FDRE                                         r  et/reset_counter_reg[4]/C
                         clock pessimism             -0.833     2.637    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.105     2.742    et/reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { et/clocking/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   et/C_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         40.000      38.526     OLOGIC_X0Y56    et/clock_fwd_ddr/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  et/clocking/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X5Y65     et/eth_rstn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y64     et/phy_ready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X7Y61     et/reset_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X7Y63     et/reset_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X7Y63     et/reset_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X7Y64     et/reset_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X7Y64     et/reset_counter_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  et/clocking/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y65     et/eth_rstn_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y64     et/phy_ready_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y64     et/phy_ready_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y61     et/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y61     et/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y63     et/reset_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y63     et/reset_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y63     et/reset_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y63     et/reset_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y64     et/reset_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y65     et/eth_rstn_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y65     et/eth_rstn_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y64     et/phy_ready_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y61     et/reset_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y63     et/reset_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y63     et/reset_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y64     et/reset_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y64     et/reset_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y64     et/reset_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y64     et/reset_counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { et/clocking/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  et/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  et/clocking/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.952ns (26.657%)  route 2.619ns (73.343%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 9.876 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.525     8.743    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y64          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.502     9.876    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y64          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[20]/C
                         clock pessimism              0.270    10.146    
                         clock uncertainty           -0.067    10.080    
    SLICE_X5Y64          FDRE (Setup_fdre_C_CE)      -0.205     9.875    pt/genblk1[1].rx/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.952ns (26.657%)  route 2.619ns (73.343%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 9.876 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.525     8.743    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y64          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.502     9.876    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y64          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[21]/C
                         clock pessimism              0.270    10.146    
                         clock uncertainty           -0.067    10.080    
    SLICE_X5Y64          FDRE (Setup_fdre_C_CE)      -0.205     9.875    pt/genblk1[1].rx/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.952ns (26.657%)  route 2.619ns (73.343%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 9.876 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.525     8.743    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y64          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.502     9.876    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y64          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
                         clock pessimism              0.270    10.146    
                         clock uncertainty           -0.067    10.080    
    SLICE_X5Y64          FDRE (Setup_fdre_C_CE)      -0.205     9.875    pt/genblk1[1].rx/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.952ns (26.657%)  route 2.619ns (73.343%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 9.876 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.525     8.743    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y64          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.502     9.876    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y64          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[23]/C
                         clock pessimism              0.270    10.146    
                         clock uncertainty           -0.067    10.080    
    SLICE_X5Y64          FDRE (Setup_fdre_C_CE)      -0.205     9.875    pt/genblk1[1].rx/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.952ns (26.659%)  route 2.619ns (73.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.525     8.742    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.504     9.878    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[10]/C
                         clock pessimism              0.270    10.148    
                         clock uncertainty           -0.067    10.082    
    SLICE_X5Y61          FDRE (Setup_fdre_C_CE)      -0.205     9.877    pt/genblk1[1].rx/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.952ns (26.659%)  route 2.619ns (73.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.525     8.742    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.504     9.878    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[11]/C
                         clock pessimism              0.270    10.148    
                         clock uncertainty           -0.067    10.082    
    SLICE_X5Y61          FDRE (Setup_fdre_C_CE)      -0.205     9.877    pt/genblk1[1].rx/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.952ns (26.659%)  route 2.619ns (73.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.525     8.742    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.504     9.878    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[8]/C
                         clock pessimism              0.270    10.148    
                         clock uncertainty           -0.067    10.082    
    SLICE_X5Y61          FDRE (Setup_fdre_C_CE)      -0.205     9.877    pt/genblk1[1].rx/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.952ns (26.659%)  route 2.619ns (73.341%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.525     8.742    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.504     9.878    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y61          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[9]/C
                         clock pessimism              0.270    10.148    
                         clock uncertainty           -0.067    10.082    
    SLICE_X5Y61          FDRE (Setup_fdre_C_CE)      -0.205     9.877    pt/genblk1[1].rx/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.952ns (26.712%)  route 2.612ns (73.288%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 9.879 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.518     8.735    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y59          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.505     9.879    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y59          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.270    10.149    
                         clock uncertainty           -0.067    10.083    
    SLICE_X5Y59          FDRE (Setup_fdre_C_CE)      -0.205     9.878    pt/genblk1[1].rx/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.952ns (26.712%)  route 2.612ns (73.288%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 9.879 - 5.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.618     5.171    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y63          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  pt/genblk1[1].rx/rTimeoutCnt_reg[18]/Q
                         net (fo=2, routed)           0.801     6.428    pt/genblk1[1].rx/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.444     6.996    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.120 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.420     7.540    pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  pt/genblk1[1].rx/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.429     8.093    pt/genblk1[1].rx/SyncBaseOvf_n_2
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.518     8.735    pt/genblk1[1].rx/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X5Y59          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.505     9.879    pt/genblk1[1].rx/clk_out1
    SLICE_X5Y59          FDRE                                         r  pt/genblk1[1].rx/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.270    10.149    
                         clock uncertainty           -0.067    10.083    
    SLICE_X5Y59          FDRE (Setup_fdre_C_CE)      -0.205     9.878    pt/genblk1[1].rx/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  1.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X39Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  pt/ledcnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    pt/ledcnt1_reg[8]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  pt/ledcnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X39Y50         FDRE                                         r  pt/ledcnt1_reg[8]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    pt/ledcnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X39Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  pt/ledcnt1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.954    pt/ledcnt1_reg[8]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  pt/ledcnt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X39Y50         FDRE                                         r  pt/ledcnt1_reg[10]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    pt/ledcnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X39Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.979 r  pt/ledcnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    pt/ledcnt1_reg[8]_i_1_n_4
    SLICE_X39Y50         FDRE                                         r  pt/ledcnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X39Y50         FDRE                                         r  pt/ledcnt1_reg[11]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    pt/ledcnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X39Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.979 r  pt/ledcnt1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    pt/ledcnt1_reg[8]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  pt/ledcnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X39Y50         FDRE                                         r  pt/ledcnt1_reg[9]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    pt/ledcnt1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X39Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  pt/ledcnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    pt/ledcnt1_reg[8]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  pt/ledcnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    pt/ledcnt1_reg[12]_i_1_n_7
    SLICE_X39Y51         FDRE                                         r  pt/ledcnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X39Y51         FDRE                                         r  pt/ledcnt1_reg[12]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    pt/ledcnt1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.579     1.494    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X4Y76          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.701    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y76          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.846     2.007    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X4Y76          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X4Y76          FDPE (Hold_fdpe_C_D)         0.075     1.569    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X39Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  pt/ledcnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    pt/ledcnt1_reg[8]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  pt/ledcnt1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    pt/ledcnt1_reg[12]_i_1_n_5
    SLICE_X39Y51         FDRE                                         r  pt/ledcnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X39Y51         FDRE                                         r  pt/ledcnt1_reg[14]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    pt/ledcnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.590     1.505    pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X6Y59          FDPE                                         r  pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDPE (Prop_fdpe_C_Q)         0.164     1.669 r  pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.725    pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X6Y59          FDPE                                         r  pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.860     2.021    pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X6Y59          FDPE                                         r  pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X6Y59          FDPE (Hold_fdpe_C_D)         0.060     1.565    pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X39Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  pt/ledcnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    pt/ledcnt1_reg[8]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.018 r  pt/ledcnt1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    pt/ledcnt1_reg[12]_i_1_n_6
    SLICE_X39Y51         FDRE                                         r  pt/ledcnt1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X39Y51         FDRE                                         r  pt/ledcnt1_reg[13]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    pt/ledcnt1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.564     1.479    pt/clk
    SLICE_X39Y49         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    pt/ledcnt1_reg_n_0_[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  pt/ledcnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    pt/ledcnt1_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  pt/ledcnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    pt/ledcnt1_reg[8]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.018 r  pt/ledcnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    pt/ledcnt1_reg[12]_i_1_n_4
    SLICE_X39Y51         FDRE                                         r  pt/ledcnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X39Y51         FDRE                                         r  pt/ledcnt1_reg[15]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    pt/ledcnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pt/clocking/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  pt/idc/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    pt/clocking/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   pt/clocking/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y76      pt/genblk1[0].rx/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X4Y76      pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X4Y76      pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y75      pt/genblk1[0].rx/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y77      pt/genblk1[0].rx/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y77      pt/genblk1[0].rx/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X3Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  pt/idc/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   pt/clocking/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y63      pt/genblk1[1].rx/rTimeoutCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y63      pt/genblk1[1].rx/rTimeoutCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y63      pt/genblk1[1].rx/rTimeoutCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y63      pt/genblk1[1].rx/rTimeoutCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y64      pt/genblk1[1].rx/rTimeoutCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y64      pt/genblk1[1].rx/rTimeoutCnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y64      pt/genblk1[1].rx/rTimeoutCnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y64      pt/genblk1[1].rx/rTimeoutCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y51     pt/led_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y50     pt/ledcnt1_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y76      pt/genblk1[0].rx/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y75      pt/genblk1[0].rx/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y79      pt/genblk1[0].rx/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y79      pt/genblk1[0].rx/rTimeoutCnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y79      pt/genblk1[0].rx/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X3Y79      pt/genblk1[0].rx/rTimeoutCnt_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pt/clocking/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pt/clocking/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.593ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_enable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_en_reg/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.580ns (42.085%)  route 0.798ns (57.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 24.868 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.619     5.165    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  et/i_add_preamble/data_enable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  et/i_add_preamble/data_enable_out_reg/Q
                         net (fo=2, routed)           0.798     6.419    et/i_add_preamble/fully_framed_valid
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.543 r  et/i_add_preamble/eth_tx_en_i_1/O
                         net (fo=1, routed)           0.000     6.543    et/eth_tx_en0
    SLICE_X3Y63          FDRE                                         r  et/eth_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.501    24.868    et/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  et/eth_tx_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    25.140    
                         clock uncertainty           -0.035    25.105    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.032    25.137    et/eth_tx_en_reg
  -------------------------------------------------------------------
                         required time                         25.137    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 18.593    

Slack (MET) :             18.656ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.027%)  route 0.628ns (59.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 24.867 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.619     5.165    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  et/i_add_preamble/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.419     5.584 r  et/i_add_preamble/data_out_reg[2]/Q
                         net (fo=1, routed)           0.628     6.212    et/i_add_preamble_n_1
    SLICE_X3Y65          FDRE                                         r  et/eth_tx_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.500    24.867    et/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  et/eth_tx_d_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.139    
                         clock uncertainty           -0.035    25.104    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)       -0.236    24.868    et/eth_tx_d_reg[2]
  -------------------------------------------------------------------
                         required time                         24.868    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 18.656    

Slack (MET) :             18.905ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.456ns (47.679%)  route 0.500ns (52.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 24.868 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.619     5.165    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  et/i_add_preamble/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  et/i_add_preamble/data_out_reg[1]/Q
                         net (fo=1, routed)           0.500     6.122    et/i_add_preamble_n_2
    SLICE_X3Y63          FDRE                                         r  et/eth_tx_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.501    24.868    et/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  et/eth_tx_d_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.140    
                         clock uncertainty           -0.035    25.105    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)       -0.078    25.027    et/eth_tx_d_reg[1]
  -------------------------------------------------------------------
                         required time                         25.027    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                 18.905    

Slack (MET) :             18.947ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.193%)  route 0.471ns (50.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 24.866 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.619     5.165    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  et/i_add_preamble/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  et/i_add_preamble/data_out_reg[0]/Q
                         net (fo=1, routed)           0.471     6.092    et/i_add_preamble_n_3
    SLICE_X0Y66          FDRE                                         r  et/eth_tx_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.499    24.866    et/eth_tx_clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  et/eth_tx_d_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.064    25.039    et/eth_tx_d_reg[0]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 18.947    

Slack (MET) :             18.953ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.599%)  route 0.335ns (44.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 24.868 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.619     5.165    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  et/i_add_preamble/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.419     5.584 r  et/i_add_preamble/data_out_reg[3]/Q
                         net (fo=1, routed)           0.335     5.919    et/i_add_preamble_n_0
    SLICE_X3Y63          FDRE                                         r  et/eth_tx_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.501    24.868    et/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  et/eth_tx_d_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.140    
                         clock uncertainty           -0.035    25.105    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)       -0.233    24.872    et/eth_tx_d_reg[3]
  -------------------------------------------------------------------
                         required time                         24.872    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 18.953    

Slack (MET) :             35.072ns  (required time - arrival time)
  Source:                 be2e/rnibble_user_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.580ns (13.429%)  route 3.739ns (86.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 44.836 - 40.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.608     5.154    be2e/eth_tx_clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  be2e/rnibble_user_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  be2e/rnibble_user_data_reg[1]/Q
                         net (fo=19, routed)          2.768     8.378    be2e/af/rwram/pwropt_2
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.124     8.502 r  be2e/af/rwram/ram_reg_0_2_ENBWREN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.971     9.473    be2e/af/rwram/ram_reg_0_2_ENBWREN_cooolgate_en_sig_28
    RAMB36_X1Y17         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.469    44.836    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.187    45.023    
                         clock uncertainty           -0.035    44.988    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    44.545    be2e/af/rwram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         44.545    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 35.072    

Slack (MET) :             35.225ns  (required time - arrival time)
  Source:                 et/data/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.120ns (26.720%)  route 3.072ns (73.280%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.612     5.158    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  et/data/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.518     5.676 f  et/data/counter_reg[12]/Q
                         net (fo=6, routed)           1.035     6.711    et/data/counter_reg_n_0_[12]
    SLICE_X4Y69          LUT4 (Prop_lut4_I2_O)        0.152     6.863 f  et/data/counter[15]_i_8/O
                         net (fo=1, routed)           0.659     7.523    et/data/counter[15]_i_8_n_0
    SLICE_X5Y69          LUT4 (Prop_lut4_I3_O)        0.326     7.849 f  et/data/counter[15]_i_4/O
                         net (fo=1, routed)           0.706     8.555    et/data/counter[15]_i_4_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124     8.679 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.671     9.350    et/data/counter[15]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  et/data/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.495    44.862    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  et/data/counter_reg[13]/C
                         clock pessimism              0.272    45.134    
                         clock uncertainty           -0.035    45.099    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524    44.575    et/data/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         44.575    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 35.225    

Slack (MET) :             35.225ns  (required time - arrival time)
  Source:                 et/data/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.120ns (26.720%)  route 3.072ns (73.280%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.612     5.158    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  et/data/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.518     5.676 f  et/data/counter_reg[12]/Q
                         net (fo=6, routed)           1.035     6.711    et/data/counter_reg_n_0_[12]
    SLICE_X4Y69          LUT4 (Prop_lut4_I2_O)        0.152     6.863 f  et/data/counter[15]_i_8/O
                         net (fo=1, routed)           0.659     7.523    et/data/counter[15]_i_8_n_0
    SLICE_X5Y69          LUT4 (Prop_lut4_I3_O)        0.326     7.849 f  et/data/counter[15]_i_4/O
                         net (fo=1, routed)           0.706     8.555    et/data/counter[15]_i_4_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124     8.679 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.671     9.350    et/data/counter[15]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  et/data/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.495    44.862    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  et/data/counter_reg[14]/C
                         clock pessimism              0.272    45.134    
                         clock uncertainty           -0.035    45.099    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524    44.575    et/data/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         44.575    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 35.225    

Slack (MET) :             35.225ns  (required time - arrival time)
  Source:                 et/data/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.120ns (26.720%)  route 3.072ns (73.280%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.612     5.158    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  et/data/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.518     5.676 f  et/data/counter_reg[12]/Q
                         net (fo=6, routed)           1.035     6.711    et/data/counter_reg_n_0_[12]
    SLICE_X4Y69          LUT4 (Prop_lut4_I2_O)        0.152     6.863 f  et/data/counter[15]_i_8/O
                         net (fo=1, routed)           0.659     7.523    et/data/counter[15]_i_8_n_0
    SLICE_X5Y69          LUT4 (Prop_lut4_I3_O)        0.326     7.849 f  et/data/counter[15]_i_4/O
                         net (fo=1, routed)           0.706     8.555    et/data/counter[15]_i_4_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124     8.679 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.671     9.350    et/data/counter[15]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  et/data/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.495    44.862    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  et/data/counter_reg[15]/C
                         clock pessimism              0.272    45.134    
                         clock uncertainty           -0.035    45.099    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524    44.575    et/data/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         44.575    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 35.225    

Slack (MET) :             35.369ns  (required time - arrival time)
  Source:                 et/data/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.120ns (27.665%)  route 2.929ns (72.335%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 44.863 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.612     5.158    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  et/data/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.518     5.676 f  et/data/counter_reg[12]/Q
                         net (fo=6, routed)           1.035     6.711    et/data/counter_reg_n_0_[12]
    SLICE_X4Y69          LUT4 (Prop_lut4_I2_O)        0.152     6.863 f  et/data/counter[15]_i_8/O
                         net (fo=1, routed)           0.659     7.523    et/data/counter[15]_i_8_n_0
    SLICE_X5Y69          LUT4 (Prop_lut4_I3_O)        0.326     7.849 f  et/data/counter[15]_i_4/O
                         net (fo=1, routed)           0.706     8.555    et/data/counter[15]_i_4_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I3_O)        0.124     8.679 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.528     9.207    et/data/counter[15]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  et/data/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.496    44.863    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  et/data/counter_reg[5]/C
                         clock pessimism              0.272    45.135    
                         clock uncertainty           -0.035    45.100    
    SLICE_X2Y68          FDRE (Setup_fdre_C_R)       -0.524    44.576    et/data/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         44.576    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 35.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 et/i_add_crc32/crc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_crc32/crc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.584     1.490    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  et/i_add_crc32/crc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  et/i_add_crc32/crc_reg[4]/Q
                         net (fo=1, routed)           0.054     1.685    et/i_add_crc32/crc_reg_n_0_[4]
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  et/i_add_crc32/crc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.730    et/i_add_crc32/crc[8]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  et/i_add_crc32/crc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.853     2.005    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  et/i_add_crc32/crc_reg[8]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.092     1.595    et/i_add_crc32/crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.676%)  route 0.239ns (59.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.552     1.458    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  be2e/af/raddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  be2e/af/raddr_reg[13]/Q
                         net (fo=10, routed)          0.239     1.862    be2e/af/rwram/raddr_reg[13]
    RAMB36_X0Y14         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.862     2.014    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.479     1.535    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.718    be2e/af/rwram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 et/i_add_preamble/delay_data_reg[61]__0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_preamble/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.587     1.493    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  et/i_add_preamble/delay_data_reg[61]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  et/i_add_preamble/delay_data_reg[61]__0/Q
                         net (fo=1, routed)           0.049     1.706    et/i_add_preamble/delay_data[61]
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.045     1.751 r  et/i_add_preamble/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    et/i_add_preamble/data_out[1]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  et/i_add_preamble/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     2.009    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  et/i_add_preamble/data_out_reg[1]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.092     1.598    et/i_add_preamble/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 be2e/rnibble_reg[2][2]__0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/with_usr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.581     1.487    be2e/eth_tx_clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  be2e/rnibble_reg[2][2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  be2e/rnibble_reg[2][2]__0/Q
                         net (fo=1, routed)           0.050     1.701    be2e/af/rwram/with_usr_reg[2]
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.746 r  be2e/af/rwram/with_usr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.746    be2e/af_n_3
    SLICE_X7Y69          FDRE                                         r  be2e/with_usr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.850     2.002    be2e/eth_tx_clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  be2e/with_usr_reg[2]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.092     1.592    be2e/with_usr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.259%)  route 0.254ns (60.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.553     1.459    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y70         FDRE                                         r  be2e/af/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  be2e/af/raddr_reg[10]/Q
                         net (fo=10, routed)          0.254     1.877    be2e/af/rwram/raddr_reg[10]
    RAMB36_X0Y14         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.862     2.014    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.479     1.535    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.718    be2e/af/rwram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_5/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.996%)  route 0.268ns (62.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.555     1.461    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  be2e/af/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  be2e/af/raddr_reg[3]/Q
                         net (fo=10, routed)          0.268     1.893    be2e/af/rwram/raddr_reg[3]
    RAMB36_X0Y13         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_5/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.867     2.019    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.479     1.540    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.723    be2e/af/rwram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.612%)  route 0.272ns (62.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.552     1.458    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  be2e/af/raddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  be2e/af/raddr_reg[14]/Q
                         net (fo=10, routed)          0.272     1.894    be2e/af/rwram/raddr_reg[14]
    RAMB36_X0Y14         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.862     2.014    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.479     1.535    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.718    be2e/af/rwram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 be2e/af/waddr_bin_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/raddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.954%)  route 0.068ns (21.046%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.553     1.459    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y70         FDRE                                         r  be2e/af/waddr_bin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  be2e/af/waddr_bin_reg[8]/Q
                         net (fo=3, routed)           0.068     1.669    be2e/af/waddr_bin[8]
    SLICE_X10Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.714 r  be2e/af/raddr[8]_i_5/O
                         net (fo=1, routed)           0.000     1.714    be2e/af/raddr[8]_i_5_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.784 r  be2e/af/raddr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.784    be2e/af/raddr_reg[8]_i_1_n_7
    SLICE_X10Y70         FDRE                                         r  be2e/af/raddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.821     1.973    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y70         FDRE                                         r  be2e/af/raddr_reg[8]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X10Y70         FDRE (Hold_fdre_C_D)         0.134     1.606    be2e/af/raddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 et/i_add_crc32/crc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_crc32/crc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.585     1.491    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  et/i_add_crc32/crc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  et/i_add_crc32/crc_reg[17]/Q
                         net (fo=1, routed)           0.116     1.749    et/i_add_crc32/crc_reg_n_0_[17]
    SLICE_X3Y67          FDRE                                         r  et/i_add_crc32/crc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.854     2.006    et/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  et/i_add_crc32/crc_reg[21]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.076     1.567    et/i_add_crc32/crc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 be2e/rnibble_reg[2][3]__0/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/with_usr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.581     1.487    be2e/eth_tx_clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  be2e/rnibble_reg[2][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  be2e/rnibble_reg[2][3]__0/Q
                         net (fo=1, routed)           0.082     1.733    be2e/af/rwram/with_usr_reg[3]_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.778 r  be2e/af/rwram/with_usr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.778    be2e/af_n_2
    SLICE_X7Y69          FDRE                                         r  be2e/with_usr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.850     2.002    be2e/eth_tx_clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  be2e/with_usr_reg[3]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.092     1.592    be2e/with_usr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15    be2e/af/rwram/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15    be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17    be2e/af/rwram/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17    be2e/af/rwram/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16    be2e/af/rwram/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13    be2e/af/rwram/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12    be2e/af/rwram/ram_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14    be2e/af/rwram/ram_reg_0_7/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  eth_tx_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y70     be2e/af/filled_r_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y69     be2e/rnibble_reg[1][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y69     be2e/rnibble_reg[1][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y69     be2e/rnibble_reg[1][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y69     be2e/rnibble_reg[1][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y65     et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[56]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[56]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[57]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[57]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[58]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y65     et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[56]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[57]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[58]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y64     et/i_add_preamble/delay_data_reg[59]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y69     be2e/rnibble_reg[1][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y69     be2e/rnibble_reg[1][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y69     be2e/rnibble_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y69     be2e/rnibble_reg[1][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y65     be2e/rnibble_valid_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pt/clocking_ser/inst/clk_in1
  To Clock:  pt/clocking_ser/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pt/clocking_ser/inst/clk_in1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_ser/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5x_ser_nb
  To Clock:  clk5x_ser_nb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5x_ser_nb
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y8      pt/tx[0]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y7      pt/tx[0]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y10     pt/tx[1]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y9      pt/tx[1]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y6      pt/tx[2]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y5      pt/tx[2]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y4      pt/tx[3]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y3      pt/tx[3]/slavedese/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.857       1.192      BUFIO_X0Y1       pt/bufio_ser/I
Min Period  n/a     BUFR/I              n/a            1.666         2.857       1.192      BUFR_X0Y1        pt/bufr_ser/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.857       210.503    MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk1x_ser
  To Clock:  clk1x_ser

Setup :            0  Failing Endpoints,  Worst Slack        9.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.204ns (25.179%)  route 3.578ns (74.821%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 15.187 - 14.286 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.735     0.982    pt/cdc_fifo2/CLK
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/rrst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     1.438 f  pt/cdc_fifo2/rrst_reg[2]/Q
                         net (fo=7, routed)           1.162     2.600    pt/cdc_fifo2/rrst_reg_n_0_[2]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.152     2.752 f  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.696     3.447    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.348     3.795 r  pt/cdc_fifo2/raddr_gray[5]_i_3__0/O
                         net (fo=5, routed)           0.823     4.618    pt/cdc_fifo2/raddr_gray[5]_i_3__0_n_0
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.124     4.742 r  pt/cdc_fifo2/raddr[5]_i_2__0/O
                         net (fo=1, routed)           0.518     5.260    pt/cdc_fifo2/bin[5]
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     5.384 r  pt/cdc_fifo2/raddr[5]_i_1__0/O
                         net (fo=1, routed)           0.379     5.763    pt/cdc_fifo2/p_0_in__9[5]
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/raddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.698    15.187    pt/cdc_fifo2/CLK
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/raddr_reg[5]/C
                         clock pessimism              0.056    15.243    
                         clock uncertainty           -0.065    15.177    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.016    15.161    pt/cdc_fifo2/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  9.398    

Slack (MET) :             9.973ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.204ns (27.990%)  route 3.098ns (72.010%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 15.189 - 14.286 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.735     0.982    pt/cdc_fifo2/CLK
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/rrst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     1.438 f  pt/cdc_fifo2/rrst_reg[2]/Q
                         net (fo=7, routed)           1.162     2.600    pt/cdc_fifo2/rrst_reg_n_0_[2]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.152     2.752 f  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.696     3.447    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.348     3.795 r  pt/cdc_fifo2/raddr_gray[5]_i_3__0/O
                         net (fo=5, routed)           0.647     4.442    pt/cdc_fifo2/raddr_gray[5]_i_3__0_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.124     4.566 r  pt/cdc_fifo2/empty_i_2__0/O
                         net (fo=1, routed)           0.593     5.159    pt/cdc_fifo2/empty_i_2__0_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124     5.283 r  pt/cdc_fifo2/empty_i_1__0/O
                         net (fo=1, routed)           0.000     5.283    pt/cdc_fifo2/empty_i_1__0_n_0
    SLICE_X6Y28          FDRE                                         r  pt/cdc_fifo2/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.700    15.189    pt/cdc_fifo2/CLK
    SLICE_X6Y28          FDRE                                         r  pt/cdc_fifo2/empty_reg/C
                         clock pessimism              0.056    15.245    
                         clock uncertainty           -0.065    15.179    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.077    15.256    pt/cdc_fifo2/empty_reg
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  9.973    

Slack (MET) :             10.607ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[3]/slavedese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.518ns (18.407%)  route 2.296ns (81.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X2Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     1.512 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.296     3.808    pt/tx[3]/rst
    OLOGIC_X0Y3          OSERDESE2                                    r  pt/tx[3]/slavedese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[3]/CLK
    OLOGIC_X0Y3          OSERDESE2                                    r  pt/tx[3]/slavedese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[3]/slavedese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -3.808    
  -------------------------------------------------------------------
                         slack                                 10.607    

Slack (MET) :             10.748ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[3]/masterdese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.518ns (19.378%)  route 2.155ns (80.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X2Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     1.512 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.155     3.667    pt/tx[3]/rst
    OLOGIC_X0Y4          OSERDESE2                                    r  pt/tx[3]/masterdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[3]/CLK
    OLOGIC_X0Y4          OSERDESE2                                    r  pt/tx[3]/masterdese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[3]/masterdese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                 10.748    

Slack (MET) :             10.855ns  (required time - arrival time)
  Source:                 pt/sas_ser/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.064ns (31.338%)  route 2.331ns (68.662%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 15.199 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X0Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     1.450 r  pt/sas_ser/delaycnt_reg[1]/Q
                         net (fo=7, routed)           0.719     2.169    pt/sas_ser/delaycnt_reg__0[1]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.124     2.293 f  pt/sas_ser/delaycnt[7]_i_3__1/O
                         net (fo=3, routed)           0.898     3.191    pt/sas_ser/delaycnt[7]_i_3__1_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.152     3.343 f  pt/sas_ser/rst_i_2__3/O
                         net (fo=5, routed)           0.714     4.057    pt/sas_ser/rst_i_2__3_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.332     4.389 r  pt/sas_ser/delaycnt[1]_i_1__3/O
                         net (fo=1, routed)           0.000     4.389    pt/sas_ser/p_0_in__8[1]
    SLICE_X0Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.710    15.199    pt/sas_ser/CLK
    SLICE_X0Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
                         clock pessimism              0.081    15.280    
                         clock uncertainty           -0.065    15.214    
    SLICE_X0Y10          FDCE (Setup_fdce_C_D)        0.029    15.243    pt/sas_ser/delaycnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                 10.855    

Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 pt/sas_ser/delaycnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.940ns (28.751%)  route 2.329ns (71.249%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 15.199 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     1.450 f  pt/sas_ser/delaycnt_reg[2]/Q
                         net (fo=6, routed)           1.046     2.495    pt/sas_ser/delaycnt_reg__0[2]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.152     2.647 r  pt/sas_ser/delaycnt[6]_i_2__1/O
                         net (fo=1, routed)           1.094     3.741    pt/sas_ser/delaycnt[6]_i_2__1_n_0
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.332     4.073 r  pt/sas_ser/delaycnt[6]_i_1__3/O
                         net (fo=1, routed)           0.190     4.263    pt/sas_ser/p_0_in__8[6]
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.710    15.199    pt/sas_ser/CLK
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[6]/C
                         clock pessimism              0.081    15.280    
                         clock uncertainty           -0.065    15.214    
    SLICE_X1Y10          FDCE (Setup_fdce_C_D)       -0.081    15.133    pt/sas_ser/delaycnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                 10.870    

Slack (MET) :             10.899ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[2]/slavedese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.518ns (20.536%)  route 2.004ns (79.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X2Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     1.512 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.004     3.516    pt/tx[2]/rst
    OLOGIC_X0Y5          OSERDESE2                                    r  pt/tx[2]/slavedese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[2]/CLK
    OLOGIC_X0Y5          OSERDESE2                                    r  pt/tx[2]/slavedese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[2]/slavedese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 10.899    

Slack (MET) :             10.912ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[2]/masterdese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.518ns (20.644%)  route 1.991ns (79.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X2Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     1.512 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           1.991     3.503    pt/tx[2]/rst
    OLOGIC_X0Y6          OSERDESE2                                    r  pt/tx[2]/masterdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[2]/CLK
    OLOGIC_X0Y6          OSERDESE2                                    r  pt/tx[2]/masterdese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[2]/masterdese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                 10.912    

Slack (MET) :             10.924ns  (required time - arrival time)
  Source:                 pt/sas_ser/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.064ns (32.203%)  route 2.240ns (67.797%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 15.199 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X0Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     1.450 r  pt/sas_ser/delaycnt_reg[1]/Q
                         net (fo=7, routed)           0.719     2.169    pt/sas_ser/delaycnt_reg__0[1]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.124     2.293 f  pt/sas_ser/delaycnt[7]_i_3__1/O
                         net (fo=3, routed)           0.898     3.191    pt/sas_ser/delaycnt[7]_i_3__1_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.152     3.343 f  pt/sas_ser/rst_i_2__3/O
                         net (fo=5, routed)           0.623     3.966    pt/sas_ser/rst_i_2__3_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I3_O)        0.332     4.298 r  pt/sas_ser/delaycnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000     4.298    pt/sas_ser/p_0_in__8[2]
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.710    15.199    pt/sas_ser/CLK
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[2]/C
                         clock pessimism              0.059    15.258    
                         clock uncertainty           -0.065    15.192    
    SLICE_X1Y10          FDCE (Setup_fdce_C_D)        0.029    15.221    pt/sas_ser/delaycnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                 10.924    

Slack (MET) :             10.944ns  (required time - arrival time)
  Source:                 pt/sas_ser/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.090ns (32.732%)  route 2.240ns (67.268%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 15.199 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X0Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     1.450 r  pt/sas_ser/delaycnt_reg[1]/Q
                         net (fo=7, routed)           0.719     2.169    pt/sas_ser/delaycnt_reg__0[1]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.124     2.293 f  pt/sas_ser/delaycnt[7]_i_3__1/O
                         net (fo=3, routed)           0.898     3.191    pt/sas_ser/delaycnt[7]_i_3__1_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.152     3.343 f  pt/sas_ser/rst_i_2__3/O
                         net (fo=5, routed)           0.623     3.966    pt/sas_ser/rst_i_2__3_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.358     4.324 r  pt/sas_ser/delaycnt[3]_i_1__3/O
                         net (fo=1, routed)           0.000     4.324    pt/sas_ser/p_0_in__8[3]
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.710    15.199    pt/sas_ser/CLK
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[3]/C
                         clock pessimism              0.059    15.258    
                         clock uncertainty           -0.065    15.192    
    SLICE_X1Y10          FDCE (Setup_fdce_C_D)        0.075    15.267    pt/sas_ser/delaycnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                 10.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/rrst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.210%)  route 0.075ns (28.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/rrst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/rrst_reg[1]/Q
                         net (fo=8, routed)           0.075     0.591    pt/cdc_fifo2/rrst_reg_n_0_[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.045     0.636 r  pt/cdc_fifo2/raddr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.636    pt/cdc_fifo2/p_0_in__9[3]
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.286     0.558    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[3]/C
                         clock pessimism             -0.170     0.388    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.092     0.480    pt/cdc_fifo2/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/rrst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.654%)  route 0.077ns (29.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/rrst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/rrst_reg[2]/Q
                         net (fo=7, routed)           0.077     0.593    pt/cdc_fifo2/rrst_reg_n_0_[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.638 r  pt/cdc_fifo2/raddr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.638    pt/cdc_fifo2/p_0_in__9[0]
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.286     0.558    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[0]/C
                         clock pessimism             -0.170     0.388    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.091     0.479    pt/cdc_fifo2/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pt/sas_ser/delaycnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.263     0.383    pt/sas_ser/CLK
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.524 r  pt/sas_ser/delaycnt_reg[6]/Q
                         net (fo=3, routed)           0.083     0.607    pt/sas_ser/delaycnt_reg__0[6]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.045     0.652 r  pt/sas_ser/delaycnt[5]_i_1__3/O
                         net (fo=1, routed)           0.000     0.652    pt/sas_ser/p_0_in__8[5]
    SLICE_X0Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.296     0.568    pt/sas_ser/CLK
    SLICE_X0Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[5]/C
                         clock pessimism             -0.172     0.396    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.092     0.488    pt/sas_ser/delaycnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/Q
                         net (fo=1, routed)           0.110     0.626    pt/cdc_fifo2/waddr_gray_sync[0]_4[7]
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.286     0.558    pt/cdc_fifo2/CLK
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][7]/C
                         clock pessimism             -0.183     0.375    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.072     0.447    pt/cdc_fifo2/waddr_gray_sync_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.258%)  route 0.103ns (35.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[1][3]/Q
                         net (fo=2, routed)           0.103     0.620    pt/cdc_fifo2/waddr_gray_sync[1]_5[3]
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.045     0.665 r  pt/cdc_fifo2/waddr_bin[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.665    pt/cdc_fifo2/GRAY2BIN0_return[3]
    SLICE_X5Y27          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.285     0.557    pt/cdc_fifo2/CLK
    SLICE_X5Y27          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[3]/C
                         clock pessimism             -0.169     0.388    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     0.479    pt/cdc_fifo2/waddr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pt/sas_ser/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.263     0.383    pt/sas_ser/CLK
    SLICE_X0Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     0.524 r  pt/sas_ser/delaycnt_reg[1]/Q
                         net (fo=7, routed)           0.130     0.654    pt/sas_ser/delaycnt_reg__0[1]
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.048     0.702 r  pt/sas_ser/delaycnt[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.702    pt/sas_ser/p_0_in__8[3]
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.296     0.568    pt/sas_ser/CLK
    SLICE_X1Y10          FDCE                                         r  pt/sas_ser/delaycnt_reg[3]/C
                         clock pessimism             -0.172     0.396    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.107     0.503    pt/sas_ser/delaycnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_bin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.318%)  route 0.150ns (44.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[1][5]/Q
                         net (fo=4, routed)           0.150     0.666    pt/cdc_fifo2/waddr_gray_sync[1]_5[5]
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.045     0.711 r  pt/cdc_fifo2/waddr_bin[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    pt/cdc_fifo2/GRAY2BIN0_return[5]
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.285     0.557    pt/cdc_fifo2/CLK
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[5]/C
                         clock pessimism             -0.169     0.388    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     0.509    pt/cdc_fifo2/waddr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_bin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.128     0.503 r  pt/cdc_fifo2/waddr_bin_reg[2]/Q
                         net (fo=2, routed)           0.069     0.572    pt/cdc_fifo2/waddr_bin_reg_n_0_[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.099     0.671 r  pt/cdc_fifo2/raddr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.671    pt/cdc_fifo2/p_0_in__9[2]
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.286     0.558    pt/cdc_fifo2/CLK
    SLICE_X5Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[2]/C
                         clock pessimism             -0.183     0.375    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.092     0.467    pt/cdc_fifo2/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/Q
                         net (fo=1, routed)           0.153     0.669    pt/cdc_fifo2/waddr_gray_sync[0]_4[2]
    SLICE_X5Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.285     0.557    pt/cdc_fifo2/CLK
    SLICE_X5Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][2]/C
                         clock pessimism             -0.169     0.388    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.075     0.463    pt/cdc_fifo2/waddr_gray_sync_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[1]/masterdese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.164ns (20.272%)  route 0.645ns (79.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.589ns
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.263     0.383    pt/sas_ser/CLK
    SLICE_X2Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.547 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           0.645     1.192    pt/tx[1]/rst
    OLOGIC_X0Y10         OSERDESE2                                    r  pt/tx[1]/masterdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.317     0.589    pt/tx[1]/CLK
    OLOGIC_X0Y10         OSERDESE2                                    r  pt/tx[1]/masterdese/CLKDIV
                         clock pessimism             -0.165     0.424    
    OLOGIC_X0Y10         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.983    pt/tx[1]/masterdese
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1x_ser
Waveform(ns):       { 0.000 5.714 }
Period(ns):         14.286
Sources:            { pt/bufr_ser/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y12  pt/cdc_fifo2/rwram/ram_reg/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y8   pt/tx[0]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y7   pt/tx[0]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y10  pt/tx[1]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y9   pt/tx[1]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y6   pt/tx[2]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y5   pt/tx[2]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y4   pt/tx[3]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y3   pt/tx[3]/slavedese/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X6Y28   pt/cdc_fifo2/empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X6Y28   pt/cdc_fifo2/empty_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X6Y28   pt/cdc_fifo2/empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y28   pt/cdc_fifo2/raddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y28   pt/cdc_fifo2/raddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X4Y28   pt/cdc_fifo2/raddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X4Y28   pt/cdc_fifo2/raddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y28   pt/cdc_fifo2/raddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y28   pt/cdc_fifo2/raddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y28   pt/cdc_fifo2/raddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y28   pt/cdc_fifo2/raddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X8Y31   pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X1Y25   pt/irch_ser_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X1Y25   pt/irch_ser_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y25   pt/irch_ser_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y25   pt/irch_ser_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y23   pt/irch_ser_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y25   pt/irch_ser_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y19   pt/irch_ser_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y25   pt/irch_ser_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y19   pt/irch_ser_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         14.286      12.131     BUFGCTRL_X0Y3    pt/clocking_ser/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tmds_rx_p[3]
  To Clock:  tmds_rx_p[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tmds_rx_p[3]
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { tmds_rx_p[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5x_des_nb
  To Clock:  clk5x_des_nb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5x_des_nb
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y78     pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y78     pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y77     pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y77     pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y54     pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y54     pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y53     pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y53     pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y52     pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y52     pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.857       210.503    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk1x_des
  To Clock:  clk1x_des

Setup :            0  Failing Endpoints,  Worst Slack        9.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.180ns (24.846%)  route 3.569ns (75.154%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.749    -1.985    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -1.529 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/Q
                         net (fo=9, routed)           0.988    -0.540    pt/genblk1[2].rx/PhaseAlignX/pState[10]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.124    -0.416 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.700     0.283    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.148     0.431 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.719     1.151    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.328     1.479 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.649     2.127    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.124     2.251 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.513     2.765    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X1Y54          FDRE (Setup_fdre_C_CE)      -0.205    12.006    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.180ns (24.846%)  route 3.569ns (75.154%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.749    -1.985    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -1.529 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/Q
                         net (fo=9, routed)           0.988    -0.540    pt/genblk1[2].rx/PhaseAlignX/pState[10]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.124    -0.416 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.700     0.283    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.148     0.431 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.719     1.151    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.328     1.479 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.649     2.127    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.124     2.251 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.513     2.765    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X1Y54          FDRE (Setup_fdre_C_CE)      -0.205    12.006    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.180ns (24.846%)  route 3.569ns (75.154%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.749    -1.985    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -1.529 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/Q
                         net (fo=9, routed)           0.988    -0.540    pt/genblk1[2].rx/PhaseAlignX/pState[10]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.124    -0.416 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.700     0.283    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.148     0.431 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.719     1.151    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.328     1.479 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.649     2.127    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.124     2.251 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.513     2.765    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X1Y54          FDRE (Setup_fdre_C_CE)      -0.205    12.006    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.180ns (24.846%)  route 3.569ns (75.154%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.749    -1.985    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -1.529 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/Q
                         net (fo=9, routed)           0.988    -0.540    pt/genblk1[2].rx/PhaseAlignX/pState[10]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.124    -0.416 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.700     0.283    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.148     0.431 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.719     1.151    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.328     1.479 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.649     2.127    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.124     2.251 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.513     2.765    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X1Y54          FDRE (Setup_fdre_C_CE)      -0.205    12.006    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.180ns (24.846%)  route 3.569ns (75.154%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.749    -1.985    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -1.529 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/Q
                         net (fo=9, routed)           0.988    -0.540    pt/genblk1[2].rx/PhaseAlignX/pState[10]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.124    -0.416 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.700     0.283    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.148     0.431 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.719     1.151    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.328     1.479 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.649     2.127    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.124     2.251 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.513     2.765    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X1Y54          FDRE (Setup_fdre_C_CE)      -0.205    12.006    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  9.241    

Slack (MET) :             9.292ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.180ns (24.297%)  route 3.677ns (75.703%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.985ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.749    -1.985    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456    -1.529 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[10]/Q
                         net (fo=9, routed)           0.988    -0.540    pt/genblk1[2].rx/PhaseAlignX/pState[10]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.124    -0.416 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.700     0.283    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.148     0.431 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.719     1.151    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.328     1.479 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.749     2.227    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y55          LUT5 (Prop_lut5_I3_O)        0.124     2.351 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[2]_i_1__1/O
                         net (fo=1, routed)           0.520     2.872    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[2]_i_1__1_n_0
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X1Y54          FDRE (Setup_fdre_C_D)       -0.047    12.164    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  9.292    

Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.344ns (29.955%)  route 3.143ns (70.045%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.747    -1.987    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y59          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.478    -1.509 f  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/Q
                         net (fo=14, routed)          1.065    -0.444    pt/genblk1[1].rx/PhaseAlignX/pState[8]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.295    -0.149 f  pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=6, routed)           0.792     0.644    pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.120     0.764 f  pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2/O
                         net (fo=3, routed)           0.282     1.046    pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.327     1.373 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=12, routed)          0.474     1.847    pt/genblk1[1].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.971 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.529     2.500    pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X0Y55          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y55          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X0Y55          FDRE (Setup_fdre_C_CE)      -0.205    12.006    pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  9.506    

Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.344ns (29.955%)  route 3.143ns (70.045%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.747    -1.987    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y59          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.478    -1.509 f  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/Q
                         net (fo=14, routed)          1.065    -0.444    pt/genblk1[1].rx/PhaseAlignX/pState[8]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.295    -0.149 f  pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=6, routed)           0.792     0.644    pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.120     0.764 f  pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2/O
                         net (fo=3, routed)           0.282     1.046    pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.327     1.373 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=12, routed)          0.474     1.847    pt/genblk1[1].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.971 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.529     2.500    pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X0Y55          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y55          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X0Y55          FDRE (Setup_fdre_C_CE)      -0.205    12.006    pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  9.506    

Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.344ns (29.955%)  route 3.143ns (70.045%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 11.763 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.747    -1.987    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y59          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.478    -1.509 f  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/Q
                         net (fo=14, routed)          1.065    -0.444    pt/genblk1[1].rx/PhaseAlignX/pState[8]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.295    -0.149 f  pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=6, routed)           0.792     0.644    pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.120     0.764 f  pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2/O
                         net (fo=3, routed)           0.282     1.046    pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2_n_0
    SLICE_X3Y57          LUT4 (Prop_lut4_I3_O)        0.327     1.373 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=12, routed)          0.474     1.847    pt/genblk1[1].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     1.971 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.529     2.500    pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X0Y55          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.712    11.763    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y55          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.513    12.276    
                         clock uncertainty           -0.065    12.211    
    SLICE_X0Y55          FDRE (Setup_fdre_C_CE)      -0.205    12.006    pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                  9.506    

Slack (MET) :             9.518ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[0].rx/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.374ns (30.706%)  route 3.101ns (69.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 11.752 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.736    -1.998    pt/genblk1[0].rx/PhaseAlignX/clk1x_des
    SLICE_X2Y79          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.478    -1.520 f  pt/genblk1[0].rx/PhaseAlignX/pState_reg[8]/Q
                         net (fo=14, routed)          0.903    -0.617    pt/genblk1[0].rx/PhaseAlignX/pState[8]
    SLICE_X5Y78          LUT5 (Prop_lut5_I3_O)        0.296    -0.321 f  pt/genblk1[0].rx/PhaseAlignX/pState[10]_i_4/O
                         net (fo=6, routed)           0.754     0.433    pt/genblk1[0].rx/PhaseAlignX/pState[10]_i_4_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.150     0.583 f  pt/genblk1[0].rx/PhaseAlignX/pIDLY_LD_i_2/O
                         net (fo=3, routed)           0.562     1.145    pt/genblk1[0].rx/PhaseAlignX/pIDLY_LD_i_2_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.326     1.471 r  pt/genblk1[0].rx/PhaseAlignX/pCenterTap[5]_i_3/O
                         net (fo=12, routed)          0.539     2.011    pt/genblk1[0].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.135 r  pt/genblk1[0].rx/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.342     2.477    pt/genblk1[0].rx/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.701    11.752    pt/genblk1[0].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y79          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.513    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X0Y79          FDRE (Setup_fdre_C_CE)      -0.205    11.995    pt/genblk1[0].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  9.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pt/genblk1[1].rx/PhaseAlignX/pDataQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/PhaseAlignX/pTknFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pDataQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/genblk1[1].rx/PhaseAlignX/pDataQ_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.303    pt/genblk1[1].rx/PhaseAlignX/pDataQ_reg_n_0_[8]
    SLICE_X8Y52          LUT5 (Prop_lut5_I1_O)        0.045    -0.258 r  pt/genblk1[1].rx/PhaseAlignX/pTknFlag_i_1__0/O
                         net (fo=1, routed)           0.000    -0.258    pt/genblk1[1].rx/PhaseAlignX/pTknFlag0
    SLICE_X8Y52          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pTknFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.323    -0.960    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X8Y52          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pTknFlag_reg/C
                         clock pessimism              0.472    -0.487    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.120    -0.367    pt/genblk1[1].rx/PhaseAlignX/pTknFlag_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.253    -0.535    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X5Y76          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.338    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X5Y76          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.283    -1.000    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X5Y76          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.464    -0.535    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.075    -0.460    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.263    -0.525    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X4Y61          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.319    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y61          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.296    -0.987    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X4Y61          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.461    -0.525    
    SLICE_X4Y61          FDCE (Hold_fdce_C_D)         0.075    -0.450    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.265    -0.523    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X4Y53          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.317    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y53          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.298    -0.985    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X4Y53          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.461    -0.523    
    SLICE_X4Y53          FDCE (Hold_fdce_C_D)         0.075    -0.448    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pt/enqueue_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.402%)  route 0.103ns (35.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/clk1x_des
    SLICE_X3Y50          FDRE                                         r  pt/enqueue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pt/enqueue_reg/Q
                         net (fo=10, routed)          0.103    -0.278    pt/cdc_fifo1/enqueue
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  pt/cdc_fifo1/waddr_gray[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.233    pt/cdc_fifo1/BIN2GRAY_return[0]
    SLICE_X2Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X2Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[0]/C
                         clock pessimism              0.474    -0.509    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.121    -0.388    pt/cdc_fifo1/waddr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pt/sas_des/delaycnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_des/delaycnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.677%)  route 0.077ns (29.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.989ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.262    -0.526    pt/sas_des/clk1x_des
    SLICE_X0Y62          FDCE                                         r  pt/sas_des/delaycnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  pt/sas_des/delaycnt_reg[6]/Q
                         net (fo=3, routed)           0.077    -0.308    pt/sas_des/delaycnt_reg__0[6]
    SLICE_X1Y62          LUT5 (Prop_lut5_I1_O)        0.045    -0.263 r  pt/sas_des/delaycnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.263    pt/sas_des/p_0_in__2[5]
    SLICE_X1Y62          FDCE                                         r  pt/sas_des/delaycnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.294    -0.989    pt/sas_des/clk1x_des
    SLICE_X1Y62          FDCE                                         r  pt/sas_des/delaycnt_reg[5]/C
                         clock pessimism              0.475    -0.513    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.092    -0.421    pt/sas_des/delaycnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/PhaseAlignX/pIDLY_CNT_Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[0].rx/PhaseAlignX/pDelayOvf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.378%)  route 0.078ns (29.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.255    -0.533    pt/genblk1[0].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y78          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pIDLY_CNT_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  pt/genblk1[0].rx/PhaseAlignX/pIDLY_CNT_Q_reg[4]/Q
                         net (fo=3, routed)           0.078    -0.314    pt/genblk1[0].rx/PhaseAlignX/pIDLY_CNT_Q_reg_n_0_[4]
    SLICE_X1Y78          LUT5 (Prop_lut5_I3_O)        0.045    -0.269 r  pt/genblk1[0].rx/PhaseAlignX/pDelayOvf_i_1/O
                         net (fo=1, routed)           0.000    -0.269    pt/genblk1[0].rx/PhaseAlignX/pDelayOvf_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pDelayOvf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.286    -0.997    pt/genblk1[0].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y78          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pDelayOvf_reg/C
                         clock pessimism              0.476    -0.520    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091    -0.429    pt/genblk1[0].rx/PhaseAlignX/pDelayOvf_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.225%)  route 0.311ns (68.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pt/cdc_fifo1/waddr_reg[7]/Q
                         net (fo=4, routed)           0.311    -0.071    pt/cdc_fifo1/rwram/ram_reg_1[7]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.494    -0.423    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.240    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pAligned_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/led2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.265    -0.523    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X4Y54          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pAligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pt/genblk1[2].rx/PhaseAlignX/pAligned_reg/Q
                         net (fo=2, routed)           0.115    -0.267    pt/vld_cb[2]
    SLICE_X7Y53          FDRE                                         r  pt/led2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.298    -0.985    pt/clk1x_des
    SLICE_X7Y53          FDRE                                         r  pt/led2_reg[0]/C
                         clock pessimism              0.477    -0.507    
    SLICE_X7Y53          FDRE (Hold_fdre_C_D)         0.070    -0.437    pt/led2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pt/rch_des_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.405%)  route 0.375ns (69.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/clk1x_des
    SLICE_X8Y51          FDRE                                         r  pt/rch_des_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  pt/rch_des_reg[12]/Q
                         net (fo=1, routed)           0.375     0.039    pt/cdc_fifo1/rwram/ram_reg_2[2]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.475    -0.442    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.296    -0.146    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1x_des
Waveform(ns):       { 0.000 5.714 }
Period(ns):         14.286
Sources:            { pt/bufr_des/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y20  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y78  pt/genblk1[0].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y54  pt/genblk1[1].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y52  pt/genblk1[2].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y78  pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y77  pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y54  pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y53  pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y52  pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y51  pt/genblk1[2].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X4Y50   pt/cdc_fifo1/filled_w_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X4Y51   pt/cdc_fifo1/raddr_bin_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X4Y51   pt/cdc_fifo1/raddr_bin_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y51   pt/cdc_fifo1/raddr_bin_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y52   pt/cdc_fifo1/raddr_bin_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y51   pt/cdc_fifo1/raddr_bin_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y52   pt/cdc_fifo1/raddr_bin_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X5Y51   pt/cdc_fifo1/raddr_bin_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X7Y51   pt/cdc_fifo1/raddr_bin_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X4Y51   pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y50   pt/cdc_fifo1/filled_w_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y51   pt/cdc_fifo1/raddr_bin_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y51   pt/cdc_fifo1/raddr_bin_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X5Y51   pt/cdc_fifo1/raddr_bin_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X5Y52   pt/cdc_fifo1/raddr_bin_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X5Y51   pt/cdc_fifo1/raddr_bin_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X5Y52   pt/cdc_fifo1/raddr_bin_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X5Y51   pt/cdc_fifo1/raddr_bin_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X7Y51   pt/cdc_fifo1/raddr_bin_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y51   pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[21].raddrA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.162ns  (logic 1.660ns (13.649%)  route 10.502ns (86.351%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 12.371 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.502     9.551    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X59Y6          LUT2 (Prop_lut2_I0_O)        0.298     9.849 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.849    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.399 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.733 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.733    me/yenc/gen_dsp[21].baseA[6]
    SLICE_X59Y7          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.520    12.371    me/yenc/clk_out1
    SLICE_X59Y7          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[6]/C
                         clock pessimism              0.464    12.835    
                         clock uncertainty           -0.082    12.753    
    SLICE_X59Y7          FDRE (Setup_fdre_C_D)        0.062    12.815    me/yenc/gen_dsp[21].raddrA_reg[6]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[21].raddrA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.067ns  (logic 1.565ns (12.969%)  route 10.502ns (87.031%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 12.371 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.502     9.551    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X59Y6          LUT2 (Prop_lut2_I0_O)        0.298     9.849 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.849    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.399 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.638 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.638    me/yenc/gen_dsp[21].baseA[7]
    SLICE_X59Y7          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.520    12.371    me/yenc/clk_out1
    SLICE_X59Y7          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[7]/C
                         clock pessimism              0.464    12.835    
                         clock uncertainty           -0.082    12.753    
    SLICE_X59Y7          FDRE (Setup_fdre_C_D)        0.062    12.815    me/yenc/gen_dsp[21].raddrA_reg[7]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[21].raddrA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.051ns  (logic 1.549ns (12.853%)  route 10.502ns (87.147%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 12.371 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.502     9.551    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X59Y6          LUT2 (Prop_lut2_I0_O)        0.298     9.849 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.849    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.399 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.622 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.622    me/yenc/gen_dsp[21].baseA[5]
    SLICE_X59Y7          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.520    12.371    me/yenc/clk_out1
    SLICE_X59Y7          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[5]/C
                         clock pessimism              0.464    12.835    
                         clock uncertainty           -0.082    12.753    
    SLICE_X59Y7          FDRE (Setup_fdre_C_D)        0.062    12.815    me/yenc/gen_dsp[21].raddrA_reg[5]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[21].raddrA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.918ns  (logic 1.416ns (11.881%)  route 10.502ns (88.119%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.502     9.551    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X59Y6          LUT2 (Prop_lut2_I0_O)        0.298     9.849 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.849    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.489 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.489    me/yenc/gen_dsp[21].baseA[4]
    SLICE_X59Y6          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    me/yenc/clk_out1
    SLICE_X59Y6          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[4]/C
                         clock pessimism              0.464    12.836    
                         clock uncertainty           -0.082    12.754    
    SLICE_X59Y6          FDRE (Setup_fdre_C_D)        0.062    12.816    me/yenc/gen_dsp[21].raddrA_reg[4]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[22].raddrA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.860ns  (logic 1.660ns (13.996%)  route 10.200ns (86.004%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 12.370 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.200     9.249    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X58Y9          LUT2 (Prop_lut2_I0_O)        0.298     9.547 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.547    me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA[4]_i_5_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.097 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[4]_i_1_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.431 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.431    me/yenc/gen_dsp[22].baseA[6]
    SLICE_X58Y10         FDRE                                         r  me/yenc/gen_dsp[22].raddrA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.519    12.370    me/yenc/clk_out1
    SLICE_X58Y10         FDRE                                         r  me/yenc/gen_dsp[22].raddrA_reg[6]/C
                         clock pessimism              0.464    12.834    
                         clock uncertainty           -0.082    12.752    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)        0.062    12.814    me/yenc/gen_dsp[22].raddrA_reg[6]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[21].raddrA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 1.356ns (11.435%)  route 10.502ns (88.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.502     9.551    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X59Y6          LUT2 (Prop_lut2_I0_O)        0.298     9.849 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.849    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_5_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.429 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.429    me/yenc/gen_dsp[21].baseA[3]
    SLICE_X59Y6          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    me/yenc/clk_out1
    SLICE_X59Y6          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[3]/C
                         clock pessimism              0.464    12.836    
                         clock uncertainty           -0.082    12.754    
    SLICE_X59Y6          FDRE (Setup_fdre_C_D)        0.062    12.816    me/yenc/gen_dsp[21].raddrA_reg[3]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[22].raddrA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 1.565ns (13.302%)  route 10.200ns (86.698%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 12.370 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.200     9.249    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X58Y9          LUT2 (Prop_lut2_I0_O)        0.298     9.547 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.547    me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA[4]_i_5_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.097 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[4]_i_1_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.336 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.336    me/yenc/gen_dsp[22].baseA[7]
    SLICE_X58Y10         FDRE                                         r  me/yenc/gen_dsp[22].raddrA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.519    12.370    me/yenc/clk_out1
    SLICE_X58Y10         FDRE                                         r  me/yenc/gen_dsp[22].raddrA_reg[7]/C
                         clock pessimism              0.464    12.834    
                         clock uncertainty           -0.082    12.752    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)        0.062    12.814    me/yenc/gen_dsp[22].raddrA_reg[7]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[22].raddrA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.749ns  (logic 1.549ns (13.184%)  route 10.200ns (86.816%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 12.370 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.200     9.249    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X58Y9          LUT2 (Prop_lut2_I0_O)        0.298     9.547 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.547    me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA[4]_i_5_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.097 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[4]_i_1_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.320 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.320    me/yenc/gen_dsp[22].baseA[5]
    SLICE_X58Y10         FDRE                                         r  me/yenc/gen_dsp[22].raddrA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.519    12.370    me/yenc/clk_out1
    SLICE_X58Y10         FDRE                                         r  me/yenc/gen_dsp[22].raddrA_reg[5]/C
                         clock pessimism              0.464    12.834    
                         clock uncertainty           -0.082    12.752    
    SLICE_X58Y10         FDRE (Setup_fdre_C_D)        0.062    12.814    me/yenc/gen_dsp[22].raddrA_reg[5]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[21].raddrA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 1.200ns (10.259%)  route 10.497ns (89.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.497     9.546    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X59Y6          LUT2 (Prop_lut2_I0_O)        0.298     9.844 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_6/O
                         net (fo=1, routed)           0.000     9.844    me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA[4]_i_6_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.268 r  me/yenc/gen_dsp[0].dsp/gen_dsp[21].raddrA_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.268    me/yenc/gen_dsp[21].baseA[2]
    SLICE_X59Y6          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    me/yenc/clk_out1
    SLICE_X59Y6          FDRE                                         r  me/yenc/gen_dsp[21].raddrA_reg[2]/C
                         clock pessimism              0.464    12.836    
                         clock uncertainty           -0.082    12.754    
    SLICE_X59Y6          FDRE (Setup_fdre_C_D)        0.062    12.816    me/yenc/gen_dsp[21].raddrA_reg[2]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[22].raddrA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.616ns  (logic 1.416ns (12.190%)  route 10.200ns (87.810%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 12.370 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.549    -1.429    me/yenc/gen_dsp[0].dsp/clk_out1
    SLICE_X30Y26         FDRE                                         r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.951 r  me/yenc/gen_dsp[0].dsp/rrrdelay_reg__0/Q
                         net (fo=140, routed)        10.200     9.249    me/yenc/gen_dsp[0].dsp/gen_dsp[0].storeP_pre1
    SLICE_X58Y9          LUT2 (Prop_lut2_I0_O)        0.298     9.547 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA[4]_i_5/O
                         net (fo=1, routed)           0.000     9.547    me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA[4]_i_5_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.187 r  me/yenc/gen_dsp[0].dsp/gen_dsp[22].raddrA_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.187    me/yenc/gen_dsp[22].baseA[4]
    SLICE_X58Y9          FDRE                                         r  me/yenc/gen_dsp[22].raddrA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.519    12.370    me/yenc/clk_out1
    SLICE_X58Y9          FDRE                                         r  me/yenc/gen_dsp[22].raddrA_reg[4]/C
                         clock pessimism              0.464    12.834    
                         clock uncertainty           -0.082    12.752    
    SLICE_X58Y9          FDRE (Setup_fdre_C_D)        0.062    12.814    me/yenc/gen_dsp[22].raddrA_reg[4]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  2.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 me/bs_stuff/odata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/is/genblk1[2].buffer_reg_0_31_6_8/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.114%)  route 0.283ns (68.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.566    -0.341    me/bs_stuff/clk_out1
    SLICE_X41Y47         FDRE                                         r  me/bs_stuff/odata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.213 r  me/bs_stuff/odata_reg[23]/Q
                         net (fo=1, routed)           0.283     0.071    me/is/genblk1[2].buffer_reg_0_31_6_8/DIB0
    SLICE_X30Y47         RAMD32                                       r  me/is/genblk1[2].buffer_reg_0_31_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.835    -0.718    me/is/genblk1[2].buffer_reg_0_31_6_8/WCLK
    SLICE_X30Y47         RAMD32                                       r  me/is/genblk1[2].buffer_reg_0_31_6_8/RAMB/CLK
                         clock pessimism              0.642    -0.077    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.092     0.015    me/is/genblk1[2].buffer_reg_0_31_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 me/cenc[0]/val_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/cenc[0]/val_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.187ns (43.736%)  route 0.241ns (56.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551    -0.356    me/cenc[0]/clk_out1
    SLICE_X35Y25         FDRE                                         r  me/cenc[0]/val_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.215 r  me/cenc[0]/val_reg[1][5]/Q
                         net (fo=4, routed)           0.241     0.026    me/cenc[0]/val_reg[1]__0[5]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.046     0.072 r  me/cenc[0]/val[2][6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.072    me/cenc[0]/val[2][6]_i_1__1_n_0
    SLICE_X37Y27         FDRE                                         r  me/cenc[0]/val_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.821    -0.732    me/cenc[0]/clk_out1
    SLICE_X37Y27         FDRE                                         r  me/cenc[0]/val_reg[2][6]/C
                         clock pessimism              0.642    -0.091    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.107     0.016    me/cenc[0]/val_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 me/yenc/gen_dsp[20].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[20].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.556    -0.351    me/yenc/clk_out1
    SLICE_X48Y26         FDRE                                         r  me/yenc/gen_dsp[20].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.210 r  me/yenc/gen_dsp[20].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.050    me/yenc/gen_dsp[20].raddrA[3]
    RAMB36_X1Y5          RAMB36E1                                     r  me/yenc/gen_dsp[20].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.868    -0.685    me/yenc/clk_out1
    RAMB36_X1Y5          RAMB36E1                                     r  me/yenc/gen_dsp[20].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.292    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.109    me/yenc/gen_dsp[20].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 me/yenc/gen_dsp[1].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[1].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.562    -0.345    me/yenc/clk_out1
    SLICE_X48Y56         FDRE                                         r  me/yenc/gen_dsp[1].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.204 r  me/yenc/gen_dsp[1].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.044    me/yenc/gen_dsp[1].raddrA[3]
    RAMB36_X1Y11         RAMB36E1                                     r  me/yenc/gen_dsp[1].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.873    -0.680    me/yenc/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  me/yenc/gen_dsp[1].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.287    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.104    me/yenc/gen_dsp[1].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 me/yenc/gen_dsp[2].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[2].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.563    -0.344    me/yenc/clk_out1
    SLICE_X48Y51         FDRE                                         r  me/yenc/gen_dsp[2].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.203 r  me/yenc/gen_dsp[2].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.043    me/yenc/gen_dsp[2].raddrA[3]
    RAMB36_X1Y10         RAMB36E1                                     r  me/yenc/gen_dsp[2].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.874    -0.679    me/yenc/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  me/yenc/gen_dsp[2].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.286    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.103    me/yenc/gen_dsp[2].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/rrst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.227ns (54.404%)  route 0.190ns (45.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X5Y49          FDRE                                         r  pt/cdc_fifo1/rrst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.183 r  pt/cdc_fifo1/rrst_reg[1]/Q
                         net (fo=11, routed)          0.190     0.008    pt/cdc_fifo1/rrst[1]
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.099     0.107 r  pt/cdc_fifo1/raddr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.107    pt/cdc_fifo1/p_0_in__4[7]
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/raddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.861    -0.693    pt/cdc_fifo1/clk_out1
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/raddr_reg[7]/C
                         clock pessimism              0.647    -0.046    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     0.045    pt/cdc_fifo1/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 me/bs/odata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/is/genblk1[1].buffer_reg_0_31_6_8/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.359%)  route 0.268ns (67.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.565    -0.342    me/bs/clk_out1
    SLICE_X36Y43         FDRE                                         r  me/bs/odata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.214 r  me/bs/odata_reg[15]/Q
                         net (fo=1, routed)           0.268     0.054    me/is/genblk1[1].buffer_reg_0_31_6_8/DIA1
    SLICE_X34Y47         RAMD32                                       r  me/is/genblk1[1].buffer_reg_0_31_6_8/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.834    -0.719    me/is/genblk1[1].buffer_reg_0_31_6_8/WCLK
    SLICE_X34Y47         RAMD32                                       r  me/is/genblk1[1].buffer_reg_0_31_6_8/RAMA_D1/CLK
                         clock pessimism              0.642    -0.078    
    SLICE_X34Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066    -0.012    me/is/genblk1[1].buffer_reg_0_31_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 me/bs/shiftdata_reg[2][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/bs/shiftdata_reg[3][51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.189ns (43.149%)  route 0.249ns (56.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.564    -0.343    me/bs/clk_out1
    SLICE_X37Y40         FDRE                                         r  me/bs/shiftdata_reg[2][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.202 r  me/bs/shiftdata_reg[2][51]/Q
                         net (fo=4, routed)           0.249     0.047    me/bs/shiftdata_reg[2]__0[51]
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.048     0.095 r  me/bs/shiftdata[3][51]_i_1/O
                         net (fo=1, routed)           0.000     0.095    me/bs/ROTATE32_return[51]
    SLICE_X33Y42         FDRE                                         r  me/bs/shiftdata_reg[3][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.833    -0.720    me/bs/clk_out1
    SLICE_X33Y42         FDRE                                         r  me/bs/shiftdata_reg[3][51]/C
                         clock pessimism              0.642    -0.079    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.107     0.028    me/bs/shiftdata_reg[3][51]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 me/bs/odata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/is/genblk1[1].buffer_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.886%)  route 0.253ns (63.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.565    -0.342    me/bs/clk_out1
    SLICE_X38Y46         FDRE                                         r  me/bs/odata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.194 r  me/bs/odata_reg[11]/Q
                         net (fo=1, routed)           0.253     0.060    me/is/genblk1[1].buffer_reg_0_31_0_5/DIB1
    SLICE_X34Y45         RAMD32                                       r  me/is/genblk1[1].buffer_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.833    -0.720    me/is/genblk1[1].buffer_reg_0_31_0_5/WCLK
    SLICE_X34Y45         RAMD32                                       r  me/is/genblk1[1].buffer_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.642    -0.079    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071    -0.008    me/is/genblk1[1].buffer_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 me/cenc[0]/val_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/cenc[0]/val_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.946%)  route 0.268ns (59.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551    -0.356    me/cenc[0]/clk_out1
    SLICE_X35Y24         FDRE                                         r  me/cenc[0]/val_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.215 r  me/cenc[0]/val_reg[1][3]/Q
                         net (fo=3, routed)           0.268     0.054    me/cenc[0]/val_reg[1]__0[3]
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.099 r  me/cenc[0]/val[2][4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.099    me/cenc[0]/val[2][4]_i_1__1_n_0
    SLICE_X38Y27         FDRE                                         r  me/cenc[0]/val_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.821    -0.732    me/cenc[0]/clk_out1
    SLICE_X38Y27         FDRE                                         r  me/cenc[0]/val_reg[2][4]/C
                         clock pessimism              0.642    -0.091    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.121     0.030    me/cenc[0]/val_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         14.286      10.402     DSP48_X0Y12      cnv_color/RC_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X0Y0      me/cenc[0]/gen_dsp[0].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X0Y3      me/cenc[0]/gen_dsp[3].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y1      me/cenc[1]/gen_dsp[0].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X0Y1      me/cenc[1]/gen_dsp[3].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y3      me/yenc/gen_dsp[12].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y7      me/yenc/gen_dsp[15].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y8      me/yenc/gen_dsp[18].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y5      me/yenc/gen_dsp[20].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y1      me/yenc/gen_dsp[23].sum_acc_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y28     me/footer_header_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y28     me/footer_header_reg_0_127_0_0__1/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y28     me/footer_header_reg_0_127_0_0__2/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y28     me/footer_header_reg_0_127_0_0__2/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y28     me/footer_header_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y28     me/footer_header_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y28     me/footer_header_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y28     me/footer_header_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y28     me/footer_header_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y28     me/footer_header_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y31     me/footer_header_reg_0_127_0_0__3/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y31     me/footer_header_reg_0_127_0_0__3/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y31     me/footer_header_reg_0_127_0_0__4/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y31     me/footer_header_reg_0_127_0_0__4/LOW/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y30     me/footer_header_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y30     me/footer_header_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y30     me/footer_header_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y30     me/footer_header_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y31     me/footer_header_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y31     me/footer_header_reg_0_15_0_0__4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         14.286      12.131     BUFGCTRL_X0Y19   pt/clocking_des/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.997ns  (required time - arrival time)
  Source:                 et/phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/tx_ready_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.456ns (47.433%)  route 0.505ns (52.567%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    8.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.618     8.613    et/C_BUFG
    SLICE_X4Y64          FDRE                                         r  et/phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.456     9.069 r  et/phy_ready_reg/Q
                         net (fo=1, routed)           0.505     9.575    et/phy_ready
    SLICE_X4Y63          FDRE                                         r  et/tx_ready_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.499    44.866    et/eth_tx_clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  et/tx_ready_meta_reg/C
                         clock pessimism              0.000    44.866    
                         clock uncertainty           -0.214    44.652    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)       -0.081    44.571    et/tx_ready_meta_reg
  -------------------------------------------------------------------
                         required time                         44.571    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                 34.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 et/phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/tx_ready_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.015%)  route 0.179ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.587     2.636    et/C_BUFG
    SLICE_X4Y64          FDRE                                         r  et/phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     2.777 r  et/phy_ready_reg/Q
                         net (fo=1, routed)           0.179     2.956    et/phy_ready
    SLICE_X4Y63          FDRE                                         r  et/tx_ready_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.007    et/eth_tx_clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  et/tx_ready_meta_reg/C
                         clock pessimism              0.000     2.007    
                         clock uncertainty            0.214     2.220    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.066     2.286    et/tx_ready_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  eth_tx_clk

Setup :           16  Failing Endpoints,  Worst Slack       -3.464ns,  Total Violation      -23.287ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.379ns,  Total Violation       -0.579ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.464ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        11.878ns  (logic 0.419ns (3.527%)  route 11.459ns (96.473%))
  Logic Levels:           0  
  Clock Path Skew:        6.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14164.793 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.437ns = ( 14155.988 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.541 14155.988    be2e/af/clk_out1
    SLICE_X11Y71         FDRE                                         r  be2e/af/waddr_gray_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.419 14156.407 r  be2e/af/waddr_gray_reg[11]/Q
                         net (fo=1, routed)          11.459 14167.866    be2e/af/waddr_gray[11]
    SLICE_X12Y70         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.426 14164.793    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][11]/C
                         clock pessimism              0.000 14164.793    
                         clock uncertainty           -0.185 14164.608    
    SLICE_X12Y70         FDRE (Setup_fdre_C_D)       -0.206 14164.402    be2e/af/waddr_gray_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                      14164.402    
                         arrival time                       -14167.866    
  -------------------------------------------------------------------
                         slack                                 -3.464    

Slack (VIOLATED) :        -2.317ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        10.840ns  (logic 0.518ns (4.779%)  route 10.322ns (95.221%))
  Logic Levels:           0  
  Clock Path Skew:        6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14164.796 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.432ns = ( 14155.993 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.546 14155.993    be2e/af/clk_out1
    SLICE_X12Y67         FDRE                                         r  be2e/af/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518 14156.511 r  be2e/af/waddr_gray_reg[4]/Q
                         net (fo=1, routed)          10.322 14166.833    be2e/af/waddr_gray[4]
    SLICE_X13Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.429 14164.796    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.000 14164.796    
                         clock uncertainty           -0.185 14164.611    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.095 14164.517    be2e/af/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                      14164.516    
                         arrival time                       -14166.833    
  -------------------------------------------------------------------
                         slack                                 -2.317    

Slack (VIOLATED) :        -2.267ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        10.853ns  (logic 0.518ns (4.773%)  route 10.335ns (95.227%))
  Logic Levels:           0  
  Clock Path Skew:        6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14164.796 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.431ns = ( 14155.994 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.547 14155.994    be2e/af/clk_out1
    SLICE_X12Y66         FDRE                                         r  be2e/af/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518 14156.512 r  be2e/af/waddr_gray_reg[0]/Q
                         net (fo=1, routed)          10.335 14166.847    be2e/af/waddr_gray[0]
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.429 14164.796    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.000 14164.796    
                         clock uncertainty           -0.185 14164.611    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.031 14164.580    be2e/af/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                      14164.580    
                         arrival time                       -14166.847    
  -------------------------------------------------------------------
                         slack                                 -2.267    

Slack (VIOLATED) :        -2.178ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        10.715ns  (logic 0.456ns (4.256%)  route 10.259ns (95.744%))
  Logic Levels:           0  
  Clock Path Skew:        6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14164.791 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.437ns = ( 14155.988 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.541 14155.988    be2e/af/clk_out1
    SLICE_X11Y71         FDRE                                         r  be2e/af/waddr_gray_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456 14156.444 r  be2e/af/waddr_gray_reg[12]/Q
                         net (fo=1, routed)          10.259 14166.704    be2e/af/waddr_gray[12]
    SLICE_X11Y72         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.424 14164.791    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][12]/C
                         clock pessimism              0.000 14164.791    
                         clock uncertainty           -0.185 14164.606    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)       -0.081 14164.525    be2e/af/waddr_gray_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                      14164.525    
                         arrival time                       -14166.703    
  -------------------------------------------------------------------
                         slack                                 -2.178    

Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        10.727ns  (logic 0.518ns (4.829%)  route 10.209ns (95.171%))
  Logic Levels:           0  
  Clock Path Skew:        6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14164.796 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.431ns = ( 14155.994 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.547 14155.994    be2e/af/clk_out1
    SLICE_X12Y66         FDRE                                         r  be2e/af/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518 14156.512 r  be2e/af/waddr_gray_reg[2]/Q
                         net (fo=1, routed)          10.209 14166.721    be2e/af/waddr_gray[2]
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.429 14164.796    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.000 14164.796    
                         clock uncertainty           -0.185 14164.611    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.028 14164.583    be2e/af/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                      14164.583    
                         arrival time                       -14166.721    
  -------------------------------------------------------------------
                         slack                                 -2.137    

Slack (VIOLATED) :        -2.060ns  (required time - arrival time)
  Source:                 pt/sas_g/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        10.607ns  (logic 0.456ns (4.299%)  route 10.151ns (95.701%))
  Logic Levels:           0  
  Clock Path Skew:        6.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14164.800 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 14156.002 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.554 14156.001    pt/sas_g/clk_out1
    SLICE_X11Y58         FDRE                                         r  pt/sas_g/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456 14156.457 r  pt/sas_g/rst_reg/Q
                         net (fo=272, routed)        10.151 14166.607    be2e/af/out
    SLICE_X9Y62          FDRE                                         r  be2e/af/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.433 14164.800    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  be2e/af/rrst_reg[0]/C
                         clock pessimism              0.000 14164.800    
                         clock uncertainty           -0.185 14164.615    
    SLICE_X9Y62          FDRE (Setup_fdre_C_D)       -0.067 14164.548    be2e/af/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                      14164.549    
                         arrival time                       -14166.607    
  -------------------------------------------------------------------
                         slack                                 -2.060    

Slack (VIOLATED) :        -1.944ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        10.321ns  (logic 0.478ns (4.631%)  route 9.843ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        6.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14164.793 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.432ns = ( 14155.993 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.546 14155.993    be2e/af/clk_out1
    SLICE_X12Y67         FDRE                                         r  be2e/af/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478 14156.471 r  be2e/af/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           9.843 14166.313    be2e/af/waddr_gray[5]
    SLICE_X13Y69         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.426 14164.793    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.000 14164.793    
                         clock uncertainty           -0.185 14164.608    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)       -0.238 14164.370    be2e/af/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                      14164.370    
                         arrival time                       -14166.314    
  -------------------------------------------------------------------
                         slack                                 -1.944    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        10.139ns  (logic 0.478ns (4.714%)  route 9.661ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14164.796 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.431ns = ( 14155.994 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.547 14155.994    be2e/af/clk_out1
    SLICE_X12Y66         FDRE                                         r  be2e/af/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.478 14156.472 r  be2e/af/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           9.661 14166.133    be2e/af/waddr_gray[1]
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.429 14164.796    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.000 14164.796    
                         clock uncertainty           -0.185 14164.611    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.216 14164.396    be2e/af/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                      14164.395    
                         arrival time                       -14166.133    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        10.121ns  (logic 0.518ns (5.118%)  route 9.603ns (94.882%))
  Logic Levels:           0  
  Clock Path Skew:        6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14164.796 - 14160.000 ) 
    Source Clock Delay      (SCD):    -1.432ns = ( 14155.993 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977 14158.402 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233 14159.636    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950 14152.686 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 14154.352    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 14154.447 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.546 14155.993    be2e/af/clk_out1
    SLICE_X12Y67         FDRE                                         r  be2e/af/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518 14156.511 r  be2e/af/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           9.603 14166.114    be2e/af/waddr_gray[6]
    SLICE_X13Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408 14161.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 14163.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 14163.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.429 14164.796    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.000 14164.796    
                         clock uncertainty           -0.185 14164.611    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.093 14164.519    be2e/af/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                      14164.519    
                         arrival time                       -14166.115    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 be2e/af/waddr_gray_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.575ns  (eth_tx_clk rise@14160.000ns - clk_out1_clk_wiz_1 rise@14157.426ns)
  Data Path Delay:        5.247ns  (logic 0.160ns (3.049%)  route 5.087ns (96.951%))
  Logic Levels:           0  
  Clock Path Skew:        2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 14161.458 - 14160.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 14156.692 - 14157.426 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                  14157.426 14157.426 r  
    D15                                               0.000 14157.426 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000 14157.426    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545 14157.971 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480 14158.451    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141 14155.311 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534 14155.844    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 14155.873 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.820 14156.692    be2e/af/clk_out1
    SLICE_X11Y71         FDRE                                         r  be2e/af/waddr_gray_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.160 14156.853 r  be2e/af/waddr_gray_reg[13]/Q
                         net (fo=1, routed)           5.087 14161.940    be2e/af/waddr_gray[13]
    SLICE_X12Y71         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                  14160.000 14160.000 r  
    H16                                               0.000 14160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000 14160.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247 14160.246 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634 14160.880    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026 14160.906 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.552 14161.458    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][13]/C
                         clock pessimism              0.000 14161.458    
                         clock uncertainty           -0.185 14161.273    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)       -0.110 14161.163    be2e/af/waddr_gray_sync_reg[0][13]
  -------------------------------------------------------------------
                         required time                      14161.163    
                         arrival time                       -14161.939    
  -------------------------------------------------------------------
                         slack                                 -0.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.379ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 0.367ns (5.133%)  route 6.782ns (94.867%))
  Logic Levels:           0  
  Clock Path Skew:        7.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    -2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.427    -2.008    be2e/af/clk_out1
    SLICE_X9Y68          FDRE                                         r  be2e/af/waddr_gray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.367    -1.641 r  be2e/af/waddr_gray_reg[8]/Q
                         net (fo=1, routed)           6.782     5.141    be2e/af/waddr_gray[8]
    SLICE_X8Y71          FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.541     5.087    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][8]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.185     5.272    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.248     5.520    be2e/af/waddr_gray_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           5.141    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.200ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.385ns (5.394%)  route 6.752ns (94.606%))
  Logic Levels:           0  
  Clock Path Skew:        7.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.429    -2.006    be2e/af/clk_out1
    SLICE_X12Y67         FDRE                                         r  be2e/af/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.385    -1.621 r  be2e/af/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           6.752     5.131    be2e/af/waddr_gray[7]
    SLICE_X13Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.092    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.000     5.092    
                         clock uncertainty            0.185     5.277    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.054     5.331    be2e/af/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -5.331    
                         arrival time                           5.131    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 0.367ns (4.766%)  route 7.334ns (95.234%))
  Logic Levels:           0  
  Clock Path Skew:        7.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.426    -2.009    be2e/af/clk_out1
    SLICE_X11Y71         FDRE                                         r  be2e/af/waddr_gray_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.367    -1.642 r  be2e/af/waddr_gray_reg[10]/Q
                         net (fo=1, routed)           7.334     5.691    be2e/af/waddr_gray[10]
    SLICE_X8Y71          FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.541     5.087    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][10]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.185     5.272    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.223     5.495    be2e/af/waddr_gray_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                           5.691    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 0.385ns (5.020%)  route 7.284ns (94.980%))
  Logic Levels:           0  
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    -2.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.430    -2.005    be2e/af/clk_out1
    SLICE_X12Y66         FDRE                                         r  be2e/af/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.385    -1.620 r  be2e/af/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           7.284     5.663    be2e/af/waddr_gray[3]
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.092    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.000     5.092    
                         clock uncertainty            0.185     5.277    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.104     5.381    be2e/af/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.381    
                         arrival time                           5.663    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 0.337ns (4.338%)  route 7.431ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        7.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    -2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.427    -2.008    be2e/af/clk_out1
    SLICE_X9Y68          FDRE                                         r  be2e/af/waddr_gray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.337    -1.671 r  be2e/af/waddr_gray_reg[9]/Q
                         net (fo=1, routed)           7.431     5.760    be2e/af/waddr_gray[9]
    SLICE_X8Y71          FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.541     5.087    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][9]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.185     5.272    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.106     5.378    be2e/af/waddr_gray_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -5.378    
                         arrival time                           5.760    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.367ns (4.591%)  route 7.628ns (95.409%))
  Logic Levels:           0  
  Clock Path Skew:        7.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    -2.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.427    -2.008    be2e/af/clk_out1
    SLICE_X11Y69         FDRE                                         r  be2e/af/waddr_gray_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.641 r  be2e/af/waddr_gray_reg[14]/Q
                         net (fo=1, routed)           7.628     5.986    be2e/af/waddr_gray[14]
    SLICE_X12Y70         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.542     5.088    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][14]/C
                         clock pessimism              0.000     5.088    
                         clock uncertainty            0.185     5.273    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.232     5.505    be2e/af/waddr_gray_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -5.505    
                         arrival time                           5.986    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 0.337ns (4.210%)  route 7.667ns (95.790%))
  Logic Levels:           0  
  Clock Path Skew:        7.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.426    -2.009    be2e/af/clk_out1
    SLICE_X11Y71         FDRE                                         r  be2e/af/waddr_gray_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.337    -1.672 r  be2e/af/waddr_gray_reg[13]/Q
                         net (fo=1, routed)           7.667     5.995    be2e/af/waddr_gray[13]
    SLICE_X12Y71         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.541     5.087    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][13]/C
                         clock pessimism              0.000     5.087    
                         clock uncertainty            0.185     5.272    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.104     5.376    be2e/af/waddr_gray_sync_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.995    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 0.418ns (4.860%)  route 8.183ns (95.140%))
  Logic Levels:           0  
  Clock Path Skew:        7.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.429    -2.006    be2e/af/clk_out1
    SLICE_X12Y67         FDRE                                         r  be2e/af/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.418    -1.588 r  be2e/af/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           8.183     6.595    be2e/af/waddr_gray[6]
    SLICE_X13Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.092    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.000     5.092    
                         clock uncertainty            0.185     5.277    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.170     5.447    be2e/af/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -5.447    
                         arrival time                           6.595    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 0.385ns (4.459%)  route 8.249ns (95.541%))
  Logic Levels:           0  
  Clock Path Skew:        7.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    -2.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.430    -2.005    be2e/af/clk_out1
    SLICE_X12Y66         FDRE                                         r  be2e/af/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.385    -1.620 r  be2e/af/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           8.249     6.629    be2e/af/waddr_gray[1]
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.092    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.000     5.092    
                         clock uncertainty            0.185     5.277    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.094     5.371    be2e/af/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.371    
                         arrival time                           6.629    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 be2e/af/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            be2e/af/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 0.385ns (4.391%)  route 8.384ns (95.609%))
  Logic Levels:           0  
  Clock Path Skew:        7.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    -2.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.103ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.429    -2.006    be2e/af/clk_out1
    SLICE_X12Y67         FDRE                                         r  be2e/af/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.385    -1.621 r  be2e/af/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           8.384     6.762    be2e/af/waddr_gray[5]
    SLICE_X13Y69         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.543     5.089    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  be2e/af/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.000     5.089    
                         clock uncertainty            0.185     5.274    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.054     5.328    be2e/af/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.328    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  1.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk1x_ser

Setup :            0  Failing Endpoints,  Worst Slack       10.951ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.288ns,  Total Violation       -0.288ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.951ns  (required time - arrival time)
  Source:                 pt/sas_g/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 0.456ns (8.438%)  route 4.948ns (91.562%))
  Logic Levels:           0  
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 15.189 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.424ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.554    -1.424    pt/sas_g/clk_out1
    SLICE_X11Y58         FDRE                                         r  pt/sas_g/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.968 r  pt/sas_g/rst_reg/Q
                         net (fo=272, routed)         4.948     3.980    pt/cdc_fifo2/wrst_reg[0]_0[0]
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.700    15.189    pt/cdc_fifo2/CLK
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/rrst_reg[0]/C
                         clock pessimism              0.000    15.189    
                         clock uncertainty           -0.211    14.978    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)       -0.047    14.931    pt/cdc_fifo2/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                 10.951    

Slack (MET) :             11.196ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.518ns (9.989%)  route 4.668ns (90.011%))
  Logic Levels:           0  
  Clock Path Skew:        2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 15.189 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.558    -1.420    pt/cdc_fifo2/clk_out1
    SLICE_X8Y29          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.902 r  pt/cdc_fifo2/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           4.668     3.766    pt/cdc_fifo2/waddr_gray[6]
    SLICE_X6Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.700    15.189    pt/cdc_fifo2/CLK
    SLICE_X6Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.000    15.189    
                         clock uncertainty           -0.211    14.978    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)       -0.016    14.962    pt/cdc_fifo2/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 11.196    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 0.518ns (10.320%)  route 4.501ns (89.680%))
  Logic Levels:           0  
  Clock Path Skew:        2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 15.189 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.558    -1.420    pt/cdc_fifo2/clk_out1
    SLICE_X8Y29          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.902 r  pt/cdc_fifo2/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           4.501     3.599    pt/cdc_fifo2/waddr_gray[7]
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.700    15.189    pt/cdc_fifo2/CLK
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.000    15.189    
                         clock uncertainty           -0.211    14.978    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)       -0.081    14.897    pt/cdc_fifo2/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.518ns (10.374%)  route 4.475ns (89.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 15.187 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.559    -1.419    pt/cdc_fifo2/clk_out1
    SLICE_X8Y30          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.901 r  pt/cdc_fifo2/waddr_gray_reg[4]/Q
                         net (fo=1, routed)           4.475     3.575    pt/cdc_fifo2/waddr_gray[4]
    SLICE_X4Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.698    15.187    pt/cdc_fifo2/CLK
    SLICE_X4Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.000    15.187    
                         clock uncertainty           -0.211    14.976    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.067    14.909    pt/cdc_fifo2/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.449ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.456ns (9.348%)  route 4.422ns (90.652%))
  Logic Levels:           0  
  Clock Path Skew:        2.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 15.187 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    pt/cdc_fifo2/clk_out1
    SLICE_X9Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  pt/cdc_fifo2/waddr_gray_reg[2]/Q
                         net (fo=1, routed)           4.422     3.460    pt/cdc_fifo2/waddr_gray[2]
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.698    15.187    pt/cdc_fifo2/CLK
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.000    15.187    
                         clock uncertainty           -0.211    14.976    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)       -0.067    14.909    pt/cdc_fifo2/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 11.449    

Slack (MET) :             11.464ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 0.518ns (10.639%)  route 4.351ns (89.361%))
  Logic Levels:           0  
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 15.187 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.559    -1.419    pt/cdc_fifo2/clk_out1
    SLICE_X8Y30          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.901 r  pt/cdc_fifo2/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           4.351     3.450    pt/cdc_fifo2/waddr_gray[5]
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.698    15.187    pt/cdc_fifo2/CLK
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.000    15.187    
                         clock uncertainty           -0.211    14.976    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)       -0.062    14.914    pt/cdc_fifo2/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                 11.464    

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.456ns (10.046%)  route 4.083ns (89.954%))
  Logic Levels:           0  
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.957ns = ( 15.243 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    pt/cdc_fifo2/clk_out1
    SLICE_X9Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  pt/cdc_fifo2/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           4.083     3.121    pt/cdc_fifo2/waddr_gray[1]
    SLICE_X8Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.754    15.243    pt/cdc_fifo2/CLK
    SLICE_X8Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.000    15.243    
                         clock uncertainty           -0.211    15.032    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.031    15.001    pt/cdc_fifo2/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 11.880    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.518ns (12.681%)  route 3.567ns (87.319%))
  Logic Levels:           0  
  Clock Path Skew:        2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 15.189 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.558    -1.420    pt/cdc_fifo2/clk_out1
    SLICE_X8Y29          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.902 r  pt/cdc_fifo2/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           3.567     2.665    pt/cdc_fifo2/waddr_gray[3]
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.700    15.189    pt/cdc_fifo2/CLK
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.000    15.189    
                         clock uncertainty           -0.211    14.978    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)       -0.047    14.931    pt/cdc_fifo2/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.704ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.456ns (12.267%)  route 3.261ns (87.733%))
  Logic Levels:           0  
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 15.245 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    pt/cdc_fifo2/clk_out1
    SLICE_X9Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  pt/cdc_fifo2/waddr_gray_reg[0]/Q
                         net (fo=1, routed)           3.261     2.299    pt/cdc_fifo2/waddr_gray[0]
    SLICE_X8Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.756    15.245    pt/cdc_fifo2/CLK
    SLICE_X8Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.000    15.245    
                         clock uncertainty           -0.211    15.034    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.031    15.003    pt/cdc_fifo2/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                          -2.299    
  -------------------------------------------------------------------
                         slack                                 12.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.288ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.367ns (11.482%)  route 2.829ns (88.518%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.443    -1.992    pt/cdc_fifo2/clk_out1
    SLICE_X9Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.367    -1.625 r  pt/cdc_fifo2/waddr_gray_reg[0]/Q
                         net (fo=1, routed)           2.829     1.205    pt/cdc_fifo2/waddr_gray[0]
    SLICE_X8Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.792     1.039    pt/cdc_fifo2/CLK
    SLICE_X8Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.000     1.039    
                         clock uncertainty            0.211     1.250    
    SLICE_X8Y31          FDRE (Hold_fdre_C_D)         0.243     1.493    pt/cdc_fifo2/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.418ns (11.909%)  route 3.092ns (88.091%))
  Logic Levels:           0  
  Clock Path Skew:        2.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    -1.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.442    -1.993    pt/cdc_fifo2/clk_out1
    SLICE_X8Y29          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.418    -1.575 r  pt/cdc_fifo2/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           3.092     1.517    pt/cdc_fifo2/waddr_gray[3]
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.735     0.982    pt/cdc_fifo2/CLK
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.211     1.193    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.191     1.384    pt/cdc_fifo2/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.367ns (9.367%)  route 3.551ns (90.633%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.443    -1.992    pt/cdc_fifo2/clk_out1
    SLICE_X9Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.367    -1.625 r  pt/cdc_fifo2/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           3.551     1.926    pt/cdc_fifo2/waddr_gray[1]
    SLICE_X8Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.789     1.036    pt/cdc_fifo2/CLK
    SLICE_X8Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.000     1.036    
                         clock uncertainty            0.211     1.247    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.243     1.490    pt/cdc_fifo2/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.418ns (10.097%)  route 3.722ns (89.903%))
  Logic Levels:           0  
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -1.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.442    -1.993    pt/cdc_fifo2/clk_out1
    SLICE_X8Y30          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.418    -1.575 r  pt/cdc_fifo2/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           3.722     2.147    pt/cdc_fifo2/waddr_gray[5]
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.732     0.979    pt/cdc_fifo2/CLK
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.000     0.979    
                         clock uncertainty            0.211     1.190    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.179     1.369    pt/cdc_fifo2/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.367ns (8.731%)  route 3.836ns (91.269%))
  Logic Levels:           0  
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.443    -1.992    pt/cdc_fifo2/clk_out1
    SLICE_X9Y31          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.367    -1.625 r  pt/cdc_fifo2/waddr_gray_reg[2]/Q
                         net (fo=1, routed)           3.836     2.212    pt/cdc_fifo2/waddr_gray[2]
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.732     0.979    pt/cdc_fifo2/CLK
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.000     0.979    
                         clock uncertainty            0.211     1.190    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.192     1.382    pt/cdc_fifo2/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.418ns (9.781%)  route 3.855ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -1.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.442    -1.993    pt/cdc_fifo2/clk_out1
    SLICE_X8Y30          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.418    -1.575 r  pt/cdc_fifo2/waddr_gray_reg[4]/Q
                         net (fo=1, routed)           3.855     2.281    pt/cdc_fifo2/waddr_gray[4]
    SLICE_X4Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.732     0.979    pt/cdc_fifo2/CLK
    SLICE_X4Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.000     0.979    
                         clock uncertainty            0.211     1.190    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.192     1.382    pt/cdc_fifo2/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.418ns (9.754%)  route 3.867ns (90.246%))
  Logic Levels:           0  
  Clock Path Skew:        2.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    -1.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.442    -1.993    pt/cdc_fifo2/clk_out1
    SLICE_X8Y29          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.418    -1.575 r  pt/cdc_fifo2/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           3.867     2.293    pt/cdc_fifo2/waddr_gray[7]
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.735     0.982    pt/cdc_fifo2/CLK
    SLICE_X7Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.211     1.193    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.180     1.373    pt/cdc_fifo2/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.418ns (9.449%)  route 4.006ns (90.551%))
  Logic Levels:           0  
  Clock Path Skew:        2.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    -1.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.442    -1.993    pt/cdc_fifo2/clk_out1
    SLICE_X8Y29          FDRE                                         r  pt/cdc_fifo2/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.418    -1.575 r  pt/cdc_fifo2/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           4.006     2.431    pt/cdc_fifo2/waddr_gray[6]
    SLICE_X6Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.735     0.982    pt/cdc_fifo2/CLK
    SLICE_X6Y28          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.211     1.193    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.234     1.427    pt/cdc_fifo2/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 pt/sas_g/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo2/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.367ns (7.922%)  route 4.265ns (92.078%))
  Logic Levels:           0  
  Clock Path Skew:        2.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.146ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933     0.933 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.095    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.113 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.526    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.435 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.437    -1.998    pt/sas_g/clk_out1
    SLICE_X11Y58         FDRE                                         r  pt/sas_g/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.631 r  pt/sas_g/rst_reg/Q
                         net (fo=272, routed)         4.265     2.634    pt/cdc_fifo2/wrst_reg[0]_0[0]
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.735     0.982    pt/cdc_fifo2/CLK
    SLICE_X4Y28          FDRE                                         r  pt/cdc_fifo2/rrst_reg[0]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.211     1.193    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.191     1.384    pt/cdc_fifo2/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.251    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk1x_des

Setup :            0  Failing Endpoints,  Worst Slack       11.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.456ns (31.755%)  route 0.980ns (68.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X7Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.884 r  pt/cdc_fifo1/raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.980     0.096    pt/cdc_fifo1/raddr_gray[4]
    SLICE_X7Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/cdc_fifo1/clk1x_des
    SLICE_X7Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.372    12.136    
                         clock uncertainty           -0.202    11.934    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.105    11.829    pt/cdc_fifo1/raddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.757ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.456ns (31.335%)  route 0.999ns (68.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.884 r  pt/cdc_fifo1/raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.999     0.115    pt/cdc_fifo1/raddr_gray[1]
    SLICE_X4Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.372    12.136    
                         clock uncertainty           -0.202    11.934    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.062    11.872    pt/cdc_fifo1/raddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 11.757    

Slack (MET) :             11.763ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.456ns (31.146%)  route 1.008ns (68.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.884 r  pt/cdc_fifo1/raddr_gray_reg[0]/Q
                         net (fo=1, routed)           1.008     0.124    pt/cdc_fifo1/raddr_gray[0]
    SLICE_X4Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.372    12.136    
                         clock uncertainty           -0.202    11.934    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.047    11.887    pt/cdc_fifo1/raddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.887    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                 11.763    

Slack (MET) :             11.770ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.456ns (31.261%)  route 1.003ns (68.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.356ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.622    -1.356    pt/cdc_fifo1/clk_out1
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.900 r  pt/cdc_fifo1/raddr_gray_reg[2]/Q
                         net (fo=1, routed)           1.003     0.102    pt/cdc_fifo1/raddr_gray[2]
    SLICE_X5Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/cdc_fifo1/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.372    12.136    
                         clock uncertainty           -0.202    11.934    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)       -0.062    11.872    pt/cdc_fifo1/raddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                 11.770    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.478%)  route 0.794ns (60.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.822 r  pt/cdc_fifo1/raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.794    -0.028    pt/cdc_fifo1/raddr_gray[3]
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)       -0.047    11.941    pt/cdc_fifo1/raddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             11.990ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.456ns (36.743%)  route 0.785ns (63.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X5Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.884 r  pt/cdc_fifo1/raddr_gray_reg[6]/Q
                         net (fo=1, routed)           0.785    -0.099    pt/cdc_fifo1/raddr_gray[6]
    SLICE_X5Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/cdc_fifo1/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.372    12.136    
                         clock uncertainty           -0.202    11.934    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)       -0.043    11.891    pt/cdc_fifo1/raddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                 11.990    

Slack (MET) :             12.054ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.198%)  route 0.710ns (57.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.822 r  pt/cdc_fifo1/raddr_gray_reg[5]/Q
                         net (fo=1, routed)           0.710    -0.112    pt/cdc_fifo1/raddr_gray[5]
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.047    11.941    pt/cdc_fifo1/raddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                 12.054    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.456ns (39.027%)  route 0.712ns (60.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.356ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.622    -1.356    pt/cdc_fifo1/clk_out1
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.900 r  pt/cdc_fifo1/raddr_gray_reg[7]/Q
                         net (fo=1, routed)           0.712    -0.188    pt/cdc_fifo1/raddr_gray[7]
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)       -0.016    11.972    pt/cdc_fifo1/raddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.972    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                 12.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.222%)  route 0.283ns (66.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.590    -0.317    pt/cdc_fifo1/clk_out1
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.176 r  pt/cdc_fifo1/raddr_gray_reg[7]/Q
                         net (fo=1, routed)           0.283     0.108    pt/cdc_fifo1/raddr_gray[7]
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.323    -0.960    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.694    -0.265    
                         clock uncertainty            0.202    -0.063    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.060    -0.003    pt/cdc_fifo1/raddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.483%)  route 0.293ns (67.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X5Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  pt/cdc_fifo1/raddr_gray_reg[6]/Q
                         net (fo=1, routed)           0.293     0.123    pt/cdc_fifo1/raddr_gray[6]
    SLICE_X5Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.694    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.076    -0.011    pt/cdc_fifo1/raddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.688%)  route 0.296ns (64.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.147 r  pt/cdc_fifo1/raddr_gray_reg[5]/Q
                         net (fo=1, routed)           0.296     0.149    pt/cdc_fifo1/raddr_gray[5]
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.323    -0.960    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.694    -0.265    
                         clock uncertainty            0.202    -0.063    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.075     0.012    pt/cdc_fifo1/raddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.164ns (31.775%)  route 0.352ns (68.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.147 r  pt/cdc_fifo1/raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.352     0.205    pt/cdc_fifo1/raddr_gray[3]
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.323    -0.960    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.694    -0.265    
                         clock uncertainty            0.202    -0.063    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.075     0.012    pt/cdc_fifo1/raddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.480%)  route 0.435ns (75.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X7Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  pt/cdc_fifo1/raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.435     0.265    pt/cdc_fifo1/raddr_gray[4]
    SLICE_X7Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X7Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.694    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.061    -0.026    pt/cdc_fifo1/raddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.703%)  route 0.480ns (77.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  pt/cdc_fifo1/raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.480     0.310    pt/cdc_fifo1/raddr_gray[0]
    SLICE_X4Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.694    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.075    -0.012    pt/cdc_fifo1/raddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.807%)  route 0.477ns (77.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  pt/cdc_fifo1/raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.477     0.308    pt/cdc_fifo1/raddr_gray[1]
    SLICE_X4Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.694    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.071    -0.016    pt/cdc_fifo1/raddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.250%)  route 0.493ns (77.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.590    -0.317    pt/cdc_fifo1/clk_out1
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.176 r  pt/cdc_fifo1/raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.493     0.317    pt/cdc_fifo1/raddr_gray[2]
    SLICE_X5Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.694    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.071    -0.016    pt/cdc_fifo1/raddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  clk1x_des
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.419ns (16.525%)  route 2.117ns (83.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.419    -1.565 r  pt/cdc_fifo1/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           2.117     0.552    pt/cdc_fifo1/waddr_gray[6]
    SLICE_X5Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    pt/cdc_fifo1/clk_out1
    SLICE_X5Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.372    12.745    
                         clock uncertainty           -0.202    12.543    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)       -0.222    12.321    pt/cdc_fifo1/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.770ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.456ns (16.911%)  route 2.240ns (83.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 12.356 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456    -1.528 r  pt/cdc_fifo1/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           2.240     0.713    pt/cdc_fifo1/waddr_gray[7]
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.505    12.356    pt/cdc_fifo1/clk_out1
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.372    12.728    
                         clock uncertainty           -0.202    12.526    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)       -0.043    12.483    pt/cdc_fifo1/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 11.770    

Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 pt/sas_des/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.456ns (17.362%)  route 2.170ns (82.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.746    -1.988    pt/sas_des/clk1x_des
    SLICE_X1Y61          FDRE                                         r  pt/sas_des/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456    -1.532 r  pt/sas_des/rst_reg/Q
                         net (fo=6, routed)           2.170     0.639    pt/cdc_fifo1/out
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/C
                         clock pessimism              0.372    12.745    
                         clock uncertainty           -0.202    12.543    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)       -0.047    12.496    pt/cdc_fifo1/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.881ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.518ns (20.072%)  route 2.063ns (79.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 12.374 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X2Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518    -1.466 r  pt/cdc_fifo1/waddr_gray_reg[0]/Q
                         net (fo=1, routed)           2.063     0.597    pt/cdc_fifo1/waddr_gray[0]
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.523    12.374    pt/cdc_fifo1/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.372    12.747    
                         clock uncertainty           -0.202    12.545    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)       -0.067    12.478    pt/cdc_fifo1/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 11.881    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.456ns (18.666%)  route 1.987ns (81.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 12.356 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456    -1.528 r  pt/cdc_fifo1/waddr_gray_reg[4]/Q
                         net (fo=1, routed)           1.987     0.459    pt/cdc_fifo1/waddr_gray[4]
    SLICE_X7Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.505    12.356    pt/cdc_fifo1/clk_out1
    SLICE_X7Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.372    12.728    
                         clock uncertainty           -0.202    12.526    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)       -0.105    12.421    pt/cdc_fifo1/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.421    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.975ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.456ns (18.338%)  route 2.031ns (81.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 12.374 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X3Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456    -1.528 r  pt/cdc_fifo1/waddr_gray_reg[2]/Q
                         net (fo=1, routed)           2.031     0.503    pt/cdc_fifo1/waddr_gray[2]
    SLICE_X3Y47          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.523    12.374    pt/cdc_fifo1/clk_out1
    SLICE_X3Y47          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.372    12.747    
                         clock uncertainty           -0.202    12.545    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)       -0.067    12.478    pt/cdc_fifo1/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 11.975    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.478ns (21.236%)  route 1.773ns (78.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 12.374 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X2Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.478    -1.506 r  pt/cdc_fifo1/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           1.773     0.267    pt/cdc_fifo1/waddr_gray[3]
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.523    12.374    pt/cdc_fifo1/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.372    12.747    
                         clock uncertainty           -0.202    12.545    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)       -0.232    12.313    pt/cdc_fifo1/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.079ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.070%)  route 1.935ns (80.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 12.374 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456    -1.528 r  pt/cdc_fifo1/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           1.935     0.408    pt/cdc_fifo1/waddr_gray[5]
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.523    12.374    pt/cdc_fifo1/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.372    12.747    
                         clock uncertainty           -0.202    12.545    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)       -0.058    12.487    pt/cdc_fifo1/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                 12.079    

Slack (MET) :             12.173ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.518ns (22.773%)  route 1.757ns (77.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 12.374 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/cdc_fifo1/clk1x_des
    SLICE_X2Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518    -1.466 r  pt/cdc_fifo1/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           1.757     0.291    pt/cdc_fifo1/waddr_gray[1]
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.523    12.374    pt/cdc_fifo1/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.372    12.747    
                         clock uncertainty           -0.202    12.545    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)       -0.081    12.464    pt/cdc_fifo1/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                 12.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.164ns (16.793%)  route 0.813ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X2Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pt/cdc_fifo1/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.813     0.454    pt/cdc_fifo1/waddr_gray[1]
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.869    -0.684    pt/cdc_fifo1/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.694     0.010    
                         clock uncertainty            0.202     0.212    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.066     0.278    pt/cdc_fifo1/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.141ns (14.326%)  route 0.843ns (85.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pt/cdc_fifo1/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           0.843     0.462    pt/cdc_fifo1/waddr_gray[5]
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.869    -0.684    pt/cdc_fifo1/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.694     0.010    
                         clock uncertainty            0.202     0.212    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.072     0.284    pt/cdc_fifo1/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.148ns (15.864%)  route 0.785ns (84.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X2Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.374 r  pt/cdc_fifo1/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.785     0.411    pt/cdc_fifo1/waddr_gray[3]
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.869    -0.684    pt/cdc_fifo1/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.694     0.010    
                         clock uncertainty            0.202     0.212    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.017     0.229    pt/cdc_fifo1/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.141ns (13.610%)  route 0.895ns (86.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pt/cdc_fifo1/waddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.895     0.514    pt/cdc_fifo1/waddr_gray[4]
    SLICE_X7Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.861    -0.693    pt/cdc_fifo1/clk_out1
    SLICE_X7Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.694     0.002    
                         clock uncertainty            0.202     0.204    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.061     0.265    pt/cdc_fifo1/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.128ns (12.360%)  route 0.908ns (87.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  pt/cdc_fifo1/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           0.908     0.513    pt/cdc_fifo1/waddr_gray[6]
    SLICE_X5Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X5Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.694     0.008    
                         clock uncertainty            0.202     0.210    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.021     0.231    pt/cdc_fifo1/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 pt/sas_des/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.141ns (12.790%)  route 0.961ns (87.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.263    -0.525    pt/sas_des/clk1x_des
    SLICE_X1Y61          FDRE                                         r  pt/sas_des/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pt/sas_des/rst_reg/Q
                         net (fo=6, routed)           0.961     0.577    pt/cdc_fifo1/out
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/C
                         clock pessimism              0.694     0.008    
                         clock uncertainty            0.202     0.210    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.075     0.285    pt/cdc_fifo1/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.741%)  route 0.966ns (87.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X3Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pt/cdc_fifo1/waddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.966     0.584    pt/cdc_fifo1/waddr_gray[2]
    SLICE_X3Y47          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.869    -0.684    pt/cdc_fifo1/clk_out1
    SLICE_X3Y47          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.694     0.010    
                         clock uncertainty            0.202     0.212    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.070     0.282    pt/cdc_fifo1/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.164ns (14.518%)  route 0.966ns (85.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X2Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pt/cdc_fifo1/waddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.966     0.607    pt/cdc_fifo1/waddr_gray[0]
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.869    -0.684    pt/cdc_fifo1/clk_out1
    SLICE_X3Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.694     0.010    
                         clock uncertainty            0.202     0.212    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.070     0.282    pt/cdc_fifo1/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.141ns (11.914%)  route 1.042ns (88.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.266    -0.522    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pt/cdc_fifo1/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           1.042     0.661    pt/cdc_fifo1/waddr_gray[7]
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.861    -0.693    pt/cdc_fifo1/clk_out1
    SLICE_X5Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.694     0.002    
                         clock uncertainty            0.202     0.204    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.076     0.280    pt/cdc_fifo1/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.382    





