<module id="SYSCTL_A" HW_revision="356.0">
    <register id="SYS_REBOOT_CTL" width="32" offset="0x0" internal="0" description="Reboot Control Register">
        <bitfield id="REBOOT" description="Write 1 initiates a Reboot of the device" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="WKEY" description="Key to enable writes to bit 0" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYS_NMI_CTLSTAT" width="32" offset="0x4" internal="0" description="NMI Control and Status Register">
        <bitfield id="CS_SRC" description="CS interrupt as a source of NMI" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Disables CS interrupt as a source of NMI"/>
            <bitenum id="ENABLE" value="0x1" description="Enables CS interrupt as a source of NMI"/>
        </bitfield>
        <bitfield id="PSS_SRC" description="PSS interrupt as a source of NMI" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Disables the PSS interrupt as a source of NMI"/>
            <bitenum id="ENABLE" value="0x1" description="Enables the PSS interrupt as a source of NMI"/>
        </bitfield>
        <bitfield id="PCM_SRC" description="PCM interrupt as a source of NMI" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Disbles the PCM interrupt as a source of NMI"/>
            <bitenum id="ENABLE" value="0x1" description="Enables the PCM interrupt as a source of NMI"/>
        </bitfield>
        <bitfield id="PIN_SRC" description="RSTn/NMI pin configuration Note: When the device enters LPM3/LPM4 modes of operation, the functionality selected by this bit is retained. If selected as an NMI, activity on this pin in  LPM3/LPM4 wakes the device and processes the interrupt, without causing a POR. If selected as a Reset, activity on this pin in LPM3/LPM4 causes a device-level POR When the device enters LPM3.5/LPM4.5 modes of operation, this bit is always cleared to 0. In other words, the RSTn/NMI pin always assumes a reset functionality in LPM3.5/LPM4.5 modes." begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="POR" value="0x0" description="Configures the RSTn_NMI pin as a source of POR Class Reset"/>
            <bitenum id="NMI" value="0x1" description="Configures the RSTn_NMI pin as a source of NMI"/>
        </bitfield>
        <bitfield id="CS_FLG" description="CS interrupt was the source of NMI" begin="16" end="16" width="1" rwaccess="R">
            <bitenum id="CS_FLG_0" value="0x0" description="indicates CS interrupt was not the source of NMI"/>
            <bitenum id="CS_FLG_1" value="0x1" description="indicates CS interrupt was the source of NMI"/>
        </bitfield>
        <bitfield id="PSS_FLG" description="PSS interrupt was the source of NMI" begin="17" end="17" width="1" rwaccess="R">
            <bitenum id="PSS_FLG_0" value="0x0" description="indicates the PSS interrupt was not the source of NMI"/>
            <bitenum id="PSS_FLG_1" value="0x1" description="indicates the PSS interrupt was the source of NMI"/>
        </bitfield>
        <bitfield id="PCM_FLG" description="PCM interrupt was the source of NMI" begin="18" end="18" width="1" rwaccess="R">
            <bitenum id="PCM_FLG_0" value="0x0" description="indicates the PCM interrupt was not the source of NMI"/>
            <bitenum id="PCM_FLG_1" value="0x1" description="indicates the PCM interrupt was the source of NMI"/>
        </bitfield>
        <bitfield id="PIN_FLG" description="RSTn/NMI pin was the source of NMI" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="PIN_FLG_0" value="0x0" description="Indicates the RSTn_NMI pin was not the source of NMI"/>
            <bitenum id="PIN_FLG_1" value="0x1" description="Indicates the RSTn_NMI pin was the source of NMI"/>
        </bitfield>
    </register>
    <register id="SYS_WDTRESET_CTL" width="32" offset="0x8" internal="0" description="Watchdog Reset Control Register">
        <bitfield id="TIMEOUT" description="WDT timeout reset type" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="SOFT" value="0x0" description="WDT timeout event generates Soft reset"/>
            <bitenum id="HARD" value="0x1" description="WDT timeout event generates Hard reset"/>
        </bitfield>
        <bitfield id="VIOLATION" description="WDT password violation reset type" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="SOFT" value="0x0" description="WDT password violation event generates Soft reset"/>
            <bitenum id="HARD" value="0x1" description="WDT password violation event generates Hard reset"/>
        </bitfield>
    </register>
    <register id="SYS_PERIHALT_CTL" width="32" offset="0xC" internal="0" description="Peripheral Halt Control Register">
        <bitfield id="HALT_T16_0" description="Freezes IP operation when CPU is halted" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="HALT_T16_0_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_T16_0_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_T16_1" description="Freezes IP operation when CPU is halted" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="HALT_T16_1_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_T16_1_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_T16_2" description="Freezes IP operation when CPU is halted" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="HALT_T16_2_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_T16_2_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_T16_3" description="Freezes IP operation when CPU is halted" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="HALT_T16_3_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_T16_3_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_T32_0" description="Freezes IP operation when CPU is halted" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="HALT_T32_0_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_T32_0_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_eUA0" description="Freezes IP operation when CPU is halted" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="HALT_eUA0_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_eUA0_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_eUA1" description="Freezes IP operation when CPU is halted" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="HALT_eUA1_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_eUA1_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_eUA2" description="Freezes IP operation when CPU is halted" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="HALT_eUA2_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_eUA2_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_eUA3" description="Freezes IP operation when CPU is halted" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="HALT_eUA3_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_eUA3_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_eUB0" description="Freezes IP operation when CPU is halted" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="HALT_eUB0_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_eUB0_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_eUB1" description="Freezes IP operation when CPU is halted" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="HALT_eUB1_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_eUB1_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_eUB2" description="Freezes IP operation when CPU is halted" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="HALT_eUB2_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_eUB2_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_eUB3" description="Freezes IP operation when CPU is halted" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="HALT_eUB3_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_eUB3_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_ADC" description="Freezes IP operation when CPU is halted" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="HALT_ADC_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_ADC_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_WDT" description="Freezes IP operation when CPU is halted" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="HALT_WDT_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_WDT_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_DMA" description="Freezes IP operation when CPU is halted" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="HALT_DMA_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_DMA_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
        <bitfield id="HALT_LCD" description="Freezes IP operation when CPU is halted" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="HALT_LCD_0" value="0x0" description="IP operation unaffected when CPU is halted"/>
            <bitenum id="HALT_LCD_1" value="0x1" description="freezes IP operation when CPU is halted"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_SIZE" width="32" offset="0x10" internal="0" description="SRAM Size Register">
    </register>
    <register id="SYS_SRAM_NUMBANKS" width="32" offset="0x14" internal="0" description="SRAM Number of Banks Register">
    </register>
    <register id="SYS_SRAM_NUMBLOCKS" width="32" offset="0x18" internal="0" description="SRAM Number of Blocks Register">
    </register>
    <register id="SYS_MAINFLASH_SIZE" width="32" offset="0x20" internal="0" description="Flash Main Memory Size Register">
    </register>
    <register id="SYS_INFOFLASH_SIZE" width="32" offset="0x24" internal="0" description="Flash Information Memory Size Register">
    </register>
    <register id="SYS_DIO_GLTFLT_CTL" width="32" offset="0x30" internal="0" description="Digital I/O Glitch Filter Control Register">
        <bitfield id="GLTCH_EN" description="Glitch filter enable" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="GLTCH_EN_0" value="0x0" description="Disables glitch filter on the digital I/Os"/>
            <bitenum id="GLTCH_EN_1" value="0x1" description="Enables glitch filter on the digital I/Os"/>
        </bitfield>
    </register>
    <register id="SYS_SECDATA_UNLOCK" width="32" offset="0x40" internal="0" description="IP Protected Secure Zone Data Access Unlock Register">
        <bitfield id="UNLKEY" description="Unlock key" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYS_SRAM_BANKEN_CTL0" width="32" offset="0x50" internal="0" description="SRAM Bank Enable Control Register 0">
        <bitfield id="BNK0_EN" description="When 1, enables Bank0 of the SRAM" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="BNK1_EN" description="When 1, enables Bank1 of the SRAM" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="BNK1_EN_0" value="0x0" description="Disables Bank1 of the SRAM"/>
            <bitenum id="BNK1_EN_1" value="0x1" description="Enables Bank1 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK2_EN" description="When 1, enables Bank2 of the SRAM" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="BNK2_EN_0" value="0x0" description="Disables Bank2 of the SRAM"/>
            <bitenum id="BNK2_EN_1" value="0x1" description="Enables Bank2 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK3_EN" description="When 1, enables Bank3 of the SRAM" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="BNK3_EN_0" value="0x0" description="Disables Bank3 of the SRAM"/>
            <bitenum id="BNK3_EN_1" value="0x1" description="Enables Bank3 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK4_EN" description="When 1, enables Bank4 of the SRAM" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="BNK4_EN_0" value="0x0" description="Disables Bank4 of the SRAM"/>
            <bitenum id="BNK4_EN_1" value="0x1" description="Enables Bank4 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK5_EN" description="When 1, enables Bank5 of the SRAM" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="BNK5_EN_0" value="0x0" description="Disables Bank5 of the SRAM"/>
            <bitenum id="BNK5_EN_1" value="0x1" description="Enables Bank5 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK6_EN" description="When 1, enables Bank6 of the SRAM" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="BNK6_EN_0" value="0x0" description="Disables Bank6 of the SRAM"/>
            <bitenum id="BNK6_EN_1" value="0x1" description="Enables Bank6 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK7_EN" description="When 1, enables Bank7 of the SRAM" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="BNK7_EN_0" value="0x0" description="Disables Bank7 of the SRAM"/>
            <bitenum id="BNK7_EN_1" value="0x1" description="Enables Bank7 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK8_EN" description="When 1, enables Bank8 of the SRAM" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="BNK8_EN_0" value="0x0" description="Disables Bank8 of the SRAM"/>
            <bitenum id="BNK8_EN_1" value="0x1" description="Enables Bank8 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK9_EN" description="When 1, enables Bank9 of the SRAM" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="BNK9_EN_0" value="0x0" description="Disables Bank9 of the SRAM"/>
            <bitenum id="BNK9_EN_1" value="0x1" description="Enables Bank9 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK10_EN" description="When 1, enables Bank10 of the SRAM" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="BNK10_EN_0" value="0x0" description="Disables Bank10 of the SRAM"/>
            <bitenum id="BNK10_EN_1" value="0x1" description="Enables Bank10 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK11_EN" description="When 1, enables Bank11 of the SRAM" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="BNK11_EN_0" value="0x0" description="Disables Bank11 of the SRAM"/>
            <bitenum id="BNK11_EN_1" value="0x1" description="Enables Bank11 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK12_EN" description="When 1, enables Bank12 of the SRAM" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="BNK12_EN_0" value="0x0" description="Disables Bank12 of the SRAM"/>
            <bitenum id="BNK12_EN_1" value="0x1" description="Enables Bank12 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK13_EN" description="When 1, enables Bank13 of the SRAM" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="BNK13_EN_0" value="0x0" description="Disables Bank13 of the SRAM"/>
            <bitenum id="BNK13_EN_1" value="0x1" description="Enables Bank13 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK14_EN" description="When 1, enables Bank14 of the SRAM" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="BNK14_EN_0" value="0x0" description="Disables Bank14 of the SRAM"/>
            <bitenum id="BNK14_EN_1" value="0x1" description="Enables Bank14 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK15_EN" description="When 1, enables Bank15 of the SRAM" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="BNK15_EN_0" value="0x0" description="Disables Bank15 of the SRAM"/>
            <bitenum id="BNK15_EN_1" value="0x1" description="Enables Bank15 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK16_EN" description="When 1, enables Bank16 of the SRAM" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BNK16_EN_0" value="0x0" description="Disables Bank16 of the SRAM"/>
            <bitenum id="BNK16_EN_1" value="0x1" description="Enables Bank16 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK17_EN" description="When 1, enables Bank17 of the SRAM" begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="BNK17_EN_0" value="0x0" description="Disables Bank17 of the SRAM"/>
            <bitenum id="BNK17_EN_1" value="0x1" description="Enables Bank17 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK18_EN" description="When 1, enables Bank18 of the SRAM" begin="18" end="18" width="1" rwaccess="R/W">
            <bitenum id="BNK18_EN_0" value="0x0" description="Disables Bank18 of the SRAM"/>
            <bitenum id="BNK18_EN_1" value="0x1" description="Enables Bank18 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK19_EN" description="When 1, enables Bank19 of the SRAM" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="BNK19_EN_0" value="0x0" description="Disables Bank19 of the SRAM"/>
            <bitenum id="BNK19_EN_1" value="0x1" description="Enables Bank19 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK20_EN" description="When 1, enables Bank20 of the SRAM" begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="BNK20_EN_0" value="0x0" description="Disables Bank20 of the SRAM"/>
            <bitenum id="BNK20_EN_1" value="0x1" description="Enables Bank20 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK21_EN" description="When 1, enables Bank21 of the SRAM" begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="BNK21_EN_0" value="0x0" description="Disables Bank21 of the SRAM"/>
            <bitenum id="BNK21_EN_1" value="0x1" description="Enables Bank21 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK22_EN" description="When 1, enables Bank22 of the SRAM" begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="BNK22_EN_0" value="0x0" description="Disables Bank22 of the SRAM"/>
            <bitenum id="BNK22_EN_1" value="0x1" description="Enables Bank22 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK23_EN" description="When 1, enables Bank23 of the SRAM" begin="23" end="23" width="1" rwaccess="R/W">
            <bitenum id="BNK23_EN_0" value="0x0" description="Disables Bank23 of the SRAM"/>
            <bitenum id="BNK23_EN_1" value="0x1" description="Enables Bank23 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK24_EN" description="When 1, enables Bank24 of the SRAM" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="BNK24_EN_0" value="0x0" description="Disables Bank24 of the SRAM"/>
            <bitenum id="BNK24_EN_1" value="0x1" description="Enables Bank24 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK25_EN" description="When 1, enables Bank25 of the SRAM" begin="25" end="25" width="1" rwaccess="R/W">
            <bitenum id="BNK25_EN_0" value="0x0" description="Disables Bank25 of the SRAM"/>
            <bitenum id="BNK25_EN_1" value="0x1" description="Enables Bank25 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK26_EN" description="When 1, enables Bank26 of the SRAM" begin="26" end="26" width="1" rwaccess="R/W">
            <bitenum id="BNK26_EN_0" value="0x0" description="Disables Bank26 of the SRAM"/>
            <bitenum id="BNK26_EN_1" value="0x1" description="Enables Bank26 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK27_EN" description="When 1, enables Bank27 of the SRAM" begin="27" end="27" width="1" rwaccess="R/W">
            <bitenum id="BNK27_EN_0" value="0x0" description="Disables Bank27 of the SRAM"/>
            <bitenum id="BNK27_EN_1" value="0x1" description="Enables Bank27 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK28_EN" description="When 1, enables Bank28 of the SRAM" begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="BNK28_EN_0" value="0x0" description="Disables Bank28 of the SRAM"/>
            <bitenum id="BNK28_EN_1" value="0x1" description="Enables Bank28 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK29_EN" description="When 1, enables Bank29 of the SRAM" begin="29" end="29" width="1" rwaccess="R/W">
            <bitenum id="BNK29_EN_0" value="0x0" description="Disables Bank29 of the SRAM"/>
            <bitenum id="BNK29_EN_1" value="0x1" description="Enables Bank29 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK30_EN" description="When 1, enables Bank30 of the SRAM" begin="30" end="30" width="1" rwaccess="R/W">
            <bitenum id="BNK30_EN_0" value="0x0" description="Disables Bank30 of the SRAM"/>
            <bitenum id="BNK30_EN_1" value="0x1" description="Enables Bank30 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK31_EN" description="When 1, enables Bank31 of the SRAM" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="BNK31_EN_0" value="0x0" description="Disables Bank31 of the SRAM"/>
            <bitenum id="BNK31_EN_1" value="0x1" description="Enables Bank31 of the SRAM"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_BANKEN_CTL1" width="32" offset="0x54" internal="0" description="SRAM Bank Enable Control Register 1">
        <bitfield id="BNK32_EN" description="When 1, enables Bank32 of the SRAM" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="BNK32_EN_0" value="0x0" description="Disables Bank32 of the SRAM"/>
            <bitenum id="BNK32_EN_1" value="0x1" description="Enables Bank32 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK33_EN" description="When 1, enables Bank33 of the SRAM" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="BNK33_EN_0" value="0x0" description="Disables Bank33 of the SRAM"/>
            <bitenum id="BNK33_EN_1" value="0x1" description="Enables Bank33 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK34_EN" description="When 1, enables Bank34 of the SRAM" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="BNK34_EN_0" value="0x0" description="Disables Bank34 of the SRAM"/>
            <bitenum id="BNK34_EN_1" value="0x1" description="Enables Bank34 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK35_EN" description="When 1, enables Bank35 of the SRAM" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="BNK35_EN_0" value="0x0" description="Disables Bank35 of the SRAM"/>
            <bitenum id="BNK35_EN_1" value="0x1" description="Enables Bank35 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK36_EN" description="When 1, enables Bank36 of the SRAM" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="BNK36_EN_0" value="0x0" description="Disables Bank36 of the SRAM"/>
            <bitenum id="BNK36_EN_1" value="0x1" description="Enables Bank36 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK37_EN" description="When 1, enables Bank37 of the SRAM" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="BNK37_EN_0" value="0x0" description="Disables Bank37 of the SRAM"/>
            <bitenum id="BNK37_EN_1" value="0x1" description="Enables Bank37 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK38_EN" description="When 1, enables Bank38 of the SRAM" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="BNK38_EN_0" value="0x0" description="Disables Bank38 of the SRAM"/>
            <bitenum id="BNK38_EN_1" value="0x1" description="Enables Bank38 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK39_EN" description="When 1, enables Bank39 of the SRAM" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="BNK39_EN_0" value="0x0" description="Disables Bank39 of the SRAM"/>
            <bitenum id="BNK39_EN_1" value="0x1" description="Enables Bank39 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK40_EN" description="When 1, enables Bank40 of the SRAM" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="BNK40_EN_0" value="0x0" description="Disables Bank40 of the SRAM"/>
            <bitenum id="BNK40_EN_1" value="0x1" description="Enables Bank40 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK41_EN" description="When 1, enables Bank41 of the SRAM" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="BNK41_EN_0" value="0x0" description="Disables Bank41 of the SRAM"/>
            <bitenum id="BNK41_EN_1" value="0x1" description="Enables Bank41 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK42_EN" description="When 1, enables Bank42 of the SRAM" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="BNK42_EN_0" value="0x0" description="Disables Bank42 of the SRAM"/>
            <bitenum id="BNK42_EN_1" value="0x1" description="Enables Bank42 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK43_EN" description="When 1, enables Bank43 of the SRAM" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="BNK43_EN_0" value="0x0" description="Disables Bank43 of the SRAM"/>
            <bitenum id="BNK43_EN_1" value="0x1" description="Enables Bank43 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK44_EN" description="When 1, enables Bank44 of the SRAM" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="BNK44_EN_0" value="0x0" description="Disables Bank44 of the SRAM"/>
            <bitenum id="BNK44_EN_1" value="0x1" description="Enables Bank44 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK45_EN" description="When 1, enables Bank45 of the SRAM" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="BNK45_EN_0" value="0x0" description="Disables Bank45 of the SRAM"/>
            <bitenum id="BNK45_EN_1" value="0x1" description="Enables Bank45 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK46_EN" description="When 1, enables Bank46 of the SRAM" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="BNK46_EN_0" value="0x0" description="Disables Bank46 of the SRAM"/>
            <bitenum id="BNK46_EN_1" value="0x1" description="Enables Bank46 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK47_EN" description="When 1, enables Bank47 of the SRAM" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="BNK47_EN_0" value="0x0" description="Disables Bank47 of the SRAM"/>
            <bitenum id="BNK47_EN_1" value="0x1" description="Enables Bank47 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK48_EN" description="When 1, enables Bank48 of the SRAM" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BNK48_EN_0" value="0x0" description="Disables Bank48 of the SRAM"/>
            <bitenum id="BNK48_EN_1" value="0x1" description="Enables Bank48 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK49_EN" description="When 1, enables Bank49 of the SRAM" begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="BNK49_EN_0" value="0x0" description="Disables Bank49 of the SRAM"/>
            <bitenum id="BNK49_EN_1" value="0x1" description="Enables Bank49 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK50_EN" description="When 1, enables Bank50 of the SRAM" begin="18" end="18" width="1" rwaccess="R/W">
            <bitenum id="BNK50_EN_0" value="0x0" description="Disables Bank50 of the SRAM"/>
            <bitenum id="BNK50_EN_1" value="0x1" description="Enables Bank50 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK51_EN" description="When 1, enables Bank51 of the SRAM" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="BNK51_EN_0" value="0x0" description="Disables Bank51 of the SRAM"/>
            <bitenum id="BNK51_EN_1" value="0x1" description="Enables Bank51 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK52_EN" description="When 1, enables Bank52 of the SRAM" begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="BNK52_EN_0" value="0x0" description="Disables Bank52 of the SRAM"/>
            <bitenum id="BNK52_EN_1" value="0x1" description="Enables Bank52 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK53_EN" description="When 1, enables Bank53 of the SRAM" begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="BNK53_EN_0" value="0x0" description="Disables Bank53 of the SRAM"/>
            <bitenum id="BNK53_EN_1" value="0x1" description="Enables Bank53 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK54_EN" description="When 1, enables Bank54 of the SRAM" begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="BNK54_EN_0" value="0x0" description="Disables Bank54 of the SRAM"/>
            <bitenum id="BNK54_EN_1" value="0x1" description="Enables Bank54 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK55_EN" description="When 1, enables Bank55 of the SRAM" begin="23" end="23" width="1" rwaccess="R/W">
            <bitenum id="BNK55_EN_0" value="0x0" description="Disables Bank55 of the SRAM"/>
            <bitenum id="BNK55_EN_1" value="0x1" description="Enables Bank55 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK56_EN" description="When 1, enables Bank56 of the SRAM" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="BNK56_EN_0" value="0x0" description="Disables Bank56 of the SRAM"/>
            <bitenum id="BNK56_EN_1" value="0x1" description="Enables Bank56 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK57_EN" description="When 1, enables Bank57 of the SRAM" begin="25" end="25" width="1" rwaccess="R/W">
            <bitenum id="BNK57_EN_0" value="0x0" description="Disables Bank57 of the SRAM"/>
            <bitenum id="BNK57_EN_1" value="0x1" description="Enables Bank57 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK58_EN" description="When 1, enables Bank58 of the SRAM" begin="26" end="26" width="1" rwaccess="R/W">
            <bitenum id="BNK58_EN_0" value="0x0" description="Disables Bank58 of the SRAM"/>
            <bitenum id="BNK58_EN_1" value="0x1" description="Enables Bank58 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK59_EN" description="When 1, enables Bank59 of the SRAM" begin="27" end="27" width="1" rwaccess="R/W">
            <bitenum id="BNK59_EN_0" value="0x0" description="Disables Bank59 of the SRAM"/>
            <bitenum id="BNK59_EN_1" value="0x1" description="Enables Bank59 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK60_EN" description="When 1, enables Bank60 of the SRAM" begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="BNK60_EN_0" value="0x0" description="Disables Bank60 of the SRAM"/>
            <bitenum id="BNK60_EN_1" value="0x1" description="Enables Bank60 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK61_EN" description="When 1, enables Bank61 of the SRAM" begin="29" end="29" width="1" rwaccess="R/W">
            <bitenum id="BNK61_EN_0" value="0x0" description="Disables Bank61 of the SRAM"/>
            <bitenum id="BNK61_EN_1" value="0x1" description="Enables Bank61 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK62_EN" description="When 1, enables Bank62 of the SRAM" begin="30" end="30" width="1" rwaccess="R/W">
            <bitenum id="BNK62_EN_0" value="0x0" description="Disables Bank62 of the SRAM"/>
            <bitenum id="BNK62_EN_1" value="0x1" description="Enables Bank62 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK63_EN" description="When 1, enables Bank63 of the SRAM" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="BNK63_EN_0" value="0x0" description="Disables Bank63 of the SRAM"/>
            <bitenum id="BNK63_EN_1" value="0x1" description="Enables Bank63 of the SRAM"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_BANKEN_CTL2" width="32" offset="0x58" internal="0" description="SRAM Bank Enable Control Register 2">
        <bitfield id="BNK64_EN" description="When 1, enables Bank64 of the SRAM" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="BNK64_EN_0" value="0x0" description="Disables Bank64 of the SRAM"/>
            <bitenum id="BNK64_EN_1" value="0x1" description="Enables Bank64 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK65_EN" description="When 1, enables Bank65 of the SRAM" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="BNK65_EN_0" value="0x0" description="Disables Bank65 of the SRAM"/>
            <bitenum id="BNK65_EN_1" value="0x1" description="Enables Bank65 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK66_EN" description="When 1, enables Bank66 of the SRAM" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="BNK66_EN_0" value="0x0" description="Disables Bank66 of the SRAM"/>
            <bitenum id="BNK66_EN_1" value="0x1" description="Enables Bank66 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK67_EN" description="When 1, enables Bank67 of the SRAM" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="BNK67_EN_0" value="0x0" description="Disables Bank67 of the SRAM"/>
            <bitenum id="BNK67_EN_1" value="0x1" description="Enables Bank67 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK68_EN" description="When 1, enables Bank68 of the SRAM" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="BNK68_EN_0" value="0x0" description="Disables Bank68 of the SRAM"/>
            <bitenum id="BNK68_EN_1" value="0x1" description="Enables Bank68 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK69_EN" description="When 1, enables Bank69 of the SRAM" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="BNK69_EN_0" value="0x0" description="Disables Bank69 of the SRAM"/>
            <bitenum id="BNK69_EN_1" value="0x1" description="Enables Bank69 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK70_EN" description="When 1, enables Bank70 of the SRAM" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="BNK70_EN_0" value="0x0" description="Disables Bank70 of the SRAM"/>
            <bitenum id="BNK70_EN_1" value="0x1" description="Enables Bank70 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK71_EN" description="When 1, enables Bank71 of the SRAM" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="BNK71_EN_0" value="0x0" description="Disables Bank71 of the SRAM"/>
            <bitenum id="BNK71_EN_1" value="0x1" description="Enables Bank71 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK72_EN" description="When 1, enables Bank72 of the SRAM" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="BNK72_EN_0" value="0x0" description="Disables Bank72 of the SRAM"/>
            <bitenum id="BNK72_EN_1" value="0x1" description="Enables Bank72 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK73_EN" description="When 1, enables Bank73 of the SRAM" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="BNK73_EN_0" value="0x0" description="Disables Bank73 of the SRAM"/>
            <bitenum id="BNK73_EN_1" value="0x1" description="Enables Bank73 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK74_EN" description="When 1, enables Bank74 of the SRAM" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="BNK74_EN_0" value="0x0" description="Disables Bank74 of the SRAM"/>
            <bitenum id="BNK74_EN_1" value="0x1" description="Enables Bank74 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK75_EN" description="When 1, enables Bank75 of the SRAM" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="BNK75_EN_0" value="0x0" description="Disables Bank75 of the SRAM"/>
            <bitenum id="BNK75_EN_1" value="0x1" description="Enables Bank75 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK76_EN" description="When 1, enables Bank76 of the SRAM" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="BNK76_EN_0" value="0x0" description="Disables Bank76 of the SRAM"/>
            <bitenum id="BNK76_EN_1" value="0x1" description="Enables Bank76 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK77_EN" description="When 1, enables Bank77 of the SRAM" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="BNK77_EN_0" value="0x0" description="Disables Bank77 of the SRAM"/>
            <bitenum id="BNK77_EN_1" value="0x1" description="Enables Bank77 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK78_EN" description="When 1, enables Bank78 of the SRAM" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="BNK78_EN_0" value="0x0" description="Disables Bank78 of the SRAM"/>
            <bitenum id="BNK78_EN_1" value="0x1" description="Enables Bank78 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK79_EN" description="When 1, enables Bank79 of the SRAM" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="BNK79_EN_0" value="0x0" description="Disables Bank79 of the SRAM"/>
            <bitenum id="BNK79_EN_1" value="0x1" description="Enables Bank79 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK80_EN" description="When 1, enables Bank80 of the SRAM" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BNK80_EN_0" value="0x0" description="Disables Bank80 of the SRAM"/>
            <bitenum id="BNK80_EN_1" value="0x1" description="Enables Bank80 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK81_EN" description="When 1, enables Bank81 of the SRAM" begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="BNK81_EN_0" value="0x0" description="Disables Bank81 of the SRAM"/>
            <bitenum id="BNK81_EN_1" value="0x1" description="Enables Bank81 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK82_EN" description="When 1, enables Bank82 of the SRAM" begin="18" end="18" width="1" rwaccess="R/W">
            <bitenum id="BNK82_EN_0" value="0x0" description="Disables Bank82 of the SRAM"/>
            <bitenum id="BNK82_EN_1" value="0x1" description="Enables Bank82 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK83_EN" description="When 1, enables Bank83 of the SRAM" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="BNK83_EN_0" value="0x0" description="Disables Bank83 of the SRAM"/>
            <bitenum id="BNK83_EN_1" value="0x1" description="Enables Bank83 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK84_EN" description="When 1, enables Bank84 of the SRAM" begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="BNK84_EN_0" value="0x0" description="Disables Bank84 of the SRAM"/>
            <bitenum id="BNK84_EN_1" value="0x1" description="Enables Bank84 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK85_EN" description="When 1, enables Bank85 of the SRAM" begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="BNK85_EN_0" value="0x0" description="Disables Bank85 of the SRAM"/>
            <bitenum id="BNK85_EN_1" value="0x1" description="Enables Bank85 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK86_EN" description="When 1, enables Bank86 of the SRAM" begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="BNK86_EN_0" value="0x0" description="Disables Bank86 of the SRAM"/>
            <bitenum id="BNK86_EN_1" value="0x1" description="Enables Bank86 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK87_EN" description="When 1, enables Bank87 of the SRAM" begin="23" end="23" width="1" rwaccess="R/W">
            <bitenum id="BNK87_EN_0" value="0x0" description="Disables Bank87 of the SRAM"/>
            <bitenum id="BNK87_EN_1" value="0x1" description="Enables Bank87 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK88_EN" description="When 1, enables Bank88 of the SRAM" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="BNK88_EN_0" value="0x0" description="Disables Bank88 of the SRAM"/>
            <bitenum id="BNK88_EN_1" value="0x1" description="Enables Bank88 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK89_EN" description="When 1, enables Bank89 of the SRAM" begin="25" end="25" width="1" rwaccess="R/W">
            <bitenum id="BNK89_EN_0" value="0x0" description="Disables Bank89 of the SRAM"/>
            <bitenum id="BNK89_EN_1" value="0x1" description="Enables Bank89 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK90_EN" description="When 1, enables Bank90 of the SRAM" begin="26" end="26" width="1" rwaccess="R/W">
            <bitenum id="BNK90_EN_0" value="0x0" description="Disables Bank90 of the SRAM"/>
            <bitenum id="BNK90_EN_1" value="0x1" description="Enables Bank90 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK91_EN" description="When 1, enables Bank91 of the SRAM" begin="27" end="27" width="1" rwaccess="R/W">
            <bitenum id="BNK91_EN_0" value="0x0" description="Disables Bank91 of the SRAM"/>
            <bitenum id="BNK91_EN_1" value="0x1" description="Enables Bank91 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK92_EN" description="When 1, enables Bank92 of the SRAM" begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="BNK92_EN_0" value="0x0" description="Disables Bank92 of the SRAM"/>
            <bitenum id="BNK92_EN_1" value="0x1" description="Enables Bank92 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK93_EN" description="When 1, enables Bank93 of the SRAM" begin="29" end="29" width="1" rwaccess="R/W">
            <bitenum id="BNK93_EN_0" value="0x0" description="Disables Bank93 of the SRAM"/>
            <bitenum id="BNK93_EN_1" value="0x1" description="Enables Bank93 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK94_EN" description="When 1, enables Bank94 of the SRAM" begin="30" end="30" width="1" rwaccess="R/W">
            <bitenum id="BNK94_EN_0" value="0x0" description="Disables Bank94 of the SRAM"/>
            <bitenum id="BNK94_EN_1" value="0x1" description="Enables Bank94 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK95_EN" description="When 1, enables Bank95 of the SRAM" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="BNK95_EN_0" value="0x0" description="Disables Bank95 of the SRAM"/>
            <bitenum id="BNK95_EN_1" value="0x1" description="Enables Bank95 of the SRAM"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_BANKEN_CTL3" width="32" offset="0x5C" internal="0" description="SRAM Bank Enable Control Register 3">
        <bitfield id="BNK96_EN" description="When 1, enables Bank96 of the SRAM" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="BNK96_EN_0" value="0x0" description="Disables Bank96 of the SRAM"/>
            <bitenum id="BNK96_EN_1" value="0x1" description="Enables Bank96 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK97_EN" description="When 1, enables Bank97 of the SRAM" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="BNK97_EN_0" value="0x0" description="Disables Bank97 of the SRAM"/>
            <bitenum id="BNK97_EN_1" value="0x1" description="Enables Bank97 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK98_EN" description="When 1, enables Bank98 of the SRAM" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="BNK98_EN_0" value="0x0" description="Disables Bank98 of the SRAM"/>
            <bitenum id="BNK98_EN_1" value="0x1" description="Enables Bank98 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK99_EN" description="When 1, enables Bank99 of the SRAM" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="BNK99_EN_0" value="0x0" description="Disables Bank99 of the SRAM"/>
            <bitenum id="BNK99_EN_1" value="0x1" description="Enables Bank99 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK100_EN" description="When 1, enables Bank100 of the SRAM" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="BNK100_EN_0" value="0x0" description="Disables Bank100 of the SRAM"/>
            <bitenum id="BNK100_EN_1" value="0x1" description="Enables Bank100 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK101_EN" description="When 1, enables Bank101 of the SRAM" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="BNK101_EN_0" value="0x0" description="Disables Bank101 of the SRAM"/>
            <bitenum id="BNK101_EN_1" value="0x1" description="Enables Bank101 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK102_EN" description="When 1, enables Bank102 of the SRAM" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="BNK102_EN_0" value="0x0" description="Disables Bank102 of the SRAM"/>
            <bitenum id="BNK102_EN_1" value="0x1" description="Enables Bank102 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK103_EN" description="When 1, enables Bank103 of the SRAM" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="BNK103_EN_0" value="0x0" description="Disables Bank103 of the SRAM"/>
            <bitenum id="BNK103_EN_1" value="0x1" description="Enables Bank103 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK104_EN" description="When 1, enables Bank104 of the SRAM" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="BNK104_EN_0" value="0x0" description="Disables Bank104 of the SRAM"/>
            <bitenum id="BNK104_EN_1" value="0x1" description="Enables Bank104 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK105_EN" description="When 1, enables Bank105 of the SRAM" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="BNK105_EN_0" value="0x0" description="Disables Bank105 of the SRAM"/>
            <bitenum id="BNK105_EN_1" value="0x1" description="Enables Bank105 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK106_EN" description="When 1, enables Bank106 of the SRAM" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="BNK106_EN_0" value="0x0" description="Disables Bank106 of the SRAM"/>
            <bitenum id="BNK106_EN_1" value="0x1" description="Enables Bank106 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK107_EN" description="When 1, enables Bank107 of the SRAM" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="BNK107_EN_0" value="0x0" description="Disables Bank107 of the SRAM"/>
            <bitenum id="BNK107_EN_1" value="0x1" description="Enables Bank107 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK108_EN" description="When 1, enables Bank108 of the SRAM" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="BNK108_EN_0" value="0x0" description="Disables Bank108 of the SRAM"/>
            <bitenum id="BNK108_EN_1" value="0x1" description="Enables Bank108 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK109_EN" description="When 1, enables Bank109 of the SRAM" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="BNK109_EN_0" value="0x0" description="Disables Bank109 of the SRAM"/>
            <bitenum id="BNK109_EN_1" value="0x1" description="Enables Bank109 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK110_EN" description="When 1, enables Bank110 of the SRAM" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="BNK110_EN_0" value="0x0" description="Disables Bank110 of the SRAM"/>
            <bitenum id="BNK110_EN_1" value="0x1" description="Enables Bank110 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK111_EN" description="When 1, enables Bank111 of the SRAM" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="BNK111_EN_0" value="0x0" description="Disables Bank111 of the SRAM"/>
            <bitenum id="BNK111_EN_1" value="0x1" description="Enables Bank111 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK112_EN" description="When 1, enables Bank112 of the SRAM" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BNK112_EN_0" value="0x0" description="Disables Bank112 of the SRAM"/>
            <bitenum id="BNK112_EN_1" value="0x1" description="Enables Bank112 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK113_EN" description="When 1, enables Bank113 of the SRAM" begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="BNK113_EN_0" value="0x0" description="Disables Bank113 of the SRAM"/>
            <bitenum id="BNK113_EN_1" value="0x1" description="Enables Bank113 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK114_EN" description="When 1, enables Bank114 of the SRAM" begin="18" end="18" width="1" rwaccess="R/W">
            <bitenum id="BNK114_EN_0" value="0x0" description="Disables Bank114 of the SRAM"/>
            <bitenum id="BNK114_EN_1" value="0x1" description="Enables Bank114 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK115_EN" description="When 1, enables Bank115 of the SRAM" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="BNK115_EN_0" value="0x0" description="Disables Bank115 of the SRAM"/>
            <bitenum id="BNK115_EN_1" value="0x1" description="Enables Bank115 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK116_EN" description="When 1, enables Bank116 of the SRAM" begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="BNK116_EN_0" value="0x0" description="Disables Bank116 of the SRAM"/>
            <bitenum id="BNK116_EN_1" value="0x1" description="Enables Bank116 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK117_EN" description="When 1, enables Bank117 of the SRAM" begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="BNK117_EN_0" value="0x0" description="Disables Bank117 of the SRAM"/>
            <bitenum id="BNK117_EN_1" value="0x1" description="Enables Bank117 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK118_EN" description="When 1, enables Bank118 of the SRAM" begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="BNK118_EN_0" value="0x0" description="Disables Bank118 of the SRAM"/>
            <bitenum id="BNK118_EN_1" value="0x1" description="Enables Bank118 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK119_EN" description="When 1, enables Bank119 of the SRAM" begin="23" end="23" width="1" rwaccess="R/W">
            <bitenum id="BNK119_EN_0" value="0x0" description="Disables Bank119 of the SRAM"/>
            <bitenum id="BNK119_EN_1" value="0x1" description="Enables Bank119 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK120_EN" description="When 1, enables Bank120 of the SRAM" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="BNK120_EN_0" value="0x0" description="Disables Bank120 of the SRAM"/>
            <bitenum id="BNK120_EN_1" value="0x1" description="Enables Bank120 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK121_EN" description="When 1, enables Bank121 of the SRAM" begin="25" end="25" width="1" rwaccess="R/W">
            <bitenum id="BNK121_EN_0" value="0x0" description="Disables Bank121 of the SRAM"/>
            <bitenum id="BNK121_EN_1" value="0x1" description="Enables Bank121 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK122_EN" description="When 1, enables Bank122 of the SRAM" begin="26" end="26" width="1" rwaccess="R/W">
            <bitenum id="BNK122_EN_0" value="0x0" description="Disables Bank122 of the SRAM"/>
            <bitenum id="BNK122_EN_1" value="0x1" description="Enables Bank122 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK123_EN" description="When 1, enables Bank123 of the SRAM" begin="27" end="27" width="1" rwaccess="R/W">
            <bitenum id="BNK123_EN_0" value="0x0" description="Disables Bank123 of the SRAM"/>
            <bitenum id="BNK123_EN_1" value="0x1" description="Enables Bank123 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK124_EN" description="When 1, enables Bank124 of the SRAM" begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="BNK124_EN_0" value="0x0" description="Disables Bank124 of the SRAM"/>
            <bitenum id="BNK124_EN_1" value="0x1" description="Enables Bank124 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK125_EN" description="When 1, enables Bank125 of the SRAM" begin="29" end="29" width="1" rwaccess="R/W">
            <bitenum id="BNK125_EN_0" value="0x0" description="Disables Bank125 of the SRAM"/>
            <bitenum id="BNK125_EN_1" value="0x1" description="Enables Bank125 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK126_EN" description="When 1, enables Bank126 of the SRAM" begin="30" end="30" width="1" rwaccess="R/W">
            <bitenum id="BNK126_EN_0" value="0x0" description="Disables Bank126 of the SRAM"/>
            <bitenum id="BNK126_EN_1" value="0x1" description="Enables Bank126 of the SRAM"/>
        </bitfield>
        <bitfield id="BNK127_EN" description="When 1, enables Bank127 of the SRAM" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="BNK127_EN_0" value="0x0" description="Disables Bank127 of the SRAM"/>
            <bitenum id="BNK127_EN_1" value="0x1" description="Enables Bank127 of the SRAM"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_BLKRET_CTL0" width="32" offset="0x70" internal="0" description="SRAM Block Retention Control Register 0">
        <bitfield id="BLK0_EN" description="Block0 is always retained in LPM3, LPM4 and LPM3.5 modes of operation" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="BLK1_EN" description="When 1, Block1 of the SRAM is retained in LPM3 and LPM4" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="BLK1_EN_0" value="0x0" description="Block1 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK1_EN_1" value="0x1" description="Block1 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK2_EN" description="When 1, Block2 of the SRAM is retained in LPM3 and LPM4" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="BLK2_EN_0" value="0x0" description="Block2 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK2_EN_1" value="0x1" description="Block2 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK3_EN" description="When 1, Block3 of the SRAM is retained in LPM3 and LPM4" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="BLK3_EN_0" value="0x0" description="Block3 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK3_EN_1" value="0x1" description="Block3 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK4_EN" description="When 1, Block4 of the SRAM is retained in LPM3 and LPM4" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="BLK4_EN_0" value="0x0" description="Block4 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK4_EN_1" value="0x1" description="Block4 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK5_EN" description="When 1, Block5 of the SRAM is retained in LPM3 and LPM4" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="BLK5_EN_0" value="0x0" description="Block5 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK5_EN_1" value="0x1" description="Block5 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK6_EN" description="When 1, Block6 of the SRAM is retained in LPM3 and LPM4" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="BLK6_EN_0" value="0x0" description="Block6 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK6_EN_1" value="0x1" description="Block6 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK7_EN" description="When 1, Block7 of the SRAM is retained in LPM3 and LPM4" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="BLK7_EN_0" value="0x0" description="Block7 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK7_EN_1" value="0x1" description="Block7 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK8_EN" description="When 1, Block8 of the SRAM is retained in LPM3 and LPM4" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="BLK8_EN_0" value="0x0" description="Block8 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK8_EN_1" value="0x1" description="Block8 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK9_EN" description="When 1, Block9 of the SRAM is retained in LPM3 and LPM4" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="BLK9_EN_0" value="0x0" description="Block9 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK9_EN_1" value="0x1" description="Block9 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK10_EN" description="When 1, Block10 of the SRAM is retained in LPM3 and LPM4" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="BLK10_EN_0" value="0x0" description="Block10 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK10_EN_1" value="0x1" description="Block10 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK11_EN" description="When 1, Block11 of the SRAM is retained in LPM3 and LPM4" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="BLK11_EN_0" value="0x0" description="Block11 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK11_EN_1" value="0x1" description="Block11 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK12_EN" description="When 1, Block12 of the SRAM is retained in LPM3 and LPM4" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="BLK12_EN_0" value="0x0" description="Block12 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK12_EN_1" value="0x1" description="Block12 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK13_EN" description="When 1, Block13 of the SRAM is retained in LPM3 and LPM4" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="BLK13_EN_0" value="0x0" description="Block13 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK13_EN_1" value="0x1" description="Block13 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK14_EN" description="When 1, Block14 of the SRAM is retained in LPM3 and LPM4" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="BLK14_EN_0" value="0x0" description="Block14 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK14_EN_1" value="0x1" description="Block14 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK15_EN" description="When 1, Block15 of the SRAM is retained in LPM3 and LPM4" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="BLK15_EN_0" value="0x0" description="Block15 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK15_EN_1" value="0x1" description="Block15 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK16_EN" description="When 1, Block16 of the SRAM is retained in LPM3 and LPM4" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BLK16_EN_0" value="0x0" description="Block16 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK16_EN_1" value="0x1" description="Block16 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK17_EN" description="When 1, Block17 of the SRAM is retained in LPM3 and LPM4" begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="BLK17_EN_0" value="0x0" description="Block17 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK17_EN_1" value="0x1" description="Block17 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK18_EN" description="When 1, Block18 of the SRAM is retained in LPM3 and LPM4" begin="18" end="18" width="1" rwaccess="R/W">
            <bitenum id="BLK18_EN_0" value="0x0" description="Block18 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK18_EN_1" value="0x1" description="Block18 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK19_EN" description="When 1, Block19 of the SRAM is retained in LPM3 and LPM4" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="BLK19_EN_0" value="0x0" description="Block19 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK19_EN_1" value="0x1" description="Block19 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK20_EN" description="When 1, Block20 of the SRAM is retained in LPM3 and LPM4" begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="BLK20_EN_0" value="0x0" description="Block20 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK20_EN_1" value="0x1" description="Block20 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK21_EN" description="When 1, Block21 of the SRAM is retained in LPM3 and LPM4" begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="BLK21_EN_0" value="0x0" description="Block21 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK21_EN_1" value="0x1" description="Block21 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK22_EN" description="When 1, Block22 of the SRAM is retained in LPM3 and LPM4" begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="BLK22_EN_0" value="0x0" description="Block22 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK22_EN_1" value="0x1" description="Block22 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK23_EN" description="When 1, Block23 of the SRAM is retained in LPM3 and LPM4" begin="23" end="23" width="1" rwaccess="R/W">
            <bitenum id="BLK23_EN_0" value="0x0" description="Block23 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK23_EN_1" value="0x1" description="Block23 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK24_EN" description="When 1, Block24 of the SRAM is retained in LPM3 and LPM4" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="BLK24_EN_0" value="0x0" description="Block24 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK24_EN_1" value="0x1" description="Block24 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK25_EN" description="When 1, Block25 of the SRAM is retained in LPM3 and LPM4" begin="25" end="25" width="1" rwaccess="R/W">
            <bitenum id="BLK25_EN_0" value="0x0" description="Block25 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK25_EN_1" value="0x1" description="Block25 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK26_EN" description="When 1, Block26 of the SRAM is retained in LPM3 and LPM4" begin="26" end="26" width="1" rwaccess="R/W">
            <bitenum id="BLK26_EN_0" value="0x0" description="Block26 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK26_EN_1" value="0x1" description="Block26 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK27_EN" description="When 1, Block27 of the SRAM is retained in LPM3 and LPM4" begin="27" end="27" width="1" rwaccess="R/W">
            <bitenum id="BLK27_EN_0" value="0x0" description="Block27 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK27_EN_1" value="0x1" description="Block27 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK28_EN" description="When 1, Block28 of the SRAM is retained in LPM3 and LPM4" begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="BLK28_EN_0" value="0x0" description="Block28 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK28_EN_1" value="0x1" description="Block28 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK29_EN" description="When 1, Block29 of the SRAM is retained in LPM3 and LPM4" begin="29" end="29" width="1" rwaccess="R/W">
            <bitenum id="BLK29_EN_0" value="0x0" description="Block29 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK29_EN_1" value="0x1" description="Block29 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK30_EN" description="When 1, Block30 of the SRAM is retained in LPM3 and LPM4" begin="30" end="30" width="1" rwaccess="R/W">
            <bitenum id="BLK30_EN_0" value="0x0" description="Block30 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK30_EN_1" value="0x1" description="Block30 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK31_EN" description="When 1, Block31 of the SRAM is retained in LPM3 and LPM4" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="BLK31_EN_0" value="0x0" description="Block31 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK31_EN_1" value="0x1" description="Block31 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_BLKRET_CTL1" width="32" offset="0x74" internal="0" description="SRAM Block Retention Control Register 1">
        <bitfield id="BLK32_EN" description="When 1, Block32 of the SRAM is retained in LPM3 and LPM4" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="BLK32_EN_0" value="0x0" description="Block32 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK32_EN_1" value="0x1" description="Block32 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK33_EN" description="When 1, Block33 of the SRAM is retained in LPM3 and LPM4" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="BLK33_EN_0" value="0x0" description="Block33 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK33_EN_1" value="0x1" description="Block33 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK34_EN" description="When 1, Block34 of the SRAM is retained in LPM3 and LPM4" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="BLK34_EN_0" value="0x0" description="Block34 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK34_EN_1" value="0x1" description="Block34 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK35_EN" description="When 1, Block35 of the SRAM is retained in LPM3 and LPM4" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="BLK35_EN_0" value="0x0" description="Block35 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK35_EN_1" value="0x1" description="Block35 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK36_EN" description="When 1, Block36 of the SRAM is retained in LPM3 and LPM4" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="BLK36_EN_0" value="0x0" description="Block36 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK36_EN_1" value="0x1" description="Block36 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK37_EN" description="When 1, Block37 of the SRAM is retained in LPM3 and LPM4" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="BLK37_EN_0" value="0x0" description="Block37 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK37_EN_1" value="0x1" description="Block37 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK38_EN" description="When 1, Block38 of the SRAM is retained in LPM3 and LPM4" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="BLK38_EN_0" value="0x0" description="Block38 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK38_EN_1" value="0x1" description="Block38 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK39_EN" description="When 1, Block39 of the SRAM is retained in LPM3 and LPM4" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="BLK39_EN_0" value="0x0" description="Block39 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK39_EN_1" value="0x1" description="Block39 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK40_EN" description="When 1, Block40 of the SRAM is retained in LPM3 and LPM4" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="BLK40_EN_0" value="0x0" description="Block40 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK40_EN_1" value="0x1" description="Block40 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK41_EN" description="When 1, Block41 of the SRAM is retained in LPM3 and LPM4" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="BLK41_EN_0" value="0x0" description="Block41 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK41_EN_1" value="0x1" description="Block41 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK42_EN" description="When 1, Block42 of the SRAM is retained in LPM3 and LPM4" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="BLK42_EN_0" value="0x0" description="Block42 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK42_EN_1" value="0x1" description="Block42 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK43_EN" description="When 1, Block43 of the SRAM is retained in LPM3 and LPM4" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="BLK43_EN_0" value="0x0" description="Block43 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK43_EN_1" value="0x1" description="Block43 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK44_EN" description="When 1, Block44 of the SRAM is retained in LPM3 and LPM4" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="BLK44_EN_0" value="0x0" description="Block44 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK44_EN_1" value="0x1" description="Block44 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK45_EN" description="When 1, Block45 of the SRAM is retained in LPM3 and LPM4" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="BLK45_EN_0" value="0x0" description="Block45 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK45_EN_1" value="0x1" description="Block45 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK46_EN" description="When 1, Block46 of the SRAM is retained in LPM3 and LPM4" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="BLK46_EN_0" value="0x0" description="Block46 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK46_EN_1" value="0x1" description="Block46 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK47_EN" description="When 1, Block47 of the SRAM is retained in LPM3 and LPM4" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="BLK47_EN_0" value="0x0" description="Block47 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK47_EN_1" value="0x1" description="Block47 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK48_EN" description="When 1, Block48 of the SRAM is retained in LPM3 and LPM4" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BLK48_EN_0" value="0x0" description="Block48 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK48_EN_1" value="0x1" description="Block48 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK49_EN" description="When 1, Block49 of the SRAM is retained in LPM3 and LPM4" begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="BLK49_EN_0" value="0x0" description="Block49 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK49_EN_1" value="0x1" description="Block49 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK50_EN" description="When 1, Block50 of the SRAM is retained in LPM3 and LPM4" begin="18" end="18" width="1" rwaccess="R/W">
            <bitenum id="BLK50_EN_0" value="0x0" description="Block50 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK50_EN_1" value="0x1" description="Block50 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK51_EN" description="When 1, Block51 of the SRAM is retained in LPM3 and LPM4" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="BLK51_EN_0" value="0x0" description="Block51 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK51_EN_1" value="0x1" description="Block51 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK52_EN" description="When 1, Block52 of the SRAM is retained in LPM3 and LPM4" begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="BLK52_EN_0" value="0x0" description="Block52 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK52_EN_1" value="0x1" description="Block52 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK53_EN" description="When 1, Block53 of the SRAM is retained in LPM3 and LPM4" begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="BLK53_EN_0" value="0x0" description="Block53 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK53_EN_1" value="0x1" description="Block53 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK54_EN" description="When 1, Block54 of the SRAM is retained in LPM3 and LPM4" begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="BLK54_EN_0" value="0x0" description="Block54 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK54_EN_1" value="0x1" description="Block54 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK55_EN" description="When 1, Block55 of the SRAM is retained in LPM3 and LPM4" begin="23" end="23" width="1" rwaccess="R/W">
            <bitenum id="BLK55_EN_0" value="0x0" description="Block55 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK55_EN_1" value="0x1" description="Block55 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK56_EN" description="When 1, Block56 of the SRAM is retained in LPM3 and LPM4" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="BLK56_EN_0" value="0x0" description="Block56 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK56_EN_1" value="0x1" description="Block56 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK57_EN" description="When 1, Block57 of the SRAM is retained in LPM3 and LPM4" begin="25" end="25" width="1" rwaccess="R/W">
            <bitenum id="BLK57_EN_0" value="0x0" description="Block57 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK57_EN_1" value="0x1" description="Block57 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK58_EN" description="When 1, Block58 of the SRAM is retained in LPM3 and LPM4" begin="26" end="26" width="1" rwaccess="R/W">
            <bitenum id="BLK58_EN_0" value="0x0" description="Block58 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK58_EN_1" value="0x1" description="Block58 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK59_EN" description="When 1, Block59 of the SRAM is retained in LPM3 and LPM4" begin="27" end="27" width="1" rwaccess="R/W">
            <bitenum id="BLK59_EN_0" value="0x0" description="Block59 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK59_EN_1" value="0x1" description="Block59 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK60_EN" description="When 1, Block60 of the SRAM is retained in LPM3 and LPM4" begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="BLK60_EN_0" value="0x0" description="Block60 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK60_EN_1" value="0x1" description="Block60 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK61_EN" description="When 1, Block61 of the SRAM is retained in LPM3 and LPM4" begin="29" end="29" width="1" rwaccess="R/W">
            <bitenum id="BLK61_EN_0" value="0x0" description="Block61 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK61_EN_1" value="0x1" description="Block61 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK62_EN" description="When 1, Block62 of the SRAM is retained in LPM3 and LPM4" begin="30" end="30" width="1" rwaccess="R/W">
            <bitenum id="BLK62_EN_0" value="0x0" description="Block62 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK62_EN_1" value="0x1" description="Block62 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK63_EN" description="When 1, Block63 of the SRAM is retained in LPM3 and LPM4" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="BLK63_EN_0" value="0x0" description="Block63 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK63_EN_1" value="0x1" description="Block63 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_BLKRET_CTL2" width="32" offset="0x78" internal="0" description="SRAM Block Retention Control Register 2">
        <bitfield id="BLK64_EN" description="When 1, Block64 of the SRAM is retained in LPM3 and LPM4" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="BLK64_EN_0" value="0x0" description="Block64 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK64_EN_1" value="0x1" description="Block64 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK65_EN" description="When 1, Block65 of the SRAM is retained in LPM3 and LPM4" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="BLK65_EN_0" value="0x0" description="Block65 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK65_EN_1" value="0x1" description="Block65 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK66_EN" description="When 1, Block66 of the SRAM is retained in LPM3 and LPM4" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="BLK66_EN_0" value="0x0" description="Block66 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK66_EN_1" value="0x1" description="Block66 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK67_EN" description="When 1, Block67 of the SRAM is retained in LPM3 and LPM4" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="BLK67_EN_0" value="0x0" description="Block67 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK67_EN_1" value="0x1" description="Block67 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK68_EN" description="When 1, Block68 of the SRAM is retained in LPM3 and LPM4" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="BLK68_EN_0" value="0x0" description="Block68 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK68_EN_1" value="0x1" description="Block68 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK69_EN" description="When 1, Block69 of the SRAM is retained in LPM3 and LPM4" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="BLK69_EN_0" value="0x0" description="Block69 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK69_EN_1" value="0x1" description="Block69 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK70_EN" description="When 1, Block70 of the SRAM is retained in LPM3 and LPM4" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="BLK70_EN_0" value="0x0" description="Block70 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK70_EN_1" value="0x1" description="Block70 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK71_EN" description="When 1, Block71 of the SRAM is retained in LPM3 and LPM4" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="BLK71_EN_0" value="0x0" description="Block71 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK71_EN_1" value="0x1" description="Block71 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK72_EN" description="When 1, Block72 of the SRAM is retained in LPM3 and LPM4" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="BLK72_EN_0" value="0x0" description="Block72 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK72_EN_1" value="0x1" description="Block72 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK73_EN" description="When 1, Block73 of the SRAM is retained in LPM3 and LPM4" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="BLK73_EN_0" value="0x0" description="Block73 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK73_EN_1" value="0x1" description="Block73 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK74_EN" description="When 1, Block74 of the SRAM is retained in LPM3 and LPM4" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="BLK74_EN_0" value="0x0" description="Block74 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK74_EN_1" value="0x1" description="Block74 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK75_EN" description="When 1, Block75 of the SRAM is retained in LPM3 and LPM4" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="BLK75_EN_0" value="0x0" description="Block75 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK75_EN_1" value="0x1" description="Block75 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK76_EN" description="When 1, Block76 of the SRAM is retained in LPM3 and LPM4" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="BLK76_EN_0" value="0x0" description="Block76 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK76_EN_1" value="0x1" description="Block76 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK77_EN" description="When 1, Block77 of the SRAM is retained in LPM3 and LPM4" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="BLK77_EN_0" value="0x0" description="Block77 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK77_EN_1" value="0x1" description="Block77 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK78_EN" description="When 1, Block78 of the SRAM is retained in LPM3 and LPM4" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="BLK78_EN_0" value="0x0" description="Block78 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK78_EN_1" value="0x1" description="Block78 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK79_EN" description="When 1, Block79 of the SRAM is retained in LPM3 and LPM4" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="BLK79_EN_0" value="0x0" description="Block79 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK79_EN_1" value="0x1" description="Block79 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK80_EN" description="When 1, Block80 of the SRAM is retained in LPM3 and LPM4" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BLK80_EN_0" value="0x0" description="Block80 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK80_EN_1" value="0x1" description="Block80 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK81_EN" description="When 1, Block81 of the SRAM is retained in LPM3 and LPM4" begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="BLK81_EN_0" value="0x0" description="Block81 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK81_EN_1" value="0x1" description="Block81 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK82_EN" description="When 1, Block82 of the SRAM is retained in LPM3 and LPM4" begin="18" end="18" width="1" rwaccess="R/W">
            <bitenum id="BLK82_EN_0" value="0x0" description="Block82 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK82_EN_1" value="0x1" description="Block82 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK83_EN" description="When 1, Block83 of the SRAM is retained in LPM3 and LPM4" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="BLK83_EN_0" value="0x0" description="Block83 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK83_EN_1" value="0x1" description="Block83 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK84_EN" description="When 1, Block84 of the SRAM is retained in LPM3 and LPM4" begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="BLK84_EN_0" value="0x0" description="Block84 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK84_EN_1" value="0x1" description="Block84 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK85_EN" description="When 1, Block85 of the SRAM is retained in LPM3 and LPM4" begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="BLK85_EN_0" value="0x0" description="Block85 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK85_EN_1" value="0x1" description="Block85 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK86_EN" description="When 1, Block86 of the SRAM is retained in LPM3 and LPM4" begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="BLK86_EN_0" value="0x0" description="Block86 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK86_EN_1" value="0x1" description="Block86 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK87_EN" description="When 1, Block87 of the SRAM is retained in LPM3 and LPM4" begin="23" end="23" width="1" rwaccess="R/W">
            <bitenum id="BLK87_EN_0" value="0x0" description="Block87 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK87_EN_1" value="0x1" description="Block87 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK88_EN" description="When 1, Block88 of the SRAM is retained in LPM3 and LPM4" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="BLK88_EN_0" value="0x0" description="Block88 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK88_EN_1" value="0x1" description="Block88 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK89_EN" description="When 1, Block89 of the SRAM is retained in LPM3 and LPM4" begin="25" end="25" width="1" rwaccess="R/W">
            <bitenum id="BLK89_EN_0" value="0x0" description="Block89 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK89_EN_1" value="0x1" description="Block89 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK90_EN" description="When 1, Block90 of the SRAM is retained in LPM3 and LPM4" begin="26" end="26" width="1" rwaccess="R/W">
            <bitenum id="BLK90_EN_0" value="0x0" description="Block90 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK90_EN_1" value="0x1" description="Block90 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK91_EN" description="When 1, Block91 of the SRAM is retained in LPM3 and LPM4" begin="27" end="27" width="1" rwaccess="R/W">
            <bitenum id="BLK91_EN_0" value="0x0" description="Block91 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK91_EN_1" value="0x1" description="Block91 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK92_EN" description="When 1, Block92 of the SRAM is retained in LPM3 and LPM4" begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="BLK92_EN_0" value="0x0" description="Block92 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK92_EN_1" value="0x1" description="Block92 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK93_EN" description="When 1, Block93 of the SRAM is retained in LPM3 and LPM4" begin="29" end="29" width="1" rwaccess="R/W">
            <bitenum id="BLK93_EN_0" value="0x0" description="Block93 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK93_EN_1" value="0x1" description="Block93 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK94_EN" description="When 1, Block94 of the SRAM is retained in LPM3 and LPM4" begin="30" end="30" width="1" rwaccess="R/W">
            <bitenum id="BLK94_EN_0" value="0x0" description="Block94 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK94_EN_1" value="0x1" description="Block94 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK95_EN" description="When 1, Block95 of the SRAM is retained in LPM3 and LPM4" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="BLK95_EN_0" value="0x0" description="Block95 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK95_EN_1" value="0x1" description="Block95 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_BLKRET_CTL3" width="32" offset="0x7C" internal="0" description="SRAM Block Retention Control Register 3">
        <bitfield id="BLK96_EN" description="When 1, Block96 of the SRAM is retained in LPM3 and LPM4" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="BLK96_EN_0" value="0x0" description="Block96 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK96_EN_1" value="0x1" description="Block96 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK97_EN" description="When 1, Block97 of the SRAM is retained in LPM3 and LPM4" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="BLK97_EN_0" value="0x0" description="Block97 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK97_EN_1" value="0x1" description="Block97 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK98_EN" description="When 1, Block98 of the SRAM is retained in LPM3 and LPM4" begin="2" end="2" width="1" rwaccess="R/W">
            <bitenum id="BLK98_EN_0" value="0x0" description="Block98 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK98_EN_1" value="0x1" description="Block98 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK99_EN" description="When 1, Block99 of the SRAM is retained in LPM3 and LPM4" begin="3" end="3" width="1" rwaccess="R/W">
            <bitenum id="BLK99_EN_0" value="0x0" description="Block99 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK99_EN_1" value="0x1" description="Block99 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK100_EN" description="When 1, Block100 of the SRAM is retained in LPM3 and LPM4" begin="4" end="4" width="1" rwaccess="R/W">
            <bitenum id="BLK100_EN_0" value="0x0" description="Block100 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK100_EN_1" value="0x1" description="Block100 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK101_EN" description="When 1, Block101 of the SRAM is retained in LPM3 and LPM4" begin="5" end="5" width="1" rwaccess="R/W">
            <bitenum id="BLK101_EN_0" value="0x0" description="Block101 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK101_EN_1" value="0x1" description="Block101 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK102_EN" description="When 1, Block102 of the SRAM is retained in LPM3 and LPM4" begin="6" end="6" width="1" rwaccess="R/W">
            <bitenum id="BLK102_EN_0" value="0x0" description="Block102 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK102_EN_1" value="0x1" description="Block102 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK103_EN" description="When 1, Block103 of the SRAM is retained in LPM3 and LPM4" begin="7" end="7" width="1" rwaccess="R/W">
            <bitenum id="BLK103_EN_0" value="0x0" description="Block103 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK103_EN_1" value="0x1" description="Block103 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK104_EN" description="When 1, Block104 of the SRAM is retained in LPM3 and LPM4" begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="BLK104_EN_0" value="0x0" description="Block104 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK104_EN_1" value="0x1" description="Block104 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK105_EN" description="When 1, Block105 of the SRAM is retained in LPM3 and LPM4" begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="BLK105_EN_0" value="0x0" description="Block105 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK105_EN_1" value="0x1" description="Block105 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK106_EN" description="When 1, Block106 of the SRAM is retained in LPM3 and LPM4" begin="10" end="10" width="1" rwaccess="R/W">
            <bitenum id="BLK106_EN_0" value="0x0" description="Block106 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK106_EN_1" value="0x1" description="Block106 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK107_EN" description="When 1, Block107 of the SRAM is retained in LPM3 and LPM4" begin="11" end="11" width="1" rwaccess="R/W">
            <bitenum id="BLK107_EN_0" value="0x0" description="Block107 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK107_EN_1" value="0x1" description="Block107 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK108_EN" description="When 1, Block108 of the SRAM is retained in LPM3 and LPM4" begin="12" end="12" width="1" rwaccess="R/W">
            <bitenum id="BLK108_EN_0" value="0x0" description="Block108 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK108_EN_1" value="0x1" description="Block108 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK109_EN" description="When 1, Block109 of the SRAM is retained in LPM3 and LPM4" begin="13" end="13" width="1" rwaccess="R/W">
            <bitenum id="BLK109_EN_0" value="0x0" description="Block109 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK109_EN_1" value="0x1" description="Block109 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK110_EN" description="When 1, Block110 of the SRAM is retained in LPM3 and LPM4" begin="14" end="14" width="1" rwaccess="R/W">
            <bitenum id="BLK110_EN_0" value="0x0" description="Block110 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK110_EN_1" value="0x1" description="Block110 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK111_EN" description="When 1, Block111 of the SRAM is retained in LPM3 and LPM4" begin="15" end="15" width="1" rwaccess="R/W">
            <bitenum id="BLK111_EN_0" value="0x0" description="Block111 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK111_EN_1" value="0x1" description="Block111 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK112_EN" description="When 1, Block112 of the SRAM is retained in LPM3 and LPM4" begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BLK112_EN_0" value="0x0" description="Block112 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK112_EN_1" value="0x1" description="Block112 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK113_EN" description="When 1, Block113 of the SRAM is retained in LPM3 and LPM4" begin="17" end="17" width="1" rwaccess="R/W">
            <bitenum id="BLK113_EN_0" value="0x0" description="Block113 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK113_EN_1" value="0x1" description="Block113 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK114_EN" description="When 1, Block114 of the SRAM is retained in LPM3 and LPM4" begin="18" end="18" width="1" rwaccess="R/W">
            <bitenum id="BLK114_EN_0" value="0x0" description="Block114 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK114_EN_1" value="0x1" description="Block114 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK115_EN" description="When 1, Block115 of the SRAM is retained in LPM3 and LPM4" begin="19" end="19" width="1" rwaccess="R/W">
            <bitenum id="BLK115_EN_0" value="0x0" description="Block115 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK115_EN_1" value="0x1" description="Block115 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK116_EN" description="When 1, Block116 of the SRAM is retained in LPM3 and LPM4" begin="20" end="20" width="1" rwaccess="R/W">
            <bitenum id="BLK116_EN_0" value="0x0" description="Block116 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK116_EN_1" value="0x1" description="Block116 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK117_EN" description="When 1, Block117 of the SRAM is retained in LPM3 and LPM4" begin="21" end="21" width="1" rwaccess="R/W">
            <bitenum id="BLK117_EN_0" value="0x0" description="Block117 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK117_EN_1" value="0x1" description="Block117 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK118_EN" description="When 1, Block118 of the SRAM is retained in LPM3 and LPM4" begin="22" end="22" width="1" rwaccess="R/W">
            <bitenum id="BLK118_EN_0" value="0x0" description="Block118 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK118_EN_1" value="0x1" description="Block118 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK119_EN" description="When 1, Block119 of the SRAM is retained in LPM3 and LPM4" begin="23" end="23" width="1" rwaccess="R/W">
            <bitenum id="BLK119_EN_0" value="0x0" description="Block119 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK119_EN_1" value="0x1" description="Block119 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK120_EN" description="When 1, Block120 of the SRAM is retained in LPM3 and LPM4" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="BLK120_EN_0" value="0x0" description="Block120 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK120_EN_1" value="0x1" description="Block120 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK121_EN" description="When 1, Block121 of the SRAM is retained in LPM3 and LPM4" begin="25" end="25" width="1" rwaccess="R/W">
            <bitenum id="BLK121_EN_0" value="0x0" description="Block121 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK121_EN_1" value="0x1" description="Block121 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK122_EN" description="When 1, Block122 of the SRAM is retained in LPM3 and LPM4" begin="26" end="26" width="1" rwaccess="R/W">
            <bitenum id="BLK122_EN_0" value="0x0" description="Block122 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK122_EN_1" value="0x1" description="Block122 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK123_EN" description="When 1, Block123 of the SRAM is retained in LPM3 and LPM4" begin="27" end="27" width="1" rwaccess="R/W">
            <bitenum id="BLK123_EN_0" value="0x0" description="Block123 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK123_EN_1" value="0x1" description="Block123 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK124_EN" description="When 1, Block124 of the SRAM is retained in LPM3 and LPM4" begin="28" end="28" width="1" rwaccess="R/W">
            <bitenum id="BLK124_EN_0" value="0x0" description="Block124 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK124_EN_1" value="0x1" description="Block124 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK125_EN" description="When 1, Block125 of the SRAM is retained in LPM3 and LPM4" begin="29" end="29" width="1" rwaccess="R/W">
            <bitenum id="BLK125_EN_0" value="0x0" description="Block125 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK125_EN_1" value="0x1" description="Block125 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK126_EN" description="When 1, Block126 of the SRAM is retained in LPM3 and LPM4" begin="30" end="30" width="1" rwaccess="R/W">
            <bitenum id="BLK126_EN_0" value="0x0" description="Block126 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK126_EN_1" value="0x1" description="Block126 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
        <bitfield id="BLK127_EN" description="When 1, Block127 of the SRAM is retained in LPM3 and LPM4" begin="31" end="31" width="1" rwaccess="R/W">
            <bitenum id="BLK127_EN_0" value="0x0" description="Block127 of the SRAM is not retained in LPM3 or LPM4"/>
            <bitenum id="BLK127_EN_1" value="0x1" description="Block127 of the SRAM is retained in LPM3 and LPM4"/>
        </bitfield>
    </register>
    <register id="SYS_SRAM_STAT" width="32" offset="0x90" internal="0" description="SRAM Status Register">
        <bitfield id="BNKEN_RDY" description="When 1, indicates SRAM is ready for access and banks can be enabled/disabled." begin="0" end="0" width="1" rwaccess="R">
            <bitenum id="BNKEN_RDY_0" value="0x0" description="SRAM is not ready for accesses. Banks are undergoing an enable or disable sequence, and reads or writes to SRAM are stalled until the banks are ready."/>
            <bitenum id="BNKEN_RDY_1" value="0x1" description="SRAM is ready for accesses. All SRAM banks are enabled/disabled according to values of registers SYS_SRAM_BANKEN_CTLx (x=0,1,2,3)"/>
        </bitfield>
        <bitfield id="BLKRET_RDY" description="When 1, indicates SRAM is ready for access and blocks can be enabled/disabled for retention." begin="1" end="1" width="1" rwaccess="R">
            <bitenum id="BLKRET_RDY_0" value="0x0" description="SRAM blocks are being set up for retention. Entry into LPM3, LPM4 should not be attempted until this bit is set to 1"/>
            <bitenum id="BLKRET_RDY_1" value="0x1" description="SRAM is ready for accesses. All SRAM blocks are enabled/disabled for retention according to values of registers SYS_SRAM_BLKRET_CTLx (x = 0,1,2,3)"/>
        </bitfield>
    </register>
    <register id="SYS_MASTER_UNLOCK" width="32" offset="0x1000" internal="0" description="Master Unlock Register">
        <bitfield id="UNLKEY" description="Unlock Key" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYS_BOOTOVER_REQ0" width="32" offset="0x1004" internal="0" description="Boot Override Request Register">
    </register>
    <register id="SYS_BOOTOVER_REQ1" width="32" offset="0x1008" internal="0" description="Boot Override Request Register">
    </register>
    <register id="SYS_BOOTOVER_ACK" width="32" offset="0x100C" internal="0" description="Boot Override Acknowledge Register">
    </register>
    <register id="SYS_RESET_REQ" width="32" offset="0x1010" internal="0" description="Reset Request Register">
        <bitfield id="POR" description="Generate POR" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="REBOOT" description="Generate Reboot_Reset" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="WKEY" description="Write key" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SYS_RESET_STATOVER" width="32" offset="0x1014" internal="0" description="Reset Status and Override Register">
        <bitfield id="SOFT" description="Indicates if SOFT Reset is active" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="HARD" description="Indicates if HARD Reset is active" begin="1" end="1" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="REBOOT" description="Indicates if Reboot Reset is active" begin="2" end="2" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="SOFT_OVER" description="SOFT_Reset overwrite request" begin="8" end="8" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="HARD_OVER" description="HARD_Reset overwrite request" begin="9" end="9" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RBT_OVER" description="Reboot Reset overwrite request" begin="10" end="10" width="1" rwaccess="R/W">
        </bitfield>
    </register>
</module>
