"<html><head>\n  <title>Christopher Batten</title>\n  <meta http-equiv=\"Content-Type\" content=\"text/html;charset=utf-8\">\n  <meta http-equiv=\"Content-Language\" content=\"en-us\">\n  <link rel=\"shortcut icon\" type=\"image/x-icon\" href=\"cornell.ico\">\n  <link rel=\"stylesheet\" type=\"text/css\" media=\"screen\" href=\"cornell.css\">\n</head>\n\n<body class=\"onecolumn\">\n\n<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->\n<!-- Cornell Identity                                                  -->\n<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->\n\n<div id=\"cu-identity\">\n  <div id=\"cu-identity-inner\">\n    <a href=\"http://www.cornell.edu\">\n      <div id=\"cu-logo\">\n      </div>\n    </a>\n  </div>\n</div>\n\n<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->\n<!-- Header                                                            -->\n<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->\n\n<div id=\"header\">\n  <div id=\"header-uname\">\n    <div id=\"header-uname-inner\">\n      <h1>Christopher Batten</h1>\n    </div>\n  </div>\n  <div id=\"header-nav\">\n    <div id=\"header-nav-inner\">\n      <ul>\n        <li><a href=\"index.html\">Home</a></li>\n        <li><a href=\"news.html\">News</a></li>\n        <li><a href=\"research.html\">Research</a></li>\n        <li><a href=\"teaching.html\">Teaching</a></li>\n        <li><a href=\"outreach.html\">Outreach</a></li>\n        <li><a href=\"publications.html\">Publications</a></li>\n        <li><a href=\"lab.html\">Lab</a></li>\n        <li><a href=\"photos.html\">Photos</a></li>\n      </ul>\n      <div class=\"float-fix\"></div>\n    </div>\n  </div>\n</div>\n\n<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->\n<!-- Content                                                           -->\n<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->\n\n<div id=\"content\">\n<div id=\"content-inner\">\n\n<a href=\"cbatten-hires.jpg\"><img id=\"headshot\" src=\"cbatten.jpg\"></a>\n\n<!-- <h2 class=\"first\">Christopher Batten</h2> -->\n<p>\n  <b>Christopher Batten</b><br>\n  Associate Professor\n</p><p>\n  <a href=\"http://www.csl.cornell.edu\">Computer Systems Laboratory</a><br>\n  <a href=\"http://www.ece.cornell.edu\">School of Electrical and Computer Engineering</a><br>\n  <a href=\"http://www.engineering.cornell.edu\">College of Engineering</a><br>\n  <a href=\"http://www.cornell.edu\">Cornell University</a><br>\n</p><p>\n  <b>office:</b> 323 Rhodes Hall, Ithaca, NY 14853<br>\n  <!--<b>office hours:</b> Wednesday, 4:30-5:30pm<br />-->\n  <b>phone:</b> (607) 255-2672<br>\n  <b>email:</b> cbatten cornell edu<br>\n</p><p>\n</p>\n\n<p>\n  I am an Associate Professor of Electrical and Computer Engineering and\n  a graduate field member of Computer Science at Cornell University. My\n  research group is part of the Computer Systems Laboratory, and we\n  broadly work on energy-efficient parallel computer architecture for\n  both high-performance and embedded applications. I am also interested\n  in parallel programming methodologies, hardware specialization,\n  interconnection networks, VLSI chip-design methodologies, and the\n  intersection between computer architecture and future emerging\n  technologies. Building prototype systems is an integral part of my\n  research, as this is one of the best ways to validate assumptions, gain\n  intuition about physical design issues, and provide platforms for\n  future software research.\n</p><p>\n  My research has been recognized with several awards including a Cornell\n  Engineering Research Excellence Award (2015), an AFOSR Young\n  Investigator Program award (2015), an Intel Early Career Faculty Honor\n  Program award (2013), an NSF CAREER award (2012), a DARPA Young Faculty\n  Award (2012), and an IEEE Micro Top Picks selection (2004). My teaching\n  has been recognized with the Ruth and Joel Spira Award for Excellence\n  in Teaching (2016), two Michael Tien '72 Excellence in Teaching Awards\n  (2013,2017), and a James M. and Marsha D. McCormick Award for\n  Outstanding Advising of First-Year Engineering Students (2013).\n</p><p>\n  In 2018, I was a Visiting Scholar at the Computer Laboratory at the\n  University of Cambridge, UK and a Visiting Fellow at Clare Hall also in\n  Cambridge, UK. Prior to joining Cornell University, I\n  received my Ph.D. in Electrical Engineering and Computer Science from\n  the Massachusetts Institute of Technology. From 2007 to 2009, I was a\n  visiting scholar in the Parallel Computing Laboratory at the University\n  of California at Berkeley; I received an M.Phil. in Engineering as a\n  Churchill Scholar at the University of Cambridge in 2000, and received\n  a B.S. in Electrical Engineering as a Jefferson Scholar at the\n  University of Virginia in 1999.\n</p>\n\n<h3>Recent News</h3>\n<p>\n</p><ul class=\"medlist\">\n\n  <!-- testing BRGTC1, photo of board -->\n\n  <!--\n  <li>\n    <span class=\"date\">Jan 2020:</span> Paper exploring bit-serial vs.\n    bit-parallel vector accelertors using in-situ processing-in-SRAM\n    accepted to the <a href=\"https://iscas2020.org\">IEEE Int'l Symp. on\n    Circuits and Systems</a> (ISCAS'20)\n  </li>\n  -->\n\n  <li>\n    <span class=\"date\">Jan 2019:</span> Course website\n    for <a href=\"http://www.csl.cornell.edu/courses/ece5745\">ECE 5745\n    Complex Digital ASIC Design</a> now online\n  </li>\n\n  <li>\n    <span class=\"date\">Jan 2020:</span> Attended the DARPA IDEA/POSH\n    integration excercise in Salt Lake City, UT to collaboratively work\n    on our Python-based on-chip network generator and RTL testing\n    framework\n  </li>\n\n  <li>\n    <span class=\"date\">Jan 2020:</span> JUMP ADA Center seed proposals to\n    explore using PyMTL to implement homomorphic encryption accelerators\n    and integrating Spandex into the HammerBlade SoC are funded\n  </li>\n\n  <li>\n    <span class=\"date\">Dec 2019:</span> Cheng Tan is finishing his\n    post-doc in the Batten Research Group and heading to be a\n    Postdoctoral Associate at the Pacific Northwest National Laboratory\n    \u2013 Congratulations!\n  </li>\n\n  <li>\n    <span class=\"date\">Dec 2019:</span> Co-organized a coding sprint with\n    Princeton University for our DARPA POSH project including\n    collaborative hacking on our upcoming GF 12nm tapeout and\n    a <a href=\"photos.html#brg-ski2019\">joint ski trip</a>\n  </li>\n\n  <li>\n    <span class=\"date\">Nov 2019:</span> Cheng Tan presented our work\n    on <a href=\"pdfs/tan-pyocn-slides-iccd2019.pdf\">PyOCN, a unified\n    framework for modeling, testing, and evaluating on-chip networks,</a>\n    at the <a href=\"https://www.iccd-conf.com\">37th IEEE Int'l Conf. on\n    Computer Design</a> (ICCD'19) in Abu Dhabi, UAE\n  </li>\n\n  <li>\n    <span class=\"date\">Nov 2019:</span> Paper on evaluating the Celerity\n    manycore (in collaboration with our colleagues at the University of\n    Washington, UC San Diego, University of Michigan, and Cornell)\n    accepted for publication in IEEE Solid-State Circuits Letters\n  </li>\n\n  <li>\n    <span class=\"date\">Oct 2019:</span> Paper on type freezing, a new\n    technique to exploit attribtue type monomorphism in tracing JIT\n    compilers was accepted to\n    the <a href=\"https://www.iccd-conf.com\">ACM/IEEE Int'l Symp. on\n    Code Generation and Optimization</a> (CGO'20)\n  </li>\n\n  <li>\n    <span class=\"date\">Oct 2019:</span> Xiaoyu Yan received\n    undergraduate research funding from\n    the <a href=\"https://www.engineering.cornell.edu/research-and-faculty/undergraduate-research/student-grant-program\">Cornell\n    Engineering Learning Initiatives</a> to implement and evaluate\n    techniques to integrate coarse-grain configurable arrays into\n    manycore architectures\n  </li>\n\n  <li>\n    <span class=\"date\">Sep 2019:</span> Paper\n    on <a href=\"pdfs/tan-pyocn-iccd2019.pdf\">PyOCN, a unified framework\n    for modeling, testing, and evaluating on-chip networks,</a><a> was\n    accepted to the </a><a href=\"https://www.iccd-conf.com\">37th IEEE Int'l\n    Conf. on Computer Design</a> (ICCD'19)\n  </li>\n\n  <li>\n    <span class=\"date\">Sep 2019:</span> Proposal to Xilinx for an\n    unrestricted industrial gift to support our research is funded as\n    part of the Xilinx University Program\n  </li>\n\n  <li>\n    <span class=\"date\">Sep 2019:</span> Presented our work on\n    architectural specialization for dynamic parallel algorithms and work\n    stealing at\n    the <a href=\"https://developer.arm.com/research/summit\">ARM Research\n    Summit</a> in Austin, TX\n  </li>\n\n  <li>\n    <span class=\"date\">Sep 2019:</span> Christopher Torng successfully\n    defended his doctoral thesis titled \"Software, Architecture, and VLSI\n    Co-Design for Fine-Grain Voltage and Frequency Scaling\". Chris is\n    heading to be a Postdoctoral Associate at Stanford University \u2013\n    Congratulations!\n  </li>\n\n  <li>\n    <span class=\"date\">Aug 2019:</span> Course website\n    for <a href=\"http://www.csl.cornell.edu/courses/ece2400\">ECE 2400 /\n    ENGRD 2140 Computer Systems Programming</a> now online\n  </li>\n\n  <li>\n    <span class=\"date\">Jul 2019:</span> Attended the DARPA Electronics\n    Research Initiative (ERI) summit in Detriot, MI to discuss on-going\n    work within the DARPA SDH and POSH programs\n  </li>\n\n  <li>\n    <span class=\"date\">Jul 2019:</span> Article about our PyMTL project\n    is featured on\n    the <a href=\"https://research.cornell.edu/news-features/keeping-computer-hardware-fast-and-furious\">Cornell\n    University Research</a> website\n  </li>\n\n  <li>\n    <span class=\"date\">Jun 2019:</span> Visited Raytheon in Tucson, AZ\n    (along with several other PIs from the ADA SRC JUMP center) to\n    discuss our recent work on architectural specialization for dynamic\n    parallel algorithms and work stealing\n  </li>\n\n  <li>\n    <span class=\"date\">Jun 2019:</span> Research group attended the 46th\n    ACM/IEEE Int'l Symp. on Computer Architecture (ISCA'19) in Phoenix,\n    AZ\n  </li>\n\n  <li>\n    <span class=\"date\">Jun 2019:</span>\n    The <a href=\"https://sites.google.com/view/agile-and-open-hardware\">SIGARCH\n    Visioning Workshop on Agile and Open Hardware for Next-Generation\n    Computing</a> at ISCA'19 was a great success with over 80\n    participants, 11 talks, and excellent discussion\n  </li>\n\n  <li>\n    <span class=\"date\">Jun 2019:</span> The tutorial on\n    the <a href=\"http://www.csl.cornell.edu/pymtl2019\">new version of\n    PyMTL\n    </a> at ISCA'19 was a great success with over 40 participants,\n    multiple presentations, and engaging hands-on activities\n  </li>\n\n  <li>\n    <span class=\"date\">May 2019:</span> Cameron Haire received\n    undergraduate summer research funding through the ECE Early Career\n    Research Scholars Program to develop new frameworks for testing and\n    evaluating computer architecture test chips \u2013 Congratulations!\n  </li>\n\n  <li>\n    <span class=\"date\">May 2019:</span> Research group celebrated with a\n    <a href=\"photos.html#brg-bbq2019\">graduation barbecue</a>\n  </li>\n\n  <li>\n    <span class=\"date\">May 2019:</span> Jacob Glueck, Aaron Wisner,\n    Hongyi Deng, and Yixiao Zhang completed their MEng design projects\n    and graduated. Jacob is heading to Two Sigma, Aaron is heading to\n    Google, Hongyi is heading to Huawei, and Yixiao is\n    heading to oneZero Financial Systems \u2013 Congratulations!\n  </li>\n\n  <li>\n    <span class=\"date\">May 2019:</span> Presented our work on\n    architectural specialization for dynamic parallel algorithms and work\n    stealing at the ADA SRC JUMP center annual symposium in Ann Arbor, MI\n  </li>\n\n  <li>\n    <span class=\"date\">Apr 2019:</span> Paper on the Celerity manycore\n    chip characterization (695 Giga RISCV inst/sec @ 1.4GHz; in\n    collaboration with our colleagues at the University of Washington, UC\n    San Diego, University of Michigan, and Cornell) was accepted to\n    the <a href=\"http://vlsisymposium.org\">IEEE Symp. on VLSI Technology\n    and Circuits</a> (VLSI'19)\n  </li>\n\n  <li>\n    <span class=\"date\">Apr 2019:</span> Co-organizing\n    a <a href=\"https://sites.google.com/view/agile-and-open-hardware\">SIGARCH Visioning\n    Workshop on Agile and Open Hardware for Next-Generation Computing</a>\n    to be held in conjunction with\n    the <a href=\"https://iscaconf.org/isca2019\">46th ACM/IEEE Int'l Symp.\n    on Computer Architecture</a> in Phoenix, AZ\n  </li>\n\n  <li>\n    <span class=\"date\">Apr 2019:</span> Co-organizing a tutorial\n    on the <a href=\"http://www.csl.cornell.edu/pymtl2019\">new version of PyMTL\n    </a> to be held in conjunction with\n    the <a href=\"https://iscaconf.org/isca2019\">46th ACM/IEEE Int'l Symp.\n    on Computer Architecture</a> in Phoenix, AZ\n  </li>\n\n  <li>\n    <span class=\"date\">Apr 2019:</span> Shunning Jiang and Khalid\n    Al-Hawaj prepared\n    a <a href=\"https://vod.video.cornell.edu/media/brg-pymtl-demo-2019/1_bjw69lta\">demonstration\n    video</a> of how PyMTL can be used not just to design chips but also\n    to verify these chips when they come back from the foundry\n  </li>\n\n  <li>\n    <span class=\"date\">Mar 2019:</span> Research\n    group's <a href=\"photos.html#brg1-bowling2019\">bowling night</a> at\n    the Helen Newman Bowling Center\n  </li>\n\n  <li><a href=\"news.html\">All News</a></li>\n\n</ul>\n<p></p>\n\n<h3>Current Research Projects</h3>\n<p>\n</p><ul class=\"tightlist\">\n\n  <li><a href=\"research.html#paba\">Programmable Accelerator-Based Architectures</a></li>\n  <li><a href=\"research.html#gpgpu\">General-Purpose Graphics Processing Unit Microarchitecture</a></li>\n  <li><a href=\"research.html#adhs\">Algorithm and Data-Structure Hardware Specialization</a></li>\n  <li><a href=\"research.html#ivr\">Architecture and Circuit Co-Design for Integrated Voltage Regulation</a></li>\n<!--<li><a href=\"research.html#ocn\">Realistic On-Chip Networks</a></li>-->\n  <li><a href=\"research.html#pyarch\">Python-Based Frameworks to Enable a Vertically Integrated Research Methodology</a></li>\n  <li><a href=\"research.html#prototype\">FPGA/ASIC Prototyping</a></li>\n\n</ul>\n<p></p>\n\n<h3>Current Teaching</h3>\n<p>\n</p><ul class=\"tightlist\">\n  <li><a href=\"http://www.csl.cornell.edu/courses/ece2400\">ECE 2400 Computer Systems Programming</a></li>\n  <li><a href=\"http://www.csl.cornell.edu/courses/ece5745\">ECE 5745 Complex Digital ASIC Design</a></li>\n</ul>\n<p></p>\n\n<h3>Educational Outreach Activities</h3>\n<p>\n</p><ul class=\"tightlist\">\n  <li><a href=\"https://cornell-brg.github.io/engrg1050-mini-lab\">ENGRG 1050 Engineering Seminar: Computer Engineering Hands-On Experience</a></li>\n  <li><a href=\"http://www.csl.cornell.edu/engrg1060\">ENGRG 1060 Explorations in Engineering: Computer Engineering Unit</a></li>\n  <li><a href=\"http://www.csl.cornell.edu/curie2014\">Curie Academy 2014: Week-Long Design Experience</a></li>\n</ul>\n<p></p>\n\n<h3>Research Group</h3>\n<p>\n</p><ul class=\"tightlist\">\n  <li>Shady Agwa (postdoc)</li>\n  <li><a href=\"http://www.csl.cornell.edu/~moyang\">Moyang Wang</a> (MS/PhD)</li>\n  <li><a href=\"http://www.csl.cornell.edu/~shunning\">Shunning Jiang</a> (MS/PhD)</li>\n  <li>Khalid Al-Hawaj (MS/PhD)</li>\n  <li><a href=\"http://tuanqta.net\">Tuan Ta</a> (MS/PhD)</li>\n  <li>Lin Cheng (MS/PhD)</li>\n  <li>Yanghui Ou (MS/PhD)</li>\n  <li>Peitian Pan (MS/PhD)</li>\n  <li>Raymond Yang (MEng)</li>\n  <li>Juan Albrecht (MEng)</li>\n  <li>Leandro Dorta Duque (MEng)</li>\n  <li>Xiaoyu Yan (MEng)</li>\n  <li>Kexin (Grace) Zheng (MEng)</li>\n  <li>Eric Tang (BS)</li>\n  <li>Rohan Agarwal (BS)</li>\n  <li>Cameron Haire (BS)</li>\n  <li>Kaishuo Cheng (BS)</li>\n  <li>Jack Weber (BS)</li>\n  <li>Angela Zou (BS)</li>\n  <li>Kenneth Mao (BS)</li>\n  <li><a href=\"students.html\">Former Members</a>&nbsp;</li>\n</ul>\n<p></p>\n\n<h3>Research Sponsors</h3>\n<p>\n</p><ul class=\"tightlist\">\n  <li>National Science Foundation: EAGER'11, CRI'11/'15, CAREER'12, XPS'13, SHF'15, E2CDA'17</li>\n  <li>Defense Advanced Research Projects Agency: YFA'12, CRAFT'16, POSH'18, SDH'18</li>\n  <li>Air Force Office of Scientific Research: YIP'15</li>\n  <li>Semiconductor Research Corporation: E2CDA'17, JUMP'18</li>\n  <li>Intel Corporation: research funding and equipment donation</li>\n  <li>NVIDIA: research funding and equipment donation</li>\n  <li>Xilinx: research funding and CAD tool donation</li>\n  <li>Cornell Engineering Learning Initiatives: undergraduate research funding</li>\n  <li>Advanced Micro Devices: undergraduate research funding</li>\n  <li>Synopsys: CAD tool donation</li>\n  <li>ARM: physical IP donation</li>\n  <li>GitHub, TravisCI, Codecov.io: hosted software donations</li>\n</ul>\n<p></p>\n\n<h3>Professional Activities</h3>\n<p>\n</p><ul class=\"tightlist\">\n  <li>Conference PC Member: HPCA'16, SC'16/'17, IEEE Micro TopPicks'16</li>\n  <li>Conference PC Member: ASPLOS'11, PPoPP'13, ISCA'13/'15/'17, MICRO'15</li>\n  <li>Conference External Reviewer: ISCA, ASPLOS, MICRO, HPCA, DAC, SIGMETRICS</li>\n  <li>Conference Organizing Committee Member: HPCA'14</li>\n  <li>Workshop PC Member: GPGPU'14, WDDD'15, NOPE'15, GPGPU'16, WDDD'16</li>\n  <li>Workshop Co-Organizer: <a href=\"http://www.csl.cornell.edu/winds2010\">WINDS'10</a>,\n                             <a href=\"http://www.csl.cornell.edu/warp2015\">WARP'15</a>,\n                             <a href=\"https://sites.google.com/view/agile-and-open-hardware\">SIGARCH Visioning Workshop on Open and Agile HW Design</a></li>\n  <li>Tutorial Co-Organizer: <a href=\"http://www.csl.cornell.edu/pymtl2015\">PyMTL/Pydgin'15</a>,\n                             <a href=\"http://www.csl.cornell.edu/pymtl2019\">PyMTL'19</a></li>\n  <li>Journal Reviewer: CACM, JETCAS, TCAD, TVLSI, TACO, CAL, MICPRO, COMPUTER</li>\n  <li>Book Reviewer: Morgan and Claypool Synthesis Lectures on Computer Architecture</li>\n  <li>Member: IEEE Computer Society, ACM SIGARCH</li>\n</ul>\n<p></p>\n\n</div>\n</div>\n\n<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->\n<!-- StatCounter                                                       -->\n<!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -->\n\n<script type=\"text/javascript\">\n  var sc_project=10769815;\n  var sc_invisible=1;\n  var sc_security=\"d059e952\";\n  var scJsHost = ((\"https:\" == document.location.protocol) ?\n    \"https://secure.\" : \"http://www.\");\n    document.write(\"<sc\"+\"ript type='text/javascript' src='\" + scJsHost+\n    \"statcounter.com/counter/counter.js'></\"+\"script>\");\n</script><script type=\"text/javascript\" src=\"http://www.statcounter.com/counter/counter.js\"></script>\n\n<noscript>\n  <div class=\"statcounter\">\n    <a title=\"hit counter\"\n       href=\"http://statcounter.com/\" target=\"_blank\">\n       <img class=\"statcounter\"\n            src=\"http://c.statcounter.com/10769815/0/d059e952/1/\"\n            alt=\"hit counter\">\n    </a>\n  </div>\n</noscript>\n\n<div></div>\n\n\n\n</body></html>"