{
    "strategy": "delay",
    "total_runtime": 326294,
    "synthesis_runtime": 138797,
    "packing_runtime": 18350,
    "placement_runtime": 83848,
    "routing_runtime": 48098,
    "time_analysis_runtime": 16218,
    "bitstream_runtime": null,
    "reg_id": "23",
    "device": "1GVTC",
    "target device": "1GVTC",
    "version": "2024.04",
    "git_hash": "85850e1",
    "built": "1.0.42",
    "built_type": "Engineering",
    "status": "Fail",
    "error_msg": "PWR: Design mult_28x20_unsigned_regout power analysis failed Signal `\\A' with invalid width range -26! PWR: Design mult_28x20_unsigned_regout power analysis failed",
    "post_synth_sim_status": "Pass",
    "post_route_sim_status": "Pass",
    "bitstream_sim_status": null,
    "failure_type": "PWR",
    "fmax_clock1": 117.873,
    "fmax_clock2": null,
    "fmax_clock3": null,
    "fmax_clock4": null,
    "fmax_clock5": null,
    "fmax_clock6": null,
    "wns_clock1": -8.48371,
    "wns_clock2": null,
    "wns_clock3": null,
    "wns_clock4": null,
    "wns_clock5": null,
    "wns_clock6": null,
    "tns": -956.157,
    "fmax_geomean": 117.873,
    "registers": 96,
    "total_luts": 946,
    "brams": null,
    "dsp": 2,
    "Adder_Carry": 44,
    "CLB": 96,
    "LUT_CLB_ratio": 0.0,
    "CLB_percentage_used": 4.395604395604396,
    "FLE_Percentage_used": 4.361263736263736,
    "Wirelength_Percentage_used": 2.003747795414462,
    "logic_level_clock1": 10,
    "logic_level_clock2": null,
    "logic_level_clock3": null,
    "logic_level_clock4": null,
    "logic_level_clock5": null,
    "logic_level_clock6": null,
    "total_power": null,
    "dynamic_power": null,
    "static_power": null,
    "target_freq_clock1": null,
    "target_freq_clock2": null,
    "target_freq_clock3": null,
    "target_freq_clock4": null,
    "target_freq_clock5": null,
    "target_freq_clock6": null
}