INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.gen/sources_1/ip/buffer_RAM_12x131072/sim/buffer_RAM_12x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_RAM_12x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_PLL_100_50_25MHz
INFO: [VRFC 10-311] analyzing module clock_PLL_100_50_25MHz_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/camera_vga_display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_vga_display_top
INFO: [VRFC 10-2458] undeclared symbol start_capture, assumed default net type wire [D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/camera_vga_display_top.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov767_setup
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup_module_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_setup_module_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/ov7670_setup_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_setup_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/sccb_communication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_communication
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/system_control_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_control_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sources_1/new/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/smart_password_lock/smart_password_lock.srcs/sim_1/new/ovga_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ovga_tb
