WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1255743 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1255743 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 18199783 heartbeat IPC: 0.5495 cumulative IPC: 0.2951 (Simulation time: 00 hr 03 min 46 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 16944043 cumulative IPC: 0.2951 (Simulation time: 00 hr 03 min 46 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 16944043 cumulative IPC: 0.2951 (Simulation time: 00 hr 03 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2951 instructions: 5000002 cycles: 16944043
CPU 0 Branch Prediction Accuracy: 92.71% MPKI: 17.43 Average ROB Occupancy at Mispredict: 57.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0.0262
BRANCH_CONDITIONAL: 17.3
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0348
BRANCH_RETURN: 0.0212

LLC TOTAL        ACCESS:     188347 HIT:      83826 MISS:     104521
LLC LOAD         ACCESS:     104855 HIT:      26434 MISS:      78421
LLC RFO          ACCESS:      15533 HIT:       1664 MISS:      13869
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      51126 HIT:      51070 MISS:         56
LLC TRANSLATION  ACCESS:      16833 HIT:       4658 MISS:      12175
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 344.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1536122 HIT:    1406367 MISS:     129755
cpu0_DTLB LOAD         ACCESS:    1536122 HIT:    1406367 MISS:     129755
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 53.39 cycles
cpu0_ITLB TOTAL        ACCESS:     205600 HIT:     205343 MISS:        257
cpu0_ITLB LOAD         ACCESS:     205600 HIT:     205343 MISS:        257
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 65.11 cycles
cpu0_L1D TOTAL        ACCESS:    1913693 HIT:    1604601 MISS:     309092
cpu0_L1D LOAD         ACCESS:    1018964 HIT:     831659 MISS:     187305
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     867643 HIT:     770278 MISS:      97365
cpu0_L1D TRANSLATION  ACCESS:      27086 HIT:       2664 MISS:      24422
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 127.5 cycles
cpu0_L1I TOTAL        ACCESS:     222381 HIT:     222026 MISS:        355
cpu0_L1I LOAD         ACCESS:     222381 HIT:     222026 MISS:        355
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 101.5 cycles
cpu0_L2C TOTAL        ACCESS:     218138 HIT:      80650 MISS:     137488
cpu0_L2C LOAD         ACCESS:     119495 HIT:      14640 MISS:     104855
cpu0_L2C RFO          ACCESS:      16927 HIT:       1394 MISS:      15533
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      57350 HIT:      57083 MISS:        267
cpu0_L2C TRANSLATION  ACCESS:      24366 HIT:       7533 MISS:      16833
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 282.7 cycles
cpu0_STLB TOTAL        ACCESS:      90939 HIT:      64993 MISS:      25946
cpu0_STLB LOAD         ACCESS:      90939 HIT:      64993 MISS:      25946
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11651
  ROW_BUFFER_MISS:      92724
 AVG DBUS CONGESTED CYCLE: 3.943
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        148
  FULL:      42129
