// Seed: 3171687035
module module_0 (
    input logic id_0,
    input tri1  id_1,
    input wor   id_2
);
  assign id_4 = 1;
  always id_4 = id_4;
  always @("") id_4 <= id_0;
  always begin : LABEL_0
    id_4 <= id_0;
    $display(id_1);
    return 1;
  end
  assign id_4 = 1'h0 == 1;
  wire id_5;
  wire id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output logic id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input uwire id_9,
    input supply1 id_10,
    output logic id_11,
    input tri0 id_12,
    input supply0 id_13,
    output wire id_14,
    output tri1 id_15
    , id_39,
    input wand id_16,
    input tri id_17,
    input wor id_18,
    input wand id_19,
    input supply0 id_20,
    output wor id_21,
    input wand id_22,
    input supply1 id_23,
    output tri1 id_24,
    input uwire id_25,
    input logic id_26,
    output wand id_27,
    output tri1 id_28,
    output wor id_29,
    output uwire id_30,
    output supply1 id_31,
    input tri id_32,
    input wor id_33,
    output tri0 id_34,
    input supply1 id_35,
    output wor id_36,
    input logic id_37
);
  wire  id_40;
  wire  id_41;
  uwire id_42, id_43 = 1;
  initial id_5 <= (id_26);
  wor  id_44;
  tri0 id_45, id_46 = ~1 - (1) - 1'h0;
  always id_11 <= id_37;
  xnor primCall (
      id_30,
      id_22,
      id_13,
      id_39,
      id_10,
      id_2,
      id_35,
      id_45,
      id_40,
      id_0,
      id_25,
      id_32,
      id_43,
      id_41,
      id_17,
      id_33,
      id_7,
      id_16,
      id_3,
      id_9,
      id_46,
      id_26,
      id_1,
      id_42,
      id_44,
      id_19,
      id_12,
      id_18,
      id_23
  );
  assign id_44 = id_1;
  `define pp_47 0
  module_0 modCall_1 (
      id_37,
      id_23,
      id_20
  );
  assign modCall_1.type_2 = 0;
endmodule
