
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v
# synth_design -part xc7z020clg484-3 -top activation -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top activation -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 126363 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 239129 ; free virtual = 307891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'activation' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v:49]
INFO: [Synth 8-6155] done synthesizing module 'activation' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v:49]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1550.297 ; gain = 74.660 ; free physical = 239127 ; free virtual = 307889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.297 ; gain = 74.660 ; free physical = 239130 ; free virtual = 307893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.293 ; gain = 82.656 ; free physical = 239130 ; free virtual = 307893
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.324 ; gain = 108.688 ; free physical = 239047 ; free virtual = 307810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
+---Registers : 
	              128 Bit    Registers := 7     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 16    
	   7 Input      4 Bit        Muxes := 16    
	  12 Input      3 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module activation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
+---Registers : 
	              128 Bit    Registers := 7     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 16    
	   7 Input      4 Bit        Muxes := 16    
	  12 Input      3 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inp_data_flopped_reg[127:0]' into 'inp_data_flopped_reg[127:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v:84]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[0]
INFO: [Synth 8-3886] merging instance 'data_intercept_flopped_reg[2]' (FDRE) to 'data_intercept_flopped_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[127]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[126]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[125]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[124]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[123]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[119]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[118]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[117]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[116]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[115]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[111]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[110]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[109]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[108]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[107]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[103]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[102]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[101]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[100]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[99]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[95]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[94]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[93]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[92]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[91]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[87]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[86]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[85]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[84]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[83]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[79]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[78]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[77]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[76]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[75]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[71]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[70]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[69]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[68]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[67]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[63]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[62]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[61]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[60]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[59]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[55]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[54]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[53]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[52]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[51]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[47]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[46]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[45]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[44]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[43]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[39]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[38]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[37]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[36]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[35]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[31]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[30]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[29]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[28]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[27]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[23]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[22]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[21]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[20]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[19]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[15]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[14]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[13]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[12]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[11]' (FDR) to 'data_slope_flopped_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[7]' (FDR) to 'data_slope_flopped_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[3]' (FDR) to 'data_slope_flopped_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[6]' (FDR) to 'data_slope_flopped_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_slope_flopped_reg[5]' (FDR) to 'data_slope_flopped_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_slope_flopped_reg[4] )
INFO: [Synth 8-3886] merging instance 'data_intercept_flopped_reg[10]' (FDRE) to 'data_intercept_flopped_reg[11]'
INFO: [Synth 8-3886] merging instance 'B[0]' (FDR) to 'inp_data_flopped_reg[8]'
INFO: [Synth 8-3886] merging instance 'B[1]' (FDR) to 'inp_data_flopped_reg[9]'
INFO: [Synth 8-3886] merging instance 'B[2]' (FDR) to 'inp_data_flopped_reg[10]'
INFO: [Synth 8-3886] merging instance 'B[3]' (FDR) to 'inp_data_flopped_reg[11]'
INFO: [Synth 8-3886] merging instance 'B[4]' (FDR) to 'inp_data_flopped_reg[12]'
INFO: [Synth 8-3886] merging instance 'B[7]' (FDR) to 'inp_data_flopped_reg[15]'
INFO: [Synth 8-3886] merging instance 'B[6]' (FDR) to 'inp_data_flopped_reg[14]'
INFO: [Synth 8-3886] merging instance 'B[5]' (FDR) to 'inp_data_flopped_reg[13]'
INFO: [Synth 8-3886] merging instance 'data_intercept_flopped_reg[18]' (FDRE) to 'data_intercept_flopped_reg[19]'
INFO: [Synth 8-3886] merging instance 'B[0]__0' (FDR) to 'inp_data_flopped_reg[16]'
INFO: [Synth 8-3886] merging instance 'B[1]__0' (FDR) to 'inp_data_flopped_reg[17]'
INFO: [Synth 8-3886] merging instance 'B[2]__0' (FDR) to 'inp_data_flopped_reg[18]'
INFO: [Synth 8-3886] merging instance 'B[3]__0' (FDR) to 'inp_data_flopped_reg[19]'
INFO: [Synth 8-3886] merging instance 'B[4]__0' (FDR) to 'inp_data_flopped_reg[20]'
INFO: [Synth 8-3886] merging instance 'B[7]__0' (FDR) to 'inp_data_flopped_reg[23]'
INFO: [Synth 8-3886] merging instance 'B[6]__0' (FDR) to 'inp_data_flopped_reg[22]'
INFO: [Synth 8-3886] merging instance 'B[5]__0' (FDR) to 'inp_data_flopped_reg[21]'
INFO: [Synth 8-3886] merging instance 'data_intercept_flopped_reg[26]' (FDRE) to 'data_intercept_flopped_reg[27]'
INFO: [Synth 8-3886] merging instance 'B[0]__1' (FDR) to 'inp_data_flopped_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_intercept_flopped_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_intercept_flopped_reg[127] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238924 ; free virtual = 307689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238915 ; free virtual = 307680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238922 ; free virtual = 307688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238929 ; free virtual = 307694
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238929 ; free virtual = 307694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238929 ; free virtual = 307694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238929 ; free virtual = 307694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238929 ; free virtual = 307694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238929 ; free virtual = 307694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    84|
|2     |LUT1   |     2|
|3     |LUT2   |   263|
|4     |LUT3   |    25|
|5     |LUT4   |    82|
|6     |LUT5   |   179|
|7     |LUT6   |   290|
|8     |FDRE   |   756|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1681|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238929 ; free virtual = 307694
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238930 ; free virtual = 307695
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.957 ; gain = 309.320 ; free physical = 238934 ; free virtual = 307699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'activation' is not ideal for floorplanning, since the cellview 'activation' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.113 ; gain = 0.000 ; free physical = 238856 ; free virtual = 307621
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1858.113 ; gain = 382.574 ; free physical = 238905 ; free virtual = 307671
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2418.770 ; gain = 560.656 ; free physical = 238471 ; free virtual = 307237
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.770 ; gain = 0.000 ; free physical = 238471 ; free virtual = 307237
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.781 ; gain = 0.000 ; free physical = 238467 ; free virtual = 307234
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238478 ; free virtual = 307244

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c55c7977

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238478 ; free virtual = 307243

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c55c7977

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238469 ; free virtual = 307234
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 136f7a021

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238467 ; free virtual = 307233
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ebbd377b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238465 ; free virtual = 307231
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ebbd377b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238465 ; free virtual = 307230
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238459 ; free virtual = 307224
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238458 ; free virtual = 307224
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238457 ; free virtual = 307223
Ending Logic Optimization Task | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238457 ; free virtual = 307222

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238471 ; free virtual = 307237

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10fbaba91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238471 ; free virtual = 307236

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238471 ; free virtual = 307236
Ending Netlist Obfuscation Task | Checksum: 10fbaba91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238471 ; free virtual = 307236
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2514.844 ; gain = 0.000 ; free physical = 238469 ; free virtual = 307235
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10fbaba91
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module activation ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2530.836 ; gain = 0.000 ; free physical = 238409 ; free virtual = 307174
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2530.836 ; gain = 0.000 ; free physical = 238397 ; free virtual = 307163
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.091 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2530.836 ; gain = 0.000 ; free physical = 238408 ; free virtual = 307173
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2729.016 ; gain = 198.180 ; free physical = 238407 ; free virtual = 307173
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2729.016 ; gain = 198.180 ; free physical = 238407 ; free virtual = 307173

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238427 ; free virtual = 307193


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design activation ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 756
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 10fbaba91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238426 ; free virtual = 307191
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 10fbaba91
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2729.016 ; gain = 214.172 ; free physical = 238428 ; free virtual = 307194
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28384120 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238455 ; free virtual = 307221
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238455 ; free virtual = 307220
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238469 ; free virtual = 307235
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238468 ; free virtual = 307233
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10fbaba91

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238467 ; free virtual = 307233

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238467 ; free virtual = 307233
Ending Netlist Obfuscation Task | Checksum: 10fbaba91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238467 ; free virtual = 307232
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238467 ; free virtual = 307232
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d2024c99

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238467 ; free virtual = 307232
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238467 ; free virtual = 307232

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 67fae7c1

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238465 ; free virtual = 307230

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 73601cad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238449 ; free virtual = 307215

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 73601cad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238448 ; free virtual = 307214
Phase 1 Placer Initialization | Checksum: 73601cad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238448 ; free virtual = 307213

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122173c2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238440 ; free virtual = 307206

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238414 ; free virtual = 307179

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13a52b26e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238413 ; free virtual = 307178
Phase 2 Global Placement | Checksum: 117fc59af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238406 ; free virtual = 307172

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 117fc59af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238405 ; free virtual = 307171

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19b381f1a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238420 ; free virtual = 307186

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be3fc33c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238420 ; free virtual = 307186

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1de3bdd65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238420 ; free virtual = 307186

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11decac1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238425 ; free virtual = 307191

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fd419a85

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238427 ; free virtual = 307193

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19d3dd49e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238427 ; free virtual = 307193
Phase 3 Detail Placement | Checksum: 19d3dd49e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238427 ; free virtual = 307193

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25386688d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 25386688d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238432 ; free virtual = 307198
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.114. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 223269d9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238432 ; free virtual = 307198
Phase 4.1 Post Commit Optimization | Checksum: 223269d9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238432 ; free virtual = 307198

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 223269d9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238434 ; free virtual = 307199

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 223269d9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238434 ; free virtual = 307199

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238434 ; free virtual = 307199
Phase 4.4 Final Placement Cleanup | Checksum: 2356f5737

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238434 ; free virtual = 307199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2356f5737

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238434 ; free virtual = 307199
Ending Placer Task | Checksum: 1bce8c8a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238447 ; free virtual = 307213
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238447 ; free virtual = 307213
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238418 ; free virtual = 307183
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238419 ; free virtual = 307184
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238416 ; free virtual = 307184
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e88091a8 ConstDB: 0 ShapeSum: d46836fa RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inp_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "activation_type" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "activation_type". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable_activation" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable_activation". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_available" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_available". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp_data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp_data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 9f13f6dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238279 ; free virtual = 307045
Post Restoration Checksum: NetGraph: 5c78faab NumContArr: 429afc31 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9f13f6dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238277 ; free virtual = 307043

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9f13f6dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238242 ; free virtual = 307008

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9f13f6dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238242 ; free virtual = 307008
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 102df8ed5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238232 ; free virtual = 306999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.143  | TNS=0.000  | WHS=0.089  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1bbf310d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238242 ; free virtual = 307008

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16d541dbd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238235 ; free virtual = 307001

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.989  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ae7d6071

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238240 ; free virtual = 307006
Phase 4 Rip-up And Reroute | Checksum: 1ae7d6071

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238240 ; free virtual = 307006

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ae7d6071

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238240 ; free virtual = 307006

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ae7d6071

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238240 ; free virtual = 307006
Phase 5 Delay and Skew Optimization | Checksum: 1ae7d6071

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238240 ; free virtual = 307006

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26da4be5a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238241 ; free virtual = 307007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.989  | TNS=0.000  | WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26da4be5a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238241 ; free virtual = 307007
Phase 6 Post Hold Fix | Checksum: 26da4be5a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238241 ; free virtual = 307007

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.073004 %
  Global Horizontal Routing Utilization  = 0.102011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e3916d85

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238241 ; free virtual = 307007

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e3916d85

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238240 ; free virtual = 307007

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c917b686

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238240 ; free virtual = 307007

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.989  | TNS=0.000  | WHS=0.098  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c917b686

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238240 ; free virtual = 307007
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238274 ; free virtual = 307040

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238274 ; free virtual = 307040
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238274 ; free virtual = 307040
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238271 ; free virtual = 307038
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2729.016 ; gain = 0.000 ; free physical = 238269 ; free virtual = 307039
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.105 ; gain = 0.000 ; free physical = 238224 ; free virtual = 306992
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 10:31:19 2022...
