{
  "module_name": "dma_qm_0_regs.h",
  "hash_id": "cecb789646c31059444f4c4c0ec945bc7ce50ae92c1c2eabce2de123d5fad92e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_qm_0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_QM_0_REGS_H_\n#define ASIC_REG_DMA_QM_0_REGS_H_\n\n \n\n#define mmDMA_QM_0_GLBL_CFG0                                         0x400000\n\n#define mmDMA_QM_0_GLBL_CFG1                                         0x400004\n\n#define mmDMA_QM_0_GLBL_PROT                                         0x400008\n\n#define mmDMA_QM_0_GLBL_ERR_CFG                                      0x40000C\n\n#define mmDMA_QM_0_GLBL_ERR_ADDR_LO                                  0x400010\n\n#define mmDMA_QM_0_GLBL_ERR_ADDR_HI                                  0x400014\n\n#define mmDMA_QM_0_GLBL_ERR_WDATA                                    0x400018\n\n#define mmDMA_QM_0_GLBL_SECURE_PROPS                                 0x40001C\n\n#define mmDMA_QM_0_GLBL_NON_SECURE_PROPS                             0x400020\n\n#define mmDMA_QM_0_GLBL_STS0                                         0x400024\n\n#define mmDMA_QM_0_GLBL_STS1                                         0x400028\n\n#define mmDMA_QM_0_PQ_BASE_LO                                        0x400060\n\n#define mmDMA_QM_0_PQ_BASE_HI                                        0x400064\n\n#define mmDMA_QM_0_PQ_SIZE                                           0x400068\n\n#define mmDMA_QM_0_PQ_PI                                             0x40006C\n\n#define mmDMA_QM_0_PQ_CI                                             0x400070\n\n#define mmDMA_QM_0_PQ_CFG0                                           0x400074\n\n#define mmDMA_QM_0_PQ_CFG1                                           0x400078\n\n#define mmDMA_QM_0_PQ_ARUSER                                         0x40007C\n\n#define mmDMA_QM_0_PQ_PUSH0                                          0x400080\n\n#define mmDMA_QM_0_PQ_PUSH1                                          0x400084\n\n#define mmDMA_QM_0_PQ_PUSH2                                          0x400088\n\n#define mmDMA_QM_0_PQ_PUSH3                                          0x40008C\n\n#define mmDMA_QM_0_PQ_STS0                                           0x400090\n\n#define mmDMA_QM_0_PQ_STS1                                           0x400094\n\n#define mmDMA_QM_0_PQ_RD_RATE_LIM_EN                                 0x4000A0\n\n#define mmDMA_QM_0_PQ_RD_RATE_LIM_RST_TOKEN                          0x4000A4\n\n#define mmDMA_QM_0_PQ_RD_RATE_LIM_SAT                                0x4000A8\n\n#define mmDMA_QM_0_PQ_RD_RATE_LIM_TOUT                               0x4000AC\n\n#define mmDMA_QM_0_CQ_CFG0                                           0x4000B0\n\n#define mmDMA_QM_0_CQ_CFG1                                           0x4000B4\n\n#define mmDMA_QM_0_CQ_ARUSER                                         0x4000B8\n\n#define mmDMA_QM_0_CQ_PTR_LO                                         0x4000C0\n\n#define mmDMA_QM_0_CQ_PTR_HI                                         0x4000C4\n\n#define mmDMA_QM_0_CQ_TSIZE                                          0x4000C8\n\n#define mmDMA_QM_0_CQ_CTL                                            0x4000CC\n\n#define mmDMA_QM_0_CQ_PTR_LO_STS                                     0x4000D4\n\n#define mmDMA_QM_0_CQ_PTR_HI_STS                                     0x4000D8\n\n#define mmDMA_QM_0_CQ_TSIZE_STS                                      0x4000DC\n\n#define mmDMA_QM_0_CQ_CTL_STS                                        0x4000E0\n\n#define mmDMA_QM_0_CQ_STS0                                           0x4000E4\n\n#define mmDMA_QM_0_CQ_STS1                                           0x4000E8\n\n#define mmDMA_QM_0_CQ_RD_RATE_LIM_EN                                 0x4000F0\n\n#define mmDMA_QM_0_CQ_RD_RATE_LIM_RST_TOKEN                          0x4000F4\n\n#define mmDMA_QM_0_CQ_RD_RATE_LIM_SAT                                0x4000F8\n\n#define mmDMA_QM_0_CQ_RD_RATE_LIM_TOUT                               0x4000FC\n\n#define mmDMA_QM_0_CQ_IFIFO_CNT                                      0x400108\n\n#define mmDMA_QM_0_CP_MSG_BASE0_ADDR_LO                              0x400120\n\n#define mmDMA_QM_0_CP_MSG_BASE0_ADDR_HI                              0x400124\n\n#define mmDMA_QM_0_CP_MSG_BASE1_ADDR_LO                              0x400128\n\n#define mmDMA_QM_0_CP_MSG_BASE1_ADDR_HI                              0x40012C\n\n#define mmDMA_QM_0_CP_MSG_BASE2_ADDR_LO                              0x400130\n\n#define mmDMA_QM_0_CP_MSG_BASE2_ADDR_HI                              0x400134\n\n#define mmDMA_QM_0_CP_MSG_BASE3_ADDR_LO                              0x400138\n\n#define mmDMA_QM_0_CP_MSG_BASE3_ADDR_HI                              0x40013C\n\n#define mmDMA_QM_0_CP_LDMA_TSIZE_OFFSET                              0x400140\n\n#define mmDMA_QM_0_CP_LDMA_SRC_BASE_LO_OFFSET                        0x400144\n\n#define mmDMA_QM_0_CP_LDMA_SRC_BASE_HI_OFFSET                        0x400148\n\n#define mmDMA_QM_0_CP_LDMA_DST_BASE_LO_OFFSET                        0x40014C\n\n#define mmDMA_QM_0_CP_LDMA_DST_BASE_HI_OFFSET                        0x400150\n\n#define mmDMA_QM_0_CP_LDMA_COMMIT_OFFSET                             0x400154\n\n#define mmDMA_QM_0_CP_FENCE0_RDATA                                   0x400158\n\n#define mmDMA_QM_0_CP_FENCE1_RDATA                                   0x40015C\n\n#define mmDMA_QM_0_CP_FENCE2_RDATA                                   0x400160\n\n#define mmDMA_QM_0_CP_FENCE3_RDATA                                   0x400164\n\n#define mmDMA_QM_0_CP_FENCE0_CNT                                     0x400168\n\n#define mmDMA_QM_0_CP_FENCE1_CNT                                     0x40016C\n\n#define mmDMA_QM_0_CP_FENCE2_CNT                                     0x400170\n\n#define mmDMA_QM_0_CP_FENCE3_CNT                                     0x400174\n\n#define mmDMA_QM_0_CP_STS                                            0x400178\n\n#define mmDMA_QM_0_CP_CURRENT_INST_LO                                0x40017C\n\n#define mmDMA_QM_0_CP_CURRENT_INST_HI                                0x400180\n\n#define mmDMA_QM_0_CP_BARRIER_CFG                                    0x400184\n\n#define mmDMA_QM_0_CP_DBG_0                                          0x400188\n\n#define mmDMA_QM_0_PQ_BUF_ADDR                                       0x400300\n\n#define mmDMA_QM_0_PQ_BUF_RDATA                                      0x400304\n\n#define mmDMA_QM_0_CQ_BUF_ADDR                                       0x400308\n\n#define mmDMA_QM_0_CQ_BUF_RDATA                                      0x40030C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}