<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="16" e="13"/>
<c f="1" b="31" e="31"/>
<c f="1" b="32" e="32"/>
<c f="1" b="33" e="33"/>
<c f="1" b="35" e="33"/>
<c f="1" b="41" e="41"/>
<c f="1" b="42" e="42"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="43"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="74"/>
<c f="1" b="88" e="88"/>
<c f="1" b="89" e="88"/>
<c f="1" b="174" e="174"/>
<c f="1" b="175" e="174"/>
<c f="1" b="178" e="178"/>
<c f="1" b="179" e="178"/>
<c f="1" b="211" e="211"/>
<c f="1" b="212" e="212"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="214"/>
<c f="1" b="215" e="215"/>
<c f="1" b="216" e="216"/>
<c f="1" b="217" e="216"/>
<c f="1" b="318" e="318"/>
<c f="1" b="319" e="318"/>
<c f="1" b="341" e="341"/>
<c f="1" b="342" e="341"/>
<c f="1" b="371" e="371"/>
<c f="1" b="372" e="371"/>
<c f="1" b="395" e="395"/>
<c f="1" b="396" e="395"/>
<c f="1" b="401" e="401"/>
<c f="1" b="402" e="401"/>
<c f="1" b="407" e="407"/>
<c f="1" b="408" e="407"/>
<c f="1" b="468" e="468"/>
<c f="1" b="469" e="469"/>
<c f="1" b="470" e="469"/>
<c f="1" b="511" e="511"/>
<c f="1" b="512" e="512"/>
<c f="1" b="513" e="513"/>
<c f="1" b="514" e="514"/>
<c f="1" b="515" e="515"/>
<c f="1" b="516" e="516"/>
<c f="1" b="517" e="517"/>
<c f="1" b="518" e="518"/>
<c f="1" b="520" e="518"/>
<c f="1" b="586" e="586"/>
<c f="1" b="587" e="586"/>
<c f="1" b="594" e="594"/>
<c f="1" b="595" e="594"/>
<c f="1" b="607" e="607"/>
<c f="1" b="608" e="608"/>
<c f="1" b="609" e="609"/>
<c f="1" b="610" e="609"/>
<c f="1" b="615" e="615"/>
<c f="1" b="616" e="615"/>
<c f="1" b="638" e="638"/>
<c f="1" b="639" e="638"/>
<c f="1" b="647" e="647"/>
<c f="1" b="648" e="647"/>
<c f="1" b="651" e="651"/>
<c f="1" b="652" e="651"/>
<c f="1" b="662" e="662"/>
<c f="1" b="663" e="662"/>
<c f="1" b="672" e="672"/>
<c f="1" b="673" e="672"/>
<c f="1" b="681" e="681"/>
<c f="1" b="682" e="681"/>
<c f="1" b="697" e="697"/>
<c f="1" b="698" e="697"/>
<c f="1" b="829" e="829"/>
<c f="1" b="830" e="830"/>
<c f="1" b="831" e="831"/>
<c f="1" b="832" e="832"/>
<c f="1" b="833" e="832"/>
<c f="1" b="851" e="851"/>
<c f="1" b="852" e="851"/>
<c f="1" b="904" e="904"/>
<c f="1" b="905" e="904"/>
<c f="1" b="909" e="909"/>
<c f="1" b="910" e="910"/>
<c f="1" b="911" e="910"/>
<c f="1" b="924" e="924"/>
<c f="1" b="925" e="925"/>
<c f="1" b="926" e="925"/>
<c f="1" b="936" e="936"/>
<c f="1" b="937" e="937"/>
<c f="1" b="938" e="937"/>
<c f="1" b="949" e="949"/>
<c f="1" b="951" e="949"/>
<c f="1" b="955" e="955"/>
<c f="1" b="956" e="955"/>
<c f="1" b="959" e="959"/>
<c f="1" b="960" e="960"/>
<c f="1" b="961" e="960"/>
<c f="1" b="963" e="963"/>
<c f="1" b="964" e="964"/>
<c f="1" b="965" e="964"/>
<c f="1" b="969" e="969"/>
<c f="1" b="970" e="970"/>
<c f="1" b="971" e="971"/>
<c f="1" b="972" e="971"/>
<c f="1" b="988" e="988"/>
<c f="1" b="989" e="989"/>
<c f="1" b="990" e="990"/>
<c f="1" b="991" e="990"/>
<c f="1" b="1001" e="1001"/>
<c f="1" b="1002" e="1001"/>
<c f="1" b="1013" e="1013"/>
<c f="1" b="1014" e="1013"/>
<c f="1" b="1024" e="1024"/>
<c f="1" b="1025" e="1025"/>
<c f="1" b="1026" e="1025"/>
<c f="1" b="1041" e="1041"/>
<c f="1" b="1042" e="1042"/>
<c f="1" b="1043" e="1043"/>
<c f="1" b="1045" e="1043"/>
<c f="1" b="1055" e="1055"/>
<c f="1" b="1056" e="1056"/>
<c f="1" b="1057" e="1057"/>
<c f="1" b="1058" e="1058"/>
<c f="1" b="1059" e="1059"/>
<c f="1" b="1060" e="1060"/>
<c f="1" b="1062" e="1060"/>
<c f="1" b="1074" e="1074"/>
<c f="1" b="1075" e="1074"/>
<c f="1" b="1078" e="1078"/>
<c f="1" b="1079" e="1078"/>
<c f="1" b="1082" e="1082"/>
<c f="1" b="1083" e="1082"/>
<c f="1" b="1086" e="1086"/>
<c f="1" b="1087" e="1086"/>
<c f="1" b="1090" e="1090"/>
<c f="1" b="1091" e="1090"/>
<c f="1" b="1097" e="1097"/>
<c f="1" b="1098" e="1097"/>
<c f="1" b="1105" e="1105"/>
<c f="1" b="1106" e="1105"/>
<c f="1" b="1113" e="1113"/>
<c f="1" b="1114" e="1113"/>
<c f="1" b="1118" e="1118"/>
<c f="1" b="1119" e="1118"/>
<c f="1" b="1123" e="1123"/>
<c f="1" b="1124" e="1123"/>
<c f="1" b="1128" e="1128"/>
<c f="1" b="1129" e="1128"/>
<c f="1" b="1138" e="1138"/>
<c f="1" b="1139" e="1138"/>
<c f="1" b="1140" e="1140"/>
<c f="1" b="1141" e="1140"/>
<c f="1" b="1164" e="1164"/>
<c f="1" b="1165" e="1165"/>
<c f="1" b="1166" e="1165"/>
<c f="1" b="1224" e="1224"/>
<c f="1" b="1225" e="1224"/>
<c f="1" b="1234" e="1234"/>
<c f="1" b="1235" e="1235"/>
<c f="1" b="1236" e="1235"/>
<c f="1" b="1242" e="1242"/>
<c f="1" b="1243" e="1243"/>
<c f="1" b="1244" e="1243"/>
<c f="1" b="1287" e="1287"/>
<c f="1" b="1288" e="1288"/>
<c f="1" b="1289" e="1288"/>
<c f="1" b="1293" e="1293"/>
<c f="1" b="1294" e="1293"/>
<c f="1" b="1297" e="1297"/>
<c f="1" b="1298" e="1298"/>
<c f="1" b="1299" e="1299"/>
<c f="1" b="1300" e="1299"/>
<c f="1" b="1307" e="1307"/>
<c f="1" b="1308" e="1308"/>
<c f="1" b="1309" e="1308"/>
<c f="1" b="1317" e="1317"/>
<c f="1" b="1318" e="1318"/>
<c f="1" b="1319" e="1318"/>
<c f="1" b="1322" e="1322"/>
<c f="1" b="1323" e="1323"/>
<c f="1" b="1324" e="1323"/>
<c f="1" b="1331" e="1331"/>
<c f="1" b="1332" e="1332"/>
<c f="1" b="1333" e="1332"/>
<c f="1" b="1337" e="1337"/>
<c f="1" b="1338" e="1337"/>
<c f="1" b="1338" e="1338"/>
<c f="1" b="1340" e="1338"/>
<c f="1" b="1340" e="1340"/>
<c f="1" b="1341" e="1340"/>
<c f="1" b="1351" e="1351"/>
<c f="1" b="1353" e="1351"/>
<c f="1" b="1356" e="1356"/>
<c f="1" b="1357" e="1357"/>
<c f="1" b="1358" e="1358"/>
<c f="1" b="1359" e="1359"/>
<c f="1" b="1360" e="1359"/>
<c f="1" b="1378" e="1378"/>
<c f="1" b="1379" e="1378"/>
<c f="1" b="1391" e="1391"/>
<c f="1" b="1392" e="1392"/>
<c f="1" b="1393" e="1393"/>
<c f="1" b="1395" e="1393"/>
<c f="1" b="1451" e="1451"/>
<c f="1" b="1452" e="1452"/>
<c f="1" b="1453" e="1452"/>
<c f="1" b="1515" e="1515"/>
<c f="1" b="1516" e="1516"/>
<c f="1" b="1517" e="1516"/>
<c f="1" b="1563" e="1563"/>
<c f="1" b="1564" e="1563"/>
</Comments>
<Macros>
<m f="1" bl="44" bc="3" el="44" ec="57"/>
<m f="1" bl="94" bc="5" el="94" ec="52"/>
<m f="1" bl="100" bc="5" el="100" ec="52"/>
<m f="1" bl="106" bc="5" el="106" ec="53"/>
<m f="1" bl="111" bc="5" el="111" ec="53"/>
<m f="1" bl="116" bc="5" el="116" ec="53"/>
<m f="1" bl="121" bc="5" el="122" ec="52"/>
<m f="1" bl="128" bc="5" el="129" ec="52"/>
<m f="1" bl="134" bc="5" el="134" ec="52"/>
<m f="1" bl="139" bc="5" el="140" ec="53"/>
<m f="1" bl="145" bc="5" el="146" ec="53"/>
<m f="1" bl="151" bc="5" el="152" ec="53"/>
<m f="1" bl="157" bc="5" el="157" ec="44"/>
<m f="1" bl="228" bc="14" el="228" ec="60"/>
<m f="1" bl="235" bc="5" el="235" ec="51"/>
<m f="1" bl="261" bc="14" el="261" ec="60"/>
<m f="1" bl="271" bc="5" el="271" ec="51"/>
<m f="1" bl="292" bc="12" el="292" ec="51"/>
<m f="1" bl="560" bc="5" el="560" ec="73"/>
<m f="1" bl="568" bc="3" el="568" ec="36"/>
<m f="1" bl="824" bc="3" el="824" ec="26"/>
<m f="1" bl="857" bc="5" el="857" ec="62"/>
<m f="1" bl="951" bc="9" el="951" ec="79"/>
<m f="1" bl="993" bc="9" el="993" ec="19"/>
<m f="1" bl="1163" bc="9" el="1163" ec="41"/>
<m f="1" bl="1283" bc="7" el="1283" ec="64"/>
<m f="1" bl="1333" bc="7" el="1334" ec="76"/>
<m f="1" bl="1397" bc="3" el="1397" ec="22"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="16" e="13"/>
<c f="2" b="120" e="120"/>
<c f="2" b="121" e="121"/>
<c f="2" b="122" e="122"/>
<c f="2" b="123" e="123"/>
<c f="2" b="124" e="124"/>
<c f="2" b="125" e="124"/>
<c f="2" b="128" e="128"/>
<c f="2" b="129" e="129"/>
<c f="2" b="130" e="129"/>
<c f="2" b="132" e="132"/>
<c f="2" b="133" e="133"/>
<c f="2" b="134" e="134"/>
<c f="2" b="135" e="135"/>
<c f="2" b="136" e="136"/>
<c f="2" b="137" e="137"/>
<c f="2" b="138" e="138"/>
<c f="2" b="139" e="139"/>
<c f="2" b="140" e="140"/>
<c f="2" b="141" e="140"/>
<c f="2" b="143" e="143"/>
<c f="2" b="144" e="144"/>
<c f="2" b="145" e="144"/>
<c f="2" b="149" e="149"/>
<c f="2" b="150" e="150"/>
<c f="2" b="151" e="151"/>
<c f="2" b="152" e="151"/>
<c f="2" b="178" e="178"/>
<c f="2" b="179" e="179"/>
<c f="2" b="180" e="179"/>
<c f="2" b="195" e="195"/>
<c f="2" b="197" e="195"/>
<c f="2" b="197" e="197"/>
<c f="2" b="199" e="197"/>
<c f="2" b="201" e="201"/>
<c f="2" b="202" e="201"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="22" lineend="197" original="">
<cr namespace="llvm" access="none" depth="1" kind="class" name="SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_48abf3ea839e85ee627794db122cfa9b" file="2" linestart="24" lineend="182">
<base access="public">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</base>
<cr access="public" kind="class" name="SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3c663ff009d4fb91cd10cc26485e7a7e" file="2" linestart="24" lineend="24"/>
<Decl access="private"/>
<fl name="RI" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" file="2" linestart="26" lineend="26" const="true" access="private" proto="const llvm::SIRegisterInfo">
<QualType const="true">
<rt>
<cr id="f31ad7092663cd7d2caa5ab6984b3ce4_a2b0589ab9b05d2838eed812420b1716"/>
</rt>
</QualType>
</fl>
<m name="buildExtractSubReg" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5fb5a687cd86b7fc42ed24c45f53c0f9" file="2" linestart="28" lineend="33" access="private" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperReg" proto="llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildExtractSubRegOrImm" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ba52d79fc7d292da7b81cd1759198571" file="2" linestart="34" lineend="39" access="private" hasbody="true">
<fpt const="true" proto="llvm::MachineOperand">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperReg" proto="llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="split64BitImm" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_49c429eac1c08b7d16a806ece7667d1e" file="2" linestart="41" lineend="45" access="private" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="splitScalar64BitUnaryOp" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_dab9cbcc920babdcc8eed368fd98483f" file="2" linestart="47" lineend="48" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="splitScalar64BitBinaryOp" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_eb8eac63fce1e8ea2175a401af8b756d" file="2" linestart="50" lineend="51" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="splitScalar64BitBCNT" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3201a26cb147d2a8cd75b83810950cfc" file="2" linestart="53" lineend="54" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="addDescImplicitUseDef" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_18e0bdf66ca624cc08420299c679de5e" file="2" linestart="56" lineend="56" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Desc" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<c name="SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_058aa86f708f23fb474a5a55e21ddc89" file="2" linestart="59" lineend="59" explicit="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_7f62fe59e883b920cd0c2a32c891b114" file="2" linestart="61" lineend="63" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::SIRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="f31ad7092663cd7d2caa5ab6984b3ce4_a2b0589ab9b05d2838eed812420b1716"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="61" cb="58" le="63" ce="3">
<rx lb="62" cb="5" le="62" ce="12" pvirg="true">
<mex lb="62" cb="12" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="62" cb="12"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="copyPhysReg" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_781245200fb0918a55ca862c776c8926" file="2" linestart="65" lineend="68" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c236ea2e89e80516317873cf113153af" file="2" linestart="70" lineend="74" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStackSlot" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9fcdfafb27e9ff48dcada31120362dfe" file="2" linestart="76" lineend="80" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPostRAPseudo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_839b52801304b7fce030b3cc43548555" file="2" linestart="82" lineend="82" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="commuteOpcode" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_d9513ec5568fe5e8dd360ba7bda7a4a9" file="2" linestart="84" lineend="84" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="commuteInstruction" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2058b836253c42500f541de6080e52a3" file="2" linestart="86" lineend="87" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewMI" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="87" cb="47"/>

</Stmt>
</p>
</m>
<m name="isTriviallyReMaterializable" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_28475849556dfd2ace2a1f53d545b8c5" file="2" linestart="89" lineend="90" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="AA" proto="llvm::AliasAnalysis *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_4fce99524b064be746e8a0c18919e8ca"/>
</rt>
</pt>
<Stmt>
<n32 lb="90" cb="56">
<n16 lb="90" cb="56">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="buildMovInstr" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_eb21f24ee070fa449bc940ae33f485b1" file="2" linestart="92" lineend="94" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isMov" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_486254720c790ddce6af90e7da4100b3" file="2" linestart="95" lineend="95" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSafeToMoveRegClassDefs" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3a358858a276b1f6e4c3dcb4e3c5993e" file="2" linestart="97" lineend="97" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isDS" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9daa0d88ebbbb08817042c9bec80a3fa" file="2" linestart="98" lineend="98" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isMIMG" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2fa7bc69249ff116928c0a771174c57e" file="2" linestart="99" lineend="99" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSMRD" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5046ca26af564a02eb49e83b60fc3b67" file="2" linestart="100" lineend="100" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVOP1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_79943c83724f3e534d41e67f4dd11248" file="2" linestart="101" lineend="101" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVOP2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593" file="2" linestart="102" lineend="102" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVOP3" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b" file="2" linestart="103" lineend="103" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isVOPC" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c5c8ac89aaf0681b784ab9b6972271d6" file="2" linestart="104" lineend="104" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="isInlineConstant" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_bf9c24309d65a8415588b1b5d6d395ca" file="2" linestart="105" lineend="105" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="const llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isInlineConstant" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_82a8830461b8e46d8c00018c4b591dbf" file="2" linestart="106" lineend="106" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLiteralConstant" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2" file="2" linestart="107" lineend="107" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isImmOperandLegal" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8b55e0fce4dfc0a6dcb2fbbb3336df3b" file="2" linestart="109" lineend="110" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="verifyInstruction" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9c29bb9941b9941271162321ceaf6a3f" file="2" linestart="112" lineend="113" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ErrInfo" proto="llvm::StringRef &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSALUInstr" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_57d15d583de208e7174fb4a68470c324" file="2" linestart="115" lineend="115" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVALUOp" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2030bf68a96b10057178491d4f9bec5c" file="2" linestart="116" lineend="116" access="public" storage="static" hasbody="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSALUOpSupportedOnVALU" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_e1fefc10309aef94ce72911160362916" file="2" linestart="118" lineend="118" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOpRegClass" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45" file="2" linestart="125" lineend="126" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="canReadVGPR" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_dad9fb86dac23fbf4ddf836f9237ac22" file="2" linestart="130" lineend="130" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="legalizeOpWithMove" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89" file="2" linestart="141" lineend="141" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="legalizeOperands" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8cd89d7fa63cfcc0a16856494dabe80c" file="2" linestart="145" lineend="145" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="moveSMRDToVALU" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9510b2fe8be6159041060acc0a364718" file="2" linestart="147" lineend="147" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="moveToVALU" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52671ee8cd4fcc0f5acdc121abad51b3" file="2" linestart="152" lineend="152" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="calculateIndirectAddress" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3e6f67c613214991d737712472724d39" file="2" linestart="154" lineend="155" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getIndirectAddrRegClass" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8910af24d7e579717d57c6cc8223f9ec" file="2" linestart="157" lineend="157" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
</m>
<m name="buildIndirectWrite" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3789e62ec634cb186b68bd985db60295" file="2" linestart="159" lineend="163" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildIndirectRead" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_7139780841afc2136c227ce61ff05c27" file="2" linestart="165" lineend="169" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="reserveIndirectRegisters" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_736f24142e2ad2409e959edbda1abdff" file="2" linestart="170" lineend="171" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Reserved" proto="llvm::BitVector &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="LoadM0" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_fe5cddf95ec8132f6c46856460c46b94" file="2" linestart="173" lineend="174" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MoveRel" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SavReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="IndexReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="insertNOPs" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_fc3fae9ac0735cd14e0ec06e08624fe3" file="2" linestart="176" lineend="176" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Count" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNamedOperand" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_339f6af821da00adf4aba672e2a9ce35" file="2" linestart="180" lineend="181" access="public" hasbody="true">
<fpt const="true" proto="const llvm::MachineOperand *">
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OperandName" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_fa7d7a89399dfe118643a4f445baa317" file="2" linestart="24" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::SIInstrInfo &amp;">
<lrf>
<rt>
<cr id="1bfb29ac01cf7a850d051e5cfbbd3c2c_48abf3ea839e85ee627794db122cfa9b"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::SIInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1bfb29ac01cf7a850d051e5cfbbd3c2c_48abf3ea839e85ee627794db122cfa9b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_dd873dff72b8d07b97c211e18d552a17" file="2" linestart="24" lineend="24" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8508eb4c9b16deeda073da09357afdcb" file="2" linestart="24" lineend="24" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::SIInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1bfb29ac01cf7a850d051e5cfbbd3c2c_48abf3ea839e85ee627794db122cfa9b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="SIInstrInfo" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2b05c3b5bab3337ea57424d7ac74249e" file="2" linestart="24" lineend="24" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::SIInstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="1bfb29ac01cf7a850d051e5cfbbd3c2c_48abf3ea839e85ee627794db122cfa9b"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<ns name="AMDGPU" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2098f21df04119f029e13a7d4e87a797" file="2" linestart="184" lineend="195" original="">
<f namespace="llvm.AMDGPU" name="getVOPe64" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_98b5d31c25d829d21122fd3916f85f13" file="2" linestart="186" lineend="186" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.AMDGPU" name="getVOPe32" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_1095a68814e330e537c93a1b7a780f05" file="2" linestart="187" lineend="187" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.AMDGPU" name="getCommuteRev" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_e53b53d626c5d02483d2cfe93f129c36" file="2" linestart="188" lineend="188" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.AMDGPU" name="getCommuteOrig" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6ae322a8449be730289e16895223558d" file="2" linestart="189" lineend="189" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.AMDGPU" name="getMCOpcode" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_4604deac01d47afe7927bb9a29264f78" file="2" linestart="190" lineend="190" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="Gen" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</f>
<v namespace="llvm.AMDGPU" name="RSRC_DATA_FORMAT" proto="const uint64_t" const="true" isLiteral="true" isPrimitive="true" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ddcdcc339f12119f85849b596ed45245" file="2" linestart="192" lineend="192" init="true" access2="none">
<QualType const="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</QualType>
<Stmt>
<n32 lb="192" cb="37">
<n45 lb="192" cb="37">
<flit/>
</n45>
</n32>

</Stmt>
</v>
<v namespace="llvm.AMDGPU" name="RSRC_TID_ENABLE" proto="const uint64_t" const="true" isLiteral="true" isPrimitive="true" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_04f875226cbc7f306150be632c658359" file="2" linestart="193" lineend="193" init="true" access2="none">
<QualType const="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</QualType>
<Stmt>
<n32 lb="193" cb="36" le="193" ce="43">
<xop lb="193" cb="36" le="193" ce="43" kind="&lt;&lt;">
<n45 lb="193" cb="36">
<flit/>
</n45>
<n45 lb="193" cb="43">
<flit/>
</n45>
</xop>
</n32>

</Stmt>
</v>
</ns>
</ns>
<ns name="SIInstrFlags" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_414277fbcd2092932047daaa555b3ba1" file="2" linestart="199" lineend="206">
<e namespace="SIInstrFlags" access="none" name="Flags" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6bda830dcac6fa0d727b47d39e4819b8" file="2" linestart="200" lineend="205" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="VM_CNT" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_21ae567b49c8de7595be9596f80bba22" file="2" linestart="202" lineend="202">
<et>
<e id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6bda830dcac6fa0d727b47d39e4819b8"/>
</et>
<Stmt>
<xop lb="202" cb="14" le="202" ce="19" kind="&lt;&lt;">
<n45 lb="202" cb="14"/>
<n45 lb="202" cb="19"/>
</xop>

</Stmt>
</ec>
<ec name="EXP_CNT" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3552622312877f120349e40a190ae413" file="2" linestart="203" lineend="203">
<et>
<e id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6bda830dcac6fa0d727b47d39e4819b8"/>
</et>
<Stmt>
<xop lb="203" cb="15" le="203" ce="20" kind="&lt;&lt;">
<n45 lb="203" cb="15"/>
<n45 lb="203" cb="20"/>
</xop>

</Stmt>
</ec>
<ec name="LGKM_CNT" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5f8a905da38dfc226ae8284d2712c6e0" file="2" linestart="204" lineend="204">
<et>
<e id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6bda830dcac6fa0d727b47d39e4819b8"/>
</et>
<Stmt>
<xop lb="204" cb="16" le="204" ce="21" kind="&lt;&lt;">
<n45 lb="204" cb="16"/>
<n45 lb="204" cb="21">
<flit/>
</n45>
</xop>

</Stmt>
</ec>
</e>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="79d705489b335476bec33d78696bb430_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="25" lineend="25"/>
<c name="SIInstrInfo" id="79d705489b335476bec33d78696bb430_058aa86f708f23fb474a5a55e21ddc89" file="1" linestart="27" lineend="29" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_058aa86f708f23fb474a5a55e21ddc89" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="28" cb="5" le="28" ce="23">
<typeptr id="94021f4eb3db4bb5e433d342e7530945_1a823a4428edbd3d446e742b7952c4ef"/>
<temp/>
<drx lb="28" cb="21" kind="lvalue" nm="st"/>
</n10>

</BaseInit>
<initlist id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538">
<Stmt>
<n10 lb="29" cb="5" le="29" ce="10">
<typeptr id="f31ad7092663cd7d2caa5ab6984b3ce4_645ef84fc2bba126bfac73ae8ff856d7"/>
<temp/>
<drx lb="29" cb="8" kind="lvalue" nm="st"/>
</n10>

</Stmt>
</initlist>
<Stmt>
<u lb="29" cb="12" le="29" ce="14"/>

</Stmt>
</c>
<m name="copyPhysReg" id="79d705489b335476bec33d78696bb430_781245200fb0918a55ca862c776c8926" file="1" linestart="35" lineend="169" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_781245200fb0918a55ca862c776c8926" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="39" cb="46" le="169" ce="1">
<dst lb="46" cb="3" le="51" ce="4">
<exp pvirg="true"/>
<Var nm="Sub0_15" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<Tdef>
<bt name="short"/>
</Tdef>
</QualType>
</at>
</Var>
</dst>
<dst lb="53" cb="3" le="56" ce="4">
<exp pvirg="true"/>
<Var nm="Sub0_7" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<Tdef>
<bt name="short"/>
</Tdef>
</QualType>
</at>
</Var>
</dst>
<dst lb="58" cb="3" le="60" ce="4">
<exp pvirg="true"/>
<Var nm="Sub0_3" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<Tdef>
<bt name="short"/>
</Tdef>
</QualType>
</at>
</Var>
</dst>
<dst lb="62" cb="3" le="64" ce="4">
<exp pvirg="true"/>
<Var nm="Sub0_2" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<Tdef>
<bt name="short"/>
</Tdef>
</QualType>
</at>
</Var>
</dst>
<dst lb="66" cb="3" le="68" ce="4">
<exp pvirg="true"/>
<Var nm="Sub0_1" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<Tdef>
<bt name="short"/>
</Tdef>
</QualType>
</at>
</Var>
</dst>
<dst lb="70" cb="3" le="70" ce="18">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="71" cb="3" le="71" ce="28">
<exp pvirg="true"/>
<Var nm="SubIndices">
<pt>
<QualType const="true">
<Tdef>
<bt name="short"/>
</Tdef>
</QualType>
</pt>
</Var>
</dst>
<wy lb="160" cb="3" le="168" ce="3">
<dst lb="160" cb="10" le="160" ce="39">
<exp pvirg="true"/>
<Var nm="SubIdx" value="true">
<bt name="unsigned int"/>
<n32 lb="160" cb="28" le="160" ce="39">
<n32 lb="160" cb="28" le="160" ce="39">
<uo lb="160" cb="28" le="160" ce="39" kind="*">
<uo lb="160" cb="29" le="160" ce="39" kind="++">
<drx lb="160" cb="29" kind="lvalue" nm="SubIndices"/>
</uo>
</uo>
</n32>
</n32>
</Var>
</dst>
<n32 lb="160" cb="19">
<n32 lb="160" cb="19">
<drx lb="160" cb="19" kind="lvalue" nm="SubIdx"/>
</n32>
</n32>
<u lb="160" cb="43" le="168" ce="3">
<dst lb="161" cb="5" le="162" ce="50">
<exp pvirg="true"/>
<Var nm="Builder" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<if lb="166" cb="5" le="167" ce="68">
<n32 lb="166" cb="9" le="166" ce="10">
<n32 lb="166" cb="9" le="166" ce="10">
<uo lb="166" cb="9" le="166" ce="10" kind="*">
<n32 lb="166" cb="10">
<drx lb="166" cb="10" kind="lvalue" nm="SubIndices"/>
</n32>
</uo>
</n32>
</n32>
<mce lb="167" cb="7" le="167" ce="68" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="167" cb="7" le="167" ce="15" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="167" cb="7">
<drx lb="167" cb="7" kind="lvalue" nm="Builder"/>
</n32>
</mex>
<n32 lb="167" cb="22">
<drx lb="167" cb="22" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="167" cb="31" le="167" ce="60">
<xop lb="167" cb="31" le="167" ce="60" kind="|">
<n32 lb="167" cb="31" le="167" ce="41">
<drx lb="167" cb="31" le="167" ce="41" id="32975a63c2ff844fe8824398e471d60a_877ae10f8e7184c779325d6c128d898d" nm="Define"/>
</n32>
<n32 lb="167" cb="50" le="167" ce="60">
<drx lb="167" cb="50" le="167" ce="60" id="32975a63c2ff844fe8824398e471d60a_0987fd4fa2c149f5198dd01b8ecaf277" nm="Implicit"/>
</n32>
</xop>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
</u>
</wy>
</u>

</Stmt>
</m>
<m name="commuteOpcode" id="79d705489b335476bec33d78696bb430_d9513ec5568fe5e8dd360ba7bda7a4a9" file="1" linestart="171" lineend="183" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_d9513ec5568fe5e8dd360ba7bda7a4a9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="171" cb="60" le="183" ce="1">
<dst lb="172" cb="3" le="172" ce="13">
<exp pvirg="true"/>
<Var nm="NewOpc" value="true">
<bt name="int"/>
</Var>
</dst>
<if lb="175" cb="3" le="176" ce="12">
<xop lb="175" cb="7" le="175" ce="52" kind="!=">
<n32 lb="175" cb="7" le="175" ce="46">
<n46 lb="175" cb="7" le="175" ce="46">
<exp pvirg="true"/>
<xop lb="175" cb="8" le="175" ce="45" kind="=">
<drx lb="175" cb="8" kind="lvalue" nm="NewOpc"/>
<ce lb="175" cb="17" le="175" ce="45" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_e53b53d626c5d02483d2cfe93f129c36">
<exp pvirg="true"/>
<n32 lb="175" cb="17" le="175" ce="25">
<drx lb="175" cb="17" le="175" ce="25" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_e53b53d626c5d02483d2cfe93f129c36" nm="getCommuteRev"/>
</n32>
<n32 lb="175" cb="39">
<n32 lb="175" cb="39">
<drx lb="175" cb="39" kind="lvalue" nm="Opcode"/>
</n32>
</n32>
</ce>
</xop>
</n46>
</n32>
<uo lb="175" cb="51" le="175" ce="52" kind="-">
<n45 lb="175" cb="52">
<flit/>
</n45>
</uo>
</xop>
<rx lb="176" cb="5" le="176" ce="12" pvirg="true">
<n32 lb="176" cb="12">
<n32 lb="176" cb="12">
<drx lb="176" cb="12" kind="lvalue" nm="NewOpc"/>
</n32>
</n32>
</rx>
</if>
<if lb="179" cb="3" le="180" ce="12">
<xop lb="179" cb="7" le="179" ce="53" kind="!=">
<n32 lb="179" cb="7" le="179" ce="47">
<n46 lb="179" cb="7" le="179" ce="47">
<exp pvirg="true"/>
<xop lb="179" cb="8" le="179" ce="46" kind="=">
<drx lb="179" cb="8" kind="lvalue" nm="NewOpc"/>
<ce lb="179" cb="17" le="179" ce="46" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6ae322a8449be730289e16895223558d">
<exp pvirg="true"/>
<n32 lb="179" cb="17" le="179" ce="25">
<drx lb="179" cb="17" le="179" ce="25" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_6ae322a8449be730289e16895223558d" nm="getCommuteOrig"/>
</n32>
<n32 lb="179" cb="40">
<n32 lb="179" cb="40">
<drx lb="179" cb="40" kind="lvalue" nm="Opcode"/>
</n32>
</n32>
</ce>
</xop>
</n46>
</n32>
<uo lb="179" cb="52" le="179" ce="53" kind="-">
<n45 lb="179" cb="53"/>
</uo>
</xop>
<rx lb="180" cb="5" le="180" ce="12" pvirg="true">
<n32 lb="180" cb="12">
<n32 lb="180" cb="12">
<drx lb="180" cb="12" kind="lvalue" nm="NewOpc"/>
</n32>
</n32>
</rx>
</if>
<rx lb="182" cb="3" le="182" ce="10" pvirg="true">
<n32 lb="182" cb="10">
<drx lb="182" cb="10" kind="lvalue" nm="Opcode"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="storeRegToStackSlot" id="79d705489b335476bec33d78696bb430_c236ea2e89e80516317873cf113153af" file="1" linestart="185" lineend="237" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_c236ea2e89e80516317873cf113153af" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="190" cb="76" le="237" ce="1">
<dst lb="191" cb="3" le="191" ce="40">
<exp pvirg="true"/>
<Var nm="MF">
<pt>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</pt>
<mce lb="191" cb="25" le="191" ce="39" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="191" cb="25" le="191" ce="29" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="191" cb="25" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="192" cb="3" le="192" ce="68">
<exp pvirg="true"/>
<Var nm="MFI">
<pt>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de"/>
</rt>
</pt>
<mce lb="192" cb="32" le="192" ce="67" nbparm="0" id="895a66b41661e915ba6854da2359580f_8c86cf707981cbc0a7801820da987e6d">
<exp pvirg="true"/>
<mex lb="192" cb="32" le="192" ce="65" id="895a66b41661e915ba6854da2359580f_8c86cf707981cbc0a7801820da987e6d" nm="getInfo" arrow="1">
<n32 lb="192" cb="32">
<drx lb="192" cb="32" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="193" cb="3" le="193" ce="46">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="193" cb="30" le="193" ce="45" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="193" cb="30" le="193" ce="34" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<n32 lb="193" cb="30">
<drx lb="193" cb="30" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="194" cb="3" le="194" ce="37">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="194" cb="17" le="194" ce="36">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="194" cb="17" le="194" ce="36">
<exp pvirg="true"/>
<mce lb="194" cb="17" le="194" ce="36" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210">
<exp pvirg="true"/>
<mex lb="194" cb="17" le="194" ce="21" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210" nm="findDebugLoc" point="1">
<drx lb="194" cb="17" kind="lvalue" nm="MBB"/>
</mex>
<n10 lb="194" cb="34">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="194" cb="34">
<drx lb="194" cb="34" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="195" cb="3" le="195" ce="50">
<exp pvirg="true"/>
<Var nm="KillFlag" value="true">
<bt name="unsigned int"/>
<n32 lb="195" cb="23" le="195" ce="49">
<co lb="195" cb="23" le="195" ce="49">
<exp pvirg="true"/>
<n32 lb="195" cb="23">
<drx lb="195" cb="23" kind="lvalue" nm="isKill"/>
</n32>
<n32 lb="195" cb="32" le="195" ce="42">
<drx lb="195" cb="32" le="195" ce="42" id="32975a63c2ff844fe8824398e471d60a_ba8e237948891b40211d5ea97cc45689" nm="Kill"/>
</n32>
<n45 lb="195" cb="49">
<flit/>
</n45>
</co>
</n32>
</Var>
</dst>
<if lb="197" cb="3" le="202" ce="10" else="true" elselb="202" elsecb="10">
<mce lb="197" cb="7" le="197" ce="21" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6">
<exp pvirg="true"/>
<mex lb="197" cb="7" le="197" ce="10" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6" nm="hasVGPRs" point="1">
<mex lb="197" cb="7" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="197" cb="7"/>
</mex>
</mex>
<n32 lb="197" cb="19">
<drx lb="197" cb="19" kind="lvalue" nm="RC"/>
</n32>
</mce>
<u lb="197" cb="24" le="202" ce="3">
<dst lb="198" cb="5" le="198" ce="55">
<exp pvirg="true"/>
<Var nm="Ctx">
<lrf>
<rt>
<cr id="4d11bad3983984f39852cc0c8c10fb2b_8c6ba1df3c8faa83eacea07a763e4ffc"/>
</rt>
</lrf>
<mce lb="198" cb="24" le="198" ce="54" nbparm="0" id="e43b680db66eb84907a187ef5febec89_5b939950caf2029ff124438bf00dddac">
<exp pvirg="true"/>
<mex lb="198" cb="24" le="198" ce="43" id="e43b680db66eb84907a187ef5febec89_5b939950caf2029ff124438bf00dddac" nm="getContext" arrow="1">
<mce lb="198" cb="24" le="198" ce="40" nbparm="0" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e">
<exp pvirg="true"/>
<mex lb="198" cb="24" le="198" ce="28" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e" nm="getFunction" arrow="1">
<n32 lb="198" cb="24">
<n32 lb="198" cb="24">
<drx lb="198" cb="24" kind="lvalue" nm="MF"/>
</n32>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<mce lb="199" cb="5" le="199" ce="73" nbparm="1" id="4d11bad3983984f39852cc0c8c10fb2b_5b80c8c8634d2c0863f3f882a2db526f">
<exp pvirg="true"/>
<mex lb="199" cb="5" le="199" ce="9" id="4d11bad3983984f39852cc0c8c10fb2b_5b80c8c8634d2c0863f3f882a2db526f" nm="emitError" point="1">
<drx lb="199" cb="5" kind="lvalue" nm="Ctx"/>
</mex>
<mte lb="199" cb="19">
<exp pvirg="true"/>
<n10 lb="199" cb="19">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_50b43c2334b5224aebb38bf975bda87b"/>
<temp/>
<n32 lb="199" cb="19">
<n52 lb="199" cb="19">
<slit/>
</n52>
</n32>
</n10>
</mte>
</mce>
</u>
<n59 lb="202" cb="10"/>
</if>
</u>

</Stmt>
</m>
<m name="loadRegFromStackSlot" id="79d705489b335476bec33d78696bb430_9fcdfafb27e9ff48dcada31120362dfe" file="1" linestart="239" lineend="273" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_9fcdfafb27e9ff48dcada31120362dfe" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="243" cb="77" le="273" ce="1">
<dst lb="244" cb="3" le="244" ce="40">
<exp pvirg="true"/>
<Var nm="MF">
<pt>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</pt>
<mce lb="244" cb="25" le="244" ce="39" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="244" cb="25" le="244" ce="29" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="244" cb="25" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="245" cb="3" le="245" ce="68">
<exp pvirg="true"/>
<Var nm="MFI">
<pt>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de"/>
</rt>
</pt>
<mce lb="245" cb="32" le="245" ce="67" nbparm="0" id="895a66b41661e915ba6854da2359580f_8c86cf707981cbc0a7801820da987e6d">
<exp pvirg="true"/>
<mex lb="245" cb="32" le="245" ce="65" id="895a66b41661e915ba6854da2359580f_8c86cf707981cbc0a7801820da987e6d" nm="getInfo" arrow="1">
<n32 lb="245" cb="32">
<drx lb="245" cb="32" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="246" cb="3" le="246" ce="37">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="246" cb="17" le="246" ce="36">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="246" cb="17" le="246" ce="36">
<exp pvirg="true"/>
<mce lb="246" cb="17" le="246" ce="36" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210">
<exp pvirg="true"/>
<mex lb="246" cb="17" le="246" ce="21" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210" nm="findDebugLoc" point="1">
<drx lb="246" cb="17" kind="lvalue" nm="MBB"/>
</mex>
<n10 lb="246" cb="34">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="246" cb="34">
<drx lb="246" cb="34" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
</mte>
</n10>
</Var>
</dst>
<if lb="248" cb="3" le="272" ce="3" else="true" elselb="253" elsecb="10">
<mce lb="248" cb="7" le="248" ce="21" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6">
<exp pvirg="true"/>
<mex lb="248" cb="7" le="248" ce="10" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6" nm="hasVGPRs" point="1">
<mex lb="248" cb="7" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="248" cb="7"/>
</mex>
</mex>
<n32 lb="248" cb="19">
<drx lb="248" cb="19" kind="lvalue" nm="RC"/>
</n32>
</mce>
<u lb="248" cb="24" le="253" ce="3">
<dst lb="249" cb="5" le="249" ce="55">
<exp pvirg="true"/>
<Var nm="Ctx">
<lrf>
<rt>
<cr id="4d11bad3983984f39852cc0c8c10fb2b_8c6ba1df3c8faa83eacea07a763e4ffc"/>
</rt>
</lrf>
<mce lb="249" cb="24" le="249" ce="54" nbparm="0" id="e43b680db66eb84907a187ef5febec89_5b939950caf2029ff124438bf00dddac">
<exp pvirg="true"/>
<mex lb="249" cb="24" le="249" ce="43" id="e43b680db66eb84907a187ef5febec89_5b939950caf2029ff124438bf00dddac" nm="getContext" arrow="1">
<mce lb="249" cb="24" le="249" ce="40" nbparm="0" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e">
<exp pvirg="true"/>
<mex lb="249" cb="24" le="249" ce="28" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e" nm="getFunction" arrow="1">
<n32 lb="249" cb="24">
<n32 lb="249" cb="24">
<drx lb="249" cb="24" kind="lvalue" nm="MF"/>
</n32>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<mce lb="250" cb="5" le="250" ce="83" nbparm="1" id="4d11bad3983984f39852cc0c8c10fb2b_5b80c8c8634d2c0863f3f882a2db526f">
<exp pvirg="true"/>
<mex lb="250" cb="5" le="250" ce="9" id="4d11bad3983984f39852cc0c8c10fb2b_5b80c8c8634d2c0863f3f882a2db526f" nm="emitError" point="1">
<drx lb="250" cb="5" kind="lvalue" nm="Ctx"/>
</mex>
<mte lb="250" cb="19">
<exp pvirg="true"/>
<n10 lb="250" cb="19">
<typeptr id="96ed60b524dd53b8d6b92c178537632e_50b43c2334b5224aebb38bf975bda87b"/>
<temp/>
<n32 lb="250" cb="19">
<n52 lb="250" cb="19">
<slit/>
</n52>
</n32>
</n10>
</mte>
</mce>
</u>
<if lb="253" cb="10" le="272" ce="3" else="true" elselb="270" elsecb="10">
<mce lb="253" cb="14" le="253" ce="31" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8">
<exp pvirg="true"/>
<mex lb="253" cb="14" le="253" ce="17" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8" nm="isSGPRClass" point="1">
<mex lb="253" cb="14" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="253" cb="14"/>
</mex>
</mex>
<n32 lb="253" cb="29">
<drx lb="253" cb="29" kind="lvalue" nm="RC"/>
</n32>
</mce>
<u lb="253" cb="33" le="270" ce="3">
<dst lb="254" cb="5" le="254" ce="20">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<sy lb="255" cb="5" le="262" ce="5">
<xop lb="255" cb="12" le="255" ce="28" kind="*">
<mce lb="255" cb="12" le="255" ce="24" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="255" cb="12" le="255" ce="16" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="255" cb="12">
<drx lb="255" cb="12" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
<n32 lb="255" cb="28">
<n45 lb="255" cb="28">
<flit/>
</n45>
</n32>
</xop>
<u lb="255" cb="31" le="262" ce="5">
<cax lb="256" cb="5">
<n32 lb="256" cb="10">
<n45 lb="256" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="256" cb="54"/>
<cax lb="257" cb="5">
<n32 lb="257" cb="10">
<n45 lb="257" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="257" cb="55"/>
<cax lb="258" cb="5">
<n32 lb="258" cb="10">
<n45 lb="258" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="258" cb="55"/>
<cax lb="259" cb="5">
<n32 lb="259" cb="10">
<n45 lb="259" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="259" cb="55"/>
<cax lb="260" cb="5">
<n32 lb="260" cb="10">
<n45 lb="260" cb="10">
<flit/>
</n45>
</n32>
<n59/>
</cax>
<bks lb="260" cb="55"/>
<dx lb="261" cb="5" le="261" ce="14">
<ce lb="261" cb="14" le="261" ce="14" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="261" cb="14" le="261" ce="14">
<drx lb="261" cb="14" le="261" ce="14" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="261" cb="14">
<n52 lb="261" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="261" cb="14">
<n52 lb="261" cb="14">
<slit/>
</n52>
</n32>
<n32 lb="261" cb="14">
<n45 lb="261" cb="14">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
<dst lb="264" cb="5" le="265" ce="52">
<exp pvirg="true"/>
<Var nm="Spill" value="true">
<ety>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</ety>
<n10 lb="265" cb="9" le="265" ce="51">
<typeptr id="41e5cf1bc74bc7355c6799f8718259eb_d8e4406a8169ad6b365d5b46a82dcdb4"/>
<temp/>
<mce lb="265" cb="9" le="265" ce="51" nbparm="1" id="41e5cf1bc74bc7355c6799f8718259eb_f6da6ad951f5cd0ad0ebe94b600f5af5">
<exp pvirg="true"/>
<mex lb="265" cb="9" le="265" ce="27" id="41e5cf1bc74bc7355c6799f8718259eb_f6da6ad951f5cd0ad0ebe94b600f5af5" nm="getSpilledReg" point="1">
<mex lb="265" cb="9" le="265" ce="14" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_1a38beb149fdff2442074cbf0d6619e8" nm="SpillTracker" arrow="1">
<n32 lb="265" cb="9">
<drx lb="265" cb="9" kind="lvalue" nm="MFI"/>
</n32>
</mex>
</mex>
<n32 lb="265" cb="41">
<n32 lb="265" cb="41">
<drx lb="265" cb="41" kind="lvalue" nm="FrameIndex"/>
</n32>
</n32>
</mce>
</n10>
</Var>
</dst>
</u>
<u lb="270" cb="10" le="272" ce="3">
<ce lb="271" cb="5" le="271" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="271" cb="5" le="271" ce="5">
<drx lb="271" cb="5" le="271" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="271" cb="5">
<n52 lb="271" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="271" cb="5">
<n52 lb="271" cb="5"/>
</n32>
<n32 lb="271" cb="5">
<n45 lb="271" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>
</if>
</if>
</u>

</Stmt>
</m>
<f name="getNumSubRegsForSpillOp" id="79d705489b335476bec33d78696bb430_83fdc02ff169a3d9110e4e056181e3ea" file="1" linestart="275" lineend="294" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Op" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="275" cb="54" le="294" ce="1">
<sy lb="277" cb="3" le="293" ce="3">
<n32 lb="277" cb="11">
<drx lb="277" cb="11" kind="lvalue" nm="Op"/>
</n32>
<u lb="277" cb="15" le="293" ce="3">
<rx lb="280" cb="5" le="280" ce="12" pvirg="true">
<n32 lb="280" cb="12">
<n45 lb="280" cb="12">
<flit/>
</n45>
</n32>
</rx>
<rx lb="283" cb="5" le="283" ce="12" pvirg="true">
<n32 lb="283" cb="12">
<n45 lb="283" cb="12">
<flit/>
</n45>
</n32>
</rx>
<rx lb="286" cb="5" le="286" ce="12" pvirg="true">
<n32 lb="286" cb="12">
<n45 lb="286" cb="12">
<flit/>
</n45>
</n32>
</rx>
<rx lb="289" cb="5" le="289" ce="12" pvirg="true">
<n32 lb="289" cb="12">
<n45 lb="289" cb="12">
<flit/>
</n45>
</n32>
</rx>
<rx lb="291" cb="5" le="291" ce="12" pvirg="true">
<n32 lb="291" cb="12">
<n45 lb="291" cb="12">
<flit/>
</n45>
</n32>
</rx>
<dx lb="292" cb="3" le="292" ce="12">
<ce lb="292" cb="12" le="292" ce="12" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="292" cb="12" le="292" ce="12">
<drx lb="292" cb="12" le="292" ce="12" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="292" cb="12">
<n52 lb="292" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="292" cb="12">
<n52 lb="292" cb="12">
<slit/>
</n52>
</n32>
<n32 lb="292" cb="12">
<n45 lb="292" cb="12">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<m name="insertNOPs" id="79d705489b335476bec33d78696bb430_fc3fae9ac0735cd14e0ec06e08624fe3" file="1" linestart="296" lineend="308" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_fc3fae9ac0735cd14e0ec06e08624fe3" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Count" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="297" cb="47" le="308" ce="1">
<wy lb="298" cb="3" le="307" ce="3">
<xop lb="298" cb="10" le="298" ce="18" kind="&gt;">
<n32 lb="298" cb="10">
<drx lb="298" cb="10" kind="lvalue" nm="Count"/>
</n32>
<n45 lb="298" cb="18">
<flit/>
</n45>
</xop>
<u lb="298" cb="21" le="307" ce="3">
<dst lb="299" cb="5" le="299" ce="12">
<exp pvirg="true"/>
<Var nm="Arg" value="true">
<bt name="int"/>
</Var>
</dst>
<if lb="300" cb="5" le="303" ce="21" else="true" elselb="303" elsecb="7">
<xop lb="300" cb="9" le="300" ce="18" kind="&gt;=">
<n32 lb="300" cb="9">
<drx lb="300" cb="9" kind="lvalue" nm="Count"/>
</n32>
<n45 lb="300" cb="18">
<flit/>
</n45>
</xop>
<xop lb="301" cb="7" le="301" ce="13" kind="=">
<drx lb="301" cb="7" kind="lvalue" nm="Arg"/>
<n45 lb="301" cb="13">
<flit/>
</n45>
</xop>
<xop lb="303" cb="7" le="303" ce="21" kind="=">
<drx lb="303" cb="7" kind="lvalue" nm="Arg"/>
<xop lb="303" cb="13" le="303" ce="21" kind="-">
<n32 lb="303" cb="13">
<drx lb="303" cb="13" kind="lvalue" nm="Count"/>
</n32>
<n45 lb="303" cb="21">
<flit/>
</n45>
</xop>
</xop>
</if>
<cao lb="304" cb="5" le="304" ce="14" kind="-=">
<drx lb="304" cb="5" kind="lvalue" nm="Count"/>
<n45 lb="304" cb="14"/>
</cao>
</u>
</wy>
</u>

</Stmt>
</m>
<m name="expandPostRAPseudo" id="79d705489b335476bec33d78696bb430_839b52801304b7fce030b3cc43548555" file="1" linestart="310" lineend="386" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_839b52801304b7fce030b3cc43548555" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="310" cb="76" le="386" ce="1">
<dst lb="311" cb="3" le="312" ce="69">
<exp pvirg="true"/>
<Var nm="MFI">
<pt>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_539bbce0ed08c351943b01ed916c03de"/>
</rt>
</pt>
<mce lb="312" cb="7" le="312" ce="68" nbparm="0" id="895a66b41661e915ba6854da2359580f_8c86cf707981cbc0a7801820da987e6d">
<exp pvirg="true"/>
<mex lb="312" cb="7" le="312" ce="66" id="895a66b41661e915ba6854da2359580f_8c86cf707981cbc0a7801820da987e6d" nm="getInfo" arrow="1">
<mce lb="312" cb="7" le="312" ce="34" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="312" cb="7" le="312" ce="24" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<mce lb="312" cb="7" le="312" ce="21" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="312" cb="7" le="312" ce="11" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="312" cb="7" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="312" cb="9">
<drx lb="312" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="312" cb="7">
<drx lb="312" cb="7" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="313" cb="3" le="313" ce="44">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="313" cb="28" le="313" ce="43" kind="*">
<mce lb="313" cb="29" le="313" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="313" cb="29" le="313" ce="33" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="313" cb="29" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="313" cb="31">
<drx lb="313" cb="31" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="313" cb="29">
<drx lb="313" cb="29" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="314" cb="3" le="314" ce="37">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="314" cb="17" le="314" ce="36">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="314" cb="17" le="314" ce="36">
<exp pvirg="true"/>
<mce lb="314" cb="17" le="314" ce="36" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210">
<exp pvirg="true"/>
<mex lb="314" cb="17" le="314" ce="21" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210" nm="findDebugLoc" point="1">
<drx lb="314" cb="17" kind="lvalue" nm="MBB"/>
</mex>
<n10 lb="314" cb="34">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="314" cb="34">
<drx lb="314" cb="34" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
</mte>
</n10>
</Var>
</dst>
<sy lb="315" cb="3" le="384" ce="3">
<mce lb="315" cb="11" le="315" ce="25" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="315" cb="11" le="315" ce="15" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="315" cb="11">
<ocx lb="315" cb="11" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="315" cb="13">
<drx lb="315" cb="13" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="315" cb="11">
<drx lb="315" cb="11" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<u lb="315" cb="28" le="384" ce="3">
<dx lb="316" cb="3" le="316" ce="57">
<rx lb="316" cb="12" le="316" ce="57" pvirg="true">
<mce lb="316" cb="19" le="316" ce="57" nbparm="1" id="94021f4eb3db4bb5e433d342e7530945_a97aec0fd350d2ce863abeb831f5c3dd">
<exp pvirg="true"/>
<mex lb="316" cb="19" le="316" ce="36" id="94021f4eb3db4bb5e433d342e7530945_a97aec0fd350d2ce863abeb831f5c3dd" nm="expandPostRAPseudo" arrow="1">
<n32 lb="316" cb="36">
<n32 lb="316" cb="36">
<n19 lb="316" cb="36"/>
</n32>
</n32>
</mex>
<n10 lb="316" cb="55">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="316" cb="55">
<drx lb="316" cb="55" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
</rx>
</dx>
<u lb="322" cb="35" le="339" ce="3">
<dst lb="323" cb="5" le="323" ce="67">
<exp pvirg="true"/>
<Var nm="NumSubRegs" value="true">
<bt name="unsigned int"/>
<ce lb="323" cb="27" le="323" ce="66" nbparm="1" id="79d705489b335476bec33d78696bb430_83fdc02ff169a3d9110e4e056181e3ea">
<exp pvirg="true"/>
<n32 lb="323" cb="27">
<drx lb="323" cb="27" kind="lvalue" id="79d705489b335476bec33d78696bb430_83fdc02ff169a3d9110e4e056181e3ea" nm="getNumSubRegsForSpillOp"/>
</n32>
<n32 lb="323" cb="51" le="323" ce="65">
<mce lb="323" cb="51" le="323" ce="65" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="323" cb="51" le="323" ce="55" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="323" cb="51">
<ocx lb="323" cb="51" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="323" cb="53">
<drx lb="323" cb="53" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="323" cb="51">
<drx lb="323" cb="51" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</n32>
</ce>
</Var>
</dst>
<dst lb="324" cb="5" le="324" ce="53">
<exp pvirg="true"/>
<Var nm="FrameIndex" value="true">
<bt name="unsigned int"/>
<n32 lb="324" cb="27" le="324" ce="52">
<mce lb="324" cb="27" le="324" ce="52" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="324" cb="27" le="324" ce="45" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="324" cb="27" le="324" ce="43">
<mce lb="324" cb="27" le="324" ce="43" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="324" cb="27" le="324" ce="31" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="324" cb="27" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="324" cb="29">
<drx lb="324" cb="29" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="324" cb="27">
<drx lb="324" cb="27" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="324" cb="42">
<n45 lb="324" cb="42">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<fx lb="326" cb="5" le="336" ce="5">
<dst lb="326" cb="10" le="326" ce="40">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="326" cb="23">
<n45 lb="326" cb="23">
<flit/>
</n45>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="326" cb="30">
<drx lb="326" cb="30" kind="lvalue" nm="NumSubRegs"/>
</n32>
</Var>
</dst>
<xop lb="326" cb="42" le="326" ce="46" kind="&lt;">
<n32 lb="326" cb="42">
<drx lb="326" cb="42" kind="lvalue" nm="i"/>
</n32>
<n32 lb="326" cb="46">
<drx lb="326" cb="46" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="326" cb="49" le="326" ce="51" kind="++">
<drx lb="326" cb="51" kind="lvalue" nm="i"/>
</uo>
<u lb="326" cb="54" le="336" ce="5">
<dst lb="327" cb="7" le="327" ce="46">
<exp pvirg="true"/>
<Var nm="Spill" value="true">
<ety>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</ety>
<n10 lb="327" cb="41">
<typeptr id="41e5cf1bc74bc7355c6799f8718259eb_7db95bed37c52479cdfe0db915b0ffc8"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="328" cb="7" le="329" ce="73">
<exp pvirg="true"/>
<Var nm="SubReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<ocx lb="330" cb="7" le="330" ce="57" nbparm="2" id="41e5cf1bc74bc7355c6799f8718259eb_ab6d0caf945737a25f6035d15f2b23b9">
<exp pvirg="true"/>
<n32 lb="330" cb="13">
<drx lb="330" cb="13" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_ab6d0caf945737a25f6035d15f2b23b9" nm="operator="/>
</n32>
<drx lb="330" cb="7" kind="lvalue" nm="Spill"/>
<mce lb="330" cb="15" le="330" ce="57" nbparm="1" id="41e5cf1bc74bc7355c6799f8718259eb_f6da6ad951f5cd0ad0ebe94b600f5af5">
<exp pvirg="true"/>
<mex lb="330" cb="15" le="330" ce="33" id="41e5cf1bc74bc7355c6799f8718259eb_f6da6ad951f5cd0ad0ebe94b600f5af5" nm="getSpilledReg" point="1">
<mex lb="330" cb="15" le="330" ce="20" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_1a38beb149fdff2442074cbf0d6619e8" nm="SpillTracker" arrow="1">
<n32 lb="330" cb="15">
<drx lb="330" cb="15" kind="lvalue" nm="MFI"/>
</n32>
</mex>
</mex>
<n32 lb="330" cb="47">
<drx lb="330" cb="47" kind="lvalue" nm="FrameIndex"/>
</n32>
</mce>
</ocx>
</u>
</fx>
<mce lb="337" cb="5" le="337" ce="25" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="337" cb="5" le="337" ce="9" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="337" cb="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="337" cb="7">
<drx lb="337" cb="7" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="337" cb="5">
<drx lb="337" cb="5" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
<bks lb="338" cb="5"/>
</u>
<u lb="346" cb="38" le="363" ce="3">
<dst lb="347" cb="5" le="347" ce="67">
<exp pvirg="true"/>
<Var nm="NumSubRegs" value="true">
<bt name="unsigned int"/>
<ce lb="347" cb="27" le="347" ce="66" nbparm="1" id="79d705489b335476bec33d78696bb430_83fdc02ff169a3d9110e4e056181e3ea">
<exp pvirg="true"/>
<n32 lb="347" cb="27">
<drx lb="347" cb="27" kind="lvalue" id="79d705489b335476bec33d78696bb430_83fdc02ff169a3d9110e4e056181e3ea" nm="getNumSubRegsForSpillOp"/>
</n32>
<n32 lb="347" cb="51" le="347" ce="65">
<mce lb="347" cb="51" le="347" ce="65" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="347" cb="51" le="347" ce="55" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="347" cb="51">
<ocx lb="347" cb="51" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="347" cb="53">
<drx lb="347" cb="53" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="347" cb="51">
<drx lb="347" cb="51" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</n32>
</ce>
</Var>
</dst>
<fx lb="349" cb="5" le="359" ce="5">
<dst lb="349" cb="10" le="349" ce="40">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="349" cb="23">
<n45 lb="349" cb="23"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="349" cb="30">
<drx lb="349" cb="30" kind="lvalue" nm="NumSubRegs"/>
</n32>
</Var>
</dst>
<xop lb="349" cb="42" le="349" ce="46" kind="&lt;">
<n32 lb="349" cb="42">
<drx lb="349" cb="42" kind="lvalue" nm="i"/>
</n32>
<n32 lb="349" cb="46">
<drx lb="349" cb="46" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="349" cb="49" le="349" ce="51" kind="++">
<drx lb="349" cb="51" kind="lvalue" nm="i"/>
</uo>
<u lb="349" cb="54" le="359" ce="5">
<dst lb="350" cb="7" le="350" ce="46">
<exp pvirg="true"/>
<Var nm="Spill" value="true">
<ety>
<rt>
<cr id="41e5cf1bc74bc7355c6799f8718259eb_4b35638902113cc3f4e5acbaf6bd5be0"/>
</rt>
</ety>
<n10 lb="350" cb="41">
<typeptr id="41e5cf1bc74bc7355c6799f8718259eb_7db95bed37c52479cdfe0db915b0ffc8"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="351" cb="7" le="351" ce="55">
<exp pvirg="true"/>
<Var nm="FrameIndex" value="true">
<bt name="unsigned int"/>
<n32 lb="351" cb="29" le="351" ce="54">
<mce lb="351" cb="29" le="351" ce="54" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="351" cb="29" le="351" ce="47" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="351" cb="29" le="351" ce="45">
<mce lb="351" cb="29" le="351" ce="45" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="351" cb="29" le="351" ce="33" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="351" cb="29" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="351" cb="31">
<drx lb="351" cb="31" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="351" cb="29">
<drx lb="351" cb="29" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="351" cb="44">
<n45 lb="351" cb="44"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="352" cb="7" le="353" ce="64">
<exp pvirg="true"/>
<Var nm="SubReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<ocx lb="354" cb="7" le="354" ce="57" nbparm="2" id="41e5cf1bc74bc7355c6799f8718259eb_ab6d0caf945737a25f6035d15f2b23b9">
<exp pvirg="true"/>
<n32 lb="354" cb="13">
<drx lb="354" cb="13" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_ab6d0caf945737a25f6035d15f2b23b9" nm="operator="/>
</n32>
<drx lb="354" cb="7" kind="lvalue" nm="Spill"/>
<mce lb="354" cb="15" le="354" ce="57" nbparm="1" id="41e5cf1bc74bc7355c6799f8718259eb_f6da6ad951f5cd0ad0ebe94b600f5af5">
<exp pvirg="true"/>
<mex lb="354" cb="15" le="354" ce="33" id="41e5cf1bc74bc7355c6799f8718259eb_f6da6ad951f5cd0ad0ebe94b600f5af5" nm="getSpilledReg" point="1">
<mex lb="354" cb="15" le="354" ce="20" kind="lvalue" id="41e5cf1bc74bc7355c6799f8718259eb_1a38beb149fdff2442074cbf0d6619e8" nm="SpillTracker" arrow="1">
<n32 lb="354" cb="15">
<drx lb="354" cb="15" kind="lvalue" nm="MFI"/>
</n32>
</mex>
</mex>
<n32 lb="354" cb="47">
<drx lb="354" cb="47" kind="lvalue" nm="FrameIndex"/>
</n32>
</mce>
</ocx>
</u>
</fx>
<mce lb="360" cb="5" le="360" ce="21" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_fc3fae9ac0735cd14e0ec06e08624fe3">
<exp pvirg="true"/>
<mex lb="360" cb="5" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_fc3fae9ac0735cd14e0ec06e08624fe3" nm="insertNOPs" arrow="1">
<n19 lb="360" cb="5"/>
</mex>
<n10 lb="360" cb="16">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="360" cb="16">
<drx lb="360" cb="16" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n45 lb="360" cb="20">
<flit/>
</n45>
</mce>
<mce lb="361" cb="5" le="361" ce="25" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="361" cb="5" le="361" ce="9" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="361" cb="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="361" cb="7">
<drx lb="361" cb="7" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="361" cb="5">
<drx lb="361" cb="5" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
<bks lb="362" cb="5"/>
</u>
<u lb="364" cb="34" le="383" ce="3">
<dst lb="365" cb="5" le="365" ce="46">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="365" cb="20" le="365" ce="45" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="365" cb="20" le="365" ce="38" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="365" cb="20" le="365" ce="36">
<mce lb="365" cb="20" le="365" ce="36" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="365" cb="20" le="365" ce="24" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="365" cb="20" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="365" cb="22">
<drx lb="365" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="365" cb="20">
<drx lb="365" cb="20" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
<n32 lb="365" cb="35">
<n45 lb="365" cb="35"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="366" cb="5" le="366" ce="53">
<exp pvirg="true"/>
<Var nm="RegLo" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="367" cb="5" le="367" ce="53">
<exp pvirg="true"/>
<Var nm="RegHi" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<mce lb="381" cb="5" le="381" ce="25" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="381" cb="5" le="381" ce="9" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<ocx lb="381" cb="5" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="381" cb="7">
<drx lb="381" cb="7" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="381" cb="5">
<drx lb="381" cb="5" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
<bks lb="382" cb="5"/>
</u>
</u>
</sy>
<rx lb="385" cb="3" le="385" ce="10" pvirg="true">
<n9 lb="385" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="commuteInstruction" id="79d705489b335476bec33d78696bb430_2058b836253c42500f541de6080e52a3" file="1" linestart="388" lineend="428" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_2058b836253c42500f541de6080e52a3" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewMI" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="87" cb="47"/>

</Stmt>
</p>
<Stmt>
<u lb="389" cb="65" le="428" ce="1">
<dst lb="391" cb="3" le="391" ce="72">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="391" cb="30" le="391" ce="71" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="391" cb="30" le="391" ce="60" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="391" cb="30" le="391" ce="57" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="391" cb="30" le="391" ce="47" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<mce lb="391" cb="30" le="391" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="391" cb="30" le="391" ce="34" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="391" cb="30">
<drx lb="391" cb="30" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<if lb="392" cb="3" le="393" ce="12">
<xop lb="392" cb="7" le="392" ce="60" kind="||">
<xop lb="392" cb="7" le="392" ce="30" kind="&lt;">
<mce lb="392" cb="7" le="392" ce="26" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="392" cb="7" le="392" ce="11" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="392" cb="7">
<n32 lb="392" cb="7">
<drx lb="392" cb="7" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<n32 lb="392" cb="30">
<n45 lb="392" cb="30">
<flit/>
</n45>
</n32>
</xop>
<uo lb="392" cb="35" le="392" ce="60" kind="!">
<mce lb="392" cb="36" le="392" ce="60" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="392" cb="36" le="392" ce="54" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="392" cb="36" le="392" ce="52">
<mce lb="392" cb="36" le="392" ce="52" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="392" cb="36" le="392" ce="40" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="392" cb="36">
<drx lb="392" cb="36" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="392" cb="51">
<n45 lb="392" cb="51">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</uo>
</xop>
<rx lb="393" cb="5" le="393" ce="12" pvirg="true">
<n32 lb="393" cb="12">
<n16 lb="393" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<if lb="396" cb="3" le="398" ce="11">
<xop lb="396" cb="7" le="397" ce="65" kind="&amp;&amp;">
<xop lb="396" cb="7" le="396" ce="58" kind="&amp;&amp;">
<mce lb="396" cb="7" le="396" ce="29" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593">
<exp pvirg="true"/>
<mex lb="396" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593" nm="isVOP2" arrow="1">
<n19 lb="396" cb="7"/>
</mex>
<n32 lb="396" cb="14" le="396" ce="28">
<mce lb="396" cb="14" le="396" ce="28" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="396" cb="14" le="396" ce="18" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="396" cb="14">
<n32 lb="396" cb="14">
<drx lb="396" cb="14" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</mce>
<mce lb="396" cb="34" le="396" ce="58" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="396" cb="34" le="396" ce="52" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="396" cb="34" le="396" ce="50">
<mce lb="396" cb="34" le="396" ce="50" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="396" cb="34" le="396" ce="38" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="396" cb="34">
<drx lb="396" cb="34" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="396" cb="49">
<n45 lb="396" cb="49"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</xop>
<mce lb="397" cb="7" le="397" ce="65" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8">
<exp pvirg="true"/>
<mex lb="397" cb="7" le="397" ce="10" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8" nm="isSGPRClass" point="1">
<mex lb="397" cb="7" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="397" cb="7"/>
</mex>
</mex>
<mce lb="397" cb="22" le="397" ce="64" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="397" cb="22" le="397" ce="26" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="397" cb="22">
<drx lb="397" cb="22" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<mce lb="397" cb="38" le="397" ce="63" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="397" cb="38" le="397" ce="56" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="397" cb="38" le="397" ce="54">
<mce lb="397" cb="38" le="397" ce="54" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="397" cb="38" le="397" ce="42" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="397" cb="38">
<drx lb="397" cb="38" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="397" cb="53">
<n45 lb="397" cb="53"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</mce>
</xop>
<rx lb="398" cb="4" le="398" ce="11" pvirg="true">
<n32 lb="398" cb="11">
<n16 lb="398" cb="11">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<if lb="400" cb="3" le="422" ce="3" else="true" elselb="420" elsecb="10">
<uo lb="400" cb="7" le="400" ce="32" kind="!">
<mce lb="400" cb="8" le="400" ce="32" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="400" cb="8" le="400" ce="26" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="400" cb="8" le="400" ce="24">
<mce lb="400" cb="8" le="400" ce="24" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="400" cb="8" le="400" ce="12" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="400" cb="8">
<drx lb="400" cb="8" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="400" cb="23">
<n45 lb="400" cb="23">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</uo>
<u lb="400" cb="35" le="420" ce="3">
<if lb="402" cb="5" le="405" ce="5">
<xop lb="402" cb="9" le="403" ce="61" kind="||">
<xop lb="402" cb="9" le="402" ce="44" kind="||">
<n32 lb="402" cb="9">
<drx lb="402" cb="9" kind="lvalue" nm="NewMI"/>
</n32>
<mce lb="402" cb="18" le="402" ce="44" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584">
<exp pvirg="true"/>
<mex lb="402" cb="18" le="402" ce="36" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584" nm="isFPImm" point="1">
<n32 lb="402" cb="18" le="402" ce="34">
<mce lb="402" cb="18" le="402" ce="34" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="402" cb="18" le="402" ce="22" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="402" cb="18">
<drx lb="402" cb="18" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="402" cb="33">
<n45 lb="402" cb="33"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</xop>
<n46 lb="403" cb="8" le="403" ce="61">
<exp pvirg="true"/>
<xop lb="403" cb="9" le="403" ce="60" kind="&amp;&amp;">
<uo lb="403" cb="9" le="403" ce="32" kind="!">
<mce lb="403" cb="10" le="403" ce="32" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593">
<exp pvirg="true"/>
<mex lb="403" cb="10" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593" nm="isVOP2" arrow="1">
<n19 lb="403" cb="10"/>
</mex>
<n32 lb="403" cb="17" le="403" ce="31">
<mce lb="403" cb="17" le="403" ce="31" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="403" cb="17" le="403" ce="21" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="403" cb="17">
<n32 lb="403" cb="17">
<drx lb="403" cb="17" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</mce>
</uo>
<uo lb="403" cb="37" le="403" ce="60" kind="!">
<mce lb="403" cb="38" le="403" ce="60" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b">
<exp pvirg="true"/>
<mex lb="403" cb="38" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b" nm="isVOP3" arrow="1">
<n19 lb="403" cb="38"/>
</mex>
<n32 lb="403" cb="45" le="403" ce="59">
<mce lb="403" cb="45" le="403" ce="59" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="403" cb="45" le="403" ce="49" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="403" cb="45">
<n32 lb="403" cb="45">
<drx lb="403" cb="45" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</mce>
</uo>
</xop>
</n46>
</xop>
<u lb="403" cb="64" le="405" ce="5">
<rx lb="404" cb="7" le="404" ce="14" pvirg="true">
<n32 lb="404" cb="14">
<n16 lb="404" cb="14">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>
</if>
<dst lb="415" cb="5" le="415" ce="46">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="415" cb="20" le="415" ce="45" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="415" cb="20" le="415" ce="38" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="415" cb="20" le="415" ce="36">
<mce lb="415" cb="20" le="415" ce="36" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="415" cb="20" le="415" ce="24" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="415" cb="20">
<drx lb="415" cb="20" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="415" cb="35">
<n45 lb="415" cb="35"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="416" cb="5" le="416" ce="52">
<exp pvirg="true"/>
<Var nm="SubReg" value="true">
<bt name="unsigned int"/>
<mce lb="416" cb="23" le="416" ce="51" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="416" cb="23" le="416" ce="41" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<n32 lb="416" cb="23" le="416" ce="39">
<mce lb="416" cb="23" le="416" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="416" cb="23" le="416" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="416" cb="23">
<drx lb="416" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="416" cb="38">
<n45 lb="416" cb="38"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<mce lb="417" cb="5" le="417" ce="67" nbparm="1" id="84c010a1a9c2223bad1481218c714125_f103f00af643096efbe428dd6c8e17a8">
<exp pvirg="true"/>
<mex lb="417" cb="5" le="417" ce="23" id="84c010a1a9c2223bad1481218c714125_f103f00af643096efbe428dd6c8e17a8" nm="ChangeToImmediate" point="1">
<mce lb="417" cb="5" le="417" ce="21" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="417" cb="5" le="417" ce="9" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="417" cb="5">
<drx lb="417" cb="5" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="417" cb="20">
<n45 lb="417" cb="20"/>
</n32>
</mce>
</mex>
<mce lb="417" cb="41" le="417" ce="66" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="417" cb="41" le="417" ce="59" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="417" cb="41" le="417" ce="57">
<mce lb="417" cb="41" le="417" ce="57" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="417" cb="41" le="417" ce="45" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="417" cb="41">
<drx lb="417" cb="41" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="417" cb="56">
<n45 lb="417" cb="56"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
<mce lb="418" cb="5" le="418" ce="50" nbparm="7" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4">
<exp pvirg="true"/>
<mex lb="418" cb="5" le="418" ce="23" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4" nm="ChangeToRegister" point="1">
<mce lb="418" cb="5" le="418" ce="21" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="418" cb="5" le="418" ce="9" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="418" cb="5">
<drx lb="418" cb="5" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="418" cb="20">
<n45 lb="418" cb="20"/>
</n32>
</mce>
</mex>
<n32 lb="418" cb="40">
<drx lb="418" cb="40" kind="lvalue" nm="Reg"/>
</n32>
<n9 lb="418" cb="45"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="419" cb="5" le="419" ce="39" nbparm="1" id="84c010a1a9c2223bad1481218c714125_7d025b2883e49e2f306c51e81f8bac5b">
<exp pvirg="true"/>
<mex lb="419" cb="5" le="419" ce="23" id="84c010a1a9c2223bad1481218c714125_7d025b2883e49e2f306c51e81f8bac5b" nm="setSubReg" point="1">
<mce lb="419" cb="5" le="419" ce="21" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="419" cb="5" le="419" ce="9" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="419" cb="5">
<drx lb="419" cb="5" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="419" cb="20">
<n45 lb="419" cb="20"/>
</n32>
</mce>
</mex>
<n32 lb="419" cb="33">
<drx lb="419" cb="33" kind="lvalue" nm="SubReg"/>
</n32>
</mce>
</u>
<u lb="420" cb="10" le="422" ce="3"/>
</if>
<rx lb="427" cb="3" le="427" ce="10" pvirg="true">
<n32 lb="427" cb="10">
<drx lb="427" cb="10" kind="lvalue" nm="MI"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="buildMovInstr" id="79d705489b335476bec33d78696bb430_eb21f24ee070fa449bc940ae33f485b1" file="1" linestart="430" lineend="436" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_eb21f24ee070fa449bc940ae33f485b1" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="433" cb="65" le="436" ce="1"/>

</Stmt>
</m>
<m name="isMov" id="79d705489b335476bec33d78696bb430_486254720c790ddce6af90e7da4100b3" file="1" linestart="438" lineend="447" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_486254720c790ddce6af90e7da4100b3" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="438" cb="48" le="447" ce="1">
<sy lb="439" cb="3" le="446" ce="3">
<n32 lb="439" cb="10">
<drx lb="439" cb="10" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="439" cb="18" le="446" ce="3">
<dx lb="440" cb="3" le="440" ce="19">
<rx lb="440" cb="12" le="440" ce="19" pvirg="true">
<n9 lb="440" cb="19"/>
</rx>
</dx>
<rx lb="445" cb="5" le="445" ce="12" pvirg="true">
<n9 lb="445" cb="12"/>
</rx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="isSafeToMoveRegClassDefs" id="79d705489b335476bec33d78696bb430_3a358858a276b1f6e4c3dcb4e3c5993e" file="1" linestart="449" lineend="452" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_3a358858a276b1f6e4c3dcb4e3c5993e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="450" cb="76" le="452" ce="1"/>

</Stmt>
</m>
<m name="isTriviallyReMaterializable" id="79d705489b335476bec33d78696bb430_28475849556dfd2ace2a1f53d545b8c5" file="1" linestart="454" lineend="464" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_28475849556dfd2ace2a1f53d545b8c5" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="AA" proto="llvm::AliasAnalysis *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_4fce99524b064be746e8a0c18919e8ca"/>
</rt>
</pt>
<Stmt>
<n32 lb="90" cb="56">
<n16 lb="90" cb="56">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="456" cb="67" le="464" ce="1">
<sy lb="457" cb="3" le="463" ce="3">
<mce lb="457" cb="10" le="457" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="457" cb="10" le="457" ce="14" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="457" cb="10">
<drx lb="457" cb="10" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<u lb="457" cb="27" le="463" ce="3">
<dx lb="458" cb="3" le="458" ce="10">
<n59 lb="458" cb="10"/>
</dx>
<rx lb="462" cb="5" le="462" ce="36" pvirg="true">
<mce lb="462" cb="12" le="462" ce="36" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="462" cb="12" le="462" ce="30" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<mce lb="462" cb="12" le="462" ce="28" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="462" cb="12" le="462" ce="16" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="462" cb="12">
<drx lb="462" cb="12" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="462" cb="27">
<n45 lb="462" cb="27">
<flit/>
</n45>
</n32>
</mce>
</mex>
</mce>
</rx>
</u>
</sy>
</u>

</Stmt>
</m>
<ns name="llvm" id="79d705489b335476bec33d78696bb430_544dadc8774ac7e8cdf9804c9bca3e1f" file="1" linestart="466" lineend="472" original="">
<ns name="AMDGPU" id="79d705489b335476bec33d78696bb430_2098f21df04119f029e13a7d4e87a797" file="1" linestart="467" lineend="471" original="">
<f namespace="llvm.AMDGPU" name="isDS" id="79d705489b335476bec33d78696bb430_360f888cd00b2bb4cc3c5af1ebdf07c9" file="1" linestart="470" lineend="470" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
</ns>
</ns>
<m name="isDS" id="79d705489b335476bec33d78696bb430_9daa0d88ebbbb08817042c9bec80a3fa" file="1" linestart="474" lineend="476" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_9daa0d88ebbbb08817042c9bec80a3fa" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="474" cb="47" le="476" ce="1">
<rx lb="475" cb="3" le="475" ce="37" pvirg="true">
<xop lb="475" cb="10" le="475" ce="37" kind="!=">
<ce lb="475" cb="10" le="475" ce="31" nbparm="1" id="79d705489b335476bec33d78696bb430_360f888cd00b2bb4cc3c5af1ebdf07c9">
<exp pvirg="true"/>
<n32 lb="475" cb="10" le="475" ce="20">
<drx lb="475" cb="10" le="475" ce="20" kind="lvalue" id="79d705489b335476bec33d78696bb430_360f888cd00b2bb4cc3c5af1ebdf07c9" nm="isDS"/>
</n32>
<n32 lb="475" cb="25">
<drx lb="475" cb="25" kind="lvalue" nm="Opcode"/>
</n32>
</ce>
<uo lb="475" cb="36" le="475" ce="37" kind="-">
<n45 lb="475" cb="37">
<flit/>
</n45>
</uo>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="isMIMG" id="79d705489b335476bec33d78696bb430_2fa7bc69249ff116928c0a771174c57e" file="1" linestart="478" lineend="480" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_2fa7bc69249ff116928c0a771174c57e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="478" cb="48" le="480" ce="1"/>

</Stmt>
</m>
<m name="isSMRD" id="79d705489b335476bec33d78696bb430_5046ca26af564a02eb49e83b60fc3b67" file="1" linestart="482" lineend="484" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_5046ca26af564a02eb49e83b60fc3b67" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="482" cb="48" le="484" ce="1"/>

</Stmt>
</m>
<m name="isVOP1" id="79d705489b335476bec33d78696bb430_79943c83724f3e534d41e67f4dd11248" file="1" linestart="486" lineend="488" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_79943c83724f3e534d41e67f4dd11248" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="486" cb="49" le="488" ce="1"/>

</Stmt>
</m>
<m name="isVOP2" id="79d705489b335476bec33d78696bb430_8786083a487d6e81fd6703b669b4b593" file="1" linestart="490" lineend="492" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="490" cb="49" le="492" ce="1"/>

</Stmt>
</m>
<m name="isVOP3" id="79d705489b335476bec33d78696bb430_ccf8ca5f73bc426c9b6ecdc90d6aa93b" file="1" linestart="494" lineend="496" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="494" cb="49" le="496" ce="1"/>

</Stmt>
</m>
<m name="isVOPC" id="79d705489b335476bec33d78696bb430_c5c8ac89aaf0681b784ab9b6972271d6" file="1" linestart="498" lineend="500" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_c5c8ac89aaf0681b784ab9b6972271d6" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="498" cb="49" le="500" ce="1"/>

</Stmt>
</m>
<m name="isSALUInstr" id="79d705489b335476bec33d78696bb430_57d15d583de208e7174fb4a68470c324" file="1" linestart="502" lineend="504" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_57d15d583de208e7174fb4a68470c324" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="502" cb="61" le="504" ce="1"/>

</Stmt>
</m>
<m name="isInlineConstant" id="79d705489b335476bec33d78696bb430_bf9c24309d65a8415588b1b5d6d395ca" file="1" linestart="506" lineend="529" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_bf9c24309d65a8415588b1b5d6d395ca" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Imm" proto="const llvm::APInt &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e95951b9be40a3c73dafff57072950c0_9b5474fd4dcde1d2e4d95b1444066f9c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="506" cb="60" le="529" ce="1">
<dst lb="507" cb="3" le="507" ce="35">
<exp pvirg="true"/>
<Var nm="Val" value="true">
<Tdef>
<bt name="int"/>
</Tdef>
<n32 lb="507" cb="17" le="507" ce="34">
<mce lb="507" cb="17" le="507" ce="34" nbparm="0" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553">
<exp pvirg="true"/>
<mex lb="507" cb="17" le="507" ce="21" id="e95951b9be40a3c73dafff57072950c0_d200635ee308672a9f6cb04b59c28553" nm="getSExtValue" point="1">
<drx lb="507" cb="17" kind="lvalue" nm="Imm"/>
</mex>
</mce>
</n32>
</Var>
</dst>
<if lb="508" cb="3" le="509" ce="12">
<xop lb="508" cb="7" le="508" ce="28" kind="&amp;&amp;">
<xop lb="508" cb="7" le="508" ce="15" kind="&gt;=">
<n32 lb="508" cb="7">
<drx lb="508" cb="7" kind="lvalue" nm="Val"/>
</n32>
<uo lb="508" cb="14" le="508" ce="15" kind="-">
<n45 lb="508" cb="15">
<flit/>
</n45>
</uo>
</xop>
<xop lb="508" cb="21" le="508" ce="28" kind="&lt;=">
<n32 lb="508" cb="21">
<drx lb="508" cb="21" kind="lvalue" nm="Val"/>
</n32>
<n45 lb="508" cb="28">
<flit/>
</n45>
</xop>
</xop>
<rx lb="509" cb="5" le="509" ce="12" pvirg="true">
<n9 lb="509" cb="12"/>
</rx>
</if>
<rx lb="520" cb="3" le="528" ce="43" pvirg="true">
<n37 lb="520" cb="10" le="528" ce="43">
<xop lb="520" cb="10" le="528" ce="43" kind="||">
<xop lb="520" cb="10" le="527" ce="42" kind="||">
<xop lb="520" cb="10" le="526" ce="43" kind="||">
<xop lb="520" cb="10" le="525" ce="42" kind="||">
<xop lb="520" cb="10" le="524" ce="43" kind="||">
<xop lb="520" cb="10" le="523" ce="42" kind="||">
<xop lb="520" cb="10" le="522" ce="43" kind="||">
<xop lb="520" cb="10" le="521" ce="42" kind="||">
<n46 lb="520" cb="10" le="520" ce="42">
<exp pvirg="true"/>
<ocx lb="520" cb="11" le="520" ce="39" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="520" cb="36">
<drx lb="520" cb="36" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="520" cb="11" le="520" ce="34">
<n8 lb="520" cb="11" le="520" ce="34" >
<temp/>
<ce lb="520" cb="11" le="520" ce="34" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="520" cb="11" le="520" ce="18">
<drx lb="520" cb="11" le="520" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<n40 lb="520" cb="30">
<flit/>
</n40>
</ce>
</n8>
</n32>
<drx lb="520" cb="39" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
<n46 lb="521" cb="10" le="521" ce="42">
<exp pvirg="true"/>
<ocx lb="521" cb="11" le="521" ce="39" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="521" cb="36">
<drx lb="521" cb="36" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="521" cb="11" le="521" ce="34">
<n8 lb="521" cb="11" le="521" ce="34" >
<temp/>
<ce lb="521" cb="11" le="521" ce="34" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="521" cb="11" le="521" ce="18">
<drx lb="521" cb="11" le="521" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<n40 lb="521" cb="30">
<flit/>
</n40>
</ce>
</n8>
</n32>
<drx lb="521" cb="39" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
</xop>
<n46 lb="522" cb="10" le="522" ce="43">
<exp pvirg="true"/>
<ocx lb="522" cb="11" le="522" ce="40" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="522" cb="37">
<drx lb="522" cb="37" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="522" cb="11" le="522" ce="35">
<n8 lb="522" cb="11" le="522" ce="35" >
<temp/>
<ce lb="522" cb="11" le="522" ce="35" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="522" cb="11" le="522" ce="18">
<drx lb="522" cb="11" le="522" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<uo lb="522" cb="30" le="522" ce="31" kind="-">
<n40 lb="522" cb="31"/>
</uo>
</ce>
</n8>
</n32>
<drx lb="522" cb="40" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
</xop>
<n46 lb="523" cb="10" le="523" ce="42">
<exp pvirg="true"/>
<ocx lb="523" cb="11" le="523" ce="39" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="523" cb="36">
<drx lb="523" cb="36" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="523" cb="11" le="523" ce="34">
<n8 lb="523" cb="11" le="523" ce="34" >
<temp/>
<ce lb="523" cb="11" le="523" ce="34" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="523" cb="11" le="523" ce="18">
<drx lb="523" cb="11" le="523" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<n40 lb="523" cb="30">
<flit/>
</n40>
</ce>
</n8>
</n32>
<drx lb="523" cb="39" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
</xop>
<n46 lb="524" cb="10" le="524" ce="43">
<exp pvirg="true"/>
<ocx lb="524" cb="11" le="524" ce="40" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="524" cb="37">
<drx lb="524" cb="37" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="524" cb="11" le="524" ce="35">
<n8 lb="524" cb="11" le="524" ce="35" >
<temp/>
<ce lb="524" cb="11" le="524" ce="35" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="524" cb="11" le="524" ce="18">
<drx lb="524" cb="11" le="524" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<uo lb="524" cb="30" le="524" ce="31" kind="-">
<n40 lb="524" cb="31"/>
</uo>
</ce>
</n8>
</n32>
<drx lb="524" cb="40" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
</xop>
<n46 lb="525" cb="10" le="525" ce="42">
<exp pvirg="true"/>
<ocx lb="525" cb="11" le="525" ce="39" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="525" cb="36">
<drx lb="525" cb="36" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="525" cb="11" le="525" ce="34">
<n8 lb="525" cb="11" le="525" ce="34" >
<temp/>
<ce lb="525" cb="11" le="525" ce="34" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="525" cb="11" le="525" ce="18">
<drx lb="525" cb="11" le="525" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<n40 lb="525" cb="30">
<flit/>
</n40>
</ce>
</n8>
</n32>
<drx lb="525" cb="39" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
</xop>
<n46 lb="526" cb="10" le="526" ce="43">
<exp pvirg="true"/>
<ocx lb="526" cb="11" le="526" ce="40" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="526" cb="37">
<drx lb="526" cb="37" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="526" cb="11" le="526" ce="35">
<n8 lb="526" cb="11" le="526" ce="35" >
<temp/>
<ce lb="526" cb="11" le="526" ce="35" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="526" cb="11" le="526" ce="18">
<drx lb="526" cb="11" le="526" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<uo lb="526" cb="30" le="526" ce="31" kind="-">
<n40 lb="526" cb="31"/>
</uo>
</ce>
</n8>
</n32>
<drx lb="526" cb="40" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
</xop>
<n46 lb="527" cb="10" le="527" ce="42">
<exp pvirg="true"/>
<ocx lb="527" cb="11" le="527" ce="39" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="527" cb="36">
<drx lb="527" cb="36" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="527" cb="11" le="527" ce="34">
<n8 lb="527" cb="11" le="527" ce="34" >
<temp/>
<ce lb="527" cb="11" le="527" ce="34" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="527" cb="11" le="527" ce="18">
<drx lb="527" cb="11" le="527" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<n40 lb="527" cb="30">
<flit/>
</n40>
</ce>
</n8>
</n32>
<drx lb="527" cb="39" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
</xop>
<n46 lb="528" cb="10" le="528" ce="43">
<exp pvirg="true"/>
<ocx lb="528" cb="11" le="528" ce="40" nbparm="2" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3">
<exp pvirg="true"/>
<n32 lb="528" cb="37">
<drx lb="528" cb="37" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_274d7cecb974d16e517439d1526049f3" nm="operator=="/>
</n32>
<n32 lb="528" cb="11" le="528" ce="35">
<n8 lb="528" cb="11" le="528" ce="35" >
<temp/>
<ce lb="528" cb="11" le="528" ce="35" nbparm="1" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e">
<exp pvirg="true"/>
<n32 lb="528" cb="11" le="528" ce="18">
<drx lb="528" cb="11" le="528" ce="18" kind="lvalue" id="e95951b9be40a3c73dafff57072950c0_b123100b85a2b99b5cb14866f27e2c6e" nm="floatToBits"/>
</n32>
<uo lb="528" cb="30" le="528" ce="31" kind="-">
<n40 lb="528" cb="31"/>
</uo>
</ce>
</n8>
</n32>
<drx lb="528" cb="40" kind="lvalue" nm="Imm"/>
</ocx>
</n46>
</xop>
</n37>
</rx>
</u>

</Stmt>
</m>
<m name="isInlineConstant" id="79d705489b335476bec33d78696bb430_82a8830461b8e46d8c00018c4b591dbf" file="1" linestart="531" lineend="541" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_82a8830461b8e46d8c00018c4b591dbf" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="531" cb="68" le="541" ce="1">
<if lb="532" cb="3" le="533" ce="57">
<mce lb="532" cb="7" le="532" ce="16" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="532" cb="7" le="532" ce="10" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<drx lb="532" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="533" cb="5" le="533" ce="57" pvirg="true">
<n37 lb="533" cb="12" le="533" ce="57">
<mce lb="533" cb="12" le="533" ce="57" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_bf9c24309d65a8415588b1b5d6d395ca">
<exp pvirg="true"/>
<mex lb="533" cb="12" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_bf9c24309d65a8415588b1b5d6d395ca" nm="isInlineConstant" arrow="1">
<n19 lb="533" cb="12"/>
</mex>
<mte lb="533" cb="29" le="533" ce="56">
<exp pvirg="true"/>
<n32 lb="533" cb="29" le="533" ce="56">
<n8 lb="533" cb="29" le="533" ce="56" >
<temp/>
<n11 lb="533" cb="29" le="533" ce="56">
<typeptr id="e95951b9be40a3c73dafff57072950c0_aab6e2388d8b057363c3f9a9df55331f"/>
<temp/>
<n32 lb="533" cb="35">
<n45 lb="533" cb="35">
<flit/>
</n45>
</n32>
<n32 lb="533" cb="39" le="533" ce="49">
<mce lb="533" cb="39" le="533" ce="49" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="533" cb="39" le="533" ce="42" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<drx lb="533" cb="39" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
<n9 lb="533" cb="52"/>
</n11>
</n8>
</n32>
</mte>
</mce>
</n37>
</rx>
</if>
<if lb="535" cb="3" le="538" ce="3">
<mce lb="535" cb="7" le="535" ce="18" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584">
<exp pvirg="true"/>
<mex lb="535" cb="7" le="535" ce="10" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584" nm="isFPImm" point="1">
<drx lb="535" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<u lb="535" cb="21" le="538" ce="3">
<dst lb="536" cb="5" le="536" ce="49">
<exp pvirg="true"/>
<Var nm="FpImm" value="true">
<rt>
<cr id="0051a45499e0e6e8d80665ff0314a364_e78ac341d4148264586019a72f35d715"/>
</rt>
<n10 lb="536" cb="21" le="536" ce="48">
<typeptr id="0051a45499e0e6e8d80665ff0314a364_be54e3e93a795db025ad629459617403"/>
<temp/>
<mce lb="536" cb="21" le="536" ce="48" nbparm="0" id="9967f300f9997ace12dd8be572fda54a_7a07734e0a6684c6b6a0e8a1a81633bb">
<exp pvirg="true"/>
<mex lb="536" cb="21" le="536" ce="36" id="9967f300f9997ace12dd8be572fda54a_7a07734e0a6684c6b6a0e8a1a81633bb" nm="getValueAPF" arrow="1">
<mce lb="536" cb="21" le="536" ce="33" nbparm="0" id="84c010a1a9c2223bad1481218c714125_cb9e024c2cb12c3e050d0849b2c3461b">
<exp pvirg="true"/>
<mex lb="536" cb="21" le="536" ce="24" id="84c010a1a9c2223bad1481218c714125_cb9e024c2cb12c3e050d0849b2c3461b" nm="getFPImm" point="1">
<drx lb="536" cb="21" kind="lvalue" nm="MO"/>
</mex>
</mce>
</mex>
</mce>
</n10>
</Var>
</dst>
<rx lb="537" cb="5" le="537" ce="51" pvirg="true">
<n37 lb="537" cb="12" le="537" ce="51">
<mce lb="537" cb="12" le="537" ce="51" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_bf9c24309d65a8415588b1b5d6d395ca">
<exp pvirg="true"/>
<mex lb="537" cb="12" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_bf9c24309d65a8415588b1b5d6d395ca" nm="isInlineConstant" arrow="1">
<n19 lb="537" cb="12"/>
</mex>
<mte lb="537" cb="29" le="537" ce="50">
<exp pvirg="true"/>
<n32 lb="537" cb="29" le="537" ce="50">
<n8 lb="537" cb="29" le="537" ce="50" >
<temp/>
<mce lb="537" cb="29" le="537" ce="50" nbparm="0" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd">
<exp pvirg="true"/>
<mex lb="537" cb="29" le="537" ce="35" id="0051a45499e0e6e8d80665ff0314a364_1d581862bcfc12b7c3d80e61fdb730fd" nm="bitcastToAPInt" point="1">
<n32 lb="537" cb="29">
<drx lb="537" cb="29" kind="lvalue" nm="FpImm"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</mce>
</n37>
</rx>
</u>
</if>
<rx lb="540" cb="3" le="540" ce="10" pvirg="true">
<n9 lb="540" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="isLiteralConstant" id="79d705489b335476bec33d78696bb430_a83e9e67ca9d8d9ae35f81fb432729c2" file="1" linestart="543" lineend="545" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="543" cb="69" le="545" ce="1">
<rx lb="544" cb="3" le="544" ce="62" pvirg="true">
<xop lb="544" cb="10" le="544" ce="62" kind="&amp;&amp;">
<n46 lb="544" cb="10" le="544" ce="37">
<exp pvirg="true"/>
<xop lb="544" cb="11" le="544" ce="36" kind="||">
<mce lb="544" cb="11" le="544" ce="20" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="544" cb="11" le="544" ce="14" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<drx lb="544" cb="11" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="544" cb="25" le="544" ce="36" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584">
<exp pvirg="true"/>
<mex lb="544" cb="25" le="544" ce="28" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584" nm="isFPImm" point="1">
<drx lb="544" cb="25" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
</n46>
<uo lb="544" cb="42" le="544" ce="62" kind="!">
<mce lb="544" cb="43" le="544" ce="62" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_82a8830461b8e46d8c00018c4b591dbf">
<exp pvirg="true"/>
<mex lb="544" cb="43" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_82a8830461b8e46d8c00018c4b591dbf" nm="isInlineConstant" arrow="1">
<n19 lb="544" cb="43"/>
</mex>
<drx lb="544" cb="60" kind="lvalue" nm="MO"/>
</mce>
</uo>
</xop>
</rx>
</u>

</Stmt>
</m>
<f name="compareMachineOp" id="79d705489b335476bec33d78696bb430_73a88a320d7afaf1b976935eaf8d10d2" file="1" linestart="547" lineend="562" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Op0" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Op1" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="548" cb="57" le="562" ce="1">
<if lb="549" cb="3" le="550" ce="12">
<xop lb="549" cb="7" le="549" ce="36" kind="!=">
<n32 lb="549" cb="7" le="549" ce="19">
<mce lb="549" cb="7" le="549" ce="19" nbparm="0" id="84c010a1a9c2223bad1481218c714125_18a7f19e8f677285bddb18eacd37d706">
<exp pvirg="true"/>
<mex lb="549" cb="7" le="549" ce="11" id="84c010a1a9c2223bad1481218c714125_18a7f19e8f677285bddb18eacd37d706" nm="getType" point="1">
<drx lb="549" cb="7" kind="lvalue" nm="Op0"/>
</mex>
</mce>
</n32>
<n32 lb="549" cb="24" le="549" ce="36">
<mce lb="549" cb="24" le="549" ce="36" nbparm="0" id="84c010a1a9c2223bad1481218c714125_18a7f19e8f677285bddb18eacd37d706">
<exp pvirg="true"/>
<mex lb="549" cb="24" le="549" ce="28" id="84c010a1a9c2223bad1481218c714125_18a7f19e8f677285bddb18eacd37d706" nm="getType" point="1">
<drx lb="549" cb="24" kind="lvalue" nm="Op1"/>
</mex>
</mce>
</n32>
</xop>
<rx lb="550" cb="5" le="550" ce="12" pvirg="true">
<n9 lb="550" cb="12"/>
</rx>
</if>
<sy lb="552" cb="3" le="561" ce="3">
<n32 lb="552" cb="11" le="552" ce="23">
<mce lb="552" cb="11" le="552" ce="23" nbparm="0" id="84c010a1a9c2223bad1481218c714125_18a7f19e8f677285bddb18eacd37d706">
<exp pvirg="true"/>
<mex lb="552" cb="11" le="552" ce="15" id="84c010a1a9c2223bad1481218c714125_18a7f19e8f677285bddb18eacd37d706" nm="getType" point="1">
<drx lb="552" cb="11" kind="lvalue" nm="Op0"/>
</mex>
</mce>
</n32>
<u lb="552" cb="26" le="561" ce="3">
<cax lb="553" cb="3" le="554" ce="39">
<n32 lb="553" cb="8" le="553" ce="24">
<drx lb="553" cb="8" le="553" ce="24" id="84c010a1a9c2223bad1481218c714125_146a5e0fe08421a74ffe88b99c49b2a3" nm="MO_Register"/>
</n32>
<rx lb="554" cb="5" le="554" ce="39" pvirg="true">
<xop lb="554" cb="12" le="554" ce="39" kind="==">
<mce lb="554" cb="12" le="554" ce="23" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="554" cb="12" le="554" ce="16" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="554" cb="12" kind="lvalue" nm="Op0"/>
</mex>
</mce>
<mce lb="554" cb="28" le="554" ce="39" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="554" cb="28" le="554" ce="32" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="554" cb="28" kind="lvalue" nm="Op1"/>
</mex>
</mce>
</xop>
</rx>
</cax>
<cax lb="555" cb="3" le="556" ce="39">
<n32 lb="555" cb="8" le="555" ce="24">
<drx lb="555" cb="8" le="555" ce="24" id="84c010a1a9c2223bad1481218c714125_aba14c1a3752826dda894d817deabb64" nm="MO_Immediate"/>
</n32>
<rx lb="556" cb="5" le="556" ce="39" pvirg="true">
<xop lb="556" cb="12" le="556" ce="39" kind="==">
<mce lb="556" cb="12" le="556" ce="23" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="556" cb="12" le="556" ce="16" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<drx lb="556" cb="12" kind="lvalue" nm="Op0"/>
</mex>
</mce>
<mce lb="556" cb="28" le="556" ce="39" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="556" cb="28" le="556" ce="32" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<drx lb="556" cb="28" kind="lvalue" nm="Op1"/>
</mex>
</mce>
</xop>
</rx>
</cax>
<cax lb="557" cb="3" le="558" ce="43">
<n32 lb="557" cb="8" le="557" ce="24">
<drx lb="557" cb="8" le="557" ce="24" id="84c010a1a9c2223bad1481218c714125_ad659ab3abb8aaeebc5941283814b24b" nm="MO_FPImmediate"/>
</n32>
<rx lb="558" cb="5" le="558" ce="43" pvirg="true">
<xop lb="558" cb="12" le="558" ce="43" kind="==">
<mce lb="558" cb="12" le="558" ce="25" nbparm="0" id="84c010a1a9c2223bad1481218c714125_cb9e024c2cb12c3e050d0849b2c3461b">
<exp pvirg="true"/>
<mex lb="558" cb="12" le="558" ce="16" id="84c010a1a9c2223bad1481218c714125_cb9e024c2cb12c3e050d0849b2c3461b" nm="getFPImm" point="1">
<drx lb="558" cb="12" kind="lvalue" nm="Op0"/>
</mex>
</mce>
<mce lb="558" cb="30" le="558" ce="43" nbparm="0" id="84c010a1a9c2223bad1481218c714125_cb9e024c2cb12c3e050d0849b2c3461b">
<exp pvirg="true"/>
<mex lb="558" cb="30" le="558" ce="34" id="84c010a1a9c2223bad1481218c714125_cb9e024c2cb12c3e050d0849b2c3461b" nm="getFPImm" point="1">
<drx lb="558" cb="30" kind="lvalue" nm="Op1"/>
</mex>
</mce>
</xop>
</rx>
</cax>
<dx lb="559" cb="3" le="560" ce="5">
<ce lb="560" cb="5" le="560" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="560" cb="5" le="560" ce="5">
<drx lb="560" cb="5" le="560" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="560" cb="5">
<n52 lb="560" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="560" cb="5">
<n52 lb="560" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="560" cb="5">
<n45 lb="560" cb="5">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
</u>

</Stmt>
</f>
<m name="isImmOperandLegal" id="79d705489b335476bec33d78696bb430_8b55e0fce4dfc0a6dcb2fbbb3336df3b" file="1" linestart="564" lineend="577" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_8b55e0fce4dfc0a6dcb2fbbb3336df3b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="565" cb="66" le="577" ce="1">
<dst lb="566" cb="3" le="566" ce="66">
<exp pvirg="true"/>
<Var nm="OpInfo">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_7c1e621d3dbc058974c126648c0325c5"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<ocast lb="568" cb="3" le="568" ce="3">
<bt name="void"/>
<n46 lb="568" cb="3" le="568" ce="3">
<exp pvirg="true"/>
<xop lb="568" cb="3" le="568" ce="3" kind="||">
<n46 lb="568" cb="3" le="568" ce="3">
<exp pvirg="true"/>
<uo lb="568" cb="3" le="568" ce="3" kind="!">
<uo lb="568" cb="3" le="568" ce="3" kind="!">
<n46 lb="568" cb="3" le="568" ce="3">
<exp pvirg="true"/>
<xop lb="568" cb="3" le="568" ce="3" kind="||">
<mce lb="568" cb="3" le="568" ce="3" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="568" cb="3" le="568" ce="3" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<drx lb="568" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="568" cb="3" le="568" ce="3" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584">
<exp pvirg="true"/>
<mex lb="568" cb="3" le="568" ce="3" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584" nm="isFPImm" point="1">
<drx lb="568" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="568" cb="3" le="568" ce="3">
<n46 lb="568" cb="3" le="568" ce="3">
<exp pvirg="true"/>
<xop lb="568" cb="3" le="568" ce="3" kind=",">
<ce lb="568" cb="3" le="568" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="568" cb="3">
<drx lb="568" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="568" cb="3">
<n52 lb="568" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="568" cb="3">
<n52 lb="568" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="568" cb="3">
<n45 lb="568" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="568" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="570" cb="3" le="571" ce="12">
<xop lb="570" cb="7" le="570" ce="35" kind="==">
<n32 lb="570" cb="7" le="570" ce="14">
<n32 lb="570" cb="7" le="570" ce="14">
<mex lb="570" cb="7" le="570" ce="14" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_4602c80887e2ef7d8e968f113b8a86ca" nm="OperandType" point="1">
<drx lb="570" cb="7" kind="lvalue" nm="OpInfo"/>
</mex>
</n32>
</n32>
<n32 lb="570" cb="29" le="570" ce="35">
<drx lb="570" cb="29" le="570" ce="35" id="4a2ff077d443c99e1182a35779fbc93e_614a2af70a2a051f1ee01156a5069a17" nm="OPERAND_IMMEDIATE"/>
</n32>
</xop>
<rx lb="571" cb="5" le="571" ce="12" pvirg="true">
<n9 lb="571" cb="12"/>
</rx>
</if>
<if lb="573" cb="3" le="574" ce="12">
<xop lb="573" cb="7" le="573" ce="25" kind="&lt;">
<n32 lb="573" cb="7" le="573" ce="14">
<n32 lb="573" cb="7" le="573" ce="14">
<mex lb="573" cb="7" le="573" ce="14" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_e0335ef301269f625d16b92ee5778da2" nm="RegClass" point="1">
<drx lb="573" cb="7" kind="lvalue" nm="OpInfo"/>
</mex>
</n32>
</n32>
<n45 lb="573" cb="25"/>
</xop>
<rx lb="574" cb="5" le="574" ce="12" pvirg="true">
<n9 lb="574" cb="12"/>
</rx>
</if>
<rx lb="576" cb="3" le="576" ce="52" pvirg="true">
<mce lb="576" cb="10" le="576" ce="52" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_d1ad93d9f2df26e106a032832f737361">
<exp pvirg="true"/>
<mex lb="576" cb="10" le="576" ce="13" id="f31ad7092663cd7d2caa5ab6984b3ce4_d1ad93d9f2df26e106a032832f737361" nm="regClassCanUseImmediate" point="1">
<mex lb="576" cb="10" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="576" cb="10"/>
</mex>
</mex>
<n32 lb="576" cb="37" le="576" ce="44">
<n32 lb="576" cb="37" le="576" ce="44">
<mex lb="576" cb="37" le="576" ce="44" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_e0335ef301269f625d16b92ee5778da2" nm="RegClass" point="1">
<drx lb="576" cb="37" kind="lvalue" nm="OpInfo"/>
</mex>
</n32>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="verifyInstruction" id="79d705489b335476bec33d78696bb430_9c29bb9941b9941271162321ceaf6a3f" file="1" linestart="579" lineend="715" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_9c29bb9941b9941271162321ceaf6a3f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ErrInfo" proto="llvm::StringRef &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="580" cb="63" le="715" ce="1">
<dst lb="581" cb="3" le="581" ce="36">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<n32 lb="581" cb="21" le="581" ce="35">
<mce lb="581" cb="21" le="581" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="581" cb="21" le="581" ce="25" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="581" cb="21">
<drx lb="581" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="582" cb="3" le="582" ce="73">
<exp pvirg="true"/>
<Var nm="Src0Idx" value="true">
<bt name="int"/>
</Var>
</dst>
<dst lb="583" cb="3" le="583" ce="73">
<exp pvirg="true"/>
<Var nm="Src1Idx" value="true">
<bt name="int"/>
</Var>
</dst>
<dst lb="584" cb="3" le="584" ce="73">
<exp pvirg="true"/>
<Var nm="Src2Idx" value="true">
<bt name="int"/>
</Var>
</dst>
<dst lb="587" cb="3" le="587" ce="40">
<exp pvirg="true"/>
<Var nm="Desc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<if lb="588" cb="3" le="592" ce="3">
<xop lb="588" cb="7" le="589" ce="59" kind="&amp;&amp;">
<uo lb="588" cb="7" le="588" ce="24" kind="!">
<mce lb="588" cb="8" le="588" ce="24" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_b5e02e943d997b315243cdfe6f4f7d25">
<exp pvirg="true"/>
<mex lb="588" cb="8" le="588" ce="13" id="4a2ff077d443c99e1182a35779fbc93e_b5e02e943d997b315243cdfe6f4f7d25" nm="isVariadic" point="1">
<drx lb="588" cb="8" kind="lvalue" nm="Desc"/>
</mex>
</mce>
</uo>
<xop lb="589" cb="7" le="589" ce="59" kind="!=">
<mce lb="589" cb="7" le="589" ce="27" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_cd5591d7880fa94bde5569834f361a16">
<exp pvirg="true"/>
<mex lb="589" cb="7" le="589" ce="12" id="4a2ff077d443c99e1182a35779fbc93e_cd5591d7880fa94bde5569834f361a16" nm="getNumOperands" point="1">
<drx lb="589" cb="7" kind="lvalue" nm="Desc"/>
</mex>
</mce>
<mce lb="589" cb="32" le="589" ce="59" nbparm="0" id="d038367435b7928d04997491e912d58d_fd6fcecd50607cbf1923ac45fc20e2b1">
<exp pvirg="true"/>
<mex lb="589" cb="32" le="589" ce="36" id="d038367435b7928d04997491e912d58d_fd6fcecd50607cbf1923ac45fc20e2b1" nm="getNumExplicitOperands" arrow="1">
<n32 lb="589" cb="32">
<drx lb="589" cb="32" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</xop>
</xop>
<u lb="589" cb="62" le="592" ce="3">
<ocx lb="590" cb="6" le="590" ce="16" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="590" cb="14">
<drx lb="590" cb="14" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="590" cb="6" kind="lvalue" nm="ErrInfo"/>
<mte lb="590" cb="16">
<exp pvirg="true"/>
<n10 lb="590" cb="16">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="590" cb="16">
<n52 lb="590" cb="16">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="591" cb="6" le="591" ce="13" pvirg="true">
<n9 lb="591" cb="13"/>
</rx>
</u>
</if>
<fx lb="595" cb="3" le="635" ce="3">
<dst lb="595" cb="8" le="595" ce="49">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="595" cb="21">
<n45 lb="595" cb="21">
<flit/>
</n45>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="595" cb="28" le="595" ce="48" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_cd5591d7880fa94bde5569834f361a16">
<exp pvirg="true"/>
<mex lb="595" cb="28" le="595" ce="33" id="4a2ff077d443c99e1182a35779fbc93e_cd5591d7880fa94bde5569834f361a16" nm="getNumOperands" point="1">
<drx lb="595" cb="28" kind="lvalue" nm="Desc"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="595" cb="51" le="595" ce="56" kind="!=">
<n32 lb="595" cb="51">
<drx lb="595" cb="51" kind="lvalue" nm="i"/>
</n32>
<n32 lb="595" cb="56">
<drx lb="595" cb="56" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="595" cb="59" le="595" ce="61" kind="++">
<drx lb="595" cb="61" kind="lvalue" nm="i"/>
</uo>
<u lb="595" cb="64" le="635" ce="3">
<sy lb="596" cb="5" le="618" ce="5">
<n32 lb="596" cb="13" le="596" ce="28">
<n32 lb="596" cb="13" le="596" ce="28">
<mex lb="596" cb="13" le="596" ce="28" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_4602c80887e2ef7d8e968f113b8a86ca" nm="OperandType" point="1">
<n2 lb="596" cb="13" le="596" ce="26">
<exp pvirg="true"/>
<n32 lb="596" cb="13" le="596" ce="18">
<mex lb="596" cb="13" le="596" ce="18" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_85488b0fe7ad4c27b3257c0c72cf922a" nm="OpInfo" point="1">
<drx lb="596" cb="13" kind="lvalue" nm="Desc"/>
</mex>
</n32>
<n32 lb="596" cb="25">
<drx lb="596" cb="25" kind="lvalue" nm="i"/>
</n32>
</n2>
</mex>
</n32>
</n32>
<u lb="596" cb="41" le="618" ce="5">
<cax lb="597" cb="5" le="604" ce="5">
<n32 lb="597" cb="10" le="597" ce="16">
<drx lb="597" cb="10" le="597" ce="16" id="4a2ff077d443c99e1182a35779fbc93e_623b05e757784baf7f0499ce8056022a" nm="OPERAND_REGISTER"/>
</n32>
<u lb="597" cb="34" le="604" ce="5">
<dst lb="598" cb="7" le="598" ce="45">
<exp pvirg="true"/>
<Var nm="RegClass" value="true">
<bt name="int"/>
<n32 lb="598" cb="22" le="598" ce="37">
<n32 lb="598" cb="22" le="598" ce="37">
<mex lb="598" cb="22" le="598" ce="37" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_e0335ef301269f625d16b92ee5778da2" nm="RegClass" point="1">
<n2 lb="598" cb="22" le="598" ce="35">
<exp pvirg="true"/>
<n32 lb="598" cb="22" le="598" ce="27">
<mex lb="598" cb="22" le="598" ce="27" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_85488b0fe7ad4c27b3257c0c72cf922a" nm="OpInfo" point="1">
<drx lb="598" cb="22" kind="lvalue" nm="Desc"/>
</mex>
</n32>
<n32 lb="598" cb="34">
<drx lb="598" cb="34" kind="lvalue" nm="i"/>
</n32>
</n2>
</mex>
</n32>
</n32>
</Var>
</dst>
<if lb="599" cb="7" le="603" ce="7">
<xop lb="599" cb="11" le="600" ce="68" kind="&amp;&amp;">
<uo lb="599" cb="11" le="599" ce="47" kind="!">
<mce lb="599" cb="12" le="599" ce="47" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_d1ad93d9f2df26e106a032832f737361">
<exp pvirg="true"/>
<mex lb="599" cb="12" le="599" ce="15" id="f31ad7092663cd7d2caa5ab6984b3ce4_d1ad93d9f2df26e106a032832f737361" nm="regClassCanUseImmediate" point="1">
<mex lb="599" cb="12" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="599" cb="12"/>
</mex>
</mex>
<n32 lb="599" cb="39">
<drx lb="599" cb="39" kind="lvalue" nm="RegClass"/>
</n32>
</mce>
</uo>
<n46 lb="600" cb="11" le="600" ce="68">
<exp pvirg="true"/>
<xop lb="600" cb="12" le="600" ce="67" kind="||">
<mce lb="600" cb="12" le="600" ce="36" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="600" cb="12" le="600" ce="30" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<mce lb="600" cb="12" le="600" ce="28" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="600" cb="12" le="600" ce="16" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="600" cb="12">
<drx lb="600" cb="12" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="600" cb="27">
<drx lb="600" cb="27" kind="lvalue" nm="i"/>
</n32>
</mce>
</mex>
</mce>
<mce lb="600" cb="41" le="600" ce="67" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584">
<exp pvirg="true"/>
<mex lb="600" cb="41" le="600" ce="59" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584" nm="isFPImm" point="1">
<mce lb="600" cb="41" le="600" ce="57" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="600" cb="41" le="600" ce="45" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="600" cb="41">
<drx lb="600" cb="41" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="600" cb="56">
<drx lb="600" cb="56" kind="lvalue" nm="i"/>
</n32>
</mce>
</mex>
</mce>
</xop>
</n46>
</xop>
<u lb="600" cb="71" le="603" ce="7">
<ocx lb="601" cb="9" le="601" ce="19" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="601" cb="17">
<drx lb="601" cb="17" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="601" cb="9" kind="lvalue" nm="ErrInfo"/>
<mte lb="601" cb="19">
<exp pvirg="true"/>
<n10 lb="601" cb="19">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="601" cb="19">
<n52 lb="601" cb="19">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="602" cb="9" le="602" ce="16" pvirg="true">
<n9 lb="602" cb="16"/>
</rx>
</u>
</if>
</u>
</cax>
<bks lb="605" cb="7"/>
<cax lb="606" cb="5" le="614" ce="7">
<n32 lb="606" cb="10" le="606" ce="16">
<drx lb="606" cb="10" le="606" ce="16" id="4a2ff077d443c99e1182a35779fbc93e_614a2af70a2a051f1ee01156a5069a17" nm="OPERAND_IMMEDIATE"/>
</n32>
<if lb="610" cb="7" le="614" ce="7">
<xop lb="610" cb="11" le="611" ce="35" kind="&amp;&amp;">
<xop lb="610" cb="11" le="610" ce="68" kind="&amp;&amp;">
<uo lb="610" cb="11" le="610" ce="36" kind="!">
<mce lb="610" cb="12" le="610" ce="36" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="610" cb="12" le="610" ce="30" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<mce lb="610" cb="12" le="610" ce="28" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="610" cb="12" le="610" ce="16" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="610" cb="12">
<drx lb="610" cb="12" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="610" cb="27">
<drx lb="610" cb="27" kind="lvalue" nm="i"/>
</n32>
</mce>
</mex>
</mce>
</uo>
<uo lb="610" cb="41" le="610" ce="68" kind="!">
<mce lb="610" cb="42" le="610" ce="68" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584">
<exp pvirg="true"/>
<mex lb="610" cb="42" le="610" ce="60" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584" nm="isFPImm" point="1">
<mce lb="610" cb="42" le="610" ce="58" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="610" cb="42" le="610" ce="46" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="610" cb="42">
<drx lb="610" cb="42" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="610" cb="57">
<drx lb="610" cb="57" kind="lvalue" nm="i"/>
</n32>
</mce>
</mex>
</mce>
</uo>
</xop>
<uo lb="611" cb="11" le="611" ce="35" kind="!">
<mce lb="611" cb="12" le="611" ce="35" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d638b311648944479ceca8e51dafe920">
<exp pvirg="true"/>
<mex lb="611" cb="12" le="611" ce="30" id="84c010a1a9c2223bad1481218c714125_d638b311648944479ceca8e51dafe920" nm="isFI" point="1">
<mce lb="611" cb="12" le="611" ce="28" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="611" cb="12" le="611" ce="16" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="611" cb="12">
<drx lb="611" cb="12" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="611" cb="27">
<drx lb="611" cb="27" kind="lvalue" nm="i"/>
</n32>
</mce>
</mex>
</mce>
</uo>
</xop>
<u lb="611" cb="38" le="614" ce="7">
<ocx lb="612" cb="9" le="612" ce="19" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="612" cb="17">
<drx lb="612" cb="17" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="612" cb="9" kind="lvalue" nm="ErrInfo"/>
<mte lb="612" cb="19">
<exp pvirg="true"/>
<n10 lb="612" cb="19">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="612" cb="19">
<n52 lb="612" cb="19">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="613" cb="9" le="613" ce="16" pvirg="true">
<n9 lb="613" cb="16"/>
</rx>
</u>
</if>
</cax>
<dx lb="616" cb="5" le="617" ce="7">
<cns lb="617" cb="7"/>
</dx>
</u>
</sy>
<if lb="620" cb="5" le="621" ce="7">
<uo lb="620" cb="9" le="620" ce="34" kind="!">
<mce lb="620" cb="10" le="620" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="620" cb="10" le="620" ce="28" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<mce lb="620" cb="10" le="620" ce="26" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="620" cb="10" le="620" ce="14" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="620" cb="10">
<drx lb="620" cb="10" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="620" cb="25">
<drx lb="620" cb="25" kind="lvalue" nm="i"/>
</n32>
</mce>
</mex>
</mce>
</uo>
<cns lb="621" cb="7"/>
</if>
<dst lb="623" cb="5" le="623" ce="43">
<exp pvirg="true"/>
<Var nm="RegClass" value="true">
<bt name="int"/>
<n32 lb="623" cb="20" le="623" ce="35">
<n32 lb="623" cb="20" le="623" ce="35">
<mex lb="623" cb="20" le="623" ce="35" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_e0335ef301269f625d16b92ee5778da2" nm="RegClass" point="1">
<n2 lb="623" cb="20" le="623" ce="33">
<exp pvirg="true"/>
<n32 lb="623" cb="20" le="623" ce="25">
<mex lb="623" cb="20" le="623" ce="25" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_85488b0fe7ad4c27b3257c0c72cf922a" nm="OpInfo" point="1">
<drx lb="623" cb="20" kind="lvalue" nm="Desc"/>
</mex>
</n32>
<n32 lb="623" cb="32">
<drx lb="623" cb="32" kind="lvalue" nm="i"/>
</n32>
</n2>
</mex>
</n32>
</n32>
</Var>
</dst>
<if lb="624" cb="5" le="634" ce="5">
<xop lb="624" cb="9" le="624" ce="22" kind="!=">
<n32 lb="624" cb="9">
<drx lb="624" cb="9" kind="lvalue" nm="RegClass"/>
</n32>
<uo lb="624" cb="21" le="624" ce="22" kind="-">
<n45 lb="624" cb="22">
<flit/>
</n45>
</uo>
</xop>
<u lb="624" cb="25" le="634" ce="5">
<dst lb="625" cb="7" le="625" ce="48">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="625" cb="22" le="625" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="625" cb="22" le="625" ce="40" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<mce lb="625" cb="22" le="625" ce="38" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="625" cb="22" le="625" ce="26" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="625" cb="22">
<drx lb="625" cb="22" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="625" cb="37">
<drx lb="625" cb="37" kind="lvalue" nm="i"/>
</n32>
</mce>
</mex>
</mce>
</Var>
</dst>
<if lb="626" cb="7" le="627" ce="9">
<ce lb="626" cb="11" le="626" ce="52" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="626" cb="11" le="626" ce="31">
<drx lb="626" cb="11" le="626" ce="31" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="626" cb="49">
<drx lb="626" cb="49" kind="lvalue" nm="Reg"/>
</n32>
</ce>
<cns lb="627" cb="9"/>
</if>
<dst lb="629" cb="7" le="629" ce="63">
<exp pvirg="true"/>
<Var nm="RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<if lb="630" cb="7" le="633" ce="7">
<uo lb="630" cb="11" le="630" ce="28" kind="!">
<mce lb="630" cb="12" le="630" ce="28" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a">
<exp pvirg="true"/>
<mex lb="630" cb="12" le="630" ce="16" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a" nm="contains" arrow="1">
<n32 lb="630" cb="12">
<drx lb="630" cb="12" kind="lvalue" nm="RC"/>
</n32>
</mex>
<n32 lb="630" cb="25">
<drx lb="630" cb="25" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</uo>
<u lb="630" cb="31" le="633" ce="7">
<ocx lb="631" cb="9" le="631" ce="19" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="631" cb="17">
<drx lb="631" cb="17" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="631" cb="9" kind="lvalue" nm="ErrInfo"/>
<mte lb="631" cb="19">
<exp pvirg="true"/>
<n10 lb="631" cb="19">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="631" cb="19">
<n52 lb="631" cb="19">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="632" cb="9" le="632" ce="16" pvirg="true">
<n9 lb="632" cb="16"/>
</rx>
</u>
</if>
</u>
</if>
</u>
</fx>
<if lb="639" cb="3" le="670" ce="3">
<xop lb="639" cb="7" le="639" ce="74" kind="||">
<xop lb="639" cb="7" le="639" ce="56" kind="||">
<xop lb="639" cb="7" le="639" ce="38" kind="||">
<mce lb="639" cb="7" le="639" ce="20" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_79943c83724f3e534d41e67f4dd11248">
<exp pvirg="true"/>
<mex lb="639" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_79943c83724f3e534d41e67f4dd11248" nm="isVOP1" arrow="1">
<n19 lb="639" cb="7"/>
</mex>
<n32 lb="639" cb="14">
<drx lb="639" cb="14" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
<mce lb="639" cb="25" le="639" ce="38" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593">
<exp pvirg="true"/>
<mex lb="639" cb="25" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593" nm="isVOP2" arrow="1">
<n19 lb="639" cb="25"/>
</mex>
<n32 lb="639" cb="32">
<drx lb="639" cb="32" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</xop>
<mce lb="639" cb="43" le="639" ce="56" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b">
<exp pvirg="true"/>
<mex lb="639" cb="43" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b" nm="isVOP3" arrow="1">
<n19 lb="639" cb="43"/>
</mex>
<n32 lb="639" cb="50">
<drx lb="639" cb="50" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</xop>
<mce lb="639" cb="61" le="639" ce="74" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c5c8ac89aaf0681b784ab9b6972271d6">
<exp pvirg="true"/>
<mex lb="639" cb="61" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c5c8ac89aaf0681b784ab9b6972271d6" nm="isVOPC" arrow="1">
<n19 lb="639" cb="61"/>
</mex>
<n32 lb="639" cb="68">
<drx lb="639" cb="68" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</xop>
<u lb="639" cb="77" le="670" ce="3">
<dst lb="640" cb="5" le="640" ce="34">
<exp pvirg="true"/>
<Var nm="ConstantBusCount" value="true">
<bt name="unsigned int"/>
<n32 lb="640" cb="33">
<n45 lb="640" cb="33"/>
</n32>
</Var>
</dst>
<dst lb="641" cb="5" le="641" ce="43">
<exp pvirg="true"/>
<Var nm="SGPRUsed" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<fx lb="642" cb="5" le="665" ce="5">
<dst lb="642" cb="10" le="642" ce="45">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="int"/>
<n45 lb="642" cb="18"/>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="int"/>
<n32 lb="642" cb="25" le="642" ce="44">
<mce lb="642" cb="25" le="642" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="642" cb="25" le="642" ce="29" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="642" cb="25">
<drx lb="642" cb="25" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<xop lb="642" cb="47" le="642" ce="52" kind="!=">
<n32 lb="642" cb="47">
<drx lb="642" cb="47" kind="lvalue" nm="i"/>
</n32>
<n32 lb="642" cb="52">
<drx lb="642" cb="52" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="642" cb="55" le="642" ce="57" kind="++">
<drx lb="642" cb="57" kind="lvalue" nm="i"/>
</uo>
<u lb="642" cb="60" le="665" ce="5">
<dst lb="643" cb="7" le="643" ce="51">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<mce lb="643" cb="34" le="643" ce="50" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="643" cb="34" le="643" ce="38" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="643" cb="34">
<drx lb="643" cb="34" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="643" cb="49">
<n32 lb="643" cb="49">
<drx lb="643" cb="49" kind="lvalue" nm="i"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<if lb="644" cb="7" le="661" ce="7">
<xop lb="644" cb="11" le="645" ce="61" kind="&amp;&amp;">
<xop lb="644" cb="11" le="644" ce="34" kind="&amp;&amp;">
<mce lb="644" cb="11" le="644" ce="20" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="644" cb="11" le="644" ce="14" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<drx lb="644" cb="11" kind="lvalue" nm="MO"/>
</mex>
</mce>
<mce lb="644" cb="25" le="644" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe">
<exp pvirg="true"/>
<mex lb="644" cb="25" le="644" ce="28" id="84c010a1a9c2223bad1481218c714125_7614e62eb237efbe05dffd1d8b77cefe" nm="isUse" point="1">
<drx lb="644" cb="25" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
<uo lb="645" cb="11" le="645" ce="61" kind="!">
<ce lb="645" cb="12" le="645" ce="61" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="645" cb="12" le="645" ce="32">
<drx lb="645" cb="12" le="645" ce="32" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<mce lb="645" cb="50" le="645" ce="60" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="645" cb="50" le="645" ce="53" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="645" cb="50" kind="lvalue" nm="MO"/>
</mex>
</mce>
</ce>
</uo>
</xop>
<u lb="645" cb="64" le="661" ce="7"/>
</if>
<if lb="663" cb="7" le="664" ce="11">
<mce lb="663" cb="11" le="663" ce="31" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2">
<exp pvirg="true"/>
<mex lb="663" cb="11" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2" nm="isLiteralConstant" arrow="1">
<n19 lb="663" cb="11"/>
</mex>
<drx lb="663" cb="29" kind="lvalue" nm="MO"/>
</mce>
<uo lb="664" cb="9" le="664" ce="11" kind="++">
<drx lb="664" cb="11" kind="lvalue" nm="ConstantBusCount"/>
</uo>
</if>
</u>
</fx>
<if lb="666" cb="5" le="669" ce="5">
<xop lb="666" cb="9" le="666" ce="28" kind="&gt;">
<n32 lb="666" cb="9">
<drx lb="666" cb="9" kind="lvalue" nm="ConstantBusCount"/>
</n32>
<n32 lb="666" cb="28">
<n45 lb="666" cb="28"/>
</n32>
</xop>
<u lb="666" cb="31" le="669" ce="5">
<ocx lb="667" cb="7" le="667" ce="17" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="667" cb="15">
<drx lb="667" cb="15" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="667" cb="7" kind="lvalue" nm="ErrInfo"/>
<mte lb="667" cb="17">
<exp pvirg="true"/>
<n10 lb="667" cb="17">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="667" cb="17">
<n52 lb="667" cb="17">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="668" cb="7" le="668" ce="14" pvirg="true">
<n9 lb="668" cb="14"/>
</rx>
</u>
</if>
</u>
</if>
<if lb="673" cb="3" le="679" ce="3">
<xop lb="673" cb="7" le="673" ce="57" kind="&amp;&amp;">
<xop lb="673" cb="7" le="673" ce="19" kind="!=">
<n32 lb="673" cb="7">
<drx lb="673" cb="7" kind="lvalue" nm="Src1Idx"/>
</n32>
<uo lb="673" cb="18" le="673" ce="19" kind="-">
<n45 lb="673" cb="19"/>
</uo>
</xop>
<n46 lb="673" cb="24" le="673" ce="57">
<exp pvirg="true"/>
<xop lb="673" cb="25" le="673" ce="56" kind="||">
<mce lb="673" cb="25" le="673" ce="38" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593">
<exp pvirg="true"/>
<mex lb="673" cb="25" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593" nm="isVOP2" arrow="1">
<n19 lb="673" cb="25"/>
</mex>
<n32 lb="673" cb="32">
<drx lb="673" cb="32" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
<mce lb="673" cb="43" le="673" ce="56" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c5c8ac89aaf0681b784ab9b6972271d6">
<exp pvirg="true"/>
<mex lb="673" cb="43" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c5c8ac89aaf0681b784ab9b6972271d6" nm="isVOPC" arrow="1">
<n19 lb="673" cb="43"/>
</mex>
<n32 lb="673" cb="50">
<drx lb="673" cb="50" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</xop>
</n46>
</xop>
<u lb="673" cb="60" le="679" ce="3">
<dst lb="674" cb="5" le="674" ce="57">
<exp pvirg="true"/>
<Var nm="Src1">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<mce lb="674" cb="34" le="674" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="674" cb="34" le="674" ce="38" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="674" cb="34">
<drx lb="674" cb="34" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="674" cb="49">
<n32 lb="674" cb="49">
<drx lb="674" cb="49" kind="lvalue" nm="Src1Idx"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<if lb="675" cb="5" le="678" ce="5">
<xop lb="675" cb="9" le="675" ce="38" kind="||">
<mce lb="675" cb="9" le="675" ce="20" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="675" cb="9" le="675" ce="14" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<drx lb="675" cb="9" kind="lvalue" nm="Src1"/>
</mex>
</mce>
<mce lb="675" cb="25" le="675" ce="38" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584">
<exp pvirg="true"/>
<mex lb="675" cb="25" le="675" ce="30" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584" nm="isFPImm" point="1">
<drx lb="675" cb="25" kind="lvalue" nm="Src1"/>
</mex>
</mce>
</xop>
<u lb="675" cb="41" le="678" ce="5">
<ocx lb="676" cb="7" le="676" ce="17" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="676" cb="15">
<drx lb="676" cb="15" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="676" cb="7" kind="lvalue" nm="ErrInfo"/>
<mte lb="676" cb="17">
<exp pvirg="true"/>
<n10 lb="676" cb="17">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="676" cb="17">
<n52 lb="676" cb="17">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="677" cb="7" le="677" ce="14" pvirg="true">
<n9 lb="677" cb="14"/>
</rx>
</u>
</if>
</u>
</if>
<if lb="682" cb="3" le="695" ce="3">
<mce lb="682" cb="7" le="682" ce="20" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b">
<exp pvirg="true"/>
<mex lb="682" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b" nm="isVOP3" arrow="1">
<n19 lb="682" cb="7"/>
</mex>
<n32 lb="682" cb="14">
<drx lb="682" cb="14" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
<u lb="682" cb="23" le="695" ce="3">
<if lb="683" cb="5" le="686" ce="5">
<xop lb="683" cb="9" le="683" ce="67" kind="&amp;&amp;">
<xop lb="683" cb="9" le="683" ce="21" kind="!=">
<n32 lb="683" cb="9">
<drx lb="683" cb="9" kind="lvalue" nm="Src0Idx"/>
</n32>
<uo lb="683" cb="20" le="683" ce="21" kind="-">
<n45 lb="683" cb="21"/>
</uo>
</xop>
<mce lb="683" cb="26" le="683" ce="67" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2">
<exp pvirg="true"/>
<mex lb="683" cb="26" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2" nm="isLiteralConstant" arrow="1">
<n19 lb="683" cb="26"/>
</mex>
<mce lb="683" cb="44" le="683" ce="66" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="683" cb="44" le="683" ce="48" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="683" cb="44">
<drx lb="683" cb="44" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="683" cb="59">
<n32 lb="683" cb="59">
<drx lb="683" cb="59" kind="lvalue" nm="Src0Idx"/>
</n32>
</n32>
</mce>
</mce>
</xop>
<u lb="683" cb="70" le="686" ce="5">
<ocx lb="684" cb="7" le="684" ce="17" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="684" cb="15">
<drx lb="684" cb="15" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="684" cb="7" kind="lvalue" nm="ErrInfo"/>
<mte lb="684" cb="17">
<exp pvirg="true"/>
<n10 lb="684" cb="17">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="684" cb="17">
<n52 lb="684" cb="17">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="685" cb="7" le="685" ce="14" pvirg="true">
<n9 lb="685" cb="14"/>
</rx>
</u>
</if>
<if lb="687" cb="5" le="690" ce="5">
<xop lb="687" cb="9" le="687" ce="67" kind="&amp;&amp;">
<xop lb="687" cb="9" le="687" ce="21" kind="!=">
<n32 lb="687" cb="9">
<drx lb="687" cb="9" kind="lvalue" nm="Src1Idx"/>
</n32>
<uo lb="687" cb="20" le="687" ce="21" kind="-">
<n45 lb="687" cb="21"/>
</uo>
</xop>
<mce lb="687" cb="26" le="687" ce="67" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2">
<exp pvirg="true"/>
<mex lb="687" cb="26" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2" nm="isLiteralConstant" arrow="1">
<n19 lb="687" cb="26"/>
</mex>
<mce lb="687" cb="44" le="687" ce="66" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="687" cb="44" le="687" ce="48" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="687" cb="44">
<drx lb="687" cb="44" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="687" cb="59">
<n32 lb="687" cb="59">
<drx lb="687" cb="59" kind="lvalue" nm="Src1Idx"/>
</n32>
</n32>
</mce>
</mce>
</xop>
<u lb="687" cb="70" le="690" ce="5">
<ocx lb="688" cb="7" le="688" ce="17" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="688" cb="15">
<drx lb="688" cb="15" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="688" cb="7" kind="lvalue" nm="ErrInfo"/>
<mte lb="688" cb="17">
<exp pvirg="true"/>
<n10 lb="688" cb="17">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="688" cb="17">
<n52 lb="688" cb="17">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="689" cb="7" le="689" ce="14" pvirg="true">
<n9 lb="689" cb="14"/>
</rx>
</u>
</if>
<if lb="691" cb="5" le="694" ce="5">
<xop lb="691" cb="9" le="691" ce="67" kind="&amp;&amp;">
<xop lb="691" cb="9" le="691" ce="21" kind="!=">
<n32 lb="691" cb="9">
<drx lb="691" cb="9" kind="lvalue" nm="Src2Idx"/>
</n32>
<uo lb="691" cb="20" le="691" ce="21" kind="-">
<n45 lb="691" cb="21"/>
</uo>
</xop>
<mce lb="691" cb="26" le="691" ce="67" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2">
<exp pvirg="true"/>
<mex lb="691" cb="26" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2" nm="isLiteralConstant" arrow="1">
<n19 lb="691" cb="26"/>
</mex>
<mce lb="691" cb="44" le="691" ce="66" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="691" cb="44" le="691" ce="48" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="691" cb="44">
<drx lb="691" cb="44" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="691" cb="59">
<n32 lb="691" cb="59">
<drx lb="691" cb="59" kind="lvalue" nm="Src2Idx"/>
</n32>
</n32>
</mce>
</mce>
</xop>
<u lb="691" cb="70" le="694" ce="5">
<ocx lb="692" cb="7" le="692" ce="17" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58">
<exp pvirg="true"/>
<n32 lb="692" cb="15">
<drx lb="692" cb="15" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_07a9a1b38a50f94a7908353f13222d58" nm="operator="/>
</n32>
<drx lb="692" cb="7" kind="lvalue" nm="ErrInfo"/>
<mte lb="692" cb="17">
<exp pvirg="true"/>
<n10 lb="692" cb="17">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="692" cb="17">
<n52 lb="692" cb="17">
<slit/>
</n52>
</n32>
</n10>
</mte>
</ocx>
<rx lb="693" cb="7" le="693" ce="14" pvirg="true">
<n9 lb="693" cb="14"/>
</rx>
</u>
</if>
</u>
</if>
<rx lb="714" cb="3" le="714" ce="10" pvirg="true">
<n9 lb="714" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="getVALUOp" id="79d705489b335476bec33d78696bb430_2030bf68a96b10057178491d4f9bec5c" file="1" linestart="717" lineend="767" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_2030bf68a96b10057178491d4f9bec5c" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="717" cb="57" le="767" ce="1">
<sy lb="718" cb="3" le="766" ce="3">
<mce lb="718" cb="11" le="718" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="718" cb="11" le="718" ce="14" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" point="1">
<drx lb="718" cb="11" kind="lvalue" nm="MI"/>
</mex>
</mce>
<u lb="718" cb="27" le="766" ce="3">
<dx lb="719" cb="3" le="719" ce="10">
<n59 lb="719" cb="10"/>
</dx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="isSALUOpSupportedOnVALU" id="79d705489b335476bec33d78696bb430_e1fefc10309aef94ce72911160362916" file="1" linestart="769" lineend="771" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_e1fefc10309aef94ce72911160362916" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="769" cb="73" le="771" ce="1"/>

</Stmt>
</m>
<m name="getOpRegClass" id="79d705489b335476bec33d78696bb430_c7a6d88780f0b35c53408513a0bc4b45" file="1" linestart="773" lineend="783" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="774" cb="76" le="783" ce="1">
<dst lb="775" cb="3" le="775" ce="77">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</lrf>
<mce lb="775" cb="36" le="775" ce="76" nbparm="0" id="895a66b41661e915ba6854da2359580f_93adddc2764c2b5f8640ab56bfa310cf">
<exp pvirg="true"/>
<mex lb="775" cb="36" le="775" ce="65" id="895a66b41661e915ba6854da2359580f_93adddc2764c2b5f8640ab56bfa310cf" nm="getRegInfo" arrow="1">
<mce lb="775" cb="36" le="775" ce="62" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b">
<exp pvirg="true"/>
<mex lb="775" cb="36" le="775" ce="52" id="dc2fe1ce3eab105adc926f5848f1baa6_d7ff16f8114595899ba6a41459acd20b" nm="getParent" arrow="1">
<mce lb="775" cb="36" le="775" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b">
<exp pvirg="true"/>
<mex lb="775" cb="36" le="775" ce="39" id="d038367435b7928d04997491e912d58d_0ec8eabda4926aebfd441d30c34d749b" nm="getParent" point="1">
<drx lb="775" cb="36" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="776" cb="3" le="776" ce="48">
<exp pvirg="true"/>
<Var nm="Desc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<if lb="777" cb="3" le="779" ce="56">
<xop lb="777" cb="7" le="778" ce="38" kind="||">
<xop lb="777" cb="7" le="777" ce="54" kind="||">
<mce lb="777" cb="7" le="777" ce="21" nbparm="1" id="d038367435b7928d04997491e912d58d_2f0519f6ee9b3ddc965241781706b122">
<exp pvirg="true"/>
<mex lb="777" cb="7" le="777" ce="10" id="d038367435b7928d04997491e912d58d_2f0519f6ee9b3ddc965241781706b122" nm="isVariadic" point="1">
<drx lb="777" cb="7" kind="lvalue" nm="MI"/>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<xop lb="777" cb="26" le="777" ce="54" kind="&gt;=">
<n32 lb="777" cb="26">
<drx lb="777" cb="26" kind="lvalue" nm="OpNo"/>
</n32>
<mce lb="777" cb="34" le="777" ce="54" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_cd5591d7880fa94bde5569834f361a16">
<exp pvirg="true"/>
<mex lb="777" cb="34" le="777" ce="39" id="4a2ff077d443c99e1182a35779fbc93e_cd5591d7880fa94bde5569834f361a16" nm="getNumOperands" point="1">
<drx lb="777" cb="34" kind="lvalue" nm="Desc"/>
</mex>
</mce>
</xop>
</xop>
<xop lb="778" cb="7" le="778" ce="38" kind="==">
<n32 lb="778" cb="7" le="778" ce="25">
<n32 lb="778" cb="7" le="778" ce="25">
<mex lb="778" cb="7" le="778" ce="25" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_e0335ef301269f625d16b92ee5778da2" nm="RegClass" point="1">
<n2 lb="778" cb="7" le="778" ce="23">
<exp pvirg="true"/>
<n32 lb="778" cb="7" le="778" ce="12">
<mex lb="778" cb="7" le="778" ce="12" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_85488b0fe7ad4c27b3257c0c72cf922a" nm="OpInfo" point="1">
<drx lb="778" cb="7" kind="lvalue" nm="Desc"/>
</mex>
</n32>
<n32 lb="778" cb="19">
<drx lb="778" cb="19" kind="lvalue" nm="OpNo"/>
</n32>
</n2>
</mex>
</n32>
</n32>
<uo lb="778" cb="37" le="778" ce="38" kind="-">
<n45 lb="778" cb="38">
<flit/>
</n45>
</uo>
</xop>
</xop>
<rx lb="779" cb="5" le="779" ce="56" pvirg="true">
<mce lb="779" cb="12" le="779" ce="56" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="779" cb="12" le="779" ce="16" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<drx lb="779" cb="12" kind="lvalue" nm="MRI"/>
</mex>
<mce lb="779" cb="28" le="779" ce="55" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="779" cb="28" le="779" ce="48" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<mce lb="779" cb="28" le="779" ce="46" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="779" cb="28" le="779" ce="31" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" point="1">
<drx lb="779" cb="28" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="779" cb="42">
<drx lb="779" cb="42" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</mex>
</mce>
</mce>
</rx>
</if>
<dst lb="781" cb="3" le="781" ce="45">
<exp pvirg="true"/>
<Var nm="RCID" value="true">
<bt name="unsigned int"/>
<n32 lb="781" cb="19" le="781" ce="37">
<n32 lb="781" cb="19" le="781" ce="37">
<mex lb="781" cb="19" le="781" ce="37" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_e0335ef301269f625d16b92ee5778da2" nm="RegClass" point="1">
<n2 lb="781" cb="19" le="781" ce="35">
<exp pvirg="true"/>
<n32 lb="781" cb="19" le="781" ce="24">
<mex lb="781" cb="19" le="781" ce="24" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_85488b0fe7ad4c27b3257c0c72cf922a" nm="OpInfo" point="1">
<drx lb="781" cb="19" kind="lvalue" nm="Desc"/>
</mex>
</n32>
<n32 lb="781" cb="31">
<drx lb="781" cb="31" kind="lvalue" nm="OpNo"/>
</n32>
</n2>
</mex>
</n32>
</n32>
</Var>
</dst>
</u>

</Stmt>
</m>
<m name="canReadVGPR" id="79d705489b335476bec33d78696bb430_dad9fb86dac23fbf4ddf836f9237ac22" file="1" linestart="785" lineend="795" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_dad9fb86dac23fbf4ddf836f9237ac22" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="785" cb="76" le="795" ce="1">
<sy lb="786" cb="3" le="794" ce="3">
<mce lb="786" cb="11" le="786" ce="24" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="786" cb="11" le="786" ce="14" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" point="1">
<drx lb="786" cb="11" kind="lvalue" nm="MI"/>
</mex>
</mce>
<u lb="786" cb="27" le="794" ce="3">
<rx lb="791" cb="5" le="791" ce="44" pvirg="true">
<mce lb="791" cb="12" le="791" ce="44" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6">
<exp pvirg="true"/>
<mex lb="791" cb="12" le="791" ce="15" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6" nm="hasVGPRs" point="1">
<mex lb="791" cb="12" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="791" cb="12"/>
</mex>
</mex>
<mce lb="791" cb="24" le="791" ce="43" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45">
<exp pvirg="true"/>
<mex lb="791" cb="24" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45" nm="getOpRegClass" arrow="1">
<n19 lb="791" cb="24"/>
</mex>
<drx lb="791" cb="38" kind="lvalue" nm="MI"/>
<n32 lb="791" cb="42">
<n45 lb="791" cb="42">
<flit/>
</n45>
</n32>
</mce>
</mce>
</rx>
<dx lb="792" cb="3" le="793" ce="47">
<rx lb="793" cb="5" le="793" ce="47" pvirg="true">
<mce lb="793" cb="12" le="793" ce="47" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6">
<exp pvirg="true"/>
<mex lb="793" cb="12" le="793" ce="15" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6" nm="hasVGPRs" point="1">
<mex lb="793" cb="12" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="793" cb="12"/>
</mex>
</mex>
<mce lb="793" cb="24" le="793" ce="46" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45">
<exp pvirg="true"/>
<mex lb="793" cb="24" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45" nm="getOpRegClass" arrow="1">
<n19 lb="793" cb="24"/>
</mex>
<drx lb="793" cb="38" kind="lvalue" nm="MI"/>
<n32 lb="793" cb="42">
<drx lb="793" cb="42" kind="lvalue" nm="OpNo"/>
</n32>
</mce>
</mce>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="legalizeOpWithMove" id="79d705489b335476bec33d78696bb430_52dcdebf7a279cba2fbc1642b6627f89" file="1" linestart="797" lineend="815" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OpIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="797" cb="78" le="815" ce="1">
<dst lb="798" cb="3" le="798" ce="37">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="798" cb="31" le="798" ce="35">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="798" cb="35">
<exp pvirg="true"/>
<n32 lb="798" cb="35">
<n10 lb="798" cb="35">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_e332c5c8bb8a9ebe13354c13cacee326">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="798" cb="35">
<drx lb="798" cb="35" kind="lvalue" nm="MI"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<dst lb="799" cb="3" le="799" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="799" cb="24" le="799" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="799" cb="24" le="799" ce="28" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="799" cb="24">
<drx lb="799" cb="24" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="799" cb="39">
<drx lb="799" cb="39" kind="lvalue" nm="OpIdx"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="800" cb="3" le="800" ce="72">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="800" cb="30" le="800" ce="71" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="800" cb="30" le="800" ce="60" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="800" cb="30" le="800" ce="57" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="800" cb="30" le="800" ce="47" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<mce lb="800" cb="30" le="800" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="800" cb="30" le="800" ce="34" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="800" cb="30">
<drx lb="800" cb="30" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="801" cb="3" le="801" ce="62">
<exp pvirg="true"/>
<Var nm="RCID" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="802" cb="3" le="802" ce="55">
<exp pvirg="true"/>
<Var nm="RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="803" cb="3" le="803" ce="42">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="804" cb="3" le="808" ce="3" else="true" elselb="806" elsecb="10">
<mce lb="804" cb="7" le="804" ce="16" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="804" cb="7" le="804" ce="10" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="804" cb="7">
<drx lb="804" cb="7" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<u lb="804" cb="19" le="806" ce="3"/>
<if lb="806" cb="10" le="808" ce="3">
<mce lb="806" cb="14" le="806" ce="31" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8">
<exp pvirg="true"/>
<mex lb="806" cb="14" le="806" ce="17" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8" nm="isSGPRClass" point="1">
<mex lb="806" cb="14" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="806" cb="14"/>
</mex>
</mex>
<n32 lb="806" cb="29">
<drx lb="806" cb="29" kind="lvalue" nm="RC"/>
</n32>
</mce>
<u lb="806" cb="34" le="808" ce="3"/>
</if>
</if>
<dst lb="810" cb="3" le="810" ce="65">
<exp pvirg="true"/>
<Var nm="VRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="810" cb="36" le="810" ce="64" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_19fa296a4f251eac50dc603cf85a8a57">
<exp pvirg="true"/>
<mex lb="810" cb="36" le="810" ce="39" id="f31ad7092663cd7d2caa5ab6984b3ce4_19fa296a4f251eac50dc603cf85a8a57" nm="getEquivalentVGPRClass" point="1">
<mex lb="810" cb="36" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="810" cb="36"/>
</mex>
</mex>
<n32 lb="810" cb="62">
<drx lb="810" cb="62" kind="lvalue" nm="RC"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="811" cb="3" le="811" ce="48">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="811" cb="18" le="811" ce="47" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="811" cb="18" le="811" ce="22" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="811" cb="18" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="811" cb="44">
<drx lb="811" cb="44" kind="lvalue" nm="VRC"/>
</n32>
</mce>
</Var>
</dst>
<mce lb="814" cb="3" le="814" ce="33" nbparm="7" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4">
<exp pvirg="true"/>
<mex lb="814" cb="3" le="814" ce="6" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4" nm="ChangeToRegister" point="1">
<drx lb="814" cb="3" kind="lvalue" nm="MO"/>
</mex>
<n32 lb="814" cb="23">
<drx lb="814" cb="23" kind="lvalue" nm="Reg"/>
</n32>
<n9 lb="814" cb="28"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</u>

</Stmt>
</m>
<m name="buildExtractSubReg" id="79d705489b335476bec33d78696bb430_5fb5a687cd86b7fc42ed24c45f53c0f9" file="1" linestart="817" lineend="841" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_5fb5a687cd86b7fc42ed24c45f53c0f9" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperReg" proto="llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="823" cb="48" le="841" ce="1">
<ocast lb="824" cb="3" le="824" ce="3">
<bt name="void"/>
<n46 lb="824" cb="3" le="824" ce="3">
<exp pvirg="true"/>
<xop lb="824" cb="3" le="824" ce="3" kind="||">
<n46 lb="824" cb="3" le="824" ce="3">
<exp pvirg="true"/>
<uo lb="824" cb="3" le="824" ce="3" kind="!">
<uo lb="824" cb="3" le="824" ce="3" kind="!">
<n46 lb="824" cb="3" le="824" ce="3">
<exp pvirg="true"/>
<mce lb="824" cb="3" le="824" ce="3" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="824" cb="3" le="824" ce="3" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="824" cb="3">
<drx lb="824" cb="3" kind="lvalue" nm="SuperReg"/>
</n32>
</mex>
</mce>
</n46>
</uo>
</uo>
</n46>
<n32 lb="824" cb="3" le="824" ce="3">
<n46 lb="824" cb="3" le="824" ce="3">
<exp pvirg="true"/>
<xop lb="824" cb="3" le="824" ce="3" kind=",">
<ce lb="824" cb="3" le="824" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="824" cb="3">
<drx lb="824" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="824" cb="3">
<n52 lb="824" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="824" cb="3">
<n52 lb="824" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="824" cb="3">
<n45 lb="824" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="824" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="826" cb="3" le="826" ce="60">
<exp pvirg="true"/>
<Var nm="NewSuperReg" value="true">
<bt name="unsigned int"/>
<mce lb="826" cb="26" le="826" ce="59" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="826" cb="26" le="826" ce="30" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="826" cb="26" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="826" cb="52">
<drx lb="826" cb="52" kind="lvalue" nm="SuperRC"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="827" cb="3" le="827" ce="53">
<exp pvirg="true"/>
<Var nm="SubReg" value="true">
<bt name="unsigned int"/>
<mce lb="827" cb="21" le="827" ce="52" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="827" cb="21" le="827" ce="25" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="827" cb="21" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="827" cb="47">
<drx lb="827" cb="47" kind="lvalue" nm="SubRC"/>
</n32>
</mce>
</Var>
</dst>
<rx lb="840" cb="3" le="840" ce="10" pvirg="true">
<n32 lb="840" cb="10">
<drx lb="840" cb="10" kind="lvalue" nm="SubReg"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="buildExtractSubRegOrImm" id="79d705489b335476bec33d78696bb430_ba52d79fc7d292da7b81cd1759198571" file="1" linestart="843" lineend="863" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_ba52d79fc7d292da7b81cd1759198571" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineOperand">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</fpt>
<p name="MII" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SuperRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="849" cb="43" le="863" ce="1">
<if lb="850" cb="3" le="858" ce="3">
<mce lb="850" cb="7" le="850" ce="16" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="850" cb="7" le="850" ce="10" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<n32 lb="850" cb="7">
<drx lb="850" cb="7" kind="lvalue" nm="Op"/>
</n32>
</mex>
</mce>
<u lb="850" cb="19" le="858" ce="3">
<ce lb="857" cb="5" le="857" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="857" cb="5" le="857" ce="5">
<drx lb="857" cb="5" le="857" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="857" cb="5">
<n52 lb="857" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="857" cb="5">
<n52 lb="857" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="857" cb="5">
<n45 lb="857" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>
</if>
<dst lb="860" cb="3" le="861" ce="54">
<exp pvirg="true"/>
<Var nm="SubReg" value="true">
<bt name="unsigned int"/>
<mce lb="860" cb="21" le="861" ce="53" nbparm="6" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5fb5a687cd86b7fc42ed24c45f53c0f9">
<exp pvirg="true"/>
<mex lb="860" cb="21" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5fb5a687cd86b7fc42ed24c45f53c0f9" nm="buildExtractSubReg" arrow="1">
<n19 lb="860" cb="21"/>
</mex>
<n10 lb="860" cb="40">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="860" cb="40">
<drx lb="860" cb="40" kind="lvalue" nm="MII"/>
</n32>
</n10>
<drx lb="860" cb="45" kind="lvalue" nm="MRI"/>
<drx lb="860" cb="50" kind="lvalue" nm="Op"/>
<n32 lb="860" cb="54">
<drx lb="860" cb="54" kind="lvalue" nm="SuperRC"/>
</n32>
<n32 lb="861" cb="40">
<drx lb="861" cb="40" kind="lvalue" nm="SubIdx"/>
</n32>
<n32 lb="861" cb="48">
<drx lb="861" cb="48" kind="lvalue" nm="SubRC"/>
</n32>
</mce>
</Var>
</dst>
<rx lb="862" cb="3" le="862" ce="49" pvirg="true">
<n10 lb="862" cb="10" le="862" ce="49">
<typeptr id="84c010a1a9c2223bad1481218c714125_4eb2217b2cd0e15d29b3db18d4c284b1"/>
<temp/>
<mte lb="862" cb="10" le="862" ce="49">
<exp pvirg="true"/>
<ce lb="862" cb="10" le="862" ce="49" nbparm="10" id="84c010a1a9c2223bad1481218c714125_56361261fb10968d38c3d0630c2c143c">
<exp pvirg="true"/>
<n32 lb="862" cb="10" le="862" ce="26">
<drx lb="862" cb="10" le="862" ce="26" kind="lvalue" id="84c010a1a9c2223bad1481218c714125_56361261fb10968d38c3d0630c2c143c" nm="CreateReg"/>
</n32>
<n32 lb="862" cb="36">
<drx lb="862" cb="36" kind="lvalue" nm="SubReg"/>
</n32>
<n9 lb="862" cb="44"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="split64BitImm" id="79d705489b335476bec33d78696bb430_49c429eac1c08b7d16a806ece7667d1e" file="1" linestart="865" lineend="893" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_49c429eac1c08b7d16a806ece7667d1e" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Op" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="869" cb="69" le="893" ce="1">
<dst lb="870" cb="3" le="870" ce="43">
<exp pvirg="true"/>
<Var nm="MBB">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<mce lb="870" cb="28" le="870" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="870" cb="28" le="870" ce="32" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="870" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="870" cb="30">
<drx lb="870" cb="30" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="870" cb="28">
<drx lb="870" cb="28" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
</Var>
</dst>
<dst lb="871" cb="3" le="871" ce="34">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="871" cb="17" le="871" ce="33">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="871" cb="17" le="871" ce="33">
<exp pvirg="true"/>
<mce lb="871" cb="17" le="871" ce="33" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="871" cb="17" le="871" ce="21" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="871" cb="17">
<ocx lb="871" cb="17" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="871" cb="19">
<drx lb="871" cb="19" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="871" cb="17">
<drx lb="871" cb="17" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="872" cb="3" le="872" ce="71">
<exp pvirg="true"/>
<Var nm="LoDst" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="873" cb="3" le="873" ce="71">
<exp pvirg="true"/>
<Var nm="HiDst" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="874" cb="3" le="874" ce="47">
<exp pvirg="true"/>
<Var nm="Dst" value="true">
<bt name="unsigned int"/>
<mce lb="874" cb="18" le="874" ce="46" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="874" cb="18" le="874" ce="22" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="874" cb="18" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="874" cb="44">
<drx lb="874" cb="44" kind="lvalue" nm="RC"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="876" cb="3" le="878" ce="38">
<exp pvirg="true"/>
<Var nm="Lo">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</Var>
</dst>
<dst lb="879" cb="3" le="881" ce="31">
<exp pvirg="true"/>
<Var nm="Hi">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</Var>
</dst>
<mce lb="889" cb="3" le="889" ce="24" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="889" cb="3" le="889" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="889" cb="3">
<drx lb="889" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="889" cb="22">
<drx lb="889" cb="22" kind="lvalue" nm="Lo"/>
</n32>
</mce>
<mce lb="890" cb="3" le="890" ce="24" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="890" cb="3" le="890" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="890" cb="3">
<drx lb="890" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="890" cb="22">
<drx lb="890" cb="22" kind="lvalue" nm="Hi"/>
</n32>
</mce>
<rx lb="892" cb="3" le="892" ce="10" pvirg="true">
<n32 lb="892" cb="10">
<drx lb="892" cb="10" kind="lvalue" nm="Dst"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="legalizeOperands" id="79d705489b335476bec33d78696bb430_8cd89d7fa63cfcc0a16856494dabe80c" file="1" linestart="895" lineend="1144" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_8cd89d7fa63cfcc0a16856494dabe80c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="895" cb="60" le="1144" ce="1">
<dst lb="896" cb="3" le="896" ce="72">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="896" cb="30" le="896" ce="71" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="896" cb="30" le="896" ce="60" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="896" cb="30" le="896" ce="57" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="896" cb="30" le="896" ce="47" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<mce lb="896" cb="30" le="896" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="896" cb="30" le="896" ce="34" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="896" cb="30">
<drx lb="896" cb="30" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="897" cb="3" le="898" ce="65">
<exp pvirg="true"/>
<Var nm="Src0Idx" value="true">
<bt name="int"/>
</Var>
</dst>
<dst lb="899" cb="3" le="900" ce="65">
<exp pvirg="true"/>
<Var nm="Src1Idx" value="true">
<bt name="int"/>
</Var>
</dst>
<dst lb="901" cb="3" le="902" ce="65">
<exp pvirg="true"/>
<Var nm="Src2Idx" value="true">
<bt name="int"/>
</Var>
</dst>
<if lb="905" cb="3" le="934" ce="3">
<xop lb="905" cb="7" le="905" ce="46" kind="&amp;&amp;">
<mce lb="905" cb="7" le="905" ce="29" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593">
<exp pvirg="true"/>
<mex lb="905" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8786083a487d6e81fd6703b669b4b593" nm="isVOP2" arrow="1">
<n19 lb="905" cb="7"/>
</mex>
<n32 lb="905" cb="14" le="905" ce="28">
<mce lb="905" cb="14" le="905" ce="28" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="905" cb="14" le="905" ce="18" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="905" cb="14">
<n32 lb="905" cb="14">
<drx lb="905" cb="14" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</mce>
<xop lb="905" cb="34" le="905" ce="46" kind="!=">
<n32 lb="905" cb="34">
<drx lb="905" cb="34" kind="lvalue" nm="Src1Idx"/>
</n32>
<uo lb="905" cb="45" le="905" ce="46" kind="-">
<n45 lb="905" cb="46">
<flit/>
</n45>
</uo>
</xop>
</xop>
<u lb="905" cb="49" le="934" ce="3">
<dst lb="906" cb="5" le="906" ce="51">
<exp pvirg="true"/>
<Var nm="Src0">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="906" cb="28" le="906" ce="50" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="906" cb="28" le="906" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="906" cb="28">
<drx lb="906" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="906" cb="43">
<n32 lb="906" cb="43">
<drx lb="906" cb="43" kind="lvalue" nm="Src0Idx"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<dst lb="907" cb="5" le="907" ce="51">
<exp pvirg="true"/>
<Var nm="Src1">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="907" cb="28" le="907" ce="50" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="907" cb="28" le="907" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="907" cb="28">
<drx lb="907" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="907" cb="43">
<n32 lb="907" cb="43">
<drx lb="907" cb="43" kind="lvalue" nm="Src1Idx"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<dst lb="911" cb="5" le="911" ce="56">
<exp pvirg="true"/>
<Var nm="ReadsVCC" value="true">
<bt name="bool"/>
</Var>
</dst>
<if lb="912" cb="5" le="916" ce="5">
<xop lb="912" cb="9" le="913" ce="54" kind="&amp;&amp;">
<xop lb="912" cb="9" le="912" ce="32" kind="&amp;&amp;">
<n32 lb="912" cb="9">
<drx lb="912" cb="9" kind="lvalue" nm="ReadsVCC"/>
</n32>
<mce lb="912" cb="21" le="912" ce="32" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="912" cb="21" le="912" ce="26" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="912" cb="21">
<drx lb="912" cb="21" kind="lvalue" nm="Src0"/>
</n32>
</mex>
</mce>
</xop>
<mce lb="913" cb="9" le="913" ce="54" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8">
<exp pvirg="true"/>
<mex lb="913" cb="9" le="913" ce="12" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8" nm="isSGPRClass" point="1">
<mex lb="913" cb="9" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="913" cb="9"/>
</mex>
</mex>
<mce lb="913" cb="24" le="913" ce="53" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="913" cb="24" le="913" ce="28" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="913" cb="24">
<drx lb="913" cb="24" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<mce lb="913" cb="40" le="913" ce="52" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="913" cb="40" le="913" ce="45" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="913" cb="40">
<drx lb="913" cb="40" kind="lvalue" nm="Src0"/>
</n32>
</mex>
</mce>
</mce>
</mce>
</xop>
<u lb="913" cb="57" le="916" ce="5">
<mce lb="914" cb="7" le="914" ce="37" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89">
<exp pvirg="true"/>
<mex lb="914" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89" nm="legalizeOpWithMove" arrow="1">
<n19 lb="914" cb="7"/>
</mex>
<n32 lb="914" cb="26">
<drx lb="914" cb="26" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="914" cb="30">
<n32 lb="914" cb="30">
<drx lb="914" cb="30" kind="lvalue" nm="Src0Idx"/>
</n32>
</n32>
</mce>
<rx lb="915" cb="7" pvirg="true"/>
</u>
</if>
<if lb="918" cb="5" le="922" ce="5">
<xop lb="918" cb="9" le="919" ce="54" kind="&amp;&amp;">
<xop lb="918" cb="9" le="918" ce="32" kind="&amp;&amp;">
<n32 lb="918" cb="9">
<drx lb="918" cb="9" kind="lvalue" nm="ReadsVCC"/>
</n32>
<mce lb="918" cb="21" le="918" ce="32" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="918" cb="21" le="918" ce="26" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="918" cb="21">
<drx lb="918" cb="21" kind="lvalue" nm="Src1"/>
</n32>
</mex>
</mce>
</xop>
<mce lb="919" cb="9" le="919" ce="54" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8">
<exp pvirg="true"/>
<mex lb="919" cb="9" le="919" ce="12" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8" nm="isSGPRClass" point="1">
<mex lb="919" cb="9" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="919" cb="9"/>
</mex>
</mex>
<mce lb="919" cb="24" le="919" ce="53" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="919" cb="24" le="919" ce="28" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="919" cb="24">
<drx lb="919" cb="24" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<mce lb="919" cb="40" le="919" ce="52" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="919" cb="40" le="919" ce="45" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="919" cb="40">
<drx lb="919" cb="40" kind="lvalue" nm="Src1"/>
</n32>
</mex>
</mce>
</mce>
</mce>
</xop>
<u lb="919" cb="57" le="922" ce="5">
<mce lb="920" cb="7" le="920" ce="37" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89">
<exp pvirg="true"/>
<mex lb="920" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89" nm="legalizeOpWithMove" arrow="1">
<n19 lb="920" cb="7"/>
</mex>
<n32 lb="920" cb="26">
<drx lb="920" cb="26" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="920" cb="30">
<n32 lb="920" cb="30">
<drx lb="920" cb="30" kind="lvalue" nm="Src1Idx"/>
</n32>
</n32>
</mce>
<rx lb="921" cb="7" pvirg="true"/>
</u>
</if>
<if lb="926" cb="5" le="933" ce="5">
<xop lb="926" cb="9" le="927" ce="72" kind="||">
<xop lb="926" cb="9" le="926" ce="38" kind="||">
<mce lb="926" cb="9" le="926" ce="20" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="926" cb="9" le="926" ce="14" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<n32 lb="926" cb="9">
<drx lb="926" cb="9" kind="lvalue" nm="Src1"/>
</n32>
</mex>
</mce>
<mce lb="926" cb="25" le="926" ce="38" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584">
<exp pvirg="true"/>
<mex lb="926" cb="25" le="926" ce="30" id="84c010a1a9c2223bad1481218c714125_6b9a66311d525b8bce7ddacd18ac0584" nm="isFPImm" point="1">
<n32 lb="926" cb="25">
<drx lb="926" cb="25" kind="lvalue" nm="Src1"/>
</n32>
</mex>
</mce>
</xop>
<n46 lb="927" cb="9" le="927" ce="72">
<exp pvirg="true"/>
<xop lb="927" cb="10" le="927" ce="71" kind="&amp;&amp;">
<mce lb="927" cb="10" le="927" ce="21" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="927" cb="10" le="927" ce="15" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="927" cb="10">
<drx lb="927" cb="10" kind="lvalue" nm="Src1"/>
</n32>
</mex>
</mce>
<mce lb="927" cb="26" le="927" ce="71" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8">
<exp pvirg="true"/>
<mex lb="927" cb="26" le="927" ce="29" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8" nm="isSGPRClass" point="1">
<mex lb="927" cb="26" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="927" cb="26"/>
</mex>
</mex>
<mce lb="927" cb="41" le="927" ce="70" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="927" cb="41" le="927" ce="45" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="927" cb="41">
<drx lb="927" cb="41" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<mce lb="927" cb="57" le="927" ce="69" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="927" cb="57" le="927" ce="62" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="927" cb="57">
<drx lb="927" cb="57" kind="lvalue" nm="Src1"/>
</n32>
</mex>
</mce>
</mce>
</mce>
</xop>
</n46>
</xop>
<u lb="927" cb="75" le="933" ce="5">
<if lb="928" cb="7" le="931" ce="7">
<mce lb="928" cb="11" le="928" ce="28" nbparm="1" id="d038367435b7928d04997491e912d58d_94fe4091efe82144c8ea68d3bb30d5b9">
<exp pvirg="true"/>
<mex lb="928" cb="11" le="928" ce="15" id="d038367435b7928d04997491e912d58d_94fe4091efe82144c8ea68d3bb30d5b9" nm="isCommutable" arrow="1">
<n32 lb="928" cb="11">
<n32 lb="928" cb="11">
<drx lb="928" cb="11" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<u lb="928" cb="31" le="931" ce="7">
<if lb="929" cb="9" le="930" ce="11">
<n32 lb="929" cb="13" le="929" ce="34">
<mce lb="929" cb="13" le="929" ce="34" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2058b836253c42500f541de6080e52a3">
<exp pvirg="true"/>
<mex lb="929" cb="13" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2058b836253c42500f541de6080e52a3" nm="commuteInstruction" arrow="1">
<n19 lb="929" cb="13"/>
</mex>
<n32 lb="929" cb="32">
<drx lb="929" cb="32" kind="lvalue" nm="MI"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</n32>
<rx lb="930" cb="11" pvirg="true"/>
</if>
</u>
</if>
<mce lb="932" cb="7" le="932" ce="37" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89">
<exp pvirg="true"/>
<mex lb="932" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89" nm="legalizeOpWithMove" arrow="1">
<n19 lb="932" cb="7"/>
</mex>
<n32 lb="932" cb="26">
<drx lb="932" cb="26" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="932" cb="30">
<n32 lb="932" cb="30">
<drx lb="932" cb="30" kind="lvalue" nm="Src1Idx"/>
</n32>
</n32>
</mce>
</u>
</if>
</u>
</if>
<if lb="938" cb="3" le="967" ce="3">
<mce lb="938" cb="7" le="938" ce="29" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b">
<exp pvirg="true"/>
<mex lb="938" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_ccf8ca5f73bc426c9b6ecdc90d6aa93b" nm="isVOP3" arrow="1">
<n19 lb="938" cb="7"/>
</mex>
<n32 lb="938" cb="14" le="938" ce="28">
<mce lb="938" cb="14" le="938" ce="28" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="938" cb="14" le="938" ce="18" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="938" cb="14">
<n32 lb="938" cb="14">
<drx lb="938" cb="14" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</mce>
<u lb="938" cb="32" le="967" ce="3">
<dst lb="939" cb="5" le="939" ce="49">
<exp pvirg="true"/>
<Var nm="VOP3Idx" value="true">
<at>
<bt name="int"/>
</at>
<il lb="939" cb="22" le="939" ce="48">
<exp pvirg="true"/>
<n32 lb="939" cb="23">
<drx lb="939" cb="23" kind="lvalue" nm="Src0Idx"/>
</n32>
<n32 lb="939" cb="32">
<drx lb="939" cb="32" kind="lvalue" nm="Src1Idx"/>
</n32>
<n32 lb="939" cb="41">
<drx lb="939" cb="41" kind="lvalue" nm="Src2Idx"/>
</n32>
</il>
</Var>
</dst>
<dst lb="940" cb="5" le="940" ce="42">
<exp pvirg="true"/>
<Var nm="SGPRReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<fx lb="941" cb="5" le="966" ce="5">
<dst lb="941" cb="10" le="941" ce="24">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="941" cb="23">
<n45 lb="941" cb="23">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="941" cb="26" le="941" ce="30" kind="&lt;">
<n32 lb="941" cb="26">
<drx lb="941" cb="26" kind="lvalue" nm="i"/>
</n32>
<n32 lb="941" cb="30">
<n45 lb="941" cb="30">
<flit/>
</n45>
</n32>
</xop>
<uo lb="941" cb="33" le="941" ce="35" kind="++">
<drx lb="941" cb="35" kind="lvalue" nm="i"/>
</uo>
<u lb="941" cb="38" le="966" ce="5">
<dst lb="942" cb="7" le="942" ce="27">
<exp pvirg="true"/>
<Var nm="Idx" value="true">
<bt name="int"/>
<n32 lb="942" cb="17" le="942" ce="26">
<n2 lb="942" cb="17" le="942" ce="26">
<exp pvirg="true"/>
<n32 lb="942" cb="17">
<drx lb="942" cb="17" kind="lvalue" nm="VOP3Idx"/>
</n32>
<n32 lb="942" cb="25">
<drx lb="942" cb="25" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</Var>
</dst>
<if lb="943" cb="7" le="944" ce="9">
<xop lb="943" cb="11" le="943" ce="19" kind="==">
<n32 lb="943" cb="11">
<drx lb="943" cb="11" kind="lvalue" nm="Idx"/>
</n32>
<uo lb="943" cb="18" le="943" ce="19" kind="-">
<n45 lb="943" cb="19"/>
</uo>
</xop>
<cns lb="944" cb="9"/>
</if>
<dst lb="945" cb="7" le="945" ce="47">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="945" cb="28" le="945" ce="46" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="945" cb="28" le="945" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="945" cb="28">
<drx lb="945" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="945" cb="43">
<n32 lb="945" cb="43">
<drx lb="945" cb="43" kind="lvalue" nm="Idx"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<if lb="947" cb="7" le="962" ce="7" else="true" elselb="958" elsecb="14">
<mce lb="947" cb="11" le="947" ce="20" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="947" cb="11" le="947" ce="14" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="947" cb="11">
<drx lb="947" cb="11" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<u lb="947" cb="23" le="958" ce="7">
<if lb="948" cb="9" le="949" ce="11">
<uo lb="948" cb="13" le="948" ce="57" kind="!">
<mce lb="948" cb="14" le="948" ce="57" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8">
<exp pvirg="true"/>
<mex lb="948" cb="14" le="948" ce="17" id="f31ad7092663cd7d2caa5ab6984b3ce4_0bcb2767cfe69251e0047c89ec8abbb8" nm="isSGPRClass" point="1">
<mex lb="948" cb="14" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="948" cb="14"/>
</mex>
</mex>
<mce lb="948" cb="29" le="948" ce="56" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="948" cb="29" le="948" ce="33" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="948" cb="29">
<drx lb="948" cb="29" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<mce lb="948" cb="45" le="948" ce="55" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="948" cb="45" le="948" ce="48" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="948" cb="45">
<drx lb="948" cb="45" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</mce>
</mce>
</uo>
<cns lb="949" cb="11"/>
</if>
</u>
<if lb="958" cb="14" le="962" ce="7">
<uo lb="958" cb="18" le="958" ce="39" kind="!">
<mce lb="958" cb="19" le="958" ce="39" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2">
<exp pvirg="true"/>
<mex lb="958" cb="19" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_a83e9e67ca9d8d9ae35f81fb432729c2" nm="isLiteralConstant" arrow="1">
<n19 lb="958" cb="19"/>
</mex>
<n32 lb="958" cb="37">
<drx lb="958" cb="37" kind="lvalue" nm="MO"/>
</n32>
</mce>
</uo>
<u lb="958" cb="42" le="962" ce="7">
<cns lb="961" cb="9"/>
</u>
</if>
</if>
<mce lb="965" cb="7" le="965" ce="33" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89">
<exp pvirg="true"/>
<mex lb="965" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_52dcdebf7a279cba2fbc1642b6627f89" nm="legalizeOpWithMove" arrow="1">
<n19 lb="965" cb="7"/>
</mex>
<n32 lb="965" cb="26">
<drx lb="965" cb="26" kind="lvalue" nm="MI"/>
</n32>
<n32 lb="965" cb="30">
<n32 lb="965" cb="30">
<drx lb="965" cb="30" kind="lvalue" nm="Idx"/>
</n32>
</n32>
</mce>
</u>
</fx>
</u>
</if>
<dst lb="1045" cb="3" le="1046" ce="67">
<exp pvirg="true"/>
<Var nm="SRsrcIdx" value="true">
<bt name="int"/>
</Var>
</dst>
<dst lb="1047" cb="3" le="1048" ce="68">
<exp pvirg="true"/>
<Var nm="VAddrIdx" value="true">
<bt name="int"/>
</Var>
</dst>
<if lb="1049" cb="3" le="1143" ce="3">
<xop lb="1049" cb="7" le="1049" ce="38" kind="&amp;&amp;">
<xop lb="1049" cb="7" le="1049" ce="20" kind="!=">
<n32 lb="1049" cb="7">
<drx lb="1049" cb="7" kind="lvalue" nm="SRsrcIdx"/>
</n32>
<uo lb="1049" cb="19" le="1049" ce="20" kind="-">
<n45 lb="1049" cb="20"/>
</uo>
</xop>
<xop lb="1049" cb="25" le="1049" ce="38" kind="!=">
<n32 lb="1049" cb="25">
<drx lb="1049" cb="25" kind="lvalue" nm="VAddrIdx"/>
</n32>
<uo lb="1049" cb="37" le="1049" ce="38" kind="-">
<n45 lb="1049" cb="38"/>
</uo>
</xop>
</xop>
<u lb="1049" cb="41" le="1143" ce="3">
<dst lb="1050" cb="5" le="1051" ce="71">
<exp pvirg="true"/>
<Var nm="VAddrRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<if lb="1053" cb="5" le="1142" ce="5">
<xop lb="1053" cb="8" le="1054" ce="62" kind="&amp;&amp;">
<xop lb="1053" cb="8" le="1053" ce="30" kind="==">
<mce lb="1053" cb="8" le="1053" ce="25" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="1053" cb="8" le="1053" ce="17" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="1053" cb="8">
<drx lb="1053" cb="8" kind="lvalue" nm="VAddrRC"/>
</n32>
</mex>
</mce>
<n32 lb="1053" cb="30">
<n45 lb="1053" cb="30">
<flit/>
</n45>
</n32>
</xop>
<xop lb="1054" cb="8" le="1054" ce="62" kind="!=">
<mce lb="1054" cb="8" le="1054" ce="57" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="1054" cb="8" le="1054" ce="12" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="1054" cb="8">
<drx lb="1054" cb="8" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<mce lb="1054" cb="24" le="1054" ce="56" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1054" cb="24" le="1054" ce="49" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1054" cb="24" le="1054" ce="47">
<mce lb="1054" cb="24" le="1054" ce="47" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1054" cb="24" le="1054" ce="28" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1054" cb="24">
<drx lb="1054" cb="24" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1054" cb="39">
<n32 lb="1054" cb="39">
<drx lb="1054" cb="39" kind="lvalue" nm="SRsrcIdx"/>
</n32>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
<n32 lb="1054" cb="62">
<drx lb="1054" cb="62" kind="lvalue" nm="VAddrRC"/>
</n32>
</xop>
</xop>
<u lb="1054" cb="71" le="1142" ce="5">
<dst lb="1062" cb="7" le="1062" ce="48">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="1062" cb="32" le="1062" ce="47" kind="*">
<mce lb="1062" cb="33" le="1062" ce="47" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1062" cb="33" le="1062" ce="37" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="1062" cb="33">
<drx lb="1062" cb="33" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="1063" cb="7" le="1063" ce="57">
<exp pvirg="true"/>
<Var nm="SRsrcOp">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1063" cb="33" le="1063" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1063" cb="33" le="1063" ce="37" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1063" cb="33">
<drx lb="1063" cb="33" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1063" cb="48">
<n32 lb="1063" cb="48">
<drx lb="1063" cb="48" kind="lvalue" nm="SRsrcIdx"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<dst lb="1064" cb="7" le="1064" ce="57">
<exp pvirg="true"/>
<Var nm="VAddrOp">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1064" cb="33" le="1064" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1064" cb="33" le="1064" ce="37" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1064" cb="33">
<drx lb="1064" cb="33" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1064" cb="48">
<n32 lb="1064" cb="48">
<drx lb="1064" cb="48" kind="lvalue" nm="VAddrIdx"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<dst lb="1065" cb="7" le="1065" ce="56">
<exp pvirg="true"/>
<Var nm="SRsrcPtrLo" value="true">
<bt name="unsigned int"/>
</Var>
<Var nm="SRsrcPtrHi" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
<Var nm="VAddrLo" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
<Var nm="VAddrHi" value="true" virg="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1066" cb="7" le="1066" ce="80">
<exp pvirg="true"/>
<Var nm="NewVAddrLo" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1067" cb="7" le="1067" ce="80">
<exp pvirg="true"/>
<Var nm="NewVAddrHi" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1068" cb="7" le="1068" ce="78">
<exp pvirg="true"/>
<Var nm="NewVAddr" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1069" cb="7" le="1069" ce="76">
<exp pvirg="true"/>
<Var nm="Zero64" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1070" cb="7" le="1070" ce="83">
<exp pvirg="true"/>
<Var nm="SRsrcFormatLo" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1071" cb="7" le="1071" ce="83">
<exp pvirg="true"/>
<Var nm="SRsrcFormatHi" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1072" cb="7" le="1072" ce="79">
<exp pvirg="true"/>
<Var nm="NewSRsrc" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<mce lb="1139" cb="7" le="1139" ce="47" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="1139" cb="7" le="1139" ce="32" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<mce lb="1139" cb="7" le="1139" ce="30" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1139" cb="7" le="1139" ce="11" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1139" cb="7">
<drx lb="1139" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1139" cb="22">
<n32 lb="1139" cb="22">
<drx lb="1139" cb="22" kind="lvalue" nm="VAddrIdx"/>
</n32>
</n32>
</mce>
</mex>
<n32 lb="1139" cb="39">
<drx lb="1139" cb="39" kind="lvalue" nm="NewVAddr"/>
</n32>
</mce>
<mce lb="1141" cb="7" le="1141" ce="47" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="1141" cb="7" le="1141" ce="32" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<mce lb="1141" cb="7" le="1141" ce="30" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1141" cb="7" le="1141" ce="11" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1141" cb="7">
<drx lb="1141" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1141" cb="22">
<n32 lb="1141" cb="22">
<drx lb="1141" cb="22" kind="lvalue" nm="SRsrcIdx"/>
</n32>
</n32>
</mce>
</mex>
<n32 lb="1141" cb="39">
<drx lb="1141" cb="39" kind="lvalue" nm="NewSRsrc"/>
</n32>
</mce>
</u>
</if>
</u>
</if>
</u>

</Stmt>
</m>
<m name="moveSMRDToVALU" id="79d705489b335476bec33d78696bb430_9510b2fe8be6159041060acc0a364718" file="1" linestart="1146" lineend="1210" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_9510b2fe8be6159041060acc0a364718" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1146" cb="84" le="1210" ce="1">
<dst lb="1147" cb="3" le="1147" ce="43">
<exp pvirg="true"/>
<Var nm="MBB">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<mce lb="1147" cb="28" le="1147" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1147" cb="28" le="1147" ce="32" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="1147" cb="28">
<drx lb="1147" cb="28" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<sy lb="1148" cb="3" le="1209" ce="3">
<mce lb="1148" cb="11" le="1148" ce="25" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="1148" cb="11" le="1148" ce="15" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="1148" cb="11">
<n32 lb="1148" cb="11">
<drx lb="1148" cb="11" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<u lb="1148" cb="28" le="1209" ce="3">
<dst lb="1155" cb="7" le="1155" ce="42">
<exp pvirg="true"/>
<Var nm="NewOpcode" value="true">
<bt name="unsigned int"/>
<ce lb="1155" cb="28" le="1155" ce="41" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2030bf68a96b10057178491d4f9bec5c">
<exp pvirg="true"/>
<n32 lb="1155" cb="28">
<drx lb="1155" cb="28" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2030bf68a96b10057178491d4f9bec5c" nm="getVALUOp"/>
</n32>
<n32 lb="1155" cb="38" le="1155" ce="39">
<uo lb="1155" cb="38" le="1155" ce="39" kind="*">
<n32 lb="1155" cb="39">
<drx lb="1155" cb="39" kind="lvalue" nm="MI"/>
</n32>
</uo>
</n32>
</ce>
</Var>
</dst>
<dst lb="1156" cb="7" le="1156" ce="25">
<exp pvirg="true"/>
<Var nm="RegOffset" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1157" cb="7" le="1157" ce="25">
<exp pvirg="true"/>
<Var nm="ImmOffset" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="1159" cb="7" le="1178" ce="7" else="true" elselb="1162" elsecb="14">
<mce lb="1159" cb="11" le="1159" ce="35" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="1159" cb="11" le="1159" ce="29" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="1159" cb="11" le="1159" ce="27">
<mce lb="1159" cb="11" le="1159" ce="27" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1159" cb="11" le="1159" ce="15" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1159" cb="11">
<drx lb="1159" cb="11" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1159" cb="26">
<n45 lb="1159" cb="26">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
<u lb="1159" cb="38" le="1162" ce="7">
<xop lb="1160" cb="9" le="1160" ce="46" kind="=">
<drx lb="1160" cb="9" kind="lvalue" nm="RegOffset"/>
<mce lb="1160" cb="21" le="1160" ce="46" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1160" cb="21" le="1160" ce="39" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1160" cb="21" le="1160" ce="37">
<mce lb="1160" cb="21" le="1160" ce="37" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1160" cb="21" le="1160" ce="25" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1160" cb="21">
<drx lb="1160" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1160" cb="36">
<n45 lb="1160" cb="36"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</xop>
<xop lb="1161" cb="9" le="1161" ce="21" kind="=">
<drx lb="1161" cb="9" kind="lvalue" nm="ImmOffset"/>
<n32 lb="1161" cb="21">
<n45 lb="1161" cb="21">
<flit/>
</n45>
</n32>
</xop>
</u>
<u lb="1162" cb="14" le="1178" ce="7">
<ocast lb="1163" cb="9" le="1163" ce="9">
<bt name="void"/>
<n46 lb="1163" cb="9" le="1163" ce="9">
<exp pvirg="true"/>
<xop lb="1163" cb="9" le="1163" ce="9" kind="||">
<n46 lb="1163" cb="9" le="1163" ce="9">
<exp pvirg="true"/>
<uo lb="1163" cb="9" le="1163" ce="9" kind="!">
<uo lb="1163" cb="9" le="1163" ce="9" kind="!">
<n46 lb="1163" cb="9" le="1163" ce="9">
<exp pvirg="true"/>
<mce lb="1163" cb="9" le="1163" ce="9" nbparm="0" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5">
<exp pvirg="true"/>
<mex lb="1163" cb="9" le="1163" ce="9" id="84c010a1a9c2223bad1481218c714125_618476ab445fc1a5c46e96ee81eb56d5" nm="isImm" point="1">
<n32 lb="1163" cb="9" le="1163" ce="9">
<mce lb="1163" cb="9" le="1163" ce="9" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1163" cb="9" le="1163" ce="9" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1163" cb="9">
<drx lb="1163" cb="9" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1163" cb="9">
<n45 lb="1163" cb="9"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1163" cb="9" le="1163" ce="9">
<n46 lb="1163" cb="9" le="1163" ce="9">
<exp pvirg="true"/>
<xop lb="1163" cb="9" le="1163" ce="9" kind=",">
<ce lb="1163" cb="9" le="1163" ce="9" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1163" cb="9">
<drx lb="1163" cb="9" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1163" cb="9">
<n52 lb="1163" cb="9">
<slit/>
</n52>
</n32>
<n32 lb="1163" cb="9">
<n52 lb="1163" cb="9">
<slit/>
</n52>
</n32>
<n32 lb="1163" cb="9">
<n45 lb="1163" cb="9">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1163" cb="9"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="1166" cb="9" le="1166" ce="51" kind="=">
<drx lb="1166" cb="9" kind="lvalue" nm="ImmOffset"/>
<n32 lb="1166" cb="21" le="1166" ce="51">
<xop lb="1166" cb="21" le="1166" ce="51" kind="&lt;&lt;">
<mce lb="1166" cb="21" le="1166" ce="46" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="1166" cb="21" le="1166" ce="39" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="1166" cb="21" le="1166" ce="37">
<mce lb="1166" cb="21" le="1166" ce="37" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1166" cb="21" le="1166" ce="25" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1166" cb="21">
<drx lb="1166" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1166" cb="36">
<n45 lb="1166" cb="36"/>
</n32>
</mce>
</n32>
</mex>
</mce>
<n45 lb="1166" cb="51"/>
</xop>
</n32>
</xop>
<if lb="1168" cb="9" le="1177" ce="9" else="true" elselb="1172" elsecb="16">
<ce lb="1168" cb="13" le="1168" ce="33" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="1168" cb="13" le="1168" ce="22">
<drx lb="1168" cb="13" le="1168" ce="22" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="12"/>
</template_arguments>
</drx>
</n32>
<n32 lb="1168" cb="24">
<n32 lb="1168" cb="24">
<drx lb="1168" cb="24" kind="lvalue" nm="ImmOffset"/>
</n32>
</n32>
</ce>
<u lb="1168" cb="36" le="1172" ce="9"/>
<u lb="1172" cb="16" le="1177" ce="9">
<xop lb="1176" cb="11" le="1176" ce="23" kind="=">
<drx lb="1176" cb="11" kind="lvalue" nm="ImmOffset"/>
<n32 lb="1176" cb="23">
<n45 lb="1176" cb="23"/>
</n32>
</xop>
</u>
</if>
</u>
</if>
<dst lb="1180" cb="7" le="1180" ce="76">
<exp pvirg="true"/>
<Var nm="SRsrc" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1181" cb="7" le="1181" ce="34">
<exp pvirg="true"/>
<Var nm="DWord0" value="true">
<bt name="unsigned int"/>
<n32 lb="1181" cb="25">
<drx lb="1181" cb="25" kind="lvalue" nm="RegOffset"/>
</n32>
</Var>
</dst>
<dst lb="1182" cb="7" le="1182" ce="76">
<exp pvirg="true"/>
<Var nm="DWord1" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1183" cb="7" le="1183" ce="76">
<exp pvirg="true"/>
<Var nm="DWord2" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1184" cb="7" le="1184" ce="76">
<exp pvirg="true"/>
<Var nm="DWord3" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="1202" cb="6" le="1206" ce="6" else="true" elselb="1204" elsecb="13">
<mce lb="1202" cb="10" le="1202" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="1202" cb="10" le="1202" ce="28" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="1202" cb="10" le="1202" ce="26">
<mce lb="1202" cb="10" le="1202" ce="26" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1202" cb="10" le="1202" ce="14" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1202" cb="10">
<drx lb="1202" cb="10" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1202" cb="25">
<n45 lb="1202" cb="25"/>
</n32>
</mce>
</n32>
</mex>
</mce>
<u lb="1202" cb="37" le="1204" ce="6">
<mce lb="1203" cb="8" le="1203" ce="59" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="1203" cb="8" le="1203" ce="26" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<mce lb="1203" cb="8" le="1203" ce="24" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1203" cb="8" le="1203" ce="12" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1203" cb="8">
<drx lb="1203" cb="8" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1203" cb="23">
<n45 lb="1203" cb="23"/>
</n32>
</mce>
</mex>
<mce lb="1203" cb="33" le="1203" ce="58" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1203" cb="33" le="1203" ce="51" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1203" cb="33" le="1203" ce="49">
<mce lb="1203" cb="33" le="1203" ce="49" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1203" cb="33" le="1203" ce="37" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1203" cb="33">
<drx lb="1203" cb="33" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1203" cb="48">
<n45 lb="1203" cb="48">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</u>
<u lb="1204" cb="13" le="1206" ce="6">
<mce lb="1205" cb="8" le="1205" ce="76" nbparm="7" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4">
<exp pvirg="true"/>
<mex lb="1205" cb="8" le="1205" ce="26" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4" nm="ChangeToRegister" point="1">
<mce lb="1205" cb="8" le="1205" ce="24" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1205" cb="8" le="1205" ce="12" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1205" cb="8">
<drx lb="1205" cb="8" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1205" cb="23">
<n45 lb="1205" cb="23"/>
</n32>
</mce>
</mex>
<mce lb="1205" cb="43" le="1205" ce="68" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1205" cb="43" le="1205" ce="61" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1205" cb="43" le="1205" ce="59">
<mce lb="1205" cb="43" le="1205" ce="59" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1205" cb="43" le="1205" ce="47" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1205" cb="43">
<drx lb="1205" cb="43" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1205" cb="58">
<n45 lb="1205" cb="58"/>
</n32>
</mce>
</n32>
</mex>
</mce>
<n9 lb="1205" cb="71"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</u>
</if>
<mce lb="1207" cb="6" le="1207" ce="36" nbparm="1" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a">
<exp pvirg="true"/>
<mex lb="1207" cb="6" le="1207" ce="24" id="84c010a1a9c2223bad1481218c714125_d704a2b2a6a410564b4b52b942708a4a" nm="setReg" point="1">
<mce lb="1207" cb="6" le="1207" ce="22" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1207" cb="6" le="1207" ce="10" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1207" cb="6">
<drx lb="1207" cb="6" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="1207" cb="21">
<n45 lb="1207" cb="21"/>
</n32>
</mce>
</mex>
<n32 lb="1207" cb="31">
<drx lb="1207" cb="31" kind="lvalue" nm="SRsrc"/>
</n32>
</mce>
<mce lb="1208" cb="6" le="1208" ce="76" nbparm="2" id="d038367435b7928d04997491e912d58d_f9c4526b046b63fde9986e221e7f68ba">
<exp pvirg="true"/>
<mex lb="1208" cb="6" le="1208" ce="10" id="d038367435b7928d04997491e912d58d_f9c4526b046b63fde9986e221e7f68ba" nm="addOperand" arrow="1">
<n32 lb="1208" cb="6">
<drx lb="1208" cb="6" kind="lvalue" nm="MI"/>
</n32>
</mex>
<uo lb="1208" cb="21" le="1208" ce="37" kind="*">
<mce lb="1208" cb="22" le="1208" ce="37" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="1208" cb="22" le="1208" ce="27" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<n32 lb="1208" cb="22">
<drx lb="1208" cb="22" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</uo>
<mte lb="1208" cb="40" le="1208" ce="75">
<exp pvirg="true"/>
<n32 lb="1208" cb="40" le="1208" ce="75">
<ce lb="1208" cb="40" le="1208" ce="75" nbparm="1" id="84c010a1a9c2223bad1481218c714125_50132c1769b4a8ee05a741e4794579b2">
<exp pvirg="true"/>
<n32 lb="1208" cb="40" le="1208" ce="56">
<drx lb="1208" cb="40" le="1208" ce="56" kind="lvalue" id="84c010a1a9c2223bad1481218c714125_50132c1769b4a8ee05a741e4794579b2" nm="CreateImm"/>
</n32>
<n32 lb="1208" cb="66">
<n32 lb="1208" cb="66">
<drx lb="1208" cb="66" kind="lvalue" nm="ImmOffset"/>
</n32>
</n32>
</ce>
</n32>
</mte>
</mce>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="moveToVALU" id="79d705489b335476bec33d78696bb430_52671ee8cd4fcc0f5acdc121abad51b3" file="1" linestart="1212" lineend="1389" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_52671ee8cd4fcc0f5acdc121abad51b3" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="TopInst" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1212" cb="59" le="1389" ce="1">
<dst lb="1213" cb="3" le="1213" ce="44">
<exp pvirg="true"/>
<Var nm="Worklist" value="true">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="1213" cb="31">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
<n10 lb="1213" cb="36">
<typeptr id="cc7c47255f6621964b49dbeb63bbaba4_067cd2a612109cb7eed335e0749c7efe">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<integer value="128"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<mce lb="1214" cb="3" le="1214" ce="30" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1214" cb="3" le="1214" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1214" cb="3">
<drx lb="1214" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<mte lb="1214" cb="22" le="1214" ce="23">
<exp pvirg="true"/>
<uo lb="1214" cb="22" le="1214" ce="23" kind="&amp;">
<drx lb="1214" cb="23" kind="lvalue" nm="TopInst"/>
</uo>
</mte>
</mce>
<wy lb="1216" cb="3" le="1388" ce="3">
<uo lb="1216" cb="10" le="1216" ce="26" kind="!">
<mce lb="1216" cb="11" le="1216" ce="26" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_a4fe836a8e19a31410101bee831e90c8">
<exp pvirg="true"/>
<mex lb="1216" cb="11" le="1216" ce="20" id="cc7c47255f6621964b49dbeb63bbaba4_a4fe836a8e19a31410101bee831e90c8" nm="empty" point="1">
<n32 lb="1216" cb="11">
<drx lb="1216" cb="11" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
</mce>
</uo>
<u lb="1216" cb="29" le="1388" ce="3">
<dst lb="1217" cb="5" le="1217" ce="49">
<exp pvirg="true"/>
<Var nm="Inst">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="1217" cb="26" le="1217" ce="48" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ed2b7c6938dcff486423db3851b18ad9">
<exp pvirg="true"/>
<mex lb="1217" cb="26" le="1217" ce="35" id="cc7c47255f6621964b49dbeb63bbaba4_ed2b7c6938dcff486423db3851b18ad9" nm="pop_back_val" point="1">
<n32 lb="1217" cb="26">
<drx lb="1217" cb="26" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="1218" cb="5" le="1218" ce="47">
<exp pvirg="true"/>
<Var nm="MBB">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<mce lb="1218" cb="30" le="1218" ce="46" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1218" cb="30" le="1218" ce="36" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="1218" cb="30">
<drx lb="1218" cb="30" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="1219" cb="5" le="1219" ce="62">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="1219" cb="32" le="1219" ce="61" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="1219" cb="32" le="1219" ce="50" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="1219" cb="32" le="1219" ce="47" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="1219" cb="32" le="1219" ce="37" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<n32 lb="1219" cb="32">
<drx lb="1219" cb="32" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="1221" cb="5" le="1221" ce="40">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<bt name="unsigned int"/>
<n32 lb="1221" cb="23" le="1221" ce="39">
<mce lb="1221" cb="23" le="1221" ce="39" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="1221" cb="23" le="1221" ce="29" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="1221" cb="23">
<n32 lb="1221" cb="23">
<drx lb="1221" cb="23" kind="lvalue" nm="Inst"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="1222" cb="5" le="1222" ce="42">
<exp pvirg="true"/>
<Var nm="NewOpcode" value="true">
<bt name="unsigned int"/>
<ce lb="1222" cb="26" le="1222" ce="41" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2030bf68a96b10057178491d4f9bec5c">
<exp pvirg="true"/>
<n32 lb="1222" cb="26">
<drx lb="1222" cb="26" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_2030bf68a96b10057178491d4f9bec5c" nm="getVALUOp"/>
</n32>
<n32 lb="1222" cb="36" le="1222" ce="37">
<uo lb="1222" cb="36" le="1222" ce="37" kind="*">
<n32 lb="1222" cb="37">
<drx lb="1222" cb="37" kind="lvalue" nm="Inst"/>
</n32>
</uo>
</n32>
</ce>
</Var>
</dst>
<sy lb="1225" cb="5" le="1284" ce="5">
<n32 lb="1225" cb="13">
<drx lb="1225" cb="13" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="1225" cb="21" le="1284" ce="5">
<dx lb="1226" cb="5" le="1229" ce="7">
<if lb="1227" cb="7" le="1229" ce="7">
<n32 lb="1227" cb="11" le="1227" ce="35">
<mce lb="1227" cb="11" le="1227" ce="35" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5046ca26af564a02eb49e83b60fc3b67">
<exp pvirg="true"/>
<mex lb="1227" cb="11" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_5046ca26af564a02eb49e83b60fc3b67" nm="isSMRD" arrow="1">
<n19 lb="1227" cb="11"/>
</mex>
<n32 lb="1227" cb="18" le="1227" ce="34">
<mce lb="1227" cb="18" le="1227" ce="34" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="1227" cb="18" le="1227" ce="24" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="1227" cb="18">
<n32 lb="1227" cb="18">
<drx lb="1227" cb="18" kind="lvalue" nm="Inst"/>
</n32>
</n32>
</mex>
</mce>
</n32>
</mce>
</n32>
<u lb="1227" cb="38" le="1229" ce="7">
<mce lb="1228" cb="9" le="1228" ce="33" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9510b2fe8be6159041060acc0a364718">
<exp pvirg="true"/>
<mex lb="1228" cb="9" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_9510b2fe8be6159041060acc0a364718" nm="moveSMRDToVALU" arrow="1">
<n19 lb="1228" cb="9"/>
</mex>
<n32 lb="1228" cb="24">
<drx lb="1228" cb="24" kind="lvalue" nm="Inst"/>
</n32>
<drx lb="1228" cb="30" kind="lvalue" nm="MRI"/>
</mce>
</u>
</if>
</dx>
<bks lb="1230" cb="7"/>
<u lb="1231" cb="29" le="1254" ce="5">
<dst lb="1232" cb="7" le="1232" ce="40">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="1232" cb="21" le="1232" ce="39">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="1232" cb="21" le="1232" ce="39">
<exp pvirg="true"/>
<mce lb="1232" cb="21" le="1232" ce="39" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="1232" cb="21" le="1232" ce="27" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="1232" cb="21">
<n32 lb="1232" cb="21">
<drx lb="1232" cb="21" kind="lvalue" nm="Inst"/>
</n32>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<if lb="1236" cb="7" le="1251" ce="7" else="true" elselb="1241" elsecb="14">
<mce lb="1236" cb="11" le="1236" ce="37" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="1236" cb="11" le="1236" ce="31" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="1236" cb="11" le="1236" ce="29">
<mce lb="1236" cb="11" le="1236" ce="29" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1236" cb="11" le="1236" ce="17" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1236" cb="11">
<drx lb="1236" cb="11" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1236" cb="28">
<n45 lb="1236" cb="28">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
<u lb="1236" cb="40" le="1241" ce="7">
<dst lb="1237" cb="9" le="1239" ce="43">
<exp pvirg="true"/>
<Var nm="Copy">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</Var>
</dst>
<mce lb="1240" cb="9" le="1240" ce="32" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1240" cb="9" le="1240" ce="18" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1240" cb="9">
<drx lb="1240" cb="9" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="1240" cb="28">
<drx lb="1240" cb="28" kind="lvalue" nm="Copy"/>
</n32>
</mce>
</u>
<u lb="1241" cb="14" le="1251" ce="7">
<dst lb="1244" cb="9" le="1244" ce="52">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="1244" cb="24" le="1244" ce="51" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1244" cb="24" le="1244" ce="44" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1244" cb="24" le="1244" ce="42">
<mce lb="1244" cb="24" le="1244" ce="42" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1244" cb="24" le="1244" ce="30" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1244" cb="24">
<drx lb="1244" cb="24" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1244" cb="41">
<n45 lb="1244" cb="41">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="1245" cb="9" le="1249" ce="58">
<exp pvirg="true"/>
<Var nm="Dst" value="true">
<bt name="unsigned int"/>
<mce lb="1245" cb="24" le="1249" ce="57" nbparm="5" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_49c429eac1c08b7d16a806ece7667d1e">
<exp pvirg="true"/>
<mex lb="1245" cb="24" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_49c429eac1c08b7d16a806ece7667d1e" nm="split64BitImm" arrow="1">
<n19 lb="1245" cb="24"/>
</mex>
<n32 lb="1245" cb="38">
<drx lb="1245" cb="38" kind="lvalue" nm="Worklist"/>
</n32>
<n10 lb="1246" cb="38">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="1246" cb="38">
<exp pvirg="true"/>
<n32 lb="1246" cb="38">
<n10 lb="1246" cb="38">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_e332c5c8bb8a9ebe13354c13cacee326">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1246" cb="38">
<drx lb="1246" cb="38" kind="lvalue" nm="Inst"/>
</n32>
</n10>
</n32>
</mte>
</n10>
<drx lb="1247" cb="38" kind="lvalue" nm="MRI"/>
<mce lb="1248" cb="38" le="1248" ce="57" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="1248" cb="38" le="1248" ce="42" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="1248" cb="38">
<drx lb="1248" cb="38" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<n32 lb="1248" cb="54">
<drx lb="1248" cb="54" kind="lvalue" nm="Reg"/>
</n32>
</mce>
<n32 lb="1249" cb="38" le="1249" ce="56">
<mce lb="1249" cb="38" le="1249" ce="56" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1249" cb="38" le="1249" ce="44" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1249" cb="38">
<drx lb="1249" cb="38" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1249" cb="55">
<n45 lb="1249" cb="55"/>
</n32>
</mce>
</n32>
</mce>
</Var>
</dst>
<mce lb="1250" cb="9" le="1250" ce="36" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566">
<exp pvirg="true"/>
<mex lb="1250" cb="9" le="1250" ce="13" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566" nm="replaceRegWith" point="1">
<drx lb="1250" cb="9" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1250" cb="28">
<drx lb="1250" cb="28" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="1250" cb="33">
<drx lb="1250" cb="33" kind="lvalue" nm="Dst"/>
</n32>
</mce>
</u>
</if>
<mce lb="1252" cb="7" le="1252" ce="29" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="1252" cb="7" le="1252" ce="13" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="1252" cb="7">
<drx lb="1252" cb="7" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
<cns lb="1253" cb="7"/>
</u>
<mce lb="1257" cb="7" le="1257" ce="29" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="1257" cb="7" le="1257" ce="13" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="1257" cb="7">
<drx lb="1257" cb="7" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
<cns lb="1258" cb="7"/>
<mce lb="1262" cb="7" le="1262" ce="29" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="1262" cb="7" le="1262" ce="13" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="1262" cb="7">
<drx lb="1262" cb="7" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
<cns lb="1263" cb="7"/>
<mce lb="1267" cb="7" le="1267" ce="29" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="1267" cb="7" le="1267" ce="13" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="1267" cb="7">
<drx lb="1267" cb="7" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
<cns lb="1268" cb="7"/>
<mce lb="1272" cb="7" le="1272" ce="29" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="1272" cb="7" le="1272" ce="13" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="1272" cb="7">
<drx lb="1272" cb="7" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
<cns lb="1273" cb="7"/>
<mce lb="1276" cb="7" le="1276" ce="42" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3201a26cb147d2a8cd75b83810950cfc">
<exp pvirg="true"/>
<mex lb="1276" cb="7" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3201a26cb147d2a8cd75b83810950cfc" nm="splitScalar64BitBCNT" arrow="1">
<n19 lb="1276" cb="7"/>
</mex>
<n32 lb="1276" cb="28">
<drx lb="1276" cb="28" kind="lvalue" nm="Worklist"/>
</n32>
<n32 lb="1276" cb="38">
<drx lb="1276" cb="38" kind="lvalue" nm="Inst"/>
</n32>
</mce>
<mce lb="1277" cb="7" le="1277" ce="29" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="1277" cb="7" le="1277" ce="13" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="1277" cb="7">
<drx lb="1277" cb="7" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
<cns lb="1278" cb="7"/>
<ce lb="1283" cb="7" le="1283" ce="7" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="1283" cb="7" le="1283" ce="7">
<drx lb="1283" cb="7" le="1283" ce="7" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="1283" cb="7">
<n52 lb="1283" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="1283" cb="7">
<n52 lb="1283" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="1283" cb="7">
<n45 lb="1283" cb="7">
<flit/>
</n45>
</n32>
</ce>
</u>
</sy>
<dst lb="1294" cb="5" le="1294" ce="48">
<exp pvirg="true"/>
<Var nm="NewDesc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<mce lb="1295" cb="5" le="1295" ce="26" nbparm="1" id="d038367435b7928d04997491e912d58d_2952d21a3363d1ceb9e5ff954648e8bd">
<exp pvirg="true"/>
<mex lb="1295" cb="5" le="1295" ce="11" id="d038367435b7928d04997491e912d58d_2952d21a3363d1ceb9e5ff954648e8bd" nm="setDesc" arrow="1">
<n32 lb="1295" cb="5">
<drx lb="1295" cb="5" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<drx lb="1295" cb="19" kind="lvalue" nm="NewDesc"/>
</mce>
<fx lb="1300" cb="5" le="1304" ce="5">
<dst lb="1300" cb="10" le="1300" ce="49">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<xop lb="1300" cb="23" le="1300" ce="48" kind="-">
<mce lb="1300" cb="23" le="1300" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="1300" cb="23" le="1300" ce="29" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="1300" cb="23">
<n32 lb="1300" cb="23">
<drx lb="1300" cb="23" kind="lvalue" nm="Inst"/>
</n32>
</n32>
</mex>
</mce>
<n32 lb="1300" cb="48">
<n45 lb="1300" cb="48"/>
</n32>
</xop>
</Var>
</dst>
<xop lb="1300" cb="51" le="1300" ce="55" kind="&gt;">
<n32 lb="1300" cb="51">
<drx lb="1300" cb="51" kind="lvalue" nm="i"/>
</n32>
<n32 lb="1300" cb="55">
<n45 lb="1300" cb="55"/>
</n32>
</xop>
<uo lb="1300" cb="58" le="1300" ce="60" kind="--">
<drx lb="1300" cb="60" kind="lvalue" nm="i"/>
</uo>
<u lb="1300" cb="63" le="1304" ce="5">
<dst lb="1301" cb="7" le="1301" ce="47">
<exp pvirg="true"/>
<Var nm="Op">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1301" cb="28" le="1301" ce="46" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1301" cb="28" le="1301" ce="34" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1301" cb="28">
<drx lb="1301" cb="28" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1301" cb="45">
<drx lb="1301" cb="45" kind="lvalue" nm="i"/>
</n32>
</mce>
</Var>
</dst>
</u>
</fx>
<mce lb="1327" cb="5" le="1327" ce="40" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_18e0bdf66ca624cc08420299c679de5e">
<exp pvirg="true"/>
<mex lb="1327" cb="5" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_18e0bdf66ca624cc08420299c679de5e" nm="addDescImplicitUseDef" arrow="1">
<n19 lb="1327" cb="5"/>
</mex>
<drx lb="1327" cb="27" kind="lvalue" nm="NewDesc"/>
<n32 lb="1327" cb="36">
<drx lb="1327" cb="36" kind="lvalue" nm="Inst"/>
</n32>
</mce>
<dst lb="1353" cb="5" le="1353" ce="66">
<exp pvirg="true"/>
<Var nm="NewDstRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="1353" cb="43" le="1353" ce="65" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45">
<exp pvirg="true"/>
<mex lb="1353" cb="43" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_c7a6d88780f0b35c53408513a0bc4b45" nm="getOpRegClass" arrow="1">
<n19 lb="1353" cb="43"/>
</mex>
<n32 lb="1353" cb="57" le="1353" ce="58">
<uo lb="1353" cb="57" le="1353" ce="58" kind="*">
<n32 lb="1353" cb="58">
<drx lb="1353" cb="58" kind="lvalue" nm="Inst"/>
</n32>
</uo>
</n32>
<n32 lb="1353" cb="64">
<n45 lb="1353" cb="64"/>
</n32>
</mce>
</Var>
</dst>
<sy lb="1355" cb="5" le="1372" ce="5">
<n32 lb="1355" cb="13">
<drx lb="1355" cb="13" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="1355" cb="21" le="1372" ce="5">
<if lb="1364" cb="7" le="1365" ce="9">
<mce lb="1364" cb="11" le="1364" ce="31" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6">
<exp pvirg="true"/>
<mex lb="1364" cb="11" le="1364" ce="14" id="f31ad7092663cd7d2caa5ab6984b3ce4_f305d1e5adf8869f96beced560414bb6" nm="hasVGPRs" point="1">
<mex lb="1364" cb="11" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="1364" cb="11"/>
</mex>
</mex>
<n32 lb="1364" cb="23">
<drx lb="1364" cb="23" kind="lvalue" nm="NewDstRC"/>
</n32>
</mce>
<cns lb="1365" cb="9"/>
</if>
<xop lb="1366" cb="7" le="1366" ce="52" kind="=">
<drx lb="1366" cb="7" kind="lvalue" nm="NewDstRC"/>
<mce lb="1366" cb="18" le="1366" ce="52" nbparm="1" id="f31ad7092663cd7d2caa5ab6984b3ce4_19fa296a4f251eac50dc603cf85a8a57">
<exp pvirg="true"/>
<mex lb="1366" cb="18" le="1366" ce="21" id="f31ad7092663cd7d2caa5ab6984b3ce4_19fa296a4f251eac50dc603cf85a8a57" nm="getEquivalentVGPRClass" point="1">
<mex lb="1366" cb="18" kind="lvalue" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_3355e0bc3e2fcca1509f58d662f04538" nm="RI" arrow="1">
<n19 lb="1366" cb="18"/>
</mex>
</mex>
<n32 lb="1366" cb="44">
<drx lb="1366" cb="44" kind="lvalue" nm="NewDstRC"/>
</n32>
</mce>
</xop>
<if lb="1367" cb="7" le="1368" ce="9">
<uo lb="1367" cb="11" le="1367" ce="12" kind="!">
<n32 lb="1367" cb="12">
<n32 lb="1367" cb="12">
<drx lb="1367" cb="12" kind="lvalue" nm="NewDstRC"/>
</n32>
</n32>
</uo>
<cns lb="1368" cb="9"/>
</if>
<bks lb="1369" cb="7"/>
<dx lb="1370" cb="5" le="1371" ce="7">
<bks lb="1371" cb="7"/>
</dx>
</u>
</sy>
<dst lb="1374" cb="5" le="1374" ce="51">
<exp pvirg="true"/>
<Var nm="DstReg" value="true">
<bt name="unsigned int"/>
<mce lb="1374" cb="23" le="1374" ce="50" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1374" cb="23" le="1374" ce="43" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1374" cb="23" le="1374" ce="41">
<mce lb="1374" cb="23" le="1374" ce="41" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1374" cb="23" le="1374" ce="29" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1374" cb="23">
<drx lb="1374" cb="23" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1374" cb="40">
<n45 lb="1374" cb="40"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="1375" cb="5" le="1375" ce="61">
<exp pvirg="true"/>
<Var nm="NewDstReg" value="true">
<bt name="unsigned int"/>
<mce lb="1375" cb="26" le="1375" ce="60" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="1375" cb="26" le="1375" ce="30" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="1375" cb="26" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1375" cb="52">
<drx lb="1375" cb="52" kind="lvalue" nm="NewDstRC"/>
</n32>
</mce>
</Var>
</dst>
<mce lb="1376" cb="5" le="1376" ce="41" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566">
<exp pvirg="true"/>
<mex lb="1376" cb="5" le="1376" ce="9" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566" nm="replaceRegWith" point="1">
<drx lb="1376" cb="5" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1376" cb="24">
<drx lb="1376" cb="24" kind="lvalue" nm="DstReg"/>
</n32>
<n32 lb="1376" cb="32">
<drx lb="1376" cb="32" kind="lvalue" nm="NewDstReg"/>
</n32>
</mce>
<mce lb="1379" cb="5" le="1379" ce="26" nbparm="1" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8cd89d7fa63cfcc0a16856494dabe80c">
<exp pvirg="true"/>
<mex lb="1379" cb="5" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_8cd89d7fa63cfcc0a16856494dabe80c" nm="legalizeOperands" arrow="1">
<n19 lb="1379" cb="5"/>
</mex>
<n32 lb="1379" cb="22">
<drx lb="1379" cb="22" kind="lvalue" nm="Inst"/>
</n32>
</mce>
<fx lb="1381" cb="5" le="1387" ce="5">
<dst lb="1381" cb="10" le="1382" ce="29">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_c387015c321ecd04d452059aaf71181f"/>
<template_arguments>
<Stmt>
<n9 lb="387" cb="32"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="37"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="43"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="54"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="60"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="1381" cb="48" le="1381" ce="71">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_1120e103ca4c12d58c551cd841be7856">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="1381" cb="48" le="1381" ce="71">
<exp pvirg="true"/>
<n32 lb="1381" cb="48" le="1381" ce="71">
<mce lb="1381" cb="48" le="1381" ce="71" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_d19f3f8cd213b3bfe21b71a7ca650c1c">
<exp pvirg="true"/>
<mex lb="1381" cb="48" le="1381" ce="52" id="ee4673395519b9f405c4d99dd06fa84f_d19f3f8cd213b3bfe21b71a7ca650c1c" nm="use_begin" point="1">
<n32 lb="1381" cb="48">
<drx lb="1381" cb="48" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<n32 lb="1381" cb="62">
<drx lb="1381" cb="62" kind="lvalue" nm="NewDstReg"/>
</n32>
</mce>
</n32>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="ee4673395519b9f405c4d99dd06fa84f_c387015c321ecd04d452059aaf71181f"/>
<template_arguments>
<Stmt>
<n9 lb="387" cb="32"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="37"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="43"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="49"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="54"/>

</Stmt>
<Stmt>
<n9 lb="387" cb="60"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="1382" cb="16" le="1382" ce="28">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_1120e103ca4c12d58c551cd841be7856">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="1382" cb="16" le="1382" ce="28">
<exp pvirg="true"/>
<n32 lb="1382" cb="16" le="1382" ce="28">
<ce lb="1382" cb="16" le="1382" ce="28" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_25813b1f4804909ae5ef49c6ecb09af5">
<exp pvirg="true"/>
<n32 lb="1382" cb="16" le="1382" ce="20">
<mex lb="1382" cb="16" le="1382" ce="20" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_25813b1f4804909ae5ef49c6ecb09af5" nm="use_end" point="1">
<drx lb="1382" cb="16" kind="lvalue" nm="MRI"/>
</mex>
</n32>
</ce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocx lb="1382" cb="31" le="1382" ce="36" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_bb7b4f031679ce5711fe2a720623d43b">
<exp pvirg="true"/>
<n32 lb="1382" cb="33">
<drx lb="1382" cb="33" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_bb7b4f031679ce5711fe2a720623d43b" nm="operator!="/>
</n32>
<n32 lb="1382" cb="31">
<drx lb="1382" cb="31" kind="lvalue" nm="I"/>
</n32>
<n32 lb="1382" cb="36">
<drx lb="1382" cb="36" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="1382" cb="39" le="1382" ce="41" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_4a79f368c6ad26253a70bfe7bb83bdeb">
<exp pvirg="true"/>
<n32 lb="1382" cb="39">
<drx lb="1382" cb="39" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_4a79f368c6ad26253a70bfe7bb83bdeb" nm="operator++"/>
</n32>
<drx lb="1382" cb="41" kind="lvalue" nm="I"/>
</ocx>
<u lb="1382" cb="44" le="1387" ce="5">
<dst lb="1383" cb="7" le="1383" ce="44">
<exp pvirg="true"/>
<Var nm="UseMI">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<uo lb="1383" cb="29" le="1383" ce="43" kind="*">
<mce lb="1383" cb="30" le="1383" ce="43" nbparm="0" id="84c010a1a9c2223bad1481218c714125_b3051df25c79589108c81e6e4ef33455">
<exp pvirg="true"/>
<mex lb="1383" cb="30" le="1383" ce="33" id="84c010a1a9c2223bad1481218c714125_b3051df25c79589108c81e6e4ef33455" nm="getParent" arrow="1">
<ocx lb="1383" cb="30" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_c808818d7ad5fb034b3a630d57a7d35a">
<exp pvirg="true"/>
<n32 lb="1383" cb="31">
<drx lb="1383" cb="31" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_c808818d7ad5fb034b3a630d57a7d35a" nm="operator-&gt;"/>
</n32>
<n32 lb="1383" cb="30">
<drx lb="1383" cb="30" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
</mce>
</uo>
</Var>
</dst>
<if lb="1384" cb="7" le="1386" ce="7">
<uo lb="1384" cb="11" le="1384" ce="47" kind="!">
<mce lb="1384" cb="12" le="1384" ce="47" nbparm="2" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_dad9fb86dac23fbf4ddf836f9237ac22">
<exp pvirg="true"/>
<mex lb="1384" cb="12" id="1bfb29ac01cf7a850d051e5cfbbd3c2c_dad9fb86dac23fbf4ddf836f9237ac22" nm="canReadVGPR" arrow="1">
<n19 lb="1384" cb="12"/>
</mex>
<n32 lb="1384" cb="24">
<drx lb="1384" cb="24" kind="lvalue" nm="UseMI"/>
</n32>
<mce lb="1384" cb="31" le="1384" ce="46" nbparm="0" id="ee4673395519b9f405c4d99dd06fa84f_c9fa10722d166ea46ba9a4f1ea9c237c">
<exp pvirg="true"/>
<mex lb="1384" cb="31" le="1384" ce="33" id="ee4673395519b9f405c4d99dd06fa84f_c9fa10722d166ea46ba9a4f1ea9c237c" nm="getOperandNo" point="1">
<n32 lb="1384" cb="31">
<drx lb="1384" cb="31" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
</mce>
</uo>
<u lb="1384" cb="50" le="1386" ce="7">
<mce lb="1385" cb="9" le="1385" ce="34" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1385" cb="9" le="1385" ce="18" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1385" cb="9">
<drx lb="1385" cb="9" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<mte lb="1385" cb="28" le="1385" ce="29">
<exp pvirg="true"/>
<uo lb="1385" cb="28" le="1385" ce="29" kind="&amp;">
<drx lb="1385" cb="29" kind="lvalue" nm="UseMI"/>
</uo>
</mte>
</mce>
</u>
</if>
</u>
</fx>
</u>
</wy>
</u>

</Stmt>
</m>
<m name="calculateIndirectAddress" id="79d705489b335476bec33d78696bb430_3e6f67c613214991d737712472724d39" file="1" linestart="1395" lineend="1399" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_3e6f67c613214991d737712472724d39" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1396" cb="74" le="1399" ce="1">
<ocast lb="1397" cb="3" le="1397" ce="3">
<bt name="void"/>
<n46 lb="1397" cb="3" le="1397" ce="3">
<exp pvirg="true"/>
<xop lb="1397" cb="3" le="1397" ce="3" kind="||">
<n46 lb="1397" cb="3" le="1397" ce="3">
<exp pvirg="true"/>
<uo lb="1397" cb="3" le="1397" ce="3" kind="!">
<uo lb="1397" cb="3" le="1397" ce="3" kind="!">
<n46 lb="1397" cb="3" le="1397" ce="3">
<exp pvirg="true"/>
<xop lb="1397" cb="3" le="1397" ce="3" kind="==">
<n32 lb="1397" cb="3">
<drx lb="1397" cb="3" kind="lvalue" nm="Channel"/>
</n32>
<n32 lb="1397" cb="3">
<n45 lb="1397" cb="3">
<flit/>
</n45>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="1397" cb="3" le="1397" ce="3">
<n46 lb="1397" cb="3" le="1397" ce="3">
<exp pvirg="true"/>
<xop lb="1397" cb="3" le="1397" ce="3" kind=",">
<ce lb="1397" cb="3" le="1397" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="1397" cb="3">
<drx lb="1397" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="1397" cb="3">
<n52 lb="1397" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="1397" cb="3">
<n52 lb="1397" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="1397" cb="3">
<n45 lb="1397" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="1397" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="1398" cb="3" le="1398" ce="10" pvirg="true">
<n32 lb="1398" cb="10">
<drx lb="1398" cb="10" kind="lvalue" nm="RegIndex"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getIndirectAddrRegClass" id="79d705489b335476bec33d78696bb430_8910af24d7e579717d57c6cc8223f9ec" file="1" linestart="1401" lineend="1403" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_8910af24d7e579717d57c6cc8223f9ec" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="1401" cb="73" le="1403" ce="1"/>

</Stmt>
</m>
<m name="splitScalar64BitUnaryOp" id="79d705489b335476bec33d78696bb430_dab9cbcc920babdcc8eed368fd98483f" file="1" linestart="1405" lineend="1455" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_dab9cbcc920babdcc8eed368fd98483f" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1408" cb="26" le="1455" ce="1">
<dst lb="1409" cb="3" le="1409" ce="46">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="1409" cb="28" le="1409" ce="45" kind="*">
<mce lb="1409" cb="29" le="1409" ce="45" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1409" cb="29" le="1409" ce="35" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="1409" cb="29">
<drx lb="1409" cb="29" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="1410" cb="3" le="1410" ce="59">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="1410" cb="30" le="1410" ce="58" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="1410" cb="30" le="1410" ce="47" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="1410" cb="30" le="1410" ce="44" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="1410" cb="30" le="1410" ce="34" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="1410" cb="30" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="1412" cb="3" le="1412" ce="45">
<exp pvirg="true"/>
<Var nm="Dest">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1412" cb="26" le="1412" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1412" cb="26" le="1412" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1412" cb="26">
<drx lb="1412" cb="26" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1412" cb="43">
<n45 lb="1412" cb="43">
<flit/>
</n45>
</n32>
</mce>
</Var>
</dst>
<dst lb="1413" cb="3" le="1413" ce="45">
<exp pvirg="true"/>
<Var nm="Src0">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1413" cb="26" le="1413" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1413" cb="26" le="1413" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1413" cb="26">
<drx lb="1413" cb="26" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1413" cb="43">
<n45 lb="1413" cb="43">
<flit/>
</n45>
</n32>
</mce>
</Var>
</dst>
<dst lb="1414" cb="3" le="1414" ce="36">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="1414" cb="17" le="1414" ce="35">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="1414" cb="17" le="1414" ce="35">
<exp pvirg="true"/>
<mce lb="1414" cb="17" le="1414" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="1414" cb="17" le="1414" ce="23" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="1414" cb="17">
<n32 lb="1414" cb="17">
<drx lb="1414" cb="17" kind="lvalue" nm="Inst"/>
</n32>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="1416" cb="3" le="1416" ce="41">
<exp pvirg="true"/>
<Var nm="MII" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="1416" cb="31" le="1416" ce="37">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="1416" cb="37">
<exp pvirg="true"/>
<n32 lb="1416" cb="37">
<n10 lb="1416" cb="37">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_e332c5c8bb8a9ebe13354c13cacee326">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1416" cb="37">
<drx lb="1416" cb="37" kind="lvalue" nm="Inst"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<dst lb="1418" cb="3" le="1418" ce="44">
<exp pvirg="true"/>
<Var nm="InstDesc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<dst lb="1419" cb="3" le="1421" ce="29">
<exp pvirg="true"/>
<Var nm="Src0RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1423" cb="3" le="1423" ce="81">
<exp pvirg="true"/>
<Var nm="Src0SubRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1425" cb="3" le="1426" ce="80">
<exp pvirg="true"/>
<Var nm="SrcReg0Sub0" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</Var>
</dst>
<dst lb="1428" cb="3" le="1428" ce="69">
<exp pvirg="true"/>
<Var nm="DestRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="1428" cb="39" le="1428" ce="68" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="1428" cb="39" le="1428" ce="43" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="1428" cb="39">
<drx lb="1428" cb="39" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<mce lb="1428" cb="55" le="1428" ce="67" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1428" cb="55" le="1428" ce="60" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1428" cb="55">
<drx lb="1428" cb="55" kind="lvalue" nm="Dest"/>
</n32>
</mex>
</mce>
</mce>
</Var>
</dst>
<dst lb="1429" cb="3" le="1429" ce="81">
<exp pvirg="true"/>
<Var nm="DestSubRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1431" cb="3" le="1431" ce="56">
<exp pvirg="true"/>
<Var nm="DestSub0" value="true">
<bt name="unsigned int"/>
<mce lb="1431" cb="23" le="1431" ce="55" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="1431" cb="23" le="1431" ce="27" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="1431" cb="23" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1431" cb="49">
<drx lb="1431" cb="49" kind="lvalue" nm="DestRC"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="1432" cb="3" le="1433" ce="29">
<exp pvirg="true"/>
<Var nm="LoHalf">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="1432" cb="26" le="1433" ce="28">
<mce lb="1432" cb="26" le="1433" ce="28" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="1432" cb="26" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<mce lb="1432" cb="26" le="1433" ce="28" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="1432" cb="26" le="1433" ce="6" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<n32 lb="1432" cb="26" le="1432" ce="66">
<ce lb="1432" cb="26" le="1432" ce="66" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="1432" cb="26">
<drx lb="1432" cb="26" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="1432" cb="34" kind="lvalue" nm="MBB"/>
<n10 lb="1432" cb="39">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1432" cb="39">
<drx lb="1432" cb="39" kind="lvalue" nm="MII"/>
</n32>
</n10>
<n10 lb="1432" cb="44">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="1432" cb="44">
<drx lb="1432" cb="44" kind="lvalue" nm="DL"/>
</n32>
</n10>
<drx lb="1432" cb="48" kind="lvalue" nm="InstDesc"/>
<n32 lb="1432" cb="58">
<drx lb="1432" cb="58" kind="lvalue" nm="DestSub0"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="1433" cb="17">
<drx lb="1433" cb="17" kind="lvalue" nm="SrcReg0Sub0"/>
</n32>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="1435" cb="3" le="1436" ce="80">
<exp pvirg="true"/>
<Var nm="SrcReg0Sub1" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</Var>
</dst>
<dst lb="1438" cb="3" le="1438" ce="59">
<exp pvirg="true"/>
<Var nm="DestSub1" value="true">
<bt name="unsigned int"/>
<mce lb="1438" cb="23" le="1438" ce="58" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="1438" cb="23" le="1438" ce="27" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="1438" cb="23" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1438" cb="49">
<drx lb="1438" cb="49" kind="lvalue" nm="DestSubRC"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="1439" cb="3" le="1440" ce="29">
<exp pvirg="true"/>
<Var nm="HiHalf">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="1439" cb="26" le="1440" ce="28">
<mce lb="1439" cb="26" le="1440" ce="28" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="1439" cb="26" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<mce lb="1439" cb="26" le="1440" ce="28" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="1439" cb="26" le="1440" ce="6" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<n32 lb="1439" cb="26" le="1439" ce="66">
<ce lb="1439" cb="26" le="1439" ce="66" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="1439" cb="26">
<drx lb="1439" cb="26" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="1439" cb="34" kind="lvalue" nm="MBB"/>
<n10 lb="1439" cb="39">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1439" cb="39">
<drx lb="1439" cb="39" kind="lvalue" nm="MII"/>
</n32>
</n10>
<n10 lb="1439" cb="44">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="1439" cb="44">
<drx lb="1439" cb="44" kind="lvalue" nm="DL"/>
</n32>
</n10>
<drx lb="1439" cb="48" kind="lvalue" nm="InstDesc"/>
<n32 lb="1439" cb="58">
<drx lb="1439" cb="58" kind="lvalue" nm="DestSub1"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="1440" cb="17">
<drx lb="1440" cb="17" kind="lvalue" nm="SrcReg0Sub1"/>
</n32>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="1442" cb="3" le="1442" ce="59">
<exp pvirg="true"/>
<Var nm="FullDestReg" value="true">
<bt name="unsigned int"/>
<mce lb="1442" cb="26" le="1442" ce="58" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="1442" cb="26" le="1442" ce="30" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="1442" cb="26" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1442" cb="52">
<drx lb="1442" cb="52" kind="lvalue" nm="DestRC"/>
</n32>
</mce>
</Var>
</dst>
<mce lb="1449" cb="3" le="1449" ce="48" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566">
<exp pvirg="true"/>
<mex lb="1449" cb="3" le="1449" ce="7" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566" nm="replaceRegWith" point="1">
<drx lb="1449" cb="3" kind="lvalue" nm="MRI"/>
</mex>
<mce lb="1449" cb="22" le="1449" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1449" cb="22" le="1449" ce="27" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1449" cb="22">
<drx lb="1449" cb="22" kind="lvalue" nm="Dest"/>
</n32>
</mex>
</mce>
<n32 lb="1449" cb="37">
<drx lb="1449" cb="37" kind="lvalue" nm="FullDestReg"/>
</n32>
</mce>
<mce lb="1453" cb="3" le="1453" ce="28" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1453" cb="3" le="1453" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1453" cb="3">
<drx lb="1453" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="1453" cb="22">
<drx lb="1453" cb="22" kind="lvalue" nm="LoHalf"/>
</n32>
</mce>
<mce lb="1454" cb="3" le="1454" ce="28" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1454" cb="3" le="1454" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1454" cb="3">
<drx lb="1454" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="1454" cb="22">
<drx lb="1454" cb="22" kind="lvalue" nm="HiHalf"/>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="splitScalar64BitBinaryOp" id="79d705489b335476bec33d78696bb430_eb8eac63fce1e8ea2175a401af8b756d" file="1" linestart="1457" lineend="1519" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_eb8eac63fce1e8ea2175a401af8b756d" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1460" cb="26" le="1519" ce="1">
<dst lb="1461" cb="3" le="1461" ce="46">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="1461" cb="28" le="1461" ce="45" kind="*">
<mce lb="1461" cb="29" le="1461" ce="45" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1461" cb="29" le="1461" ce="35" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="1461" cb="29">
<drx lb="1461" cb="29" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="1462" cb="3" le="1462" ce="59">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="1462" cb="30" le="1462" ce="58" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="1462" cb="30" le="1462" ce="47" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="1462" cb="30" le="1462" ce="44" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="1462" cb="30" le="1462" ce="34" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="1462" cb="30" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="1464" cb="3" le="1464" ce="45">
<exp pvirg="true"/>
<Var nm="Dest">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1464" cb="26" le="1464" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1464" cb="26" le="1464" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1464" cb="26">
<drx lb="1464" cb="26" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1464" cb="43">
<n45 lb="1464" cb="43">
<flit/>
</n45>
</n32>
</mce>
</Var>
</dst>
<dst lb="1465" cb="3" le="1465" ce="45">
<exp pvirg="true"/>
<Var nm="Src0">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1465" cb="26" le="1465" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1465" cb="26" le="1465" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1465" cb="26">
<drx lb="1465" cb="26" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1465" cb="43">
<n45 lb="1465" cb="43">
<flit/>
</n45>
</n32>
</mce>
</Var>
</dst>
<dst lb="1466" cb="3" le="1466" ce="45">
<exp pvirg="true"/>
<Var nm="Src1">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1466" cb="26" le="1466" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1466" cb="26" le="1466" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1466" cb="26">
<drx lb="1466" cb="26" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1466" cb="43">
<n45 lb="1466" cb="43">
<flit/>
</n45>
</n32>
</mce>
</Var>
</dst>
<dst lb="1467" cb="3" le="1467" ce="36">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="1467" cb="17" le="1467" ce="35">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="1467" cb="17" le="1467" ce="35">
<exp pvirg="true"/>
<mce lb="1467" cb="17" le="1467" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="1467" cb="17" le="1467" ce="23" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="1467" cb="17">
<n32 lb="1467" cb="17">
<drx lb="1467" cb="17" kind="lvalue" nm="Inst"/>
</n32>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="1469" cb="3" le="1469" ce="41">
<exp pvirg="true"/>
<Var nm="MII" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="1469" cb="31" le="1469" ce="37">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="1469" cb="37">
<exp pvirg="true"/>
<n32 lb="1469" cb="37">
<n10 lb="1469" cb="37">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_e332c5c8bb8a9ebe13354c13cacee326">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1469" cb="37">
<drx lb="1469" cb="37" kind="lvalue" nm="Inst"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<dst lb="1471" cb="3" le="1471" ce="44">
<exp pvirg="true"/>
<Var nm="InstDesc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<dst lb="1472" cb="3" le="1474" ce="29">
<exp pvirg="true"/>
<Var nm="Src0RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1476" cb="3" le="1476" ce="81">
<exp pvirg="true"/>
<Var nm="Src0SubRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1477" cb="3" le="1479" ce="29">
<exp pvirg="true"/>
<Var nm="Src1RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1481" cb="3" le="1481" ce="81">
<exp pvirg="true"/>
<Var nm="Src1SubRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1483" cb="3" le="1484" ce="80">
<exp pvirg="true"/>
<Var nm="SrcReg0Sub0" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</Var>
</dst>
<dst lb="1485" cb="3" le="1486" ce="80">
<exp pvirg="true"/>
<Var nm="SrcReg1Sub0" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</Var>
</dst>
<dst lb="1488" cb="3" le="1488" ce="69">
<exp pvirg="true"/>
<Var nm="DestRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="1488" cb="39" le="1488" ce="68" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="1488" cb="39" le="1488" ce="43" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" point="1">
<n32 lb="1488" cb="39">
<drx lb="1488" cb="39" kind="lvalue" nm="MRI"/>
</n32>
</mex>
<mce lb="1488" cb="55" le="1488" ce="67" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1488" cb="55" le="1488" ce="60" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1488" cb="55">
<drx lb="1488" cb="55" kind="lvalue" nm="Dest"/>
</n32>
</mex>
</mce>
</mce>
</Var>
</dst>
<dst lb="1489" cb="3" le="1489" ce="81">
<exp pvirg="true"/>
<Var nm="DestSubRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1491" cb="3" le="1491" ce="56">
<exp pvirg="true"/>
<Var nm="DestSub0" value="true">
<bt name="unsigned int"/>
<mce lb="1491" cb="23" le="1491" ce="55" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="1491" cb="23" le="1491" ce="27" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="1491" cb="23" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1491" cb="49">
<drx lb="1491" cb="49" kind="lvalue" nm="DestRC"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="1492" cb="3" le="1494" ce="29">
<exp pvirg="true"/>
<Var nm="LoHalf">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="1492" cb="26" le="1494" ce="28">
<mce lb="1492" cb="26" le="1494" ce="28" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="1492" cb="26" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<mce lb="1492" cb="26" le="1494" ce="28" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="1492" cb="26" le="1494" ce="6" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<mce lb="1492" cb="26" le="1493" ce="28" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="1492" cb="26" le="1493" ce="6" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<n32 lb="1492" cb="26" le="1492" ce="66">
<ce lb="1492" cb="26" le="1492" ce="66" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="1492" cb="26">
<drx lb="1492" cb="26" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="1492" cb="34" kind="lvalue" nm="MBB"/>
<n10 lb="1492" cb="39">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1492" cb="39">
<drx lb="1492" cb="39" kind="lvalue" nm="MII"/>
</n32>
</n10>
<n10 lb="1492" cb="44">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="1492" cb="44">
<drx lb="1492" cb="44" kind="lvalue" nm="DL"/>
</n32>
</n10>
<drx lb="1492" cb="48" kind="lvalue" nm="InstDesc"/>
<n32 lb="1492" cb="58">
<drx lb="1492" cb="58" kind="lvalue" nm="DestSub0"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="1493" cb="17">
<drx lb="1493" cb="17" kind="lvalue" nm="SrcReg0Sub0"/>
</n32>
</mce>
</mex>
<n32 lb="1494" cb="17">
<drx lb="1494" cb="17" kind="lvalue" nm="SrcReg1Sub0"/>
</n32>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="1496" cb="3" le="1497" ce="80">
<exp pvirg="true"/>
<Var nm="SrcReg0Sub1" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</Var>
</dst>
<dst lb="1498" cb="3" le="1499" ce="80">
<exp pvirg="true"/>
<Var nm="SrcReg1Sub1" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</Var>
</dst>
<dst lb="1501" cb="3" le="1501" ce="59">
<exp pvirg="true"/>
<Var nm="DestSub1" value="true">
<bt name="unsigned int"/>
<mce lb="1501" cb="23" le="1501" ce="58" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="1501" cb="23" le="1501" ce="27" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="1501" cb="23" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1501" cb="49">
<drx lb="1501" cb="49" kind="lvalue" nm="DestSubRC"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="1502" cb="3" le="1504" ce="29">
<exp pvirg="true"/>
<Var nm="HiHalf">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="1502" cb="26" le="1504" ce="28">
<mce lb="1502" cb="26" le="1504" ce="28" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="1502" cb="26" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<mce lb="1502" cb="26" le="1504" ce="28" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="1502" cb="26" le="1504" ce="6" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<mce lb="1502" cb="26" le="1503" ce="28" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="1502" cb="26" le="1503" ce="6" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<n32 lb="1502" cb="26" le="1502" ce="66">
<ce lb="1502" cb="26" le="1502" ce="66" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="1502" cb="26">
<drx lb="1502" cb="26" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="1502" cb="34" kind="lvalue" nm="MBB"/>
<n10 lb="1502" cb="39">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1502" cb="39">
<drx lb="1502" cb="39" kind="lvalue" nm="MII"/>
</n32>
</n10>
<n10 lb="1502" cb="44">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="1502" cb="44">
<drx lb="1502" cb="44" kind="lvalue" nm="DL"/>
</n32>
</n10>
<drx lb="1502" cb="48" kind="lvalue" nm="InstDesc"/>
<n32 lb="1502" cb="58">
<drx lb="1502" cb="58" kind="lvalue" nm="DestSub1"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="1503" cb="17">
<drx lb="1503" cb="17" kind="lvalue" nm="SrcReg0Sub1"/>
</n32>
</mce>
</mex>
<n32 lb="1504" cb="17">
<drx lb="1504" cb="17" kind="lvalue" nm="SrcReg1Sub1"/>
</n32>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="1506" cb="3" le="1506" ce="59">
<exp pvirg="true"/>
<Var nm="FullDestReg" value="true">
<bt name="unsigned int"/>
<mce lb="1506" cb="26" le="1506" ce="58" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="1506" cb="26" le="1506" ce="30" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="1506" cb="26" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="1506" cb="52">
<drx lb="1506" cb="52" kind="lvalue" nm="DestRC"/>
</n32>
</mce>
</Var>
</dst>
<mce lb="1513" cb="3" le="1513" ce="48" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566">
<exp pvirg="true"/>
<mex lb="1513" cb="3" le="1513" ce="7" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566" nm="replaceRegWith" point="1">
<drx lb="1513" cb="3" kind="lvalue" nm="MRI"/>
</mex>
<mce lb="1513" cb="22" le="1513" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1513" cb="22" le="1513" ce="27" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1513" cb="22">
<drx lb="1513" cb="22" kind="lvalue" nm="Dest"/>
</n32>
</mex>
</mce>
<n32 lb="1513" cb="37">
<drx lb="1513" cb="37" kind="lvalue" nm="FullDestReg"/>
</n32>
</mce>
<mce lb="1517" cb="3" le="1517" ce="28" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1517" cb="3" le="1517" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1517" cb="3">
<drx lb="1517" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="1517" cb="22">
<drx lb="1517" cb="22" kind="lvalue" nm="LoHalf"/>
</n32>
</mce>
<mce lb="1518" cb="3" le="1518" ce="28" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1518" cb="3" le="1518" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1518" cb="3">
<drx lb="1518" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="1518" cb="22">
<drx lb="1518" cb="22" kind="lvalue" nm="HiHalf"/>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="splitScalar64BitBCNT" id="79d705489b335476bec33d78696bb430_3201a26cb147d2a8cd75b83810950cfc" file="1" linestart="1521" lineend="1559" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_3201a26cb147d2a8cd75b83810950cfc" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Worklist" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="c3586f8905149b2cd0eae331865ec0d6_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1522" cb="66" le="1559" ce="1">
<dst lb="1523" cb="3" le="1523" ce="46">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="1523" cb="28" le="1523" ce="45" kind="*">
<mce lb="1523" cb="29" le="1523" ce="45" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="1523" cb="29" le="1523" ce="35" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<n32 lb="1523" cb="29">
<drx lb="1523" cb="29" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="1524" cb="3" le="1524" ce="59">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="1524" cb="30" le="1524" ce="58" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="1524" cb="30" le="1524" ce="47" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="1524" cb="30" le="1524" ce="44" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="1524" cb="30" le="1524" ce="34" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="1524" cb="30" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="1526" cb="3" le="1526" ce="41">
<exp pvirg="true"/>
<Var nm="MII" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="1526" cb="31" le="1526" ce="37">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="1526" cb="37">
<exp pvirg="true"/>
<n32 lb="1526" cb="37">
<n10 lb="1526" cb="37">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_e332c5c8bb8a9ebe13354c13cacee326">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1526" cb="37">
<drx lb="1526" cb="37" kind="lvalue" nm="Inst"/>
</n32>
</n10>
</n32>
</mte>
</n10>
</Var>
</dst>
<dst lb="1527" cb="3" le="1527" ce="36">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="1527" cb="17" le="1527" ce="35">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="1527" cb="17" le="1527" ce="35">
<exp pvirg="true"/>
<mce lb="1527" cb="17" le="1527" ce="35" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="1527" cb="17" le="1527" ce="23" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="1527" cb="17">
<n32 lb="1527" cb="17">
<drx lb="1527" cb="17" kind="lvalue" nm="Inst"/>
</n32>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="1529" cb="3" le="1529" ce="45">
<exp pvirg="true"/>
<Var nm="Dest">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1529" cb="26" le="1529" ce="44" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1529" cb="26" le="1529" ce="32" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1529" cb="26">
<drx lb="1529" cb="26" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1529" cb="43">
<n45 lb="1529" cb="43">
<flit/>
</n45>
</n32>
</mce>
</Var>
</dst>
<dst lb="1530" cb="3" le="1530" ce="44">
<exp pvirg="true"/>
<Var nm="Src">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="1530" cb="25" le="1530" ce="43" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="1530" cb="25" le="1530" ce="31" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="1530" cb="25">
<drx lb="1530" cb="25" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<n32 lb="1530" cb="42">
<n45 lb="1530" cb="42">
<flit/>
</n45>
</n32>
</mce>
</Var>
</dst>
<dst lb="1532" cb="3" le="1532" ce="64">
<exp pvirg="true"/>
<Var nm="InstDesc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<dst lb="1533" cb="3" le="1535" ce="29">
<exp pvirg="true"/>
<Var nm="SrcRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1537" cb="3" le="1537" ce="72">
<exp pvirg="true"/>
<Var nm="MidReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1538" cb="3" le="1538" ce="75">
<exp pvirg="true"/>
<Var nm="ResultReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="1540" cb="3" le="1540" ce="79">
<exp pvirg="true"/>
<Var nm="SrcSubRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="1542" cb="3" le="1543" ce="78">
<exp pvirg="true"/>
<Var nm="SrcRegSub0" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</Var>
</dst>
<dst lb="1544" cb="3" le="1545" ce="78">
<exp pvirg="true"/>
<Var nm="SrcRegSub1" value="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</Var>
</dst>
<dst lb="1547" cb="3" le="1549" ce="15">
<exp pvirg="true"/>
<Var nm="First">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="1547" cb="25" le="1549" ce="14">
<mce lb="1547" cb="25" le="1549" ce="14" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="1547" cb="25" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<mce lb="1547" cb="25" le="1549" ce="14" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="1547" cb="25" le="1549" ce="6" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="1547" cb="25" le="1548" ce="27" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="1547" cb="25" le="1548" ce="6" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<n32 lb="1547" cb="25" le="1547" ce="63">
<ce lb="1547" cb="25" le="1547" ce="63" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="1547" cb="25">
<drx lb="1547" cb="25" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="1547" cb="33" kind="lvalue" nm="MBB"/>
<n10 lb="1547" cb="38">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1547" cb="38">
<drx lb="1547" cb="38" kind="lvalue" nm="MII"/>
</n32>
</n10>
<n10 lb="1547" cb="43">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="1547" cb="43">
<drx lb="1547" cb="43" kind="lvalue" nm="DL"/>
</n32>
</n10>
<drx lb="1547" cb="47" kind="lvalue" nm="InstDesc"/>
<n32 lb="1547" cb="57">
<drx lb="1547" cb="57" kind="lvalue" nm="MidReg"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="1548" cb="17">
<drx lb="1548" cb="17" kind="lvalue" nm="SrcRegSub0"/>
</n32>
</mce>
</mex>
<n32 lb="1549" cb="13">
<n45 lb="1549" cb="13"/>
</n32>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="1551" cb="3" le="1553" ce="20">
<exp pvirg="true"/>
<Var nm="Second">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<n32 lb="1551" cb="26" le="1553" ce="19">
<mce lb="1551" cb="26" le="1553" ce="19" nbparm="0" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2">
<exp pvirg="true"/>
<mex lb="1551" cb="26" id="32975a63c2ff844fe8824398e471d60a_048237f4f3d98a59f1d8cf1d1158b1a2" nm="operator class llvm::MachineInstr *" point="1">
<mce lb="1551" cb="26" le="1553" ce="19" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="1551" cb="26" le="1553" ce="6" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<mce lb="1551" cb="26" le="1552" ce="27" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a">
<exp pvirg="true"/>
<mex lb="1551" cb="26" le="1552" ce="6" id="32975a63c2ff844fe8824398e471d60a_7fbb9a9e10827a61de754c001c84ee3a" nm="addOperand" point="1">
<n32 lb="1551" cb="26" le="1551" ce="67">
<ce lb="1551" cb="26" le="1551" ce="67" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="1551" cb="26">
<drx lb="1551" cb="26" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="1551" cb="34" kind="lvalue" nm="MBB"/>
<n10 lb="1551" cb="39">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1551" cb="39">
<drx lb="1551" cb="39" kind="lvalue" nm="MII"/>
</n32>
</n10>
<n10 lb="1551" cb="44">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="1551" cb="44">
<drx lb="1551" cb="44" kind="lvalue" nm="DL"/>
</n32>
</n10>
<drx lb="1551" cb="48" kind="lvalue" nm="InstDesc"/>
<n32 lb="1551" cb="58">
<drx lb="1551" cb="58" kind="lvalue" nm="ResultReg"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="1552" cb="17">
<drx lb="1552" cb="17" kind="lvalue" nm="SrcRegSub1"/>
</n32>
</mce>
</mex>
<n32 lb="1553" cb="13">
<drx lb="1553" cb="13" kind="lvalue" nm="MidReg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
</mce>
</n32>
</Var>
</dst>
<mce lb="1555" cb="3" le="1555" ce="46" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566">
<exp pvirg="true"/>
<mex lb="1555" cb="3" le="1555" ce="7" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566" nm="replaceRegWith" point="1">
<drx lb="1555" cb="3" kind="lvalue" nm="MRI"/>
</mex>
<mce lb="1555" cb="22" le="1555" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="1555" cb="22" le="1555" ce="27" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="1555" cb="22">
<drx lb="1555" cb="22" kind="lvalue" nm="Dest"/>
</n32>
</mex>
</mce>
<n32 lb="1555" cb="37">
<drx lb="1555" cb="37" kind="lvalue" nm="ResultReg"/>
</n32>
</mce>
<mce lb="1557" cb="3" le="1557" ce="27" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1557" cb="3" le="1557" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1557" cb="3">
<drx lb="1557" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="1557" cb="22">
<drx lb="1557" cb="22" kind="lvalue" nm="First"/>
</n32>
</mce>
<mce lb="1558" cb="3" le="1558" ce="28" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="1558" cb="3" le="1558" ce="12" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="1558" cb="3">
<drx lb="1558" cb="3" kind="lvalue" nm="Worklist"/>
</n32>
</mex>
<n32 lb="1558" cb="22">
<drx lb="1558" cb="22" kind="lvalue" nm="Second"/>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="addDescImplicitUseDef" id="79d705489b335476bec33d78696bb430_18e0bdf66ca624cc08420299c679de5e" file="1" linestart="1561" lineend="1577" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_18e0bdf66ca624cc08420299c679de5e" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="NewDesc" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Inst" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1562" cb="67" le="1577" ce="1">
<if lb="1564" cb="3" le="1569" ce="3">
<n32 lb="1564" cb="7" le="1564" ce="15">
<n32 lb="1564" cb="7" le="1564" ce="15">
<mex lb="1564" cb="7" le="1564" ce="15" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_9a038c0426481a28c4d5bc7600168844" nm="ImplicitUses" point="1">
<drx lb="1564" cb="7" kind="lvalue" nm="NewDesc"/>
</mex>
</n32>
</n32>
<u lb="1564" cb="29" le="1569" ce="3">
<fx lb="1565" cb="5" le="1568" ce="5">
<dst lb="1565" cb="10" le="1565" ce="24">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="1565" cb="23">
<n45 lb="1565" cb="23">
<flit/>
</n45>
</n32>
</Var>
</dst>
<n32 lb="1565" cb="26" le="1565" ce="48">
<n32 lb="1565" cb="26" le="1565" ce="48">
<n2 lb="1565" cb="26" le="1565" ce="48">
<exp pvirg="true"/>
<n32 lb="1565" cb="26" le="1565" ce="34">
<mex lb="1565" cb="26" le="1565" ce="34" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_9a038c0426481a28c4d5bc7600168844" nm="ImplicitUses" point="1">
<drx lb="1565" cb="26" kind="lvalue" nm="NewDesc"/>
</mex>
</n32>
<n32 lb="1565" cb="47">
<drx lb="1565" cb="47" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n32>
<uo lb="1565" cb="51" le="1565" ce="53" kind="++">
<drx lb="1565" cb="53" kind="lvalue" nm="i"/>
</uo>
<u lb="1565" cb="56" le="1568" ce="5">
<dst lb="1566" cb="7" le="1566" ce="45">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<n32 lb="1566" cb="22" le="1566" ce="44">
<n32 lb="1566" cb="22" le="1566" ce="44">
<n2 lb="1566" cb="22" le="1566" ce="44">
<exp pvirg="true"/>
<n32 lb="1566" cb="22" le="1566" ce="30">
<mex lb="1566" cb="22" le="1566" ce="30" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_9a038c0426481a28c4d5bc7600168844" nm="ImplicitUses" point="1">
<drx lb="1566" cb="22" kind="lvalue" nm="NewDesc"/>
</mex>
</n32>
<n32 lb="1566" cb="43">
<drx lb="1566" cb="43" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n32>
</Var>
</dst>
<mce lb="1567" cb="7" le="1567" ce="67" nbparm="1" id="d038367435b7928d04997491e912d58d_c5b65c74548408fab7cc430af70a11ac">
<exp pvirg="true"/>
<mex lb="1567" cb="7" le="1567" ce="13" id="d038367435b7928d04997491e912d58d_c5b65c74548408fab7cc430af70a11ac" nm="addOperand" arrow="1">
<n32 lb="1567" cb="7">
<drx lb="1567" cb="7" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<mte lb="1567" cb="24" le="1567" ce="66">
<exp pvirg="true"/>
<n32 lb="1567" cb="24" le="1567" ce="66">
<ce lb="1567" cb="24" le="1567" ce="66" nbparm="10" id="84c010a1a9c2223bad1481218c714125_56361261fb10968d38c3d0630c2c143c">
<exp pvirg="true"/>
<n32 lb="1567" cb="24" le="1567" ce="40">
<drx lb="1567" cb="24" le="1567" ce="40" kind="lvalue" id="84c010a1a9c2223bad1481218c714125_56361261fb10968d38c3d0630c2c143c" nm="CreateReg"/>
</n32>
<n32 lb="1567" cb="50">
<drx lb="1567" cb="50" kind="lvalue" nm="Reg"/>
</n32>
<n9 lb="1567" cb="55"/>
<n9 lb="1567" cb="62"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
</u>
</fx>
</u>
</if>
<if lb="1571" cb="3" le="1576" ce="3">
<n32 lb="1571" cb="7" le="1571" ce="15">
<n32 lb="1571" cb="7" le="1571" ce="15">
<mex lb="1571" cb="7" le="1571" ce="15" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_091e8357f6739a70673c46a530b971df" nm="ImplicitDefs" point="1">
<drx lb="1571" cb="7" kind="lvalue" nm="NewDesc"/>
</mex>
</n32>
</n32>
<u lb="1571" cb="29" le="1576" ce="3">
<fx lb="1572" cb="5" le="1575" ce="5">
<dst lb="1572" cb="10" le="1572" ce="24">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="1572" cb="23">
<n45 lb="1572" cb="23"/>
</n32>
</Var>
</dst>
<n32 lb="1572" cb="26" le="1572" ce="48">
<n32 lb="1572" cb="26" le="1572" ce="48">
<n2 lb="1572" cb="26" le="1572" ce="48">
<exp pvirg="true"/>
<n32 lb="1572" cb="26" le="1572" ce="34">
<mex lb="1572" cb="26" le="1572" ce="34" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_091e8357f6739a70673c46a530b971df" nm="ImplicitDefs" point="1">
<drx lb="1572" cb="26" kind="lvalue" nm="NewDesc"/>
</mex>
</n32>
<n32 lb="1572" cb="47">
<drx lb="1572" cb="47" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n32>
<uo lb="1572" cb="51" le="1572" ce="53" kind="++">
<drx lb="1572" cb="53" kind="lvalue" nm="i"/>
</uo>
<u lb="1572" cb="56" le="1575" ce="5">
<dst lb="1573" cb="7" le="1573" ce="45">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<n32 lb="1573" cb="22" le="1573" ce="44">
<n32 lb="1573" cb="22" le="1573" ce="44">
<n2 lb="1573" cb="22" le="1573" ce="44">
<exp pvirg="true"/>
<n32 lb="1573" cb="22" le="1573" ce="30">
<mex lb="1573" cb="22" le="1573" ce="30" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_091e8357f6739a70673c46a530b971df" nm="ImplicitDefs" point="1">
<drx lb="1573" cb="22" kind="lvalue" nm="NewDesc"/>
</mex>
</n32>
<n32 lb="1573" cb="43">
<drx lb="1573" cb="43" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n32>
</Var>
</dst>
<mce lb="1574" cb="7" le="1574" ce="66" nbparm="1" id="d038367435b7928d04997491e912d58d_c5b65c74548408fab7cc430af70a11ac">
<exp pvirg="true"/>
<mex lb="1574" cb="7" le="1574" ce="13" id="d038367435b7928d04997491e912d58d_c5b65c74548408fab7cc430af70a11ac" nm="addOperand" arrow="1">
<n32 lb="1574" cb="7">
<drx lb="1574" cb="7" kind="lvalue" nm="Inst"/>
</n32>
</mex>
<mte lb="1574" cb="24" le="1574" ce="65">
<exp pvirg="true"/>
<n32 lb="1574" cb="24" le="1574" ce="65">
<ce lb="1574" cb="24" le="1574" ce="65" nbparm="10" id="84c010a1a9c2223bad1481218c714125_56361261fb10968d38c3d0630c2c143c">
<exp pvirg="true"/>
<n32 lb="1574" cb="24" le="1574" ce="40">
<drx lb="1574" cb="24" le="1574" ce="40" kind="lvalue" id="84c010a1a9c2223bad1481218c714125_56361261fb10968d38c3d0630c2c143c" nm="CreateReg"/>
</n32>
<n32 lb="1574" cb="50">
<drx lb="1574" cb="50" kind="lvalue" nm="Reg"/>
</n32>
<n9 lb="1574" cb="55"/>
<n9 lb="1574" cb="61"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
</u>
</fx>
</u>
</if>
</u>

</Stmt>
</m>
<m name="buildIndirectWrite" id="79d705489b335476bec33d78696bb430_3789e62ec634cb186b68bd985db60295" file="1" linestart="1579" lineend="1595" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_3789e62ec634cb186b68bd985db60295" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1583" cb="80" le="1595" ce="1">
<dst lb="1584" cb="3" le="1584" ce="44">
<exp pvirg="true"/>
<Var nm="DL">
<lrf>
<QualType const="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
</QualType>
</lrf>
<mte lb="1584" cb="24" le="1584" ce="43">
<exp pvirg="true"/>
<n32 lb="1584" cb="24" le="1584" ce="43">
<mce lb="1584" cb="24" le="1584" ce="43" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210">
<exp pvirg="true"/>
<mex lb="1584" cb="24" le="1584" ce="29" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210" nm="findDebugLoc" arrow="1">
<n32 lb="1584" cb="24">
<drx lb="1584" cb="24" kind="lvalue" nm="MBB"/>
</n32>
</mex>
<n10 lb="1584" cb="42">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1584" cb="42">
<drx lb="1584" cb="42" kind="lvalue" nm="I"/>
</n32>
</n10>
</mce>
</n32>
</mte>
</Var>
</dst>
<dst lb="1585" cb="3" le="1586" ce="80">
<exp pvirg="true"/>
<Var nm="IndirectBaseReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
</u>

</Stmt>
</m>
<m name="buildIndirectRead" id="79d705489b335476bec33d78696bb430_7139780841afc2136c227ce61ff05c27" file="1" linestart="1597" lineend="1613" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_7139780841afc2136c227ce61ff05c27" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1601" cb="80" le="1613" ce="1">
<dst lb="1602" cb="3" le="1602" ce="44">
<exp pvirg="true"/>
<Var nm="DL">
<lrf>
<QualType const="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
</QualType>
</lrf>
<mte lb="1602" cb="24" le="1602" ce="43">
<exp pvirg="true"/>
<n32 lb="1602" cb="24" le="1602" ce="43">
<mce lb="1602" cb="24" le="1602" ce="43" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210">
<exp pvirg="true"/>
<mex lb="1602" cb="24" le="1602" ce="29" id="dc2fe1ce3eab105adc926f5848f1baa6_1b36c6f70bf107b48f6ef65d4afdc210" nm="findDebugLoc" arrow="1">
<n32 lb="1602" cb="24">
<drx lb="1602" cb="24" kind="lvalue" nm="MBB"/>
</n32>
</mex>
<n10 lb="1602" cb="42">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="1602" cb="42">
<drx lb="1602" cb="42" kind="lvalue" nm="I"/>
</n32>
</n10>
</mce>
</n32>
</mte>
</Var>
</dst>
<dst lb="1603" cb="3" le="1604" ce="80">
<exp pvirg="true"/>
<Var nm="IndirectBaseReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
</u>

</Stmt>
</m>
<m name="reserveIndirectRegisters" id="79d705489b335476bec33d78696bb430_736f24142e2ad2409e959edbda1abdff" file="1" linestart="1615" lineend="1641" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_736f24142e2ad2409e959edbda1abdff" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Reserved" proto="llvm::BitVector &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1616" cb="78" le="1641" ce="1">
<dst lb="1617" cb="3" le="1617" ce="36">
<exp pvirg="true"/>
<Var nm="End" value="true">
<bt name="int"/>
<mce lb="1617" cb="13" le="1617" ce="35" nbparm="1" id="94021f4eb3db4bb5e433d342e7530945_c370b47dc513a8b21919e8486d515552">
<exp pvirg="true"/>
<mex lb="1617" cb="13" id="94021f4eb3db4bb5e433d342e7530945_c370b47dc513a8b21919e8486d515552" nm="getIndirectIndexEnd" arrow="1">
<n32 lb="1617" cb="13">
<n19 lb="1617" cb="13"/>
</n32>
</mex>
<drx lb="1617" cb="33" kind="lvalue" nm="MF"/>
</mce>
</Var>
</dst>
<dst lb="1618" cb="3" le="1618" ce="40">
<exp pvirg="true"/>
<Var nm="Begin" value="true">
<bt name="int"/>
<mce lb="1618" cb="15" le="1618" ce="39" nbparm="1" id="94021f4eb3db4bb5e433d342e7530945_d65e0ab8d43b0d5d1b6055fefdf4d12c">
<exp pvirg="true"/>
<mex lb="1618" cb="15" id="94021f4eb3db4bb5e433d342e7530945_d65e0ab8d43b0d5d1b6055fefdf4d12c" nm="getIndirectIndexBegin" arrow="1">
<n32 lb="1618" cb="15">
<n19 lb="1618" cb="15"/>
</n32>
</mex>
<drx lb="1618" cb="37" kind="lvalue" nm="MF"/>
</mce>
</Var>
</dst>
<if lb="1620" cb="3" le="1621" ce="5">
<xop lb="1620" cb="7" le="1620" ce="15" kind="==">
<n32 lb="1620" cb="7">
<drx lb="1620" cb="7" kind="lvalue" nm="End"/>
</n32>
<uo lb="1620" cb="14" le="1620" ce="15" kind="-">
<n45 lb="1620" cb="15">
<flit/>
</n45>
</uo>
</xop>
<rx lb="1621" cb="5" pvirg="true"/>
</if>
</u>

</Stmt>
</m>
<m name="getNamedOperand" id="79d705489b335476bec33d78696bb430_339f6af821da00adf4aba672e2a9ce35" file="1" linestart="1643" lineend="1650" previous="1bfb29ac01cf7a850d051e5cfbbd3c2c_339f6af821da00adf4aba672e2a9ce35" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MachineOperand *">
<pt>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OperandName" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="1644" cb="80" le="1650" ce="1">
<dst lb="1645" cb="3" le="1645" ce="68">
<exp pvirg="true"/>
<Var nm="Idx" value="true">
<bt name="int"/>
<n32 lb="1645" cb="13" le="1645" ce="67">
<ce lb="1645" cb="13" le="1645" ce="67" nbparm="2" id="94021f4eb3db4bb5e433d342e7530945_d51003d58bf7b6fcc36536da4fd8271e">
<exp pvirg="true"/>
<n32 lb="1645" cb="13" le="1645" ce="21">
<drx lb="1645" cb="13" le="1645" ce="21" kind="lvalue" id="94021f4eb3db4bb5e433d342e7530945_d51003d58bf7b6fcc36536da4fd8271e" nm="getNamedOperandIdx"/>
</n32>
<n32 lb="1645" cb="40" le="1645" ce="53">
<mce lb="1645" cb="40" le="1645" ce="53" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="1645" cb="40" le="1645" ce="43" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" point="1">
<drx lb="1645" cb="40" kind="lvalue" nm="MI"/>
</mex>
</mce>
</n32>
<n32 lb="1645" cb="56">
<n32 lb="1645" cb="56">
<drx lb="1645" cb="56" kind="lvalue" nm="OperandName"/>
</n32>
</n32>
</ce>
</n32>
</Var>
</dst>
<if lb="1646" cb="3" le="1647" ce="12">
<xop lb="1646" cb="7" le="1646" ce="15" kind="==">
<n32 lb="1646" cb="7">
<drx lb="1646" cb="7" kind="lvalue" nm="Idx"/>
</n32>
<uo lb="1646" cb="14" le="1646" ce="15" kind="-">
<n45 lb="1646" cb="15">
<flit/>
</n45>
</uo>
</xop>
<rx lb="1647" cb="5" le="1647" ce="12" pvirg="true">
<n32 lb="1647" cb="12">
<n16 lb="1647" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<rx lb="1649" cb="3" le="1649" ce="28" pvirg="true">
<uo lb="1649" cb="10" le="1649" ce="28" kind="&amp;">
<mce lb="1649" cb="11" le="1649" ce="28" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="1649" cb="11" le="1649" ce="14" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" point="1">
<drx lb="1649" cb="11" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="1649" cb="25">
<n32 lb="1649" cb="25">
<drx lb="1649" cb="25" kind="lvalue" nm="Idx"/>
</n32>
</n32>
</mce>
</uo>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
