// Seed: 3910989381
module module_0;
  assign id_1 = id_1;
  initial begin
    id_1 <= 1;
    $display(id_1, id_1, id_1, id_1);
  end
  reg  id_2 = id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1 ? 1 : id_6;
  uwire id_7 = 1'h0;
  module_0();
endmodule
