vhdl-insert-empty-lines is a variable defined in `vhdl-mode.el'.<br/>Its value is unit<br/><br/>Documentation:<br/>Specifies whether to insert empty lines in some templates.<br/>This improves readability of code.  Empty lines are inserted in:<br/>  None             : no constructs<br/>  Design units only: entities, architectures, configurations, packages only<br/>  All constructs   : also all constructs with BEGIN...END parts<br/><br/>Replaces option `vhdl-additional-empty-lines'.<br/><br/>You can customize this variable.