Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: huffman.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "huffman.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "huffman"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : huffman
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\shift_component.vhd" into library work
Parsing entity <shift_component>.
Parsing architecture <Behavioral> of entity <shift_component>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\ram_memory.vhd" into library work
Parsing entity <ram_mem>.
Parsing architecture <rtl> of entity <ram_mem>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\match_dc.vhd" into library work
Parsing entity <match_dc>.
Parsing architecture <Behavioral> of entity <match_dc>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\dc_rom.vhd" into library work
Parsing entity <dc_rom>.
Parsing architecture <Behavioral> of entity <dc_rom>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\dc_coeff.vhd" into library work
Parsing entity <dc_coeff>.
Parsing architecture <Behavioral> of entity <dc_coeff>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\counter_gen.vhd" into library work
Parsing entity <count_gener>.
Parsing architecture <Behavioral> of entity <count_gener>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\barrel_reg.vhd" into library work
Parsing entity <barrel_reg>.
Parsing architecture <Behavioral> of entity <barrel_reg>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\ac_coeff.vhd" into library work
Parsing entity <ac_coeff>.
Parsing architecture <Behavioral> of entity <ac_coeff>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\proba.vhd" into library work
Parsing entity <proba>.
Parsing architecture <Behavioral> of entity <proba>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\fsm.vhd" into library work
Parsing entity <fsm>.
Parsing architecture <fsm_arc> of entity <fsm>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\dc_component.vhd" into library work
Parsing entity <dc_component>.
Parsing architecture <Behavioral> of entity <dc_component>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\ac_component.vhd" into library work
Parsing entity <ac_component>.
Parsing architecture <Behavioral> of entity <ac_component>.
Parsing VHDL file "D:\Workspace\Xlinx\huffma_8_2\huffman.vhd" into library work
Parsing entity <huffman>.
Parsing architecture <huffman_arc> of entity <huffman>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <huffman> (architecture <huffman_arc>) from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Workspace\Xlinx\huffma_8_2\mux.vhd" Line 46: s should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "D:\Workspace\Xlinx\huffma_8_2\mux.vhd" Line 55. Case statement is complete. others clause is never selected

Elaborating entity <dc_component> (architecture <Behavioral>) from library <work>.

Elaborating entity <match_dc> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <dc_rom> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Workspace\Xlinx\huffma_8_2\dc_rom.vhd" Line 74: dc_rom_out_prev should be on the sensitivity list of the process

Elaborating entity <dc_coeff> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Workspace\Xlinx\huffma_8_2\dc_coeff.vhd" Line 46: rst should be on the sensitivity list of the process

Elaborating entity <ac_component> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram_mem> (architecture <rtl>) with generics from library <work>.

Elaborating entity <count_gener> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ac_coeff> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Workspace\Xlinx\huffma_8_2\ac_coeff.vhd" Line 800. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "D:\Workspace\Xlinx\huffma_8_2\ac_coeff.vhd" Line 43: Net <code_word_ac1[15]> does not have a driver.

Elaborating entity <proba> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_component> (architecture <Behavioral>) from library <work>.

Elaborating entity <barrel_reg> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Workspace\Xlinx\huffma_8_2\barrel_reg.vhd" Line 98: Assignment to hf2 ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "D:\Workspace\Xlinx\huffma_8_2\barrel_reg.vhd" Line 137: br_out_temp should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "D:\Workspace\Xlinx\huffma_8_2\proba.vhd" Line 89: Net <bs_in[31]> does not have a driver.

Elaborating entity <fsm> (architecture <fsm_arc>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Workspace\Xlinx\huffma_8_2\fsm.vhd" Line 77: fsm_overflow should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Workspace\Xlinx\huffma_8_2\fsm.vhd" Line 111: fsm_overflow should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "D:\Workspace\Xlinx\huffma_8_2\fsm.vhd" Line 128. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <huffman>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\huffman.vhd".
WARNING:Xst:647 - Input <cntr64> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Workspace\Xlinx\huffma_8_2\huffman.vhd" line 201: Output port <output_rdy> of the instance <Inst_mux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workspace\Xlinx\huffma_8_2\huffman.vhd" line 244: Output port <proba_out_rdy> of the instance <Inst_proba> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <huffman> synthesized.

Synthesizing Unit <mux>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\mux.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <dc_component>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\dc_component.vhd".
    Summary:
	no macro.
Unit <dc_component> synthesized.

Synthesizing Unit <match_dc>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\match_dc.vhd".
    Found 4-bit register for signal <size_temp>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <match_dc> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\counter.vhd".
    Found 5-bit register for signal <Pre_Q>.
    Found 5-bit adder for signal <Pre_Q[4]_GND_11_o_add_2_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <dc_rom>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\dc_rom.vhd".
    Found 12-bit register for signal <dc_rom_out_prev>.
    Found 32x12-bit Read Only RAM for signal <dc_rom_addr[4]_GND_12_o_wide_mux_0_OUT>
    WARNING:Xst:2404 -  FFs/Latches <oe<0:0>> (without init value) have a constant value of 1 in block <dc_rom>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <dc_rom> synthesized.

Synthesizing Unit <dc_coeff>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\dc_coeff.vhd".
    Found 4-bit register for signal <codelength_dc>.
    Found 16-bit register for signal <code_word_dc>.
    Found 1-bit register for signal <rdy_out_dc>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dc_coeff> synthesized.

Synthesizing Unit <ac_component>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\ac_component.vhd".
    Summary:
	no macro.
Unit <ac_component> synthesized.

Synthesizing Unit <ram_mem>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\ram_memory.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 8
    Found 256x8-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <cs_clk_DFF_48>.
    Found 8-bit register for signal <Z_15_o_dff_3_OUT>.
    Found 1-bit tristate buffer for signal <dataout<7>> created at line 69
    Found 1-bit tristate buffer for signal <dataout<6>> created at line 69
    Found 1-bit tristate buffer for signal <dataout<5>> created at line 69
    Found 1-bit tristate buffer for signal <dataout<4>> created at line 69
    Found 1-bit tristate buffer for signal <dataout<3>> created at line 69
    Found 1-bit tristate buffer for signal <dataout<2>> created at line 69
    Found 1-bit tristate buffer for signal <dataout<1>> created at line 69
    Found 1-bit tristate buffer for signal <dataout<0>> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <ram_mem> synthesized.

Synthesizing Unit <count_gener>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\counter_gen.vhd".
        data_len = 8
        max_count_gen = 63
    Found 8-bit register for signal <Pre_Q_gen>.
    Found 1-bit register for signal <overflow>.
    Found 8-bit adder for signal <Pre_Q_gen[7]_GND_24_o_add_1_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count_gener> synthesized.

Synthesizing Unit <ac_coeff>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\ac_coeff.vhd".
WARNING:Xst:653 - Signal <code_word_ac1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <code_length_ac>.
    Found 16-bit register for signal <code_word_ac>.
    Found 1-bit register for signal <rdy_out_ac>.
    Found 16-bit 16-to-1 multiplexer for signal <run[3]_GND_25_o_wide_mux_369_OUT> created at line 55.
    Found 4-bit 16-to-1 multiplexer for signal <run[3]_GND_25_o_wide_mux_370_OUT> created at line 55.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <ac_coeff> synthesized.

Synthesizing Unit <proba>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\proba.vhd".
WARNING:Xst:2935 - Signal 'bs_in<31:16>', unconnected in block 'proba', is tied to its initial value (0000000000000000).
    Summary:
	no macro.
Unit <proba> synthesized.

Synthesizing Unit <shift_component>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\shift_component.vhd".
    Found 6-bit register for signal <code_sum_prev>.
    Found 6-bit register for signal <code_sum>.
    Found 1-bit register for signal <hff_prev>.
    Found 6-bit adder for signal <size[5]_GND_27_o_add_5_OUT> created at line 63.
    Found 6-bit adder for signal <size[5]_code_sum_prev1[5]_add_7_OUT> created at line 68.
    Found 6-bit subtractor for signal <n0045> created at line 0.
    Found 6-bit subtractor for signal <GND_27_o_GND_27_o_sub_9_OUT<5:0>> created at line 69.
    Found 6-bit comparator lessequal for signal <n0002> created at line 62
    Found 6-bit comparator lessequal for signal <n0004> created at line 62
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <shift_component> synthesized.

Synthesizing Unit <barrel_reg>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\barrel_reg.vhd".
    Found 1-bit register for signal <hf1>.
    Found 32-bit register for signal <br_in1>.
    Found 32-bit register for signal <br_in2>.
    Found 1-bit register for signal <br_in_rdy1>.
    Found 1-bit register for signal <br_in_rdy2>.
    Found 1-bit register for signal <br_in_rdy3>.
    Found 1-bit register for signal <br_in_rdy4>.
    Found 1-bit register for signal <br_in_rdy5>.
    Found 16-bit register for signal <upper>.
    Found 16-bit register for signal <middle>.
    Found 1-bit register for signal <br_rdy_out_temp>.
    Found 16-bit register for signal <br_out_temp>.
    Found 32-bit register for signal <dataout>.
    Found 32-bit shifter logical left for signal <br_in2[31]_br_in2[31]_mux_8_OUT> created at line 89
    Summary:
	inferred 151 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <barrel_reg> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "D:\Workspace\Xlinx\huffma_8_2\fsm.vhd".
WARNING:Xst:647 - Input <fsm_ac_com_rdy_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <cState>.
    Found finite state machine <FSM_0> for signal <cState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <fsm_ac_com_we_oe> created at line 54.
    Found 1-bit 3-to-1 multiplexer for signal <fsm_proba_rdy_in> created at line 54.
    Summary:
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port RAM                             : 1
 32x12-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 5
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
 8-bit adder                                           : 1
# Registers                                            : 29
 1-bit register                                        : 12
 12-bit register                                       : 1
 16-bit register                                       : 5
 32-bit register                                       : 3
 4-bit register                                        : 3
 5-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 17
 1-bit 3-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\Xilinx\14.5\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\Xilinx\14.5\ISE_DS\ISE\.
WARNING:Xst:1293 - FF/Latch <br_in1_31> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_30> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_29> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_28> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_27> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_26> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_25> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_24> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_23> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <size_temp_1> (without init value) has a constant value of 0 in block <INST_MATCH_DC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <size_temp_2> (without init value) has a constant value of 0 in block <INST_MATCH_DC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <size_temp_3> (without init value) has a constant value of 0 in block <INST_MATCH_DC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_16> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_17> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_18> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_19> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_20> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_21> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <br_in1_22> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_31> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_30> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_29> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_28> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_27> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_26> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_25> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_24> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_23> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_22> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_21> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_20> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_19> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_18> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_17> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_16> has a constant value of 0 in block <Inst_barrel_reg>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <count_gener>.
The following registers are absorbed into counter <Pre_Q_gen>: 1 register on signal <Pre_Q_gen>.
Unit <count_gener> synthesized (advanced).

Synthesizing (advanced) Unit <dc_rom>.
INFO:Xst:3231 - The small RAM <Mram_dc_rom_addr[4]_GND_12_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dc_rom_addr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dc_rom> synthesized (advanced).

Synthesizing (advanced) Unit <ram_mem>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dataout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_mem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port block RAM                       : 1
 32x12-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 229
 Flip-Flops                                            : 229
# Comparators                                          : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 37
 1-bit 3-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <size_temp_1> (without init value) has a constant value of 0 in block <match_dc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <size_temp_2> (without init value) has a constant value of 0 in block <match_dc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <size_temp_3> (without init value) has a constant value of 0 in block <match_dc>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <br_in1_16> in Unit <barrel_reg> is equivalent to the following 15 FFs/Latches, which will be removed : <br_in1_17> <br_in1_18> <br_in1_19> <br_in1_20> <br_in1_21> <br_in1_22> <br_in1_23> <br_in1_24> <br_in1_25> <br_in1_26> <br_in1_27> <br_in1_28> <br_in1_29> <br_in1_30> <br_in1_31> 
WARNING:Xst:1293 - FF/Latch <br_in1_16> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_31> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_30> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_29> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_28> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_27> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_26> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_25> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_24> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_23> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_22> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_21> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_20> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_19> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_18> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_17> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <br_in2_16> has a constant value of 0 in block <barrel_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_fsm/FSM_0> on signal <cState[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 init  | 00
 s0    | 01
 s1    | 11
 s2    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <code_word_dc_9> (without init value) has a constant value of 0 in block <dc_coeff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <code_word_dc_10> (without init value) has a constant value of 0 in block <dc_coeff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <code_word_dc_11> (without init value) has a constant value of 0 in block <dc_coeff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <code_word_dc_12> (without init value) has a constant value of 0 in block <dc_coeff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <code_word_dc_13> (without init value) has a constant value of 0 in block <dc_coeff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <code_word_dc_14> (without init value) has a constant value of 0 in block <dc_coeff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <code_word_dc_15> (without init value) has a constant value of 0 in block <dc_coeff>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <codelength_dc_3> in Unit <dc_coeff> is equivalent to the following FF/Latch, which will be removed : <code_word_dc_7> 
WARNING:Xst:2042 - Unit ram_mem: 8 internal tristates are replaced by logic (pull-up yes): dataout<0>, dataout<1>, dataout<2>, dataout<3>, dataout<4>, dataout<5>, dataout<6>, dataout<7>.

Optimizing unit <huffman> ...

Optimizing unit <match_dc> ...

Optimizing unit <counter> ...

Optimizing unit <dc_rom> ...

Optimizing unit <dc_coeff> ...

Optimizing unit <ram_mem> ...

Optimizing unit <ac_coeff> ...

Optimizing unit <shift_component> ...

Optimizing unit <barrel_reg> ...

Optimizing unit <fsm> ...
WARNING:Xst:1710 - FF/Latch <Inst_dc_component/Inst_dc_coeff/code_word_dc_8> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_dc_component/Inst_dc_coeff/code_word_dc_6> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_dc_component/Inst_dc_coeff/code_word_dc_5> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_dc_component/Inst_dc_coeff/code_word_dc_4> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_dc_component/Inst_dc_coeff/code_word_dc_3> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_dc_component/Inst_dc_coeff/code_word_dc_2> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_dc_component/Inst_dc_coeff/code_word_dc_0> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_dc_component/Inst_dc_coeff/codelength_dc_3> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_dc_component/Inst_dc_coeff/codelength_dc_2> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_ac_component/Inst_ac_coeff/rdy_out_ac> of sequential type is unconnected in block <huffman>.
WARNING:Xst:1293 - FF/Latch <Inst_proba/Inst_barrel_reg/dataout_8> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/dataout_7> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/dataout_6> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/dataout_5> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/dataout_4> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/dataout_3> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/dataout_2> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/dataout_1> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/dataout_0> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_15> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_14> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_11> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_10> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_9> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_8> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_7> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_6> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_5> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_4> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_3> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_2> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_0> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/INST_COUNT_GENER_AC_RAM/Pre_Q_gen_6> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/INST_COUNT_GENER_AC_RAM/Pre_Q_gen_7> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/INST_RAM_MEM/cs_clk_DFF_48> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_length_ac_3> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_length_ac_2> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_length_ac_1> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_length_ac_0> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_15> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_14> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_11> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_10> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_9> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_8> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_shift_component/code_sum_prev_5> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_0> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_1> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_2> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_3> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_4> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_5> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_6> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_7> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_15> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_14> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_11> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_10> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_0> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_2> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_3> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_4> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_5> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_6> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_7> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_8> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_9> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_13> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_ac_component/Inst_ac_coeff/code_word_ac_12> (without init value) has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_13> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in1_12> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_13> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_proba/Inst_barrel_reg/br_in2_12> has a constant value of 0 in block <huffman>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_ac_component/INST_RAM_MEM/Mram_mem> is unconnected in block <huffman>.
INFO:Xst:2261 - The FF/Latch <Inst_proba/Inst_shift_component/code_sum_prev_2> in Unit <huffman> is equivalent to the following FF/Latch, which will be removed : <Inst_proba/Inst_shift_component/code_sum_2> 
INFO:Xst:2261 - The FF/Latch <Inst_dc_component/Inst_dc_coeff/rdy_out_dc> in Unit <huffman> is equivalent to the following 3 FFs/Latches, which will be removed : <Inst_dc_component/Inst_dc_coeff/code_word_dc_1> <Inst_dc_component/Inst_dc_coeff/codelength_dc_1> <Inst_dc_component/Inst_dc_coeff/codelength_dc_0> 
INFO:Xst:2261 - The FF/Latch <Inst_proba/Inst_barrel_reg/br_in_rdy1> in Unit <huffman> is equivalent to the following FF/Latch, which will be removed : <Inst_proba/Inst_barrel_reg/br_in1_1> 
INFO:Xst:2261 - The FF/Latch <Inst_proba/Inst_barrel_reg/br_in_rdy2> in Unit <huffman> is equivalent to the following FF/Latch, which will be removed : <Inst_proba/Inst_barrel_reg/br_in2_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block huffman, actual ratio is 0.

Final Macro Processing ...

Processing Unit <huffman> :
	Found 3-bit shift register for signal <Inst_proba/Inst_barrel_reg/br_in_rdy5>.
	Found 2-bit shift register for signal <Inst_proba/Inst_barrel_reg/br_in_rdy2>.
Unit <huffman> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : huffman.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 145
#      GND                         : 1
#      LUT2                        : 18
#      LUT3                        : 34
#      LUT4                        : 17
#      LUT5                        : 43
#      LUT6                        : 20
#      MUXCY                       : 5
#      VCC                         : 1
#      XORCY                       : 6
# FlipFlops/Latches                : 114
#      FD                          : 72
#      FDC                         : 3
#      FDCE                        : 20
#      FDE                         : 18
#      FDPE                        : 1
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 14
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             114  out of  126800     0%  
 Number of Slice LUTs:                  134  out of  63400     0%  
    Number used as Logic:               132  out of  63400     0%  
    Number used as Memory:                2  out of  19000     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    138
   Number with an unused Flip Flop:      24  out of    138    17%  
   Number with an unused LUT:             4  out of    138     2%  
   Number of fully used LUT-FF pairs:   110  out of    138    79%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  31  out of    210    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 116   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.391ns (Maximum Frequency: 418.156MHz)
   Minimum input arrival time before clock: 2.114ns
   Maximum output required time after clock: 1.320ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.391ns (frequency: 418.156MHz)
  Total number of paths / destination ports: 735 / 153
-------------------------------------------------------------------------
Delay:               2.391ns (Levels of Logic = 3)
  Source:            Inst_dc_component/INST_DC_ROM_MEM/dc_rom_out_prev_2 (FF)
  Destination:       Inst_dc_component/INST_MATCH_DC/size_temp_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_dc_component/INST_DC_ROM_MEM/dc_rom_out_prev_2 to Inst_dc_component/INST_MATCH_DC/size_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.361   0.760  Inst_dc_component/INST_DC_ROM_MEM/dc_rom_out_prev_2 (Inst_dc_component/INST_DC_ROM_MEM/dc_rom_out_prev_2)
     LUT5:I0->O            1   0.097   0.616  Inst_dc_component/INST_MATCH_DC/_n01862 (Inst_dc_component/INST_MATCH_DC/_n01862)
     LUT6:I2->O            1   0.097   0.355  Inst_dc_component/INST_MATCH_DC/_n01865 (Inst_dc_component/INST_MATCH_DC/_n01865)
     LUT6:I5->O            1   0.097   0.000  Inst_dc_component/INST_MATCH_DC/size_temp_0_rstpot1 (Inst_dc_component/INST_MATCH_DC/size_temp_0_rstpot)
     FD:D                      0.008          Inst_dc_component/INST_MATCH_DC/size_temp_0
    ----------------------------------------
    Total                      2.391ns (0.660ns logic, 1.731ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 28
-------------------------------------------------------------------------
Offset:              2.114ns (Levels of Logic = 4)
  Source:            dc<1> (PAD)
  Destination:       Inst_dc_component/INST_MATCH_DC/size_temp_0 (FF)
  Destination Clock: clk rising

  Data Path: dc<1> to Inst_dc_component/INST_MATCH_DC/size_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.758  dc_1_IBUF (dc_1_IBUF)
     LUT6:I0->O            1   0.097   0.616  Inst_dc_component/INST_MATCH_DC/_n01866 (Inst_dc_component/INST_MATCH_DC/_n01866)
     LUT4:I0->O            1   0.097   0.439  Inst_dc_component/INST_MATCH_DC/_n018610 (Inst_dc_component/INST_MATCH_DC/_n018610)
     LUT6:I4->O            1   0.097   0.000  Inst_dc_component/INST_MATCH_DC/size_temp_0_rstpot1 (Inst_dc_component/INST_MATCH_DC/size_temp_0_rstpot)
     FD:D                      0.008          Inst_dc_component/INST_MATCH_DC/size_temp_0
    ----------------------------------------
    Total                      2.114ns (0.300ns logic, 1.814ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              1.320ns (Levels of Logic = 2)
  Source:            Inst_proba/Inst_barrel_reg/br_in_rdy5 (FF)
  Destination:       huff<15> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_proba/Inst_barrel_reg/br_in_rdy5 to huff<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.361   0.522  Inst_proba/Inst_barrel_reg/br_in_rdy5 (Inst_proba/Inst_barrel_reg/br_in_rdy5)
     LUT2:I0->O            1   0.097   0.339  Inst_proba/Inst_barrel_reg/Mmux_br_out17 (huff_0_OBUF)
     OBUF:I->O                 0.000          huff_0_OBUF (huff<0>)
    ----------------------------------------
    Total                      1.320ns (0.458ns logic, 0.862ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.391|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 81.00 secs
Total CPU time to Xst completion: 81.27 secs
 
--> 

Total memory usage is 790048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  152 (   0 filtered)
Number of infos    :   11 (   0 filtered)

