$date
	Thu Oct 20 11:12:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qb_tb $end
$var wire 4 ! f [3:0] $end
$var reg 16 " a [15:0] $end
$scope module f1 $end
$var wire 16 # a [15:0] $end
$var reg 4 $ f [3:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 %
b0 $
b1 #
b1 "
b0 !
$end
#20
b1 !
b1 $
b10000 %
b10 "
b10 #
#40
b10 !
b10 $
b10000 %
b100 "
b100 #
#60
b11 !
b11 $
b10000 %
b1000 "
b1000 #
#80
b100 !
b100 $
b10000 %
b10000 "
b10000 #
#100
b101 !
b101 $
b10000 %
b100000 "
b100000 #
#120
b110 !
b110 $
b10000 %
b1000000 "
b1000000 #
#140
b111 !
b111 $
b10000 %
b10000000 "
b10000000 #
#160
b1000 !
b1000 $
b10000 %
b100000000 "
b100000000 #
#180
b1001 !
b1001 $
b10000 %
b1000000000 "
b1000000000 #
#200
b1010 !
b1010 $
b10000 %
b10000000000 "
b10000000000 #
#220
b1011 !
b1011 $
b10000 %
b100000000000 "
b100000000000 #
#240
b1100 !
b1100 $
b10000 %
b1000000000000 "
b1000000000000 #
#260
b1101 !
b1101 $
b10000 %
b10000000000000 "
b10000000000000 #
#280
b1110 !
b1110 $
b10000 %
b100000000000000 "
b100000000000000 #
#300
b1111 !
b1111 $
b10000 %
b1000000000000000 "
b1000000000000000 #
#320
