From b5b3206b0e130fb0a93605fc4164b5df24c1ae21 Mon Sep 17 00:00:00 2001
From: Heinz Wrobel <Heinz.Wrobel@nxp.com>
Date: Wed, 23 Nov 2016 10:42:46 +0100
Subject: [PATCH] Complete ls2bluebox RCW setup based on LS2080ARM Rev 0

---
 .../rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw    | 39 +++++++++++
 ls2080abluebox/Makefile                            |  1 +
 ls2080abluebox/README                              | 15 ++++
 ls2080abluebox/a008972.rcw                         | 10 +++
 ls2080abluebox/a009610.rcw                         | 13 ++++
 ls2080abluebox/bootlocptr_nor.rcw                  |  8 +++
 ls2080abluebox/ls2080a.rcwi                        | 81 ++++++++++++++++++++++
 ls2080abluebox/tweaksata6gserdes.rcw               |  8 +++
 8 files changed, 175 insertions(+)
 create mode 100644 ls2080abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw
 create mode 100644 ls2080abluebox/Makefile
 create mode 100644 ls2080abluebox/README
 create mode 100644 ls2080abluebox/a008972.rcw
 create mode 100644 ls2080abluebox/a009610.rcw
 create mode 100644 ls2080abluebox/bootlocptr_nor.rcw
 create mode 100644 ls2080abluebox/ls2080a.rcwi
 create mode 100644 ls2080abluebox/tweaksata6gserdes.rcw

diff --git a/ls2080abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw b/ls2080abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw
new file mode 100644
index 0000000..a44cb01
--- /dev/null
+++ b/ls2080abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw
@@ -0,0 +1,39 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe + two lane PCIe + two SARA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 41h (four lane PCIe @5/2.5G, two lane PCIe @5/2.5G, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A57	: 1800 MHz
+ * DDR		: 1867 MHz
+ * Platform	: 500 MHz
+ *
+ */
+
+#include <ls2080a.rcwi>
+
+SYS_PLL_RAT=10
+MEM_PLL_RAT=14
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=18
+CGB_PLL1_RAT=18
+CGB_PLL2_RAT=18
+DRAM_LAT=1
+BOOT_LOC=24
+FLASH_MODE=0x25
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_BASE_BASE=2
+SPI_PCS_BASE=3
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=65
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <bootlocptr_nor.rcw>
+#include <a008972.rcw>
+#include <a009610.rcw>
+#include <tweaksata6gserdes.rcw>
diff --git a/ls2080abluebox/Makefile b/ls2080abluebox/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/ls2080abluebox/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/ls2080abluebox/README b/ls2080abluebox/README
new file mode 100644
index 0000000..4984b61
--- /dev/null
+++ b/ls2080abluebox/README
@@ -0,0 +1,14 @@
+The RCW directories names for the S32VLS2 board conform to the following
+naming convention:
+
+abcdefgh_i_j (default FFFFPPHH_42_65) means:
+a   = 'F'  indicates XFI @ any four ports are supported
+b   = 'F'  indicates XFI @ any four ports are supported
+c   = 'F'  indicates XFI @ any four ports are supported
+d   = 'F'  indicates XFI @ any four ports are supported
+e   = 'P'  indicates PCIe x4 in the PCI slot
+f   = 'P'  indicates PCIe x2 in the PCI slot
+g   = 'H'  indicates SATA port is supported
+h   = 'H'  indicates SATA port is supported
+i   = '42' indicates SerDes1 protocol 0x2A
+j   = '65' indicates SerDes2 protocol 0x41
diff --git a/ls2080abluebox/a008972.rcw b/ls2080abluebox/a008972.rcw
new file mode 100644
index 0000000..6e77756
--- /dev/null
+++ b/ls2080abluebox/a008972.rcw
@@ -0,0 +1,10 @@
+/*
+ * Errata workaround for A-008972 on LS2080A:
+ *      - CCN-504 performance
+ */
+
+.pbi
+write 0x03080000,0x00000000
+write 0x03080500,0x000004d7
+write 0x00e00620,0xa0000000
+.end
diff --git a/ls2080abluebox/a009610.rcw b/ls2080abluebox/a009610.rcw
new file mode 100644
index 0000000..053ead7
--- /dev/null
+++ b/ls2080abluebox/a009610.rcw
@@ -0,0 +1,13 @@
+
+/*
+ * Errata workaround for A-00899610 on LS2080A:
+ *      - SVR
+ *      - AIOP power
+ */
+
+.pbi
+loadacwindow 0x01c0
+awrite 0x00117e60,0x00000001
+awrite 0x00117e70,0x00000000
+awrite 0x001244c0,0x00000001
+.end
diff --git a/ls2080abluebox/bootlocptr_nor.rcw b/ls2080abluebox/bootlocptr_nor.rcw
new file mode 100644
index 0000000..d4d6f8d
--- /dev/null
+++ b/ls2080abluebox/bootlocptr_nor.rcw
@@ -0,0 +1,8 @@
+/*
+ * Set the boot location pointer to the IFC NOR flash boot area.
+ */
+
+.pbi
+write 0x00e00404,0x00000000
+write 0x00e00400,0x30100000
+.end
diff --git a/ls2080abluebox/ls2080a.rcwi b/ls2080abluebox/ls2080a.rcwi
new file mode 100644
index 0000000..594e23a
--- /dev/null
+++ b/ls2080abluebox/ls2080a.rcwi
@@ -0,0 +1,81 @@
+%size=1024
+%pbiformat=2
+%classicbitnumbers=1
+%littleendian=1
+
+SYS_PLL_CFG[1:0]
+SYS_PLL_RAT[6:2]
+MEM_PLL_CFG[9:8]
+MEM_PLL_RAT[15:10]
+CGA_PLL1_CFG[25:24]
+CGA_PLL1_RAT[31:26]
+CGA_PLL2_CFG[33:32]
+CGA_PLL2_RAT[39:34]
+CGB_PLL1_CFG[49:48]
+CGB_PLL1_RAT[55:50]
+CGB_PLL2_CFG[57:56]
+CGB_PLL2_RAT[63:58]
+SYS_PLL_SPD[128]
+MEM1_PLL_SPD[129]
+CGA_PLL1_SPD[132]
+CGA_PLL2_SPD[133]
+CGB_PLL1_SPD[135]
+CGB_PLL2_SPD[136]
+C1_PLL_SEL[147:144]
+C2_PLL_SEL[151:148]
+C3_PLL_SEL[155:152]
+C4_PLL_SEL[159:156]
+DDR_REFCLK_SEL[212:211]
+DRAM_LAT[214:213]
+DDR_RATE[215]
+BOOT_LOC[264:260]
+BOOT_HD[265]
+SB_EN[266]
+FLASH_MODE[275:267]
+PBI_LENGTH[287:276]
+SDBGEN[288]
+SYSCLK_FREQ[301:292]
+GPIO_LED_NUM[310:304]
+GPIO_LED_EN[311]
+UART_BASE[385:384]
+IIC2_BASE[387:386]
+IIC3_BASE[389:388]
+IIC4_BASE[391:390]
+SPI_BASE_BASE[393:392]
+SPI_PCS_BASE[395:394]
+SDHC_BASE[396]
+IRQ03_BASE[397]
+IRQ04_BASE[398]
+IRQ05_BASE[399]
+IRQ06_BASE[400]
+IRQ07_BASE[401]
+IRQ08_BASE[402]
+IRQ09_BASE[403]
+IRQ10_BASE[404]
+IRQ11_BASE[405]
+EVT_9[406]
+RTC[407]
+ASLEEP[408]
+IFC_GRP_A_BASE[449:448]
+IFC_GRP_E_BASE[457:456]
+IFC_GRP_FGHI_BASE[459:458]
+IFC_A_8_6[460]
+QSPI_OCT_EN[461]
+HOST_AGT_PEX1[485]
+HOST_AGT_PEX2[486]
+HOST_AGT_PEX3[487]
+HOST_AGT_PEX4[488]
+GP_INFO[799:768]
+IEEE_1588_EXT[832]
+USB_EXT[833]
+USB3_CLK_FSEL[849:844]
+SRDS_PLL_PD_S1[896]
+SRDS_PLL_PD_S2[897]
+SRDS_PLL_PD_S3[898]
+SRDS_PLL_PD_S4[899]
+SRDS_PRTCL_S1[919:912]
+SRDS_PRTCL_S2[927:920]
+SRDS_PLL_REF_CLK_SEL_S1[929:928]
+SRDS_PLL_REF_CLK_SEL_S2[931:930]
+SRDS_DIV_PEX_S1[945:944]
+SRDS_DIV_PEX_S2[947:946]
diff --git a/ls2080abluebox/tweaksata6gserdes.rcw b/ls2080abluebox/tweaksata6gserdes.rcw
new file mode 100644
index 0000000..ce799cc
--- /dev/null
+++ b/ls2080abluebox/tweaksata6gserdes.rcw
@@ -0,0 +1,8 @@
+/*
+ * Override default SerDes settings for SATA6G
+ */
+
+.pbi
+write 0x00eb099c,0x00502880
+write 0x00eb09dc,0x00502880
+.end
-- 
1.7.12.4

