Classic Timing Analyzer report for ROM_instruction
Tue Jun 28 20:59:24 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.014 ns                                       ; AD[3]                                                                                                      ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.900 ns                                       ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]                          ; IR_data[4]                                                                                                 ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.619 ns                                       ; AD[1]                                                                                                      ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15]                         ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                            ;                                                                                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                       ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                               ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                                                         ; To Clock ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.014 ns   ; AD[3] ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 3.515 ns   ; AD[2] ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; -0.089 ns  ; AD[0] ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; -0.350 ns  ; AD[1] ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                               ;
+-------+--------------+------------+------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                               ; To          ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 8.900 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; IR_data[4]  ; clk        ;
; N/A   ; None         ; 8.865 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; IR_data[15] ; clk        ;
; N/A   ; None         ; 8.811 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; IR_data[7]  ; clk        ;
; N/A   ; None         ; 8.443 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; IR_data[14] ; clk        ;
; N/A   ; None         ; 7.915 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; IR_data[13] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; IR_data[5]  ; clk        ;
; N/A   ; None         ; 7.597 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; IR_data[0]  ; clk        ;
; N/A   ; None         ; 7.397 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; IR_data[10] ; clk        ;
; N/A   ; None         ; 7.094 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; IR_data[3]  ; clk        ;
; N/A   ; None         ; 6.963 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; IR_data[9]  ; clk        ;
; N/A   ; None         ; 6.933 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; IR_data[11] ; clk        ;
; N/A   ; None         ; 6.912 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; IR_data[6]  ; clk        ;
; N/A   ; None         ; 6.911 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; IR_data[1]  ; clk        ;
; N/A   ; None         ; 6.910 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; IR_data[8]  ; clk        ;
; N/A   ; None         ; 6.903 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; IR_data[12] ; clk        ;
; N/A   ; None         ; 6.881 ns   ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; IR_data[2]  ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                      ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                                                         ; To Clock ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.619 ns  ; AD[1] ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; 0.358 ns  ; AD[0] ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -3.246 ns ; AD[2] ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -3.745 ns ; AD[3] ; lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Jun 28 20:59:24 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM_instruction -c ROM_instruction --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 260.01 MHz between source memory "lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.894 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X26_Y31; Fanout = 1; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]'
            Info: Total cell delay = 2.894 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.026 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.717 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.965 ns) + CELL(0.635 ns) = 2.717 ns; Loc. = M4K_X26_Y31; Fanout = 1; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]'
                Info: Total cell delay = 1.634 ns ( 60.14 % )
                Info: Total interconnect delay = 1.083 ns ( 39.86 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.743 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.660 ns ( 60.52 % )
                Info: Total interconnect delay = 1.083 ns ( 39.48 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3" (data pin = "AD[3]", clock pin = "clk") is 4.014 ns
    Info: + Longest pin to memory delay is 6.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C9; Fanout = 1; PIN Node = 'AD[3]'
        Info: 2: + IC(5.740 ns) + CELL(0.142 ns) = 6.722 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 0.982 ns ( 14.61 % )
        Info: Total interconnect delay = 5.740 ns ( 85.39 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.743 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.660 ns ( 60.52 % )
        Info: Total interconnect delay = 1.083 ns ( 39.48 % )
Info: tco from clock "clk" to destination pin "IR_data[4]" through memory "lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]" is 8.900 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.717 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.965 ns) + CELL(0.635 ns) = 2.717 ns; Loc. = M4K_X26_Y31; Fanout = 1; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]'
        Info: Total cell delay = 1.634 ns ( 60.14 % )
        Info: Total interconnect delay = 1.083 ns ( 39.86 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 5.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y31; Fanout = 1; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]'
        Info: 2: + IC(3.098 ns) + CELL(2.788 ns) = 5.974 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'IR_data[4]'
        Info: Total cell delay = 2.876 ns ( 48.14 % )
        Info: Total interconnect delay = 3.098 ns ( 51.86 % )
Info: th for memory "lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1" (data pin = "AD[1]", clock pin = "clk") is 0.619 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.743 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.660 ns ( 60.52 % )
        Info: Total interconnect delay = 1.083 ns ( 39.48 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.358 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'AD[1]'
        Info: 2: + IC(1.237 ns) + CELL(0.142 ns) = 2.358 ns; Loc. = M4K_X26_Y31; Fanout = 16; MEM Node = 'lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.121 ns ( 47.54 % )
        Info: Total interconnect delay = 1.237 ns ( 52.46 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Jun 28 20:59:24 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


