Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d7a90fa9451343568e3dd790fe104155 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/MTech 1St sem Materials/Analog IC Design/FPGA/allgates_4x1mux/allgates_4x1mux.srcs/sources_1/new/allgates_4x1mux.v:30]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 2 for port s [D:/MTech 1St sem Materials/Analog IC Design/FPGA/allgates_4x1mux/allgates_4x1mux.srcs/sources_1/new/allgates_4x1mux.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.allgates_4x1mux
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
