v 20150101 2
L 300 1200 700 1200 3 0 0 0 -1 -1
L 300 600 700 600 3 0 0 0 -1 -1
L 300 600 300 1200 3 0 0 0 -1 -1
A 700 900 300 270 180 3 0 0 0 -1 -1
L 300 1200 300 1800 3 0 0 0 -1 -1
L 300 600 300 0 3 0 0 0 -1 -1
V 1050 900 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 900 1300 900 1 0 1
{
T 1000 900 5 8 0 0 0 0 1
pinnumber=1
T 1000 900 5 8 0 0 0 0 1
pinseq=1
T 1000 900 5 8 0 0 0 0 1
pinlabel=OUT
T 1000 900 5 8 0 0 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 300 100 5 8 0 0 0 0 1
pinnumber=2
T 300 100 5 8 0 0 0 0 1
pinseq=2
T 300 100 5 8 0 0 0 0 1
pinlabel=IN0
T 300 100 5 8 0 0 0 0 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=3
T 300 300 5 8 0 0 0 0 1
pinseq=3
T 300 300 5 8 0 0 0 0 1
pinlabel=IN1
T 300 300 5 8 0 0 0 0 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=4
T 300 500 5 8 0 0 0 0 1
pinseq=4
T 300 500 5 8 0 0 0 0 1
pinlabel=IN2
T 300 500 5 8 0 0 0 0 1
pintype=in
}
P 300 700 0 700 1 0 1
{
T 300 700 5 8 0 0 0 0 1
pinnumber=5
T 300 700 5 8 0 0 0 0 1
pinseq=5
T 300 700 5 8 0 0 0 0 1
pinlabel=IN3
T 300 700 5 8 0 0 0 0 1
pintype=in
}
P 300 900 0 900 1 0 1
{
T 300 900 5 8 0 0 0 0 1
pinnumber=6
T 300 900 5 8 0 0 0 0 1
pinseq=6
T 300 900 5 8 0 0 0 0 1
pinlabel=IN4
T 300 900 5 8 0 0 0 0 1
pintype=in
}
P 300 1100 0 1100 1 0 1
{
T 300 1100 5 8 0 0 0 0 1
pinnumber=7
T 300 1100 5 8 0 0 0 0 1
pinseq=7
T 300 1100 5 8 0 0 0 0 1
pinlabel=IN5
T 300 1100 5 8 0 0 0 0 1
pintype=in
}
P 300 1300 0 1300 1 0 1
{
T 300 1300 5 8 0 0 0 0 1
pinnumber=8
T 300 1300 5 8 0 0 0 0 1
pinseq=8
T 300 1300 5 8 0 0 0 0 1
pinlabel=IN6
T 300 1300 5 8 0 0 0 0 1
pintype=in
}
P 300 1500 0 1500 1 0 1
{
T 300 1500 5 8 0 0 0 0 1
pinnumber=9
T 300 1500 5 8 0 0 0 0 1
pinseq=9
T 300 1500 5 8 0 0 0 0 1
pinlabel=IN7
T 300 1500 5 8 0 0 0 0 1
pintype=in
}
P 300 1700 0 1700 1 0 1
{
T 300 1700 5 8 0 0 0 0 1
pinnumber=10
T 300 1700 5 8 0 0 0 0 1
pinseq=10
T 300 1700 5 8 0 0 0 0 1
pinlabel=IN8
T 300 1700 5 8 0 0 0 0 1
pintype=in
}
T 750 850 5 10 1 1 0 6 1
refdes=U?
T 400 100 5 8 0 0 0 0 1
device=nand
T 400 200 5 8 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 600 100 9 10 0 0 0 0 1
numslots=0
T 600 100 9 10 0 0 0 0 1
footprint=unknown
