<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.14.4" version="1.0">
This file is intended to be loaded by Logisim-evolution (https://github.com/reds-heig/logisim-evolution).
<lib desc="#Wiring" name="0">
    <tool name="Splitter">
      <a name="fanout" val="7"/>
      <a name="incoming" val="7"/>
      <a name="appear" val="right"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2">
    <tool name="Multiplexer">
      <a name="enable" val="false"/>
    </tool>
    <tool name="Demultiplexer">
      <a name="enable" val="false"/>
    </tool>
  </lib>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4">
    <tool name="ROM">
      <a name="contents">addr/data: 8 8
0
</a>
    </tool>
  </lib>
  <lib desc="#I/O" name="5"/>
  <lib desc="#HDL-IP" name="6">
    <tool name="VHDL Entity">
      <a name="content">--------------------------------------------------------------------------------&#13;
-- HEIG-VD, institute REDS, 1400 Yverdon-les-Bains&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
library ieee;&#13;
  use ieee.std_logic_1164.all;&#13;
  --use ieee.numeric_std.all;&#13;
&#13;
entity VHDL_Component is&#13;
  port(&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert input ports below&#13;
    horloge_i  : in  std_logic;                    -- input bit example&#13;
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert output ports below&#13;
    max_o      : out std_logic;                    -- output bit example&#13;
    cpt_o      : out std_logic_Vector(3 downto 0)  -- output vector example&#13;
    );&#13;
end VHDL_Component;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
architecture type_architecture of VHDL_Component is&#13;
&#13;
&#13;
begin&#13;
&#13;
&#13;
end type_architecture;&#13;
</a>
    </tool>
  </lib>
  <lib desc="#TCL" name="7">
    <tool name="TclGeneric">
      <a name="content">library ieee;&#13;
use ieee.std_logic_1164.all;&#13;
&#13;
entity TCL_Generic is&#13;
  port(&#13;
    --Insert input ports below&#13;
    horloge_i  : in  std_logic;                    -- input bit example&#13;
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example&#13;
&#13;
	  --Insert output ports below&#13;
    max_o      : out std_logic;                    -- output bit example&#13;
    cpt_o      : out std_logic_Vector(3 downto 0)  -- output vector example&#13;
  );&#13;
end TCL_Generic;&#13;
</a>
    </tool>
  </lib>
  <lib desc="#Base" name="8">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <lib desc="#BFH-Praktika" name="9"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
    <a name="tickmain" val="half_period"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Menu Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="main">
    <a name="circuit" val="main"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif bold 16"/>
    <a name="circuitnamedbox" val="true"/>
    <a name="circuitvhdlpath" val=""/>
    <wire from="(620,160)" to="(740,160)"/>
    <wire from="(620,140)" to="(740,140)"/>
    <wire from="(270,130)" to="(270,260)"/>
    <wire from="(250,340)" to="(310,340)"/>
    <wire from="(130,310)" to="(130,320)"/>
    <wire from="(880,350)" to="(940,350)"/>
    <wire from="(130,320)" to="(310,320)"/>
    <wire from="(840,400)" to="(940,400)"/>
    <wire from="(860,270)" to="(860,360)"/>
    <wire from="(330,260)" to="(370,260)"/>
    <wire from="(100,260)" to="(130,260)"/>
    <wire from="(660,350)" to="(680,350)"/>
    <wire from="(740,310)" to="(760,310)"/>
    <wire from="(290,280)" to="(310,280)"/>
    <wire from="(290,300)" to="(310,300)"/>
    <wire from="(810,390)" to="(840,390)"/>
    <wire from="(870,310)" to="(870,370)"/>
    <wire from="(810,380)" to="(880,380)"/>
    <wire from="(620,170)" to="(740,170)"/>
    <wire from="(620,150)" to="(740,150)"/>
    <wire from="(810,360)" to="(860,360)"/>
    <wire from="(470,520)" to="(660,520)"/>
    <wire from="(840,390)" to="(840,400)"/>
    <wire from="(810,370)" to="(870,370)"/>
    <wire from="(130,320)" to="(130,330)"/>
    <wire from="(130,310)" to="(310,310)"/>
    <wire from="(130,330)" to="(310,330)"/>
    <wire from="(760,220)" to="(760,310)"/>
    <wire from="(880,350)" to="(880,380)"/>
    <wire from="(660,350)" to="(660,520)"/>
    <wire from="(220,390)" to="(250,390)"/>
    <wire from="(290,290)" to="(310,290)"/>
    <wire from="(290,270)" to="(310,270)"/>
    <wire from="(760,310)" to="(790,310)"/>
    <wire from="(130,260)" to="(130,310)"/>
    <wire from="(250,340)" to="(250,390)"/>
    <wire from="(270,130)" to="(600,130)"/>
    <wire from="(610,310)" to="(680,310)"/>
    <wire from="(870,310)" to="(940,310)"/>
    <wire from="(860,270)" to="(940,270)"/>
    <comp lib="0" loc="(600,130)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="appear" val="right"/>
    </comp>
    <comp lib="0" loc="(760,220)" name="Splitter">
      <a name="facing" val="west"/>
      <a name="fanout" val="8"/>
      <a name="incoming" val="8"/>
      <a name="appear" val="right"/>
    </comp>
    <comp lib="8" loc="(981,350)" name="Text">
      <a name="text" val="x40"/>
      <a name="font" val="SansSerif plain 12"/>
    </comp>
    <comp lib="5" loc="(220,390)" name="Button"/>
    <comp lib="8" loc="(979,309)" name="Text">
      <a name="text" val="x20"/>
      <a name="font" val="SansSerif plain 12"/>
    </comp>
    <comp lib="8" loc="(978,403)" name="Text">
      <a name="text" val="x80"/>
      <a name="font" val="SansSerif plain 12"/>
    </comp>
    <comp lib="0" loc="(270,260)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="appear" val="right"/>
    </comp>
    <comp lib="5" loc="(940,270)" name="LED"/>
    <comp lib="0" loc="(790,310)" name="Splitter">
      <a name="fanout" val="8"/>
      <a name="incoming" val="8"/>
      <a name="appear" val="right"/>
    </comp>
    <comp lib="0" loc="(100,260)" name="Constant">
      <a name="value" val="0x0"/>
    </comp>
    <comp lib="5" loc="(940,350)" name="LED"/>
    <comp lib="4" loc="(370,250)" name="ROM">
      <a name="contents">addr/data: 8 8
41 22 10
</a>
    </comp>
    <comp lib="8" loc="(989,278)" name="Text">
      <a name="text" val="x10"/>
      <a name="font" val="SansSerif plain 12"/>
    </comp>
    <comp lib="5" loc="(940,310)" name="LED">
      <a name="color" val="#f0ea05"/>
    </comp>
    <comp lib="4" loc="(680,280)" name="Register"/>
    <comp lib="5" loc="(940,400)" name="LED">
      <a name="color" val="#0804f0"/>
    </comp>
    <comp lib="0" loc="(330,260)" name="Splitter">
      <a name="facing" val="west"/>
      <a name="fanout" val="8"/>
      <a name="incoming" val="8"/>
    </comp>
    <comp lib="0" loc="(470,520)" name="Clock"/>
  </circuit>
</project>
