Rules (239): 
  Network = 14
  Devices (18):
    Port = 54
  Performance = 140
  Program (11):
    Rules = 31
Outcome: Complete
Solutions = 1
::(GREEDY) BEST SOLUTION::
id=140 |tips|=0
alloc_node:
  0.FlightStart: tofino1
  1.FEC_Decode: fpga5
  10.FlightStart: tofino1
  2.Decompress: fpga4
  3.MCD_Cache: fpga3
  4.FlightStart: tofino1
  5.Compress: tofino1
  6.FEC_Encode: fpga2
  7.FlightStart: tofino1
  8.FlightStart: tofino1
  9.FlightStart: tofino1
alloc_state:
  tip for entry: (soln.140) 0.FlightStart --> 1.FEC_Decode
    proves 0.FlightStart @ tofino1.1
      0.FlightStart <-(0.FlightStart)-{}
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 2000000000.000000
      Data::Bound::Latency: 0.000000
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 1.FEC_Decode --> 7.FlightStart
    proves 1.FEC_Decode @ fpga5.1 (reached through tofino1.5 -- fpga5.1)
      1.FEC_Decode <-(1.FEC_Decode)-{decoder_params_fec_params <-(FPGA decoder_params_fec_params)-{[Data::Prop::FPGA] } fec_decode <-(FPGA fec_decode 1.0)-{[Data::Prop::FPGA] } drop <-(FPGA drop)-{[Data::Prop::FPGA] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 1661442006.269592
      Data::Bound::Latency: 0.000033
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 7.FlightStart --> 2.Decompress
    proves 7.FlightStart @ tofino1.5 (reached through tofino1.5 -- fpga5.1)
      7.FlightStart <-(7.FlightStart)-{}
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 1661442006.269592
      Data::Bound::Latency: 0.000033
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 2.Decompress --> 8.FlightStart
    proves 2.Decompress @ fpga4.1 (reached through tofino1.4 -- fpga4.1)
      2.Decompress <-(2.Decompress)-{ingress_compression_port_compression <-(FPGA ingress_compression_port_compression)-{[Data::Prop::FPGA] } header_decompress <-(FPGA header_decompress 0.94)-{[Data::Prop::FPGA] } drop <-(FPGA drop)-{[Data::Prop::FPGA] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 1699909792.522803
      Data::Bound::Latency: 0.000038
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 8.FlightStart --> 3.MCD_Cache
    proves 8.FlightStart @ tofino1.4 (reached through tofino1.4 -- fpga4.1)
      8.FlightStart <-(8.FlightStart)-{}
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 1699909792.522803
      Data::Bound::Latency: 0.000038
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 3.MCD_Cache --> 4.FlightStart
    proves 3.MCD_Cache @ fpga3.1 (reached through tofino1.3 -- fpga3.1)
      3.MCD_Cache <-(3.MCD_Cache)-{memcached <-(FPGA memcached 0.32)-{[Data::Prop::FPGA] } drop <-(FPGA drop)-{[Data::Prop::FPGA] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 1699909792.522803
      Data::Bound::Latency: 0.000054
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 4.FlightStart --> 5.Compress
    proves 4.FlightStart @ tofino1.3 (reached through tofino1.3 -- fpga3.1)
      4.FlightStart <-(4.FlightStart)-{ALV_Route_mac_forwarding <-(PSwitch ALV_Route_mac_forwarding)-{[Data::Prop::PSwitch] } ALV_Route_ipv4_forwarding <-(PSwitch ALV_Route_ipv4_forwarding)-{[Data::Prop::PSwitch] } ALV_Route_next_hop_arp_lookup <-(PSwitch ALV_Route_next_hop_arp_lookup)-{[Data::Prop::PSwitch] } drop <-(PSwitch drop)-{[Data::Prop::PSwitch] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 1699909792.522803
      Data::Bound::Latency: 0.000054
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 5.Compress --> 9.FlightStart
    proves 5.Compress @ tofino1.3
      5.Compress <-(5.Compress)-{egress_compression_port_compression <-(PSwitch egress_compression_port_compression)-{[Data::Prop::PSwitch] } header_compress <-(PSwitch header_compress)-{[Data::Prop::PSwitch] } drop <-(PSwitch drop)-{[Data::Prop::PSwitch] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 1699909792.522803
      Data::Bound::Latency: 0.000054
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 9.FlightStart --> 6.FEC_Encode
    proves 9.FlightStart @ tofino1.3
      9.FlightStart <-(9.FlightStart)-{}
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 1699909792.522803
      Data::Bound::Latency: 0.000054
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 6.FEC_Encode --> 10.FlightStart
    proves 6.FEC_Encode @ fpga2.1 (reached through tofino1.2 -- fpga2.1)
      6.FEC_Encode <-(6.FEC_Encode)-{check_run_FEC_egress <-(FPGA check_run_FEC_egress)-{[Data::Prop::FPGA] } classification_classification <-(FPGA classification_classification)-{[Data::Prop::FPGA] } encoder_params_fec_params <-(FPGA encoder_params_fec_params)-{[Data::Prop::FPGA] } update_fec_state <-(FPGA update_fec_state)-{[Data::Prop::FPGA] } fec_encode <-(FPGA fec_encode 0.75)-{[Data::Prop::FPGA] } update_checksum <-(FPGA update_checksum)-{[Data::Prop::FPGA] } }
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 2040832226.707873
      Data::Bound::Latency: 0.000059
      Data::Bound::PacketSize: 1100.000000
  tip for entry: (soln.140) 10.FlightStart --> (terminal)
    proves 10.FlightStart @ tofino1.2 (reached through tofino1.2 -- fpga2.1)
      10.FlightStart <-(10.FlightStart)-{}
    State:
      Data::Bound::FPGA1_Area_BRAMs: 0.000000
      Data::Bound::FPGA1_Area_FFs: 0.000000
      Data::Bound::FPGA1_Area_LUTs: 0.000000
      Data::Bound::FPGA2_Area_BRAMs: 0.000000
      Data::Bound::FPGA2_Area_FFs: 0.000000
      Data::Bound::FPGA2_Area_LUTs: 0.000000
      Data::Bound::FPGA3_Area_BRAMs: 0.000000
      Data::Bound::FPGA3_Area_FFs: 0.000000
      Data::Bound::FPGA3_Area_LUTs: 0.000000
      Data::Bound::FPGA4_Area_BRAMs: 0.000000
      Data::Bound::FPGA4_Area_FFs: 0.000000
      Data::Bound::FPGA4_Area_LUTs: 0.000000
      Data::Bound::FPGA5_Area_BRAMs: 0.000000
      Data::Bound::FPGA5_Area_FFs: 0.000000
      Data::Bound::FPGA5_Area_LUTs: 0.000000
      Data::Bound::InputRate: 2040832226.707873
      Data::Bound::Latency: 0.000059
      Data::Bound::PacketSize: 1100.000000
Global State (Solution):
  Data::Bound::Cost: 20.000000
  Data::Bound::Power: 230.000000
Global State (Nodes):
  tofino1
    Data::Bound::Cost: 12.000000
    Data::Bound::Power: 110.000000
  fpga2
    Data::Bound::Cost: 2.000000
    Data::Bound::FPGA2_Area_BRAMs: 11.400000
    Data::Bound::FPGA2_Area_FFs: 9.600000
    Data::Bound::FPGA2_Area_LUTs: 12.100000
    Data::Bound::Power: 30.000000
  fpga3
    Data::Bound::Cost: 2.000000
    Data::Bound::FPGA3_Area_BRAMs: 54.400000
    Data::Bound::FPGA3_Area_FFs: 15.800000
    Data::Bound::FPGA3_Area_LUTs: 24.400000
    Data::Bound::Power: 30.000000
  fpga4
    Data::Bound::Cost: 2.000000
    Data::Bound::FPGA4_Area_BRAMs: 54.400000
    Data::Bound::FPGA4_Area_FFs: 15.800000
    Data::Bound::FPGA4_Area_LUTs: 24.400000
    Data::Bound::Power: 30.000000
  fpga5
    Data::Bound::Cost: 2.000000
    Data::Bound::FPGA5_Area_BRAMs: 72.400000
    Data::Bound::FPGA5_Area_FFs: 11.600000
    Data::Bound::FPGA5_Area_LUTs: 17.400000
    Data::Bound::Power: 30.000000
Global State (Links):
  tofino1.1 -- fpga1.1
    (=>) Data::Bound::InputRate: 7061261591.315197
  tofino1.2 -- fpga2.1
    (=>) Data::Bound::InputRate: 7061261591.315197
    (<=) Data::Bound::InputRate: 2040832226.707873
  tofino1.3 -- fpga3.1
    (=>) Data::Bound::InputRate: 5361351798.792395
    (<=) Data::Bound::InputRate: 1699909792.522803
  tofino1.4 -- fpga4.1
    (=>) Data::Bound::InputRate: 3661442006.269592
    (<=) Data::Bound::InputRate: 1699909792.522803
  tofino1.5 -- fpga5.1
    (=>) Data::Bound::InputRate: 2000000000.000000
    (<=) Data::Bound::InputRate: 1661442006.269592
  tofino1.11 -- cpu1.1
  tofino1.12 -- cpu2.1
  tofino1.13 -- cpu3.1
  tofino1.14 -- cpu4.1
  tofino1.15 -- cpu5.1
Coarsening:
  4.FlightStart ~ 5.Compress
  5.Compress ~ 9.FlightStart

Terminal tips:
  @tofino1 (10.FlightStart): Data::Bound::Latency = 0.000059
Solution state:
  Data::Bound::Cost = 20.000000
  Data::Bound::Power = 230.000000
Node state:
  tofino1:
    Data::Bound::Cost = 12.000000
    Data::Bound::Power = 110.000000
  fpga2:
    Data::Bound::Cost = 2.000000
    Data::Bound::Power = 30.000000
  fpga3:
    Data::Bound::Cost = 2.000000
    Data::Bound::Power = 30.000000
  fpga4:
    Data::Bound::Cost = 2.000000
    Data::Bound::Power = 30.000000
  fpga5:
    Data::Bound::Cost = 2.000000
    Data::Bound::Power = 30.000000

Found idx: -1
