
.. DO NOT EDIT.
.. THIS FILE WAS AUTOMATICALLY GENERATED BY SPHINX-GALLERY.
.. TO MAKE CHANGES, EDIT THE SOURCE PYTHON FILE:
.. "gallery/tutorial_02_vhls.py"
.. LINE NUMBERS ARE GIVEN BELOW.

.. only:: html

    .. note::
        :class: sphx-glr-download-link-note

        :ref:`Go to the end <sphx_glr_download_gallery_tutorial_02_vhls.py>`
        to download the full example code.

.. rst-class:: sphx-glr-example-title

.. _sphx_glr_gallery_tutorial_02_vhls.py:


Vivado/Vitis HLS Backend
========================

**Author**: Hongzheng Chen (hzchen@cs.cornell.edu)


In this tutorial, we will demonstrate how to leverage the Allo DSL to generate
`Vivado/Vitis HLS <https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/vitis/vitis-hls.html>`_ C++ code for FPGA.

Import Allo
-----------
First, we import the necessary packages.

.. GENERATED FROM PYTHON SOURCE LINES 18-22

.. code-block:: Python


    import allo
    from allo.ir.types import float32








.. GENERATED FROM PYTHON SOURCE LINES 23-29

Algorithm Definition
--------------------
We again define a general matrix multiplication (GEMM) in this tutorial.
However, we will make some changes to demonstrate more features of the DSL.

We can define the constants as follows, which denotes the matrix sizes:

.. GENERATED FROM PYTHON SOURCE LINES 29-32

.. code-block:: Python


    M, N, K = 1024, 1024, 1024








.. GENERATED FROM PYTHON SOURCE LINES 33-48

Here, we define the main computation of the GEMM but use ``float32`` as the
data type. Notice that users can easily leverage the previously defined arguments
(e.g., ``M``, ``N``, and ``K``) to construct the matrices, and Allo will
automatically captures the global variables.

Since Allo has a strict type system, we need to be careful about the
data types of the variables. To initialize matrix ``C`` with all zeros, we
need to pass in a floating-point value ``0.0`` instead of an integer.

We also use the ``allo.reduction`` API to denote the reduction axis. The
reduction axis is the loop iterator that is used to accumulate the result.
In this example, we use ``k`` as the reduction axis, which means the
computation of ``C[i, j]`` will be accumulated along the ``k`` dimension.
This annotation is necessary for later optimizations, since Allo leverages
this information to generate correct intermediate buffers.

.. GENERATED FROM PYTHON SOURCE LINES 48-58

.. code-block:: Python



    def gemm(A: float32[M, K], B: float32[K, N]) -> float32[M, N]:
        C: float32[M, N] = 0.0
        for i, j in allo.grid(M, N):
            for k in allo.reduction(K):
                C[i, j] += A[i, k] * B[k, j]
        return C









.. GENERATED FROM PYTHON SOURCE LINES 59-75

Scalar-Vector Product for GEMM
------------------------------

Next, we create a schedule for the GEMM and start to optimize the program.
We try to implement the **interleaving accumulation** technique presented in
`this paper <https://arxiv.org/abs/1805.08288>`_, which is also viewed as
the **scalar-vector product** since it changes the computation order of the
original dot-product.

.. image:: ../_static/scalar-vector-product.png
   :width: 600

.. note::

   To get more rational of this technique, please refer to the above mentioned
   paper from Torsten Hoefler's group.

.. GENERATED FROM PYTHON SOURCE LINES 75-78

.. code-block:: Python


    s = allo.customize(gemm)








.. GENERATED FROM PYTHON SOURCE LINES 79-81

We first reorder the inner reduction loop with the middle loop.
This is used to change the computation order of matrix multiplication.

.. GENERATED FROM PYTHON SOURCE LINES 81-85

.. code-block:: Python


    s.reorder("k", "j")
    print(s.module)





.. rst-class:: sphx-glr-script-out

 .. code-block:: none

    module {
      func.func @gemm(%arg0: memref<1024x1024xf32>, %arg1: memref<1024x1024xf32>) -> memref<1024x1024xf32> attributes {itypes = "__", otypes = "_"} {
        %alloc = memref.alloc() {name = "C"} : memref<1024x1024xf32>
        %cst = arith.constant 0.000000e+00 : f32
        linalg.fill ins(%cst : f32) outs(%alloc : memref<1024x1024xf32>)
        affine.for %arg2 = 0 to 1024 {
          affine.for %arg3 = 0 to 1024 {
            affine.for %arg4 = 0 to 1024 {
              %0 = affine.load %arg0[%arg2, %arg3] {from = "A"} : memref<1024x1024xf32>
              %1 = affine.load %arg1[%arg3, %arg4] {from = "B"} : memref<1024x1024xf32>
              %2 = arith.mulf %0, %1 : f32
              %3 = affine.load %alloc[%arg2, %arg4] {from = "C"} : memref<1024x1024xf32>
              %4 = arith.addf %3, %2 : f32
              affine.store %4, %alloc[%arg2, %arg4] {to = "C"} : memref<1024x1024xf32>
            } {loop_name = "j"}
          } {loop_name = "k", op_name = "S_k_0", reduction}
        } {loop_name = "i", op_name = "S_i_j_0"}
        return %alloc : memref<1024x1024xf32>
      }
    }





.. GENERATED FROM PYTHON SOURCE LINES 86-92

.. note::

   This reordering seems to be easy, but it is impossible in the old Allo,
   since the previous Allo directly generate reduction variables which make
   the ``j`` loop becomes imperfect, while MLIR only supports reordering perfect
   loops.

.. GENERATED FROM PYTHON SOURCE LINES 94-98

Next, we create a new buffer for the output tensor ``C``.
We provide a ``.buffer_at()`` primitive for users to quickly create a new buffer
along a specific axis. Since Allo has attached all the tensors to the function,
we can directly use ``<schedule>.<tensor>`` to access a specific tensor in the schedule.

.. GENERATED FROM PYTHON SOURCE LINES 98-102

.. code-block:: Python


    s.buffer_at(s.C, axis="i")
    print(s.module)





.. rst-class:: sphx-glr-script-out

 .. code-block:: none

    module {
      func.func @gemm(%arg0: memref<1024x1024xf32>, %arg1: memref<1024x1024xf32>) -> memref<1024x1024xf32> attributes {itypes = "__", otypes = "_"} {
        %alloc = memref.alloc() {name = "C"} : memref<1024x1024xf32>
        %cst = arith.constant 0.000000e+00 : f32
        linalg.fill ins(%cst : f32) outs(%alloc : memref<1024x1024xf32>)
        affine.for %arg2 = 0 to 1024 {
          %alloc_0 = memref.alloc() : memref<1024xf32>
          affine.for %arg3 = 0 to 1024 {
            affine.store %cst, %alloc_0[%arg3] : memref<1024xf32>
          } {buffer, loop_name = "j_init", pipeline_ii = 1 : i32}
          affine.for %arg3 = 0 to 1024 {
            affine.for %arg4 = 0 to 1024 {
              %0 = affine.load %arg0[%arg2, %arg3] {from = "A"} : memref<1024x1024xf32>
              %1 = affine.load %arg1[%arg3, %arg4] {from = "B"} : memref<1024x1024xf32>
              %2 = arith.mulf %0, %1 : f32
              %3 = affine.load %alloc_0[%arg4] : memref<1024xf32>
              %4 = arith.addf %3, %2 : f32
              affine.store %4, %alloc_0[%arg4] : memref<1024xf32>
            } {loop_name = "j"}
          } {loop_name = "k", op_name = "S_k_0", reduction}
          affine.for %arg3 = 0 to 1024 {
            %0 = affine.load %alloc_0[%arg3] : memref<1024xf32>
            affine.store %0, %alloc[%arg2, %arg3] : memref<1024x1024xf32>
          } {buffer, loop_name = "j_back", pipeline_ii = 1 : i32}
        } {loop_name = "i", op_name = "S_i_j_0"}
        return %alloc : memref<1024x1024xf32>
      }
    }





.. GENERATED FROM PYTHON SOURCE LINES 103-107

From the above generated code, we can see that Allo automatically
creates an intermediate buffer ``%1`` for ``C`` and attach it inside the ``i`` loop.
Also two additional loop nested named ``j_init`` and ``j_back`` are created to
initialize and write the intermediate buffer back to output tensor.

.. GENERATED FROM PYTHON SOURCE LINES 109-110

Lastly, we pipeline the ``j`` loop in order to achieve the best performance.

.. GENERATED FROM PYTHON SOURCE LINES 110-114

.. code-block:: Python


    s.pipeline("j")
    print(s.module)





.. rst-class:: sphx-glr-script-out

 .. code-block:: none

    module {
      func.func @gemm(%arg0: memref<1024x1024xf32>, %arg1: memref<1024x1024xf32>) -> memref<1024x1024xf32> attributes {itypes = "__", otypes = "_"} {
        %alloc = memref.alloc() {name = "C"} : memref<1024x1024xf32>
        %cst = arith.constant 0.000000e+00 : f32
        linalg.fill ins(%cst : f32) outs(%alloc : memref<1024x1024xf32>)
        affine.for %arg2 = 0 to 1024 {
          %alloc_0 = memref.alloc() : memref<1024xf32>
          affine.for %arg3 = 0 to 1024 {
            affine.store %cst, %alloc_0[%arg3] : memref<1024xf32>
          } {buffer, loop_name = "j_init", pipeline_ii = 1 : i32}
          affine.for %arg3 = 0 to 1024 {
            affine.for %arg4 = 0 to 1024 {
              %0 = affine.load %arg0[%arg2, %arg3] {from = "A"} : memref<1024x1024xf32>
              %1 = affine.load %arg1[%arg3, %arg4] {from = "B"} : memref<1024x1024xf32>
              %2 = arith.mulf %0, %1 : f32
              %3 = affine.load %alloc_0[%arg4] : memref<1024xf32>
              %4 = arith.addf %3, %2 : f32
              affine.store %4, %alloc_0[%arg4] : memref<1024xf32>
            } {loop_name = "j", pipeline_ii = 1 : ui32}
          } {loop_name = "k", op_name = "S_k_0", reduction}
          affine.for %arg3 = 0 to 1024 {
            %0 = affine.load %alloc_0[%arg3] : memref<1024xf32>
            affine.store %0, %alloc[%arg2, %arg3] : memref<1024x1024xf32>
          } {buffer, loop_name = "j_back", pipeline_ii = 1 : i32}
        } {loop_name = "i", op_name = "S_i_j_0"}
        return %alloc : memref<1024x1024xf32>
      }
    }





.. GENERATED FROM PYTHON SOURCE LINES 115-120

Codegen for Vivado/Vitis HLS
----------------------------
Similar to the CPU execution, we only need to change the target of the ``.build()`` function
in order to target different backends. Here, we use ``vhls`` as the target to generate
Vivado/Vitis HLS code, which will directly returns the generated code as a string.

.. GENERATED FROM PYTHON SOURCE LINES 120-124

.. code-block:: Python


    code = s.build(target="vhls")
    print(code)





.. rst-class:: sphx-glr-script-out

 .. code-block:: none


    //===------------------------------------------------------------*- C++ -*-===//
    //
    // Automatically generated file for High-level Synthesis (HLS).
    //
    //===----------------------------------------------------------------------===//
    #include <algorithm>
    #include <ap_axi_sdata.h>
    #include <ap_fixed.h>
    #include <ap_int.h>
    #include <hls_math.h>
    #include <hls_stream.h>
    #include <math.h>
    #include <stdint.h>
    using namespace std;
    void gemm(
      float v0[1024][1024],
      float v1[1024][1024],
      float v2[1024][1024]
    ) {     // L2
      for (int v3 = 0; v3 < 1024; v3++) {   // L5
        for (int v4 = 0; v4 < 1024; v4++) { // L5
          v2[v3][v4] = 0.000000;    // L5
        }
      }
      l_S_i_j_0_i: for (int i = 0; i < 1024; i++) { // L6
        float v6[1024];     // L7
        l_j_init: for (int j_init = 0; j_init < 1024; j_init++) {   // L8
        #pragma HLS pipeline II=1
          v6[j_init] = 0.000000;    // L9
        }
        l_S_k_0_k: for (int k = 0; k < 1024; k++) { // L11
          l_j: for (int j = 0; j < 1024; j++) {     // L12
          #pragma HLS pipeline II=1
            float v10 = v0[i][k];   // L13
            float v11 = v1[k][j];   // L14
            float v12 = v10 * v11;  // L15
            float v13 = v6[j];      // L16
            float v14 = v13 + v12;  // L17
            v6[j] = v14;    // L18
          }
        }
        l_j_back: for (int j_back = 0; j_back < 1024; j_back++) {   // L21
        #pragma HLS pipeline II=1
          float v16 = v6[j_back];   // L22
          v2[i][j_back] = v16;      // L23
        }
      }
    }






.. GENERATED FROM PYTHON SOURCE LINES 125-135

We can see that the generated code preserves the same structure as the IR, and inserts
necessary headers and pragmas for Vivado/Vitis HLS. The generated code can be directly passed
to Vivado/Vitis HLS to generate RTL designs.

.. note::

   Vivado HLS was the previous name of Vitis HLS (before 2020.1). The previous HLS code
   can still run on the latest Vitis HLS, but the performance of the generated RTL design
   and the estimated reports may be different, as the newer version of Vitis HLS provides better
   automatic optimizations.

.. GENERATED FROM PYTHON SOURCE LINES 137-141

We also provide an easy way to invoke Vitis HLS from Allo. Users can simply provide
the synthesis mode that are supported by Vitis HLS (e.g., ``csim``, ``csyn``, ``sw_emu``,
``hw_emu``, and ``hw``), and the target project folder name. Allo will automatically generate
the HLS project and invoke the compiler to generate the RTL design.

.. GENERATED FROM PYTHON SOURCE LINES 141-144

.. code-block:: Python


    mod = s.build(target="vitis_hls", mode="csyn", project="gemm.prj")








.. GENERATED FROM PYTHON SOURCE LINES 145-163

You will see a ``gemm.prj`` folder is generated in the current directory:

- ``host.cpp``: The host (CPU) code that invokes the generated accelerator.
- ``kernel.cpp``: The generated accelerator code.
- ``run.tcl``: The Vivado HLS script that can be used to run the Vivado HLS project.
- ``Makefile``: Defined some shorthands for compiling the project.

To run Vitis HLS, you can simply invoke the built module without passing any arguments into it.

.. note::

   You need to configure the Vitis HLS environment before running the generated code.
   We have the Vitis environment configured on the Zhang group server, so you can directly
   ``source /work/shared/common/allo/vitis_2022.1_opt.sh`` to set up the environment.

.. code-block:: python

   mod()

.. GENERATED FROM PYTHON SOURCE LINES 165-190

After executing the above command, you can check the following report under ``gemm.prj/out.prj/solution1/syn/report/csynth.rpt``.

.. code-block:: python

   +--------------------------------------------------+------------+-----------+----------+------------+---------+
   |                      Modules                     |  Latency   |  Latency  | Iteration|            |   Trip  |
   |                      & Loops                     |  (cycles)  |    (ns)   |  Latency |  Interval  |  Count  |
   +--------------------------------------------------+------------+-----------+----------+------------+---------+
   |+ gemm                                            |  1080059934|  3.597e+09|         -|  1080059935|        -|
   | + gemm_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2  |     1048578|  3.492e+06|         -|     1048578|        -|
   |  o VITIS_LOOP_44_1_VITIS_LOOP_45_2               |     1048576|  3.492e+06|         2|           1|  1048576|
   | o l_S_buf0_buf0_l_0_l_buf0_l_1                   |     1048576|  3.492e+06|         2|           1|  1048576|
   | o l_S_buf1_buf1_l_0_l_buf1_l_1                   |     1048576|  3.492e+06|         2|           1|  1048576|
   | o l_S_i_j_0_i                                    |  1075865600|  3.583e+09|   1050650|           -|     1024|
   |  + gemm_Pipeline_l_j_init                        |        1026|  3.417e+03|         -|        1026|        -|
   |   o l_j_init                                     |        1024|  3.410e+03|         1|           1|     1024|
   |  + gemm_Pipeline_l_S_k_0_k_l_j                   |     1048591|  3.492e+06|         -|     1048591|        -|
   |   o l_S_k_0_k_l_j                                |     1048589|  3.492e+06|        15|           1|  1048576|
   |  + gemm_Pipeline_l_j_back                        |        1027|  3.420e+03|         -|        1027|        -|
   |   o l_j_back                                     |        1025|  3.413e+03|         3|           1|     1024|
   | o l_S_result2_result2_l_0_l_result2_l_1          |     1048578|  3.492e+06|         4|           1|  1048576|
   +--------------------------------------------------+------------+-----------+----------+------------+---------+

From the above output, we can clearly see that all the loops inside the GEMM kernel (marked as ``o``) are pipelined
with Initiation Interval (II) equal to 1. You can also find more detailed information under the ``report`` folder.

.. GENERATED FROM PYTHON SOURCE LINES 192-213

On-board Execution
------------------
After optimizing the design and make sure everything works correctly,
we can push the generated RTL design to the backend synthesis flow to generate
the bitstream for FPGA. In Allo, we can directly change the target to ``hw``
to launch the backend synthesis job. It may take several hours to generate the final
bitstream, so it would be better to run it using `tmux <https://github.com/tmux/tmux/wiki>`_.
Also, since the C design cannot support returning a new array, we need to
explicitly create an output array and pass it to the function.

.. code-block:: python

   mod = s.build(target="vitis_hls", mode="hw", project="gemm.prj")
   np_A = np.random.random((M, K)).astype(np.float32)
   np_B = np.random.random((K, N)).astype(np.float32)
   allo_C = np.zeros((M, N), dtype=np.float32)
   mod(np_A, np_B, allo_C)
   np.testing.assert_allclose(allo_C, np.matmul(np_A, np_B), rtol=1e-5, atol=1e-5)

Finally, you should be able to see the generated bitstream under the ``gemm.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1`` folder
(actual board name may be different), and the above test should pass.

.. GENERATED FROM PYTHON SOURCE LINES 215-231

To get more detailed information on the resource usage and performance of the generated design,
you can check the following files:

- ``gemm.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/top.xclbin``: The generated bitstream.
- ``gemm.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/top.link.xclbin.info``: Frequency of the actual design, which can be found in ``DATA_CLK``. By default, it is 300MHz.
- ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/top/hls_reports/top_csynth.rpt``: The HLS synthesis report.
- ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_full_util_routed.rpt``: The full utilization report after placement and routing. You can find the following resource usage:

  - LUT: ``1. CLB Logic -- CLB LUTs``
  - FF: ``1. CLB Logic -- CLB Registers -- Register as Flip Flop``
  - BRAM: ``3. BLOCKRAM -- Block RAM Tile``
  - DSP: ``4. ARITHMETIC -- DSPs``

- ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_slr_util_routed.rpt``: The per SLR utilization report after placement and routing.
- ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/top/top_vitis_hls.log``: The log file of the Vitis HLS.
- ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link/v++.log``: The log file of the Vivado backend synthesis.


.. rst-class:: sphx-glr-timing

   **Total running time of the script:** (0 minutes 0.270 seconds)


.. _sphx_glr_download_gallery_tutorial_02_vhls.py:

.. only:: html

  .. container:: sphx-glr-footer sphx-glr-footer-example

    .. container:: sphx-glr-download sphx-glr-download-jupyter

      :download:`Download Jupyter notebook: tutorial_02_vhls.ipynb <tutorial_02_vhls.ipynb>`

    .. container:: sphx-glr-download sphx-glr-download-python

      :download:`Download Python source code: tutorial_02_vhls.py <tutorial_02_vhls.py>`

    .. container:: sphx-glr-download sphx-glr-download-zip

      :download:`Download zipped: tutorial_02_vhls.zip <tutorial_02_vhls.zip>`


.. only:: html

 .. rst-class:: sphx-glr-signature

    `Gallery generated by Sphinx-Gallery <https://sphinx-gallery.github.io>`_
