Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Mar 20 17:26:33 2025
| Host         : DESKTOP-4904BLP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Project_top_module_timing_summary_routed.rpt -pb Project_top_module_timing_summary_routed.pb -rpx Project_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Project_top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2564)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5124)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2564)
---------------------------
 There are 2564 register/latch pins with no clock driven by root clock pin: debouncer_0/debouncer_count[4].out_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5124)
---------------------------------------------------
 There are 5124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.136        0.000                      0                  197        0.249        0.000                      0                  197        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.136        0.000                      0                  197        0.249        0.000                      0                  197        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.138ns (24.553%)  route 3.497ns (75.447%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  debouncer_0/debouncer_count[4].count_reg[4][28]/Q
                         net (fo=2, routed)           0.817     6.571    debouncer_0/debouncer_count[4].count_reg[4]_1[28]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  debouncer_0/debouncer_count[4].out[4]_i_11/O
                         net (fo=1, routed)           0.401     7.096    debouncer_0/debouncer_count[4].out[4]_i_11_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  debouncer_0/debouncer_count[4].out[4]_i_10/O
                         net (fo=1, routed)           0.434     7.655    debouncer_0/debouncer_count[4].out[4]_i_10_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  debouncer_0/debouncer_count[4].out[4]_i_7/O
                         net (fo=1, routed)           0.437     8.215    debouncer_0/debouncer_count[4].out[4]_i_7_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  debouncer_0/debouncer_count[4].out[4]_i_4/O
                         net (fo=2, routed)           0.443     8.782    debouncer_0/debouncer_count[4].out[4]_i_4_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.906 r  debouncer_0/debouncer_count[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.965     9.871    debouncer_0/debouncer_count[4].count[4][0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][24]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_CE)      -0.169    15.006    debouncer_0/debouncer_count[4].count_reg[4][24]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.138ns (24.553%)  route 3.497ns (75.447%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  debouncer_0/debouncer_count[4].count_reg[4][28]/Q
                         net (fo=2, routed)           0.817     6.571    debouncer_0/debouncer_count[4].count_reg[4]_1[28]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  debouncer_0/debouncer_count[4].out[4]_i_11/O
                         net (fo=1, routed)           0.401     7.096    debouncer_0/debouncer_count[4].out[4]_i_11_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  debouncer_0/debouncer_count[4].out[4]_i_10/O
                         net (fo=1, routed)           0.434     7.655    debouncer_0/debouncer_count[4].out[4]_i_10_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  debouncer_0/debouncer_count[4].out[4]_i_7/O
                         net (fo=1, routed)           0.437     8.215    debouncer_0/debouncer_count[4].out[4]_i_7_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  debouncer_0/debouncer_count[4].out[4]_i_4/O
                         net (fo=2, routed)           0.443     8.782    debouncer_0/debouncer_count[4].out[4]_i_4_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.906 r  debouncer_0/debouncer_count[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.965     9.871    debouncer_0/debouncer_count[4].count[4][0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_CE)      -0.169    15.006    debouncer_0/debouncer_count[4].count_reg[4][25]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.138ns (24.553%)  route 3.497ns (75.447%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  debouncer_0/debouncer_count[4].count_reg[4][28]/Q
                         net (fo=2, routed)           0.817     6.571    debouncer_0/debouncer_count[4].count_reg[4]_1[28]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  debouncer_0/debouncer_count[4].out[4]_i_11/O
                         net (fo=1, routed)           0.401     7.096    debouncer_0/debouncer_count[4].out[4]_i_11_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  debouncer_0/debouncer_count[4].out[4]_i_10/O
                         net (fo=1, routed)           0.434     7.655    debouncer_0/debouncer_count[4].out[4]_i_10_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  debouncer_0/debouncer_count[4].out[4]_i_7/O
                         net (fo=1, routed)           0.437     8.215    debouncer_0/debouncer_count[4].out[4]_i_7_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  debouncer_0/debouncer_count[4].out[4]_i_4/O
                         net (fo=2, routed)           0.443     8.782    debouncer_0/debouncer_count[4].out[4]_i_4_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.906 r  debouncer_0/debouncer_count[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.965     9.871    debouncer_0/debouncer_count[4].count[4][0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][26]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_CE)      -0.169    15.006    debouncer_0/debouncer_count[4].count_reg[4][26]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.138ns (24.553%)  route 3.497ns (75.447%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  debouncer_0/debouncer_count[4].count_reg[4][28]/Q
                         net (fo=2, routed)           0.817     6.571    debouncer_0/debouncer_count[4].count_reg[4]_1[28]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  debouncer_0/debouncer_count[4].out[4]_i_11/O
                         net (fo=1, routed)           0.401     7.096    debouncer_0/debouncer_count[4].out[4]_i_11_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  debouncer_0/debouncer_count[4].out[4]_i_10/O
                         net (fo=1, routed)           0.434     7.655    debouncer_0/debouncer_count[4].out[4]_i_10_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  debouncer_0/debouncer_count[4].out[4]_i_7/O
                         net (fo=1, routed)           0.437     8.215    debouncer_0/debouncer_count[4].out[4]_i_7_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  debouncer_0/debouncer_count[4].out[4]_i_4/O
                         net (fo=2, routed)           0.443     8.782    debouncer_0/debouncer_count[4].out[4]_i_4_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.906 r  debouncer_0/debouncer_count[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.965     9.871    debouncer_0/debouncer_count[4].count[4][0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][27]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_CE)      -0.169    15.006    debouncer_0/debouncer_count[4].count_reg[4][27]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.138ns (25.317%)  route 3.357ns (74.683%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  debouncer_0/debouncer_count[4].count_reg[4][28]/Q
                         net (fo=2, routed)           0.817     6.571    debouncer_0/debouncer_count[4].count_reg[4]_1[28]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  debouncer_0/debouncer_count[4].out[4]_i_11/O
                         net (fo=1, routed)           0.401     7.096    debouncer_0/debouncer_count[4].out[4]_i_11_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  debouncer_0/debouncer_count[4].out[4]_i_10/O
                         net (fo=1, routed)           0.434     7.655    debouncer_0/debouncer_count[4].out[4]_i_10_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  debouncer_0/debouncer_count[4].out[4]_i_7/O
                         net (fo=1, routed)           0.437     8.215    debouncer_0/debouncer_count[4].out[4]_i_7_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  debouncer_0/debouncer_count[4].out[4]_i_4/O
                         net (fo=2, routed)           0.443     8.782    debouncer_0/debouncer_count[4].out[4]_i_4_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.906 r  debouncer_0/debouncer_count[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.825     9.731    debouncer_0/debouncer_count[4].count[4][0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][20]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_CE)      -0.169    15.006    debouncer_0/debouncer_count[4].count_reg[4][20]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.138ns (25.317%)  route 3.357ns (74.683%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  debouncer_0/debouncer_count[4].count_reg[4][28]/Q
                         net (fo=2, routed)           0.817     6.571    debouncer_0/debouncer_count[4].count_reg[4]_1[28]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  debouncer_0/debouncer_count[4].out[4]_i_11/O
                         net (fo=1, routed)           0.401     7.096    debouncer_0/debouncer_count[4].out[4]_i_11_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  debouncer_0/debouncer_count[4].out[4]_i_10/O
                         net (fo=1, routed)           0.434     7.655    debouncer_0/debouncer_count[4].out[4]_i_10_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  debouncer_0/debouncer_count[4].out[4]_i_7/O
                         net (fo=1, routed)           0.437     8.215    debouncer_0/debouncer_count[4].out[4]_i_7_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  debouncer_0/debouncer_count[4].out[4]_i_4/O
                         net (fo=2, routed)           0.443     8.782    debouncer_0/debouncer_count[4].out[4]_i_4_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.906 r  debouncer_0/debouncer_count[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.825     9.731    debouncer_0/debouncer_count[4].count[4][0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][21]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_CE)      -0.169    15.006    debouncer_0/debouncer_count[4].count_reg[4][21]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.138ns (25.317%)  route 3.357ns (74.683%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  debouncer_0/debouncer_count[4].count_reg[4][28]/Q
                         net (fo=2, routed)           0.817     6.571    debouncer_0/debouncer_count[4].count_reg[4]_1[28]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  debouncer_0/debouncer_count[4].out[4]_i_11/O
                         net (fo=1, routed)           0.401     7.096    debouncer_0/debouncer_count[4].out[4]_i_11_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  debouncer_0/debouncer_count[4].out[4]_i_10/O
                         net (fo=1, routed)           0.434     7.655    debouncer_0/debouncer_count[4].out[4]_i_10_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  debouncer_0/debouncer_count[4].out[4]_i_7/O
                         net (fo=1, routed)           0.437     8.215    debouncer_0/debouncer_count[4].out[4]_i_7_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  debouncer_0/debouncer_count[4].out[4]_i_4/O
                         net (fo=2, routed)           0.443     8.782    debouncer_0/debouncer_count[4].out[4]_i_4_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.906 r  debouncer_0/debouncer_count[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.825     9.731    debouncer_0/debouncer_count[4].count[4][0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][22]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_CE)      -0.169    15.006    debouncer_0/debouncer_count[4].count_reg[4][22]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].count_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.138ns (25.317%)  route 3.357ns (74.683%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  debouncer_0/debouncer_count[4].count_reg[4][28]/Q
                         net (fo=2, routed)           0.817     6.571    debouncer_0/debouncer_count[4].count_reg[4]_1[28]
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  debouncer_0/debouncer_count[4].out[4]_i_11/O
                         net (fo=1, routed)           0.401     7.096    debouncer_0/debouncer_count[4].out[4]_i_11_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  debouncer_0/debouncer_count[4].out[4]_i_10/O
                         net (fo=1, routed)           0.434     7.655    debouncer_0/debouncer_count[4].out[4]_i_10_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.779 r  debouncer_0/debouncer_count[4].out[4]_i_7/O
                         net (fo=1, routed)           0.437     8.215    debouncer_0/debouncer_count[4].out[4]_i_7_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  debouncer_0/debouncer_count[4].out[4]_i_4/O
                         net (fo=2, routed)           0.443     8.782    debouncer_0/debouncer_count[4].out[4]_i_4_n_0
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     8.906 r  debouncer_0/debouncer_count[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.825     9.731    debouncer_0/debouncer_count[4].count[4][0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_CE)      -0.169    15.006    debouncer_0/debouncer_count[4].count_reg[4][23]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.097ns (44.168%)  route 2.651ns (55.832%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.632     5.235    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          0.835     6.526    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.622 r  buttons_BUFG[4]_inst/O
                         net (fo=2594, routed)        1.816     8.438    debouncer_0/DI[0]
    SLICE_X50Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.958 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.075 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.075    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.192 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.192    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.309 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.543 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  debouncer_0/debouncer_count[4].count_reg[4][28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.983    debouncer_0/debouncer_count[4].count_reg[4][28]_i_1_n_6
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][29]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109    15.284    debouncer_0/debouncer_count[4].count_reg[4][29]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/debouncer_count[4].count_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.089ns (44.073%)  route 2.651ns (55.927%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.632     5.235    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  debouncer_0/debouncer_count[4].out_reg[4]/Q
                         net (fo=34, routed)          0.835     6.526    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.622 r  buttons_BUFG[4]_inst/O
                         net (fo=2594, routed)        1.816     8.438    debouncer_0/DI[0]
    SLICE_X50Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.958 r  debouncer_0/debouncer_count[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.958    debouncer_0/debouncer_count[4].count_reg[4][0]_i_2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.075 r  debouncer_0/debouncer_count[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.075    debouncer_0/debouncer_count[4].count_reg[4][4]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.192 r  debouncer_0/debouncer_count[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.192    debouncer_0/debouncer_count[4].count_reg[4][8]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.309 r  debouncer_0/debouncer_count[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.309    debouncer_0/debouncer_count[4].count_reg[4][12]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.426 r  debouncer_0/debouncer_count[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.426    debouncer_0/debouncer_count[4].count_reg[4][16]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.543 r  debouncer_0/debouncer_count[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.543    debouncer_0/debouncer_count[4].count_reg[4][20]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  debouncer_0/debouncer_count[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    debouncer_0/debouncer_count[4].count_reg[4][24]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.975 r  debouncer_0/debouncer_count[4].count_reg[4][28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.975    debouncer_0/debouncer_count[4].count_reg[4][28]_i_1_n_4
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  debouncer_0/debouncer_count[4].count_reg[4][31]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109    15.284    debouncer_0/debouncer_count[4].count_reg[4][31]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y103        FDRE                                         r  mssd_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  mssd_0/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.828    mssd_0/count[0]
    SLICE_X14Y103        LUT1 (Prop_lut1_I0_O)        0.043     1.871 r  mssd_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    mssd_0/p_1_in[0]
    SLICE_X14Y103        FDRE                                         r  mssd_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y103        FDRE                                         r  mssd_0/count_reg[0]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X14Y103        FDRE (Hold_fdre_C_D)         0.133     1.621    mssd_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  mssd_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  mssd_0/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.747    mssd_0/count[12]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  mssd_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.855    mssd_0/p_1_in[12]
    SLICE_X15Y105        FDRE                                         r  mssd_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  mssd_0/count_reg[12]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X15Y105        FDRE (Hold_fdre_C_D)         0.105     1.593    mssd_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y106        FDRE                                         r  mssd_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  mssd_0/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.747    mssd_0/count[16]
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  mssd_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.855    mssd_0/p_1_in[16]
    SLICE_X15Y106        FDRE                                         r  mssd_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y106        FDRE                                         r  mssd_0/count_reg[16]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.105     1.593    mssd_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  mssd_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mssd_0/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.746    mssd_0/count[24]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  mssd_0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.854    mssd_0/p_1_in[24]
    SLICE_X15Y108        FDRE                                         r  mssd_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.839     2.004    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  mssd_0/count_reg[24]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X15Y108        FDRE (Hold_fdre_C_D)         0.105     1.592    mssd_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y109        FDRE                                         r  mssd_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mssd_0/count_reg[28]/Q
                         net (fo=2, routed)           0.117     1.746    mssd_0/count[28]
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  mssd_0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.854    mssd_0/p_1_in[28]
    SLICE_X15Y109        FDRE                                         r  mssd_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.839     2.004    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y109        FDRE                                         r  mssd_0/count_reg[28]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X15Y109        FDRE (Hold_fdre_C_D)         0.105     1.592    mssd_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y103        FDRE                                         r  mssd_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  mssd_0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.750    mssd_0/count[4]
    SLICE_X15Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  mssd_0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.858    mssd_0/p_1_in[4]
    SLICE_X15Y103        FDRE                                         r  mssd_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y103        FDRE                                         r  mssd_0/count_reg[4]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X15Y103        FDRE (Hold_fdre_C_D)         0.105     1.593    mssd_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y104        FDRE                                         r  mssd_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  mssd_0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.750    mssd_0/count[8]
    SLICE_X15Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  mssd_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.858    mssd_0/p_1_in[8]
    SLICE_X15Y104        FDRE                                         r  mssd_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y104        FDRE                                         r  mssd_0/count_reg[8]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X15Y104        FDRE (Hold_fdre_C_D)         0.105     1.593    mssd_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y107        FDRE                                         r  mssd_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mssd_0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.749    mssd_0/count[20]
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  mssd_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.857    mssd_0/p_1_in[20]
    SLICE_X15Y107        FDRE                                         r  mssd_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.839     2.004    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y107        FDRE                                         r  mssd_0/count_reg[20]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X15Y107        FDRE (Hold_fdre_C_D)         0.105     1.592    mssd_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y104        FDRE                                         r  mssd_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  mssd_0/count_reg[5]/Q
                         net (fo=2, routed)           0.114     1.743    mssd_0/count[5]
    SLICE_X15Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  mssd_0/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.858    mssd_0/p_1_in[5]
    SLICE_X15Y104        FDRE                                         r  mssd_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y104        FDRE                                         r  mssd_0/count_reg[5]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X15Y104        FDRE (Hold_fdre_C_D)         0.105     1.593    mssd_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  mssd_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  mssd_0/count_reg[9]/Q
                         net (fo=2, routed)           0.116     1.746    mssd_0/count[9]
    SLICE_X15Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  mssd_0/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.861    mssd_0/p_1_in[9]
    SLICE_X15Y105        FDRE                                         r  mssd_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y105        FDRE                                         r  mssd_0/count_reg[9]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X15Y105        FDRE (Hold_fdre_C_D)         0.105     1.593    mssd_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y104   debouncer_0/debouncer_count[0].count_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y108   debouncer_0/debouncer_count[0].count_reg[0][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y108   debouncer_0/debouncer_count[0].count_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y104   debouncer_0/debouncer_count[0].count_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y104   debouncer_0/debouncer_count[0].count_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y104   debouncer_0/debouncer_count[0].count_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y104   debouncer_0/debouncer_count[0].count_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   debouncer_0/debouncer_count[0].count_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y107   debouncer_0/debouncer_count[0].count_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5115 Endpoints
Min Delay          5115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[1].Reg/OUT_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.960ns  (logic 5.115ns (11.129%)  route 40.845ns (88.871%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.403    38.796    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X15Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.093 r  my_computer/my_datapath/data_memory/OUT[28]_i_89/O
                         net (fo=1, routed)           0.000    39.093    my_computer/my_datapath/data_memory/OUT[28]_i_89_n_0
    SLICE_X15Y172        MUXF7 (Prop_muxf7_I1_O)      0.217    39.310 r  my_computer/my_datapath/data_memory/OUT_reg[28]_i_45/O
                         net (fo=1, routed)           0.000    39.310    my_computer/my_datapath/data_memory/OUT_reg[28]_i_45_n_0
    SLICE_X15Y172        MUXF8 (Prop_muxf8_I1_O)      0.094    39.404 r  my_computer/my_datapath/data_memory/OUT_reg[28]_i_18/O
                         net (fo=1, routed)           1.511    40.915    my_computer/my_datapath/data_memory/OUT_reg[28]_i_18_n_0
    SLICE_X35Y167        LUT6 (Prop_lut6_I5_O)        0.316    41.231 r  my_computer/my_datapath/data_memory/OUT[28]_i_9/O
                         net (fo=1, routed)           0.000    41.231    my_computer/my_datapath/data_memory/OUT[28]_i_9_n_0
    SLICE_X35Y167        MUXF7 (Prop_muxf7_I0_O)      0.238    41.469 r  my_computer/my_datapath/data_memory/OUT_reg[28]_i_4/O
                         net (fo=1, routed)           0.000    41.469    my_computer/my_datapath/data_memory/OUT_reg[28]_i_4_n_0
    SLICE_X35Y167        MUXF8 (Prop_muxf8_I0_O)      0.104    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[28]_i_2/O
                         net (fo=2, routed)           1.666    43.240    my_computer/my_datapath/PCreg/ReadData[27]
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.316    43.556 r  my_computer/my_datapath/PCreg/OUT[28]_i_1__0/O
                         net (fo=15, routed)          2.404    45.960    my_computer/my_datapath/register_file/registers[1].Reg/Result_out[28]
    SLICE_X28Y130        FDRE                                         r  my_computer/my_datapath/register_file/registers[1].Reg/OUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[11].Reg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.927ns  (logic 5.104ns (11.113%)  route 40.823ns (88.887%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.623    39.016    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X14Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.313 r  my_computer/my_datapath/data_memory/OUT[12]_i_90/O
                         net (fo=1, routed)           0.000    39.313    my_computer/my_datapath/data_memory/OUT[12]_i_90_n_0
    SLICE_X14Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.522 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_46/O
                         net (fo=1, routed)           0.000    39.522    my_computer/my_datapath/data_memory/OUT_reg[12]_i_46_n_0
    SLICE_X14Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.610 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_18/O
                         net (fo=1, routed)           1.403    41.013    my_computer/my_datapath/data_memory/OUT_reg[12]_i_18_n_0
    SLICE_X38Y169        LUT6 (Prop_lut6_I5_O)        0.319    41.332 r  my_computer/my_datapath/data_memory/OUT[12]_i_9/O
                         net (fo=1, routed)           0.000    41.332    my_computer/my_datapath/data_memory/OUT[12]_i_9_n_0
    SLICE_X38Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    41.573    my_computer/my_datapath/data_memory/OUT_reg[12]_i_4_n_0
    SLICE_X38Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    41.671 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_2/O
                         net (fo=2, routed)           2.188    43.859    my_computer/my_datapath/PCreg/ReadData[11]
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.319    44.178 r  my_computer/my_datapath/PCreg/OUT[12]_i_1__0/O
                         net (fo=15, routed)          1.749    45.927    my_computer/my_datapath/register_file/registers[11].Reg/Result_out[12]
    SLICE_X52Y131        FDRE                                         r  my_computer/my_datapath/register_file/registers[11].Reg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[10].Reg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.922ns  (logic 5.104ns (11.115%)  route 40.818ns (88.885%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.623    39.016    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X14Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.313 r  my_computer/my_datapath/data_memory/OUT[12]_i_90/O
                         net (fo=1, routed)           0.000    39.313    my_computer/my_datapath/data_memory/OUT[12]_i_90_n_0
    SLICE_X14Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.522 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_46/O
                         net (fo=1, routed)           0.000    39.522    my_computer/my_datapath/data_memory/OUT_reg[12]_i_46_n_0
    SLICE_X14Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.610 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_18/O
                         net (fo=1, routed)           1.403    41.013    my_computer/my_datapath/data_memory/OUT_reg[12]_i_18_n_0
    SLICE_X38Y169        LUT6 (Prop_lut6_I5_O)        0.319    41.332 r  my_computer/my_datapath/data_memory/OUT[12]_i_9/O
                         net (fo=1, routed)           0.000    41.332    my_computer/my_datapath/data_memory/OUT[12]_i_9_n_0
    SLICE_X38Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    41.573    my_computer/my_datapath/data_memory/OUT_reg[12]_i_4_n_0
    SLICE_X38Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    41.671 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_2/O
                         net (fo=2, routed)           2.188    43.859    my_computer/my_datapath/PCreg/ReadData[11]
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.319    44.178 r  my_computer/my_datapath/PCreg/OUT[12]_i_1__0/O
                         net (fo=15, routed)          1.744    45.922    my_computer/my_datapath/register_file/registers[10].Reg/Result_out[12]
    SLICE_X54Y132        FDRE                                         r  my_computer/my_datapath/register_file/registers[10].Reg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[4].Reg/OUT_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.859ns  (logic 5.115ns (11.154%)  route 40.744ns (88.846%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.403    38.796    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X15Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.093 r  my_computer/my_datapath/data_memory/OUT[28]_i_89/O
                         net (fo=1, routed)           0.000    39.093    my_computer/my_datapath/data_memory/OUT[28]_i_89_n_0
    SLICE_X15Y172        MUXF7 (Prop_muxf7_I1_O)      0.217    39.310 r  my_computer/my_datapath/data_memory/OUT_reg[28]_i_45/O
                         net (fo=1, routed)           0.000    39.310    my_computer/my_datapath/data_memory/OUT_reg[28]_i_45_n_0
    SLICE_X15Y172        MUXF8 (Prop_muxf8_I1_O)      0.094    39.404 r  my_computer/my_datapath/data_memory/OUT_reg[28]_i_18/O
                         net (fo=1, routed)           1.511    40.915    my_computer/my_datapath/data_memory/OUT_reg[28]_i_18_n_0
    SLICE_X35Y167        LUT6 (Prop_lut6_I5_O)        0.316    41.231 r  my_computer/my_datapath/data_memory/OUT[28]_i_9/O
                         net (fo=1, routed)           0.000    41.231    my_computer/my_datapath/data_memory/OUT[28]_i_9_n_0
    SLICE_X35Y167        MUXF7 (Prop_muxf7_I0_O)      0.238    41.469 r  my_computer/my_datapath/data_memory/OUT_reg[28]_i_4/O
                         net (fo=1, routed)           0.000    41.469    my_computer/my_datapath/data_memory/OUT_reg[28]_i_4_n_0
    SLICE_X35Y167        MUXF8 (Prop_muxf8_I0_O)      0.104    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[28]_i_2/O
                         net (fo=2, routed)           1.666    43.240    my_computer/my_datapath/PCreg/ReadData[27]
    SLICE_X37Y133        LUT5 (Prop_lut5_I1_O)        0.316    43.556 r  my_computer/my_datapath/PCreg/OUT[28]_i_1__0/O
                         net (fo=15, routed)          2.303    45.859    my_computer/my_datapath/register_file/registers[4].Reg/Result_out[28]
    SLICE_X31Y131        FDRE                                         r  my_computer/my_datapath/register_file/registers[4].Reg/OUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[13].Reg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.806ns  (logic 5.104ns (11.143%)  route 40.702ns (88.857%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.623    39.016    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X14Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.313 r  my_computer/my_datapath/data_memory/OUT[12]_i_90/O
                         net (fo=1, routed)           0.000    39.313    my_computer/my_datapath/data_memory/OUT[12]_i_90_n_0
    SLICE_X14Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.522 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_46/O
                         net (fo=1, routed)           0.000    39.522    my_computer/my_datapath/data_memory/OUT_reg[12]_i_46_n_0
    SLICE_X14Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.610 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_18/O
                         net (fo=1, routed)           1.403    41.013    my_computer/my_datapath/data_memory/OUT_reg[12]_i_18_n_0
    SLICE_X38Y169        LUT6 (Prop_lut6_I5_O)        0.319    41.332 r  my_computer/my_datapath/data_memory/OUT[12]_i_9/O
                         net (fo=1, routed)           0.000    41.332    my_computer/my_datapath/data_memory/OUT[12]_i_9_n_0
    SLICE_X38Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    41.573    my_computer/my_datapath/data_memory/OUT_reg[12]_i_4_n_0
    SLICE_X38Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    41.671 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_2/O
                         net (fo=2, routed)           2.188    43.859    my_computer/my_datapath/PCreg/ReadData[11]
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.319    44.178 r  my_computer/my_datapath/PCreg/OUT[12]_i_1__0/O
                         net (fo=15, routed)          1.628    45.806    my_computer/my_datapath/register_file/registers[13].Reg/Result_out[12]
    SLICE_X54Y129        FDRE                                         r  my_computer/my_datapath/register_file/registers[13].Reg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[6].Reg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.806ns  (logic 5.104ns (11.143%)  route 40.702ns (88.857%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.623    39.016    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X14Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.313 r  my_computer/my_datapath/data_memory/OUT[12]_i_90/O
                         net (fo=1, routed)           0.000    39.313    my_computer/my_datapath/data_memory/OUT[12]_i_90_n_0
    SLICE_X14Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.522 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_46/O
                         net (fo=1, routed)           0.000    39.522    my_computer/my_datapath/data_memory/OUT_reg[12]_i_46_n_0
    SLICE_X14Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.610 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_18/O
                         net (fo=1, routed)           1.403    41.013    my_computer/my_datapath/data_memory/OUT_reg[12]_i_18_n_0
    SLICE_X38Y169        LUT6 (Prop_lut6_I5_O)        0.319    41.332 r  my_computer/my_datapath/data_memory/OUT[12]_i_9/O
                         net (fo=1, routed)           0.000    41.332    my_computer/my_datapath/data_memory/OUT[12]_i_9_n_0
    SLICE_X38Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    41.573    my_computer/my_datapath/data_memory/OUT_reg[12]_i_4_n_0
    SLICE_X38Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    41.671 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_2/O
                         net (fo=2, routed)           2.188    43.859    my_computer/my_datapath/PCreg/ReadData[11]
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.319    44.178 r  my_computer/my_datapath/PCreg/OUT[12]_i_1__0/O
                         net (fo=15, routed)          1.628    45.806    my_computer/my_datapath/register_file/registers[6].Reg/Result_out[12]
    SLICE_X55Y129        FDRE                                         r  my_computer/my_datapath/register_file/registers[6].Reg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[14].Reg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.781ns  (logic 5.104ns (11.149%)  route 40.677ns (88.851%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.623    39.016    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X14Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.313 r  my_computer/my_datapath/data_memory/OUT[12]_i_90/O
                         net (fo=1, routed)           0.000    39.313    my_computer/my_datapath/data_memory/OUT[12]_i_90_n_0
    SLICE_X14Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.522 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_46/O
                         net (fo=1, routed)           0.000    39.522    my_computer/my_datapath/data_memory/OUT_reg[12]_i_46_n_0
    SLICE_X14Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.610 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_18/O
                         net (fo=1, routed)           1.403    41.013    my_computer/my_datapath/data_memory/OUT_reg[12]_i_18_n_0
    SLICE_X38Y169        LUT6 (Prop_lut6_I5_O)        0.319    41.332 r  my_computer/my_datapath/data_memory/OUT[12]_i_9/O
                         net (fo=1, routed)           0.000    41.332    my_computer/my_datapath/data_memory/OUT[12]_i_9_n_0
    SLICE_X38Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    41.573    my_computer/my_datapath/data_memory/OUT_reg[12]_i_4_n_0
    SLICE_X38Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    41.671 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_2/O
                         net (fo=2, routed)           2.188    43.859    my_computer/my_datapath/PCreg/ReadData[11]
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.319    44.178 r  my_computer/my_datapath/PCreg/OUT[12]_i_1__0/O
                         net (fo=15, routed)          1.603    45.781    my_computer/my_datapath/register_file/registers[14].Reg/Result_out[12]
    SLICE_X54Y130        FDRE                                         r  my_computer/my_datapath/register_file/registers[14].Reg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[3].Reg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.781ns  (logic 5.104ns (11.149%)  route 40.677ns (88.851%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.623    39.016    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X14Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.313 r  my_computer/my_datapath/data_memory/OUT[12]_i_90/O
                         net (fo=1, routed)           0.000    39.313    my_computer/my_datapath/data_memory/OUT[12]_i_90_n_0
    SLICE_X14Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.522 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_46/O
                         net (fo=1, routed)           0.000    39.522    my_computer/my_datapath/data_memory/OUT_reg[12]_i_46_n_0
    SLICE_X14Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.610 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_18/O
                         net (fo=1, routed)           1.403    41.013    my_computer/my_datapath/data_memory/OUT_reg[12]_i_18_n_0
    SLICE_X38Y169        LUT6 (Prop_lut6_I5_O)        0.319    41.332 r  my_computer/my_datapath/data_memory/OUT[12]_i_9/O
                         net (fo=1, routed)           0.000    41.332    my_computer/my_datapath/data_memory/OUT[12]_i_9_n_0
    SLICE_X38Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    41.573    my_computer/my_datapath/data_memory/OUT_reg[12]_i_4_n_0
    SLICE_X38Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    41.671 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_2/O
                         net (fo=2, routed)           2.188    43.859    my_computer/my_datapath/PCreg/ReadData[11]
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.319    44.178 r  my_computer/my_datapath/PCreg/OUT[12]_i_1__0/O
                         net (fo=15, routed)          1.603    45.781    my_computer/my_datapath/register_file/registers[3].Reg/Result_out[12]
    SLICE_X55Y130        FDRE                                         r  my_computer/my_datapath/register_file/registers[3].Reg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[7].Reg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.769ns  (logic 5.104ns (11.152%)  route 40.665ns (88.848%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.623    39.016    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X14Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.313 r  my_computer/my_datapath/data_memory/OUT[12]_i_90/O
                         net (fo=1, routed)           0.000    39.313    my_computer/my_datapath/data_memory/OUT[12]_i_90_n_0
    SLICE_X14Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.522 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_46/O
                         net (fo=1, routed)           0.000    39.522    my_computer/my_datapath/data_memory/OUT_reg[12]_i_46_n_0
    SLICE_X14Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.610 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_18/O
                         net (fo=1, routed)           1.403    41.013    my_computer/my_datapath/data_memory/OUT_reg[12]_i_18_n_0
    SLICE_X38Y169        LUT6 (Prop_lut6_I5_O)        0.319    41.332 r  my_computer/my_datapath/data_memory/OUT[12]_i_9/O
                         net (fo=1, routed)           0.000    41.332    my_computer/my_datapath/data_memory/OUT[12]_i_9_n_0
    SLICE_X38Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    41.573    my_computer/my_datapath/data_memory/OUT_reg[12]_i_4_n_0
    SLICE_X38Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    41.671 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_2/O
                         net (fo=2, routed)           2.188    43.859    my_computer/my_datapath/PCreg/ReadData[11]
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.319    44.178 r  my_computer/my_datapath/PCreg/OUT[12]_i_1__0/O
                         net (fo=15, routed)          1.591    45.769    my_computer/my_datapath/register_file/registers[7].Reg/Result_out[12]
    SLICE_X56Y130        FDRE                                         r  my_computer/my_datapath/register_file/registers[7].Reg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[12].Reg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.757ns  (logic 5.104ns (11.155%)  route 40.653ns (88.845%))
  Logic Levels:           23  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=3 MUXF8=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          2.438     2.894    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X41Y120        LUT5 (Prop_lut5_I1_O)        0.154     3.048 r  my_computer/my_datapath/PCreg/mem[0][7]_i_44/O
                         net (fo=4, routed)           0.525     3.573    my_computer/my_datapath/PCreg/OUT_reg[4]_1
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.327     3.900 f  my_computer/my_datapath/PCreg/mem[0][7]_i_21/O
                         net (fo=14, routed)          1.544     5.444    my_computer/my_datapath/PCreg/OUT_reg[5]_2[0]
    SLICE_X38Y122        LUT4 (Prop_lut4_I0_O)        0.156     5.600 r  my_computer/my_datapath/PCreg/mem[0][7]_i_60/O
                         net (fo=2, routed)           0.745     6.345    my_computer/my_datapath/PCreg/RegSrc[1]
    SLICE_X35Y123        LUT5 (Prop_lut5_I1_O)        0.355     6.700 r  my_computer/my_datapath/PCreg/mem[0][7]_i_28/O
                         net (fo=35, routed)          3.721    10.422    my_computer/my_datapath/PCreg/RA2[3]
    SLICE_X54Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.705 r  my_computer/my_datapath/PCreg/mem_reg[0][2]_i_2/O
                         net (fo=86, routed)          5.279    15.984    my_computer/my_datapath/PCreg/WriteData[2]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.319    16.303 r  my_computer/my_datapath/PCreg/mem[3][7]_i_44/O
                         net (fo=1, routed)           1.289    17.592    my_computer/my_datapath/PCreg/mem[3][7]_i_44_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.716 r  my_computer/my_datapath/PCreg/mem[3][7]_i_35/O
                         net (fo=5, routed)           0.844    18.560    my_computer/my_datapath/PCreg/mem[3][7]_i_35_n_0
    SLICE_X14Y128        LUT5 (Prop_lut5_I4_O)        0.124    18.684 r  my_computer/my_datapath/PCreg/mem[0][7]_i_192/O
                         net (fo=2, routed)           0.507    19.191    my_computer/my_datapath/PCreg/mem[0][7]_i_192_n_0
    SLICE_X15Y128        LUT5 (Prop_lut5_I2_O)        0.124    19.315 r  my_computer/my_datapath/PCreg/mem[3][7]_i_28/O
                         net (fo=2, routed)           0.996    20.311    my_computer/my_datapath/PCreg/mem[3][7]_i_28_n_0
    SLICE_X30Y127        LUT4 (Prop_lut4_I1_O)        0.124    20.435 r  my_computer/my_datapath/PCreg/mem[3][7]_i_16/O
                         net (fo=9, routed)           1.019    21.454    my_computer/my_datapath/PCreg/SrcB[1]
    SLICE_X43Y123        LUT2 (Prop_lut2_I1_O)        0.124    21.578 r  my_computer/my_datapath/PCreg/mem[0][7]_i_114/O
                         net (fo=1, routed)           0.000    21.578    my_computer/my_datapath/PCreg/mem[0][7]_i_114_n_0
    SLICE_X43Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.805 r  my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49/O[1]
                         net (fo=1, routed)           1.150    22.954    my_computer/my_datapath/PCreg/mem_reg[0][7]_i_49_n_6
    SLICE_X41Y122        LUT6 (Prop_lut6_I3_O)        0.303    23.257 r  my_computer/my_datapath/PCreg/mem[3][7]_i_13/O
                         net (fo=1, routed)           0.803    24.060    my_computer/my_datapath/PCreg/mem[3][7]_i_13_n_0
    SLICE_X38Y122        LUT5 (Prop_lut5_I0_O)        0.124    24.184 r  my_computer/my_datapath/PCreg/mem[3][7]_i_9/O
                         net (fo=1, routed)           0.000    24.184    my_computer/my_datapath/PCreg/mem[3][7]_i_9_n_0
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.209    24.393 r  my_computer/my_datapath/PCreg/mem_reg[3][7]_i_5/O
                         net (fo=2325, routed)       14.623    39.016    my_computer/my_datapath/data_memory/ALUResult[1]
    SLICE_X14Y172        LUT6 (Prop_lut6_I2_O)        0.297    39.313 r  my_computer/my_datapath/data_memory/OUT[12]_i_90/O
                         net (fo=1, routed)           0.000    39.313    my_computer/my_datapath/data_memory/OUT[12]_i_90_n_0
    SLICE_X14Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.522 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_46/O
                         net (fo=1, routed)           0.000    39.522    my_computer/my_datapath/data_memory/OUT_reg[12]_i_46_n_0
    SLICE_X14Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.610 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_18/O
                         net (fo=1, routed)           1.403    41.013    my_computer/my_datapath/data_memory/OUT_reg[12]_i_18_n_0
    SLICE_X38Y169        LUT6 (Prop_lut6_I5_O)        0.319    41.332 r  my_computer/my_datapath/data_memory/OUT[12]_i_9/O
                         net (fo=1, routed)           0.000    41.332    my_computer/my_datapath/data_memory/OUT[12]_i_9_n_0
    SLICE_X38Y169        MUXF7 (Prop_muxf7_I0_O)      0.241    41.573 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    41.573    my_computer/my_datapath/data_memory/OUT_reg[12]_i_4_n_0
    SLICE_X38Y169        MUXF8 (Prop_muxf8_I0_O)      0.098    41.671 r  my_computer/my_datapath/data_memory/OUT_reg[12]_i_2/O
                         net (fo=2, routed)           2.188    43.859    my_computer/my_datapath/PCreg/ReadData[11]
    SLICE_X36Y129        LUT5 (Prop_lut5_I1_O)        0.319    44.178 r  my_computer/my_datapath/PCreg/OUT[12]_i_1__0/O
                         net (fo=15, routed)          1.579    45.757    my_computer/my_datapath/register_file/registers[12].Reg/Result_out[12]
    SLICE_X52Y130        FDRE                                         r  my_computer/my_datapath/register_file/registers[12].Reg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/my_controller/N_reg/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_controller/N_reg/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE                         0.000     0.000 r  my_computer/my_controller/N_reg/OUT_reg[0]/C
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_controller/N_reg/OUT_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    my_computer/my_datapath/PCreg/N
    SLICE_X37Y123        LUT4 (Prop_lut4_I3_O)        0.042     0.351 r  my_computer/my_datapath/PCreg/OUT[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.351    my_computer/my_controller/N_reg/OUT_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  my_computer/my_controller/N_reg/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/C_reg/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_controller/C_reg/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE                         0.000     0.000 r  my_computer/my_controller/C_reg/OUT_reg[0]/C
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_controller/C_reg/OUT_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    my_computer/my_datapath/PCreg/C
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  my_computer/my_datapath/PCreg/OUT[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    my_computer/my_controller/C_reg/OUT_reg[0]_1
    SLICE_X45Y124        FDRE                                         r  my_computer/my_controller/C_reg/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.084%)  route 0.193ns (50.916%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          0.193     0.334    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X45Y130        LUT5 (Prop_lut5_I3_O)        0.045     0.379 r  my_computer/my_datapath/PCreg/OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    my_computer/my_datapath/PCreg/PCNot[2]
    SLICE_X45Y130        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.946%)  route 0.210ns (53.054%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[0]/C
    SLICE_X44Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_datapath/PCreg/OUT_reg[0]/Q
                         net (fo=74, routed)          0.210     0.351    my_computer/my_datapath/PCreg/Q[0]
    SLICE_X44Y128        LUT5 (Prop_lut5_I3_O)        0.045     0.396 r  my_computer/my_datapath/PCreg/OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    my_computer/my_datapath/PCreg/PCNot[0]
    SLICE_X44Y128        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.662%)  route 0.240ns (56.338%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[1]/C
    SLICE_X39Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_datapath/PCreg/OUT_reg[1]/Q
                         net (fo=76, routed)          0.240     0.381    my_computer/my_datapath/PCreg/Q[1]
    SLICE_X39Y122        LUT5 (Prop_lut5_I3_O)        0.045     0.426 r  my_computer/my_datapath/PCreg/OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.426    my_computer/my_datapath/PCreg/PCNot[1]
    SLICE_X39Y122        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/V_reg/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_controller/V_reg/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.404%)  route 0.243ns (56.596%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE                         0.000     0.000 r  my_computer/my_controller/V_reg/OUT_reg[0]/C
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_controller/V_reg/OUT_reg[0]/Q
                         net (fo=3, routed)           0.243     0.384    my_computer/my_datapath/PCreg/V
    SLICE_X36Y124        LUT6 (Prop_lut6_I5_O)        0.045     0.429 r  my_computer/my_datapath/PCreg/OUT[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.429    my_computer/my_controller/V_reg/OUT_reg[0]_1
    SLICE_X36Y124        FDRE                                         r  my_computer/my_controller/V_reg/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_controller/Z_reg/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_controller/Z_reg/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.185%)  route 0.245ns (56.815%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE                         0.000     0.000 r  my_computer/my_controller/Z_reg/OUT_reg[0]/C
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_controller/Z_reg/OUT_reg[0]/Q
                         net (fo=3, routed)           0.245     0.386    my_computer/my_datapath/PCreg/Z
    SLICE_X36Y125        LUT6 (Prop_lut6_I5_O)        0.045     0.431 r  my_computer/my_datapath/PCreg/OUT[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.431    my_computer/my_controller/Z_reg/OUT_reg[0]_0
    SLICE_X36Y125        FDRE                                         r  my_computer/my_controller/Z_reg/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[0].Reg/OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.184ns (33.075%)  route 0.372ns (66.925%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[2]/C
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_computer/my_datapath/PCreg/OUT_reg[2]/Q
                         net (fo=78, routed)          0.195     0.336    my_computer/my_datapath/PCreg/Q[2]
    SLICE_X45Y130        LUT5 (Prop_lut5_I0_O)        0.043     0.379 r  my_computer/my_datapath/PCreg/OUT[2]_i_1__0/O
                         net (fo=15, routed)          0.177     0.556    my_computer/my_datapath/register_file/registers[0].Reg/Result_out[2]
    SLICE_X48Y131        FDRE                                         r  my_computer/my_datapath/register_file/registers[0].Reg/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/register_file/registers[4].Reg/OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.495%)  route 0.386ns (67.505%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[1]/C
    SLICE_X39Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_datapath/PCreg/OUT_reg[1]/Q
                         net (fo=76, routed)          0.196     0.337    my_computer/my_datapath/PCreg/Q[1]
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.045     0.382 r  my_computer/my_datapath/PCreg/OUT[1]_i_1__0/O
                         net (fo=15, routed)          0.190     0.572    my_computer/my_datapath/register_file/registers[4].Reg/Result_out[1]
    SLICE_X39Y121        FDRE                                         r  my_computer/my_datapath/register_file/registers[4].Reg/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/my_datapath/PCreg/OUT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.358ns (60.323%)  route 0.235ns (39.677%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE                         0.000     0.000 r  my_computer/my_datapath/PCreg/OUT_reg[12]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/my_datapath/PCreg/OUT_reg[12]/Q
                         net (fo=2, routed)           0.106     0.247    my_computer/my_datapath/PCp4/Q[10]
    SLICE_X35Y129        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.357 r  my_computer/my_datapath/PCp4/OUT_carry__1/O[1]
                         net (fo=4, routed)           0.130     0.486    my_computer/my_datapath/PCreg/PCPlus4[9]
    SLICE_X36Y129        LUT5 (Prop_lut5_I3_O)        0.107     0.593 r  my_computer/my_datapath/PCreg/OUT[12]_i_1/O
                         net (fo=1, routed)           0.000     0.593    my_computer/my_datapath/PCreg/PCNot[12]
    SLICE_X36Y129        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.916ns  (logic 4.651ns (36.014%)  route 8.264ns (63.986%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          2.364     8.049    my_computer/my_datapath/PCreg/idx[1]
    SLICE_X44Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.173 r  my_computer/my_datapath/PCreg/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     8.173    my_computer/my_datapath/register_file/registers[3].Reg/CE_OBUF_inst_i_1_2
    SLICE_X44Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     8.390 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.051     9.440    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X45Y124        LUT4 (Prop_lut4_I3_O)        0.299     9.739 r  my_computer/my_datapath/register_file/registers[3].Reg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.849    14.588    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.144 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    18.144    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.557ns  (logic 4.853ns (38.643%)  route 7.705ns (61.357%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          2.121     7.806    my_computer/my_datapath/register_file/registers[3].Reg/idx[1]
    SLICE_X46Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.930 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.930    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_6_n_0
    SLICE_X46Y126        MUXF7 (Prop_muxf7_I0_O)      0.209     8.139 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.218     9.357    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_2_n_0
    SLICE_X45Y124        LUT4 (Prop_lut4_I3_O)        0.327     9.684 r  my_computer/my_datapath/register_file/registers[3].Reg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.365    14.049    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.737    17.786 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    17.786    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.412ns  (logic 4.663ns (37.569%)  route 7.749ns (62.431%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          2.121     7.806    my_computer/my_datapath/register_file/registers[3].Reg/idx[1]
    SLICE_X46Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.930 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.930    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_6_n_0
    SLICE_X46Y126        MUXF7 (Prop_muxf7_I0_O)      0.209     8.139 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.218     9.357    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_2_n_0
    SLICE_X44Y124        LUT4 (Prop_lut4_I0_O)        0.297     9.654 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.409    14.063    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.640 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    17.640    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.324ns  (logic 4.657ns (37.786%)  route 7.667ns (62.214%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          2.364     8.049    my_computer/my_datapath/PCreg/idx[1]
    SLICE_X44Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.173 r  my_computer/my_datapath/PCreg/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     8.173    my_computer/my_datapath/register_file/registers[3].Reg/CE_OBUF_inst_i_1_2
    SLICE_X44Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     8.390 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.853     9.242    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X45Y124        LUT4 (Prop_lut4_I3_O)        0.299     9.541 r  my_computer/my_datapath/register_file/registers[3].Reg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.450    13.992    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.552 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    17.552    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.974ns  (logic 4.869ns (40.667%)  route 7.104ns (59.333%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          2.364     8.049    my_computer/my_datapath/PCreg/idx[1]
    SLICE_X44Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.173 r  my_computer/my_datapath/PCreg/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     8.173    my_computer/my_datapath/register_file/registers[3].Reg/CE_OBUF_inst_i_1_2
    SLICE_X44Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     8.390 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.051     9.440    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X45Y124        LUT4 (Prop_lut4_I2_O)        0.327     9.767 r  my_computer/my_datapath/register_file/registers[3].Reg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.689    13.457    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    17.202 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    17.202    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.302ns  (logic 4.809ns (42.551%)  route 6.493ns (57.449%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          2.121     7.806    my_computer/my_datapath/register_file/registers[3].Reg/idx[1]
    SLICE_X46Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.930 f  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.930    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_6_n_0
    SLICE_X46Y126        MUXF7 (Prop_muxf7_I0_O)      0.209     8.139 f  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.218     9.357    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_2_n_0
    SLICE_X44Y124        LUT4 (Prop_lut4_I0_O)        0.325     9.682 r  my_computer/my_datapath/register_file/registers[3].Reg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.153    12.835    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.695    16.530 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    16.530    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.827ns  (logic 4.636ns (42.823%)  route 6.190ns (57.177%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          2.121     7.806    my_computer/my_datapath/register_file/registers[3].Reg/idx[1]
    SLICE_X46Y126        LUT6 (Prop_lut6_I2_O)        0.124     7.930 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     7.930    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_6_n_0
    SLICE_X46Y126        MUXF7 (Prop_muxf7_I0_O)      0.209     8.139 r  my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.218     9.357    my_computer/my_datapath/register_file/registers[3].Reg/CA_OBUF_inst_i_2_n_0
    SLICE_X45Y124        LUT4 (Prop_lut4_I2_O)        0.297     9.654 r  my_computer/my_datapath/register_file/registers[3].Reg/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.851    12.505    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.055 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    16.055    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.462ns (48.227%)  route 4.790ns (51.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     5.647 f  mssd_0/idx_reg[2]/Q
                         net (fo=14, routed)          1.248     6.896    mssd_0/idx[2]
    SLICE_X38Y107        LUT3 (Prop_lut3_I2_O)        0.321     7.217 r  mssd_0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.541    10.758    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    14.479 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.479    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 4.271ns (46.497%)  route 4.915ns (53.503%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     5.647 f  mssd_0/idx_reg[2]/Q
                         net (fo=14, routed)          0.932     6.580    mssd_0/idx[2]
    SLICE_X28Y104        LUT3 (Prop_lut3_I2_O)        0.299     6.879 r  mssd_0/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.983    10.861    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    14.415 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.415    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.128ns  (logic 4.154ns (45.512%)  route 4.974ns (54.488%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.626     5.228    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y104        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456     5.684 f  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          0.848     6.532    mssd_0/idx[1]
    SLICE_X28Y104        LUT3 (Prop_lut3_I1_O)        0.124     6.656 r  mssd_0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.126    10.782    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.356 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.356    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.196ns  (logic 0.164ns (13.713%)  route 1.032ns (86.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.032     2.684    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X33Y126        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.261ns  (logic 0.164ns (13.009%)  route 1.097ns (86.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.097     2.749    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X33Y127        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.261ns  (logic 0.164ns (13.009%)  route 1.097ns (86.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.097     2.749    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X33Y127        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.339ns  (logic 0.164ns (12.246%)  route 1.175ns (87.754%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.175     2.828    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X37Y127        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.344ns  (logic 0.164ns (12.206%)  route 1.180ns (87.794%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.180     2.832    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X36Y127        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.164ns (11.641%)  route 1.245ns (88.359%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.245     2.897    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X36Y128        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.164ns (11.205%)  route 1.300ns (88.795%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.300     2.952    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X36Y129        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.164ns (11.205%)  route 1.300ns (88.795%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.300     2.952    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X36Y129        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[16]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.481ns  (logic 0.164ns (11.077%)  route 1.317ns (88.923%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.317     2.969    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X37Y130        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/my_datapath/PCreg/OUT_reg[18]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.481ns  (logic 0.164ns (11.077%)  route 1.317ns (88.923%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=98, routed)          1.317     2.969    my_computer/my_datapath/PCreg/SR[0]
    SLICE_X37Y130        FDRE                                         r  my_computer/my_datapath/PCreg/OUT_reg[18]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debouncer_0/debouncer_count[0].out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.604ns (40.879%)  route 2.320ns (59.121%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.800    debouncer_0/BTND_IBUF
    SLICE_X12Y105        LUT6 (Prop_lut6_I1_O)        0.124     3.924 r  debouncer_0/debouncer_count[0].out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.924    debouncer_0/debouncer_count[0].out[0]_i_1_n_0
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.508     4.930    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            debouncer_0/debouncer_count[4].out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.610ns (43.156%)  route 2.120ns (56.844%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           2.120     3.606    debouncer_0/BTNU_IBUF
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.730 r  debouncer_0/debouncer_count[4].out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.730    debouncer_0/debouncer_count[4].out[4]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.511     4.934    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            debouncer_0/debouncer_count[4].out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.299ns (23.906%)  route 0.950ns (76.094%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.204    debouncer_0/BTNU_IBUF
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.249 r  debouncer_0/debouncer_count[4].out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.249    debouncer_0/debouncer_count[4].out[4]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     2.000    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  debouncer_0/debouncer_count[4].out_reg[4]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debouncer_0/debouncer_count[0].out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.293ns (23.028%)  route 0.979ns (76.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.979     1.227    debouncer_0/BTND_IBUF
    SLICE_X12Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.272 r  debouncer_0/debouncer_count[0].out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.272    debouncer_0/debouncer_count[0].out[0]_i_1_n_0
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C





