
Main_Program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000066c8  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20070000  000866c8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000a33c  20070438  00086b00  00010438  2**2
                  ALLOC
  3 .stack        00002004  2007a774  00090e3c  00010438  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010461  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000ec33  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002ba5  00000000  00000000  0001f0ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000060ac  00000000  00000000  00021c94  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001100  00000000  00000000  00027d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f40  00000000  00000000  00028e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b278  00000000  00000000  00029d80  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00015b0d  00000000  00000000  00044ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00067e51  00000000  00000000  0005ab05  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003708  00000000  00000000  000c2958  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007c778 	.word	0x2007c778
   80004:	0008280d 	.word	0x0008280d
   80008:	00082805 	.word	0x00082805
   8000c:	00082805 	.word	0x00082805
   80010:	00082805 	.word	0x00082805
   80014:	00082805 	.word	0x00082805
   80018:	00082805 	.word	0x00082805
	...
   8002c:	00082cb5 	.word	0x00082cb5
   80030:	00082805 	.word	0x00082805
   80034:	00000000 	.word	0x00000000
   80038:	00082e79 	.word	0x00082e79
   8003c:	00082ebd 	.word	0x00082ebd
   80040:	00082805 	.word	0x00082805
   80044:	00082805 	.word	0x00082805
   80048:	00082805 	.word	0x00082805
   8004c:	00082805 	.word	0x00082805
   80050:	00085b21 	.word	0x00085b21
   80054:	00082805 	.word	0x00082805
   80058:	00082805 	.word	0x00082805
   8005c:	00082805 	.word	0x00082805
   80060:	00082805 	.word	0x00082805
   80064:	00082805 	.word	0x00082805
   80068:	00000000 	.word	0x00000000
   8006c:	0008218d 	.word	0x0008218d
   80070:	000821a5 	.word	0x000821a5
   80074:	000821bd 	.word	0x000821bd
   80078:	000821d5 	.word	0x000821d5
	...
   80084:	00080b7d 	.word	0x00080b7d
   80088:	00082805 	.word	0x00082805
   8008c:	00082805 	.word	0x00082805
   80090:	00082805 	.word	0x00082805
   80094:	00082805 	.word	0x00082805
   80098:	00082805 	.word	0x00082805
   8009c:	00082805 	.word	0x00082805
   800a0:	0008090d 	.word	0x0008090d
   800a4:	00000000 	.word	0x00000000
   800a8:	00082805 	.word	0x00082805
   800ac:	00082805 	.word	0x00082805
   800b0:	00082805 	.word	0x00082805
   800b4:	00082805 	.word	0x00082805
   800b8:	00082805 	.word	0x00082805
   800bc:	00082805 	.word	0x00082805
   800c0:	00082805 	.word	0x00082805
   800c4:	00082805 	.word	0x00082805
   800c8:	00082805 	.word	0x00082805
   800cc:	00082805 	.word	0x00082805
   800d0:	00082805 	.word	0x00082805
   800d4:	00082805 	.word	0x00082805
   800d8:	00082805 	.word	0x00082805
   800dc:	00082805 	.word	0x00082805
   800e0:	00082805 	.word	0x00082805
   800e4:	00082805 	.word	0x00082805
   800e8:	00082805 	.word	0x00082805
   800ec:	00085205 	.word	0x00085205
   800f0:	00085161 	.word	0x00085161

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070438 	.word	0x20070438
   80110:	00000000 	.word	0x00000000
   80114:	000866c8 	.word	0x000866c8

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000866c8 	.word	0x000866c8
   8013c:	2007043c 	.word	0x2007043c
   80140:	000866c8 	.word	0x000866c8
   80144:	00000000 	.word	0x00000000

00080148 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
   80148:	b480      	push	{r7}
   8014a:	b083      	sub	sp, #12
   8014c:	af00      	add	r7, sp, #0
   8014e:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
   80150:	687b      	ldr	r3, [r7, #4]
   80152:	685b      	ldr	r3, [r3, #4]
   80154:	f003 0302 	and.w	r3, r3, #2
   80158:	2b00      	cmp	r3, #0
   8015a:	d001      	beq.n	80160 <spi_get_peripheral_select_mode+0x18>
		return 1;
   8015c:	2301      	movs	r3, #1
   8015e:	e000      	b.n	80162 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
   80160:	2300      	movs	r3, #0
	}
}
   80162:	4618      	mov	r0, r3
   80164:	370c      	adds	r7, #12
   80166:	46bd      	mov	sp, r7
   80168:	f85d 7b04 	ldr.w	r7, [sp], #4
   8016c:	4770      	bx	lr
   8016e:	bf00      	nop

00080170 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   80170:	b580      	push	{r7, lr}
   80172:	b082      	sub	sp, #8
   80174:	af00      	add	r7, sp, #0
   80176:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80178:	6878      	ldr	r0, [r7, #4]
   8017a:	4b02      	ldr	r3, [pc, #8]	; (80184 <sysclk_enable_peripheral_clock+0x14>)
   8017c:	4798      	blx	r3
}
   8017e:	3708      	adds	r7, #8
   80180:	46bd      	mov	sp, r7
   80182:	bd80      	pop	{r7, pc}
   80184:	00082459 	.word	0x00082459

00080188 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
   80188:	b580      	push	{r7, lr}
   8018a:	b082      	sub	sp, #8
   8018c:	af00      	add	r7, sp, #0
   8018e:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM)
	if (p_spi == SPI0) {
   80190:	687a      	ldr	r2, [r7, #4]
   80192:	4b04      	ldr	r3, [pc, #16]	; (801a4 <spi_enable_clock+0x1c>)
   80194:	429a      	cmp	r2, r3
   80196:	d102      	bne.n	8019e <spi_enable_clock+0x16>
		sysclk_enable_peripheral_clock(ID_SPI0);
   80198:	2018      	movs	r0, #24
   8019a:	4b03      	ldr	r3, [pc, #12]	; (801a8 <spi_enable_clock+0x20>)
   8019c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
   8019e:	3708      	adds	r7, #8
   801a0:	46bd      	mov	sp, r7
   801a2:	bd80      	pop	{r7, pc}
   801a4:	40008000 	.word	0x40008000
   801a8:	00080171 	.word	0x00080171

000801ac <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
   801ac:	b480      	push	{r7}
   801ae:	b083      	sub	sp, #12
   801b0:	af00      	add	r7, sp, #0
   801b2:	6078      	str	r0, [r7, #4]
   801b4:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
   801b6:	687b      	ldr	r3, [r7, #4]
   801b8:	685b      	ldr	r3, [r3, #4]
   801ba:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
   801be:	687b      	ldr	r3, [r7, #4]
   801c0:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
   801c2:	687b      	ldr	r3, [r7, #4]
   801c4:	685a      	ldr	r2, [r3, #4]
   801c6:	683b      	ldr	r3, [r7, #0]
   801c8:	041b      	lsls	r3, r3, #16
   801ca:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   801ce:	431a      	orrs	r2, r3
   801d0:	687b      	ldr	r3, [r7, #4]
   801d2:	605a      	str	r2, [r3, #4]
}
   801d4:	370c      	adds	r7, #12
   801d6:	46bd      	mov	sp, r7
   801d8:	f85d 7b04 	ldr.w	r7, [sp], #4
   801dc:	4770      	bx	lr
   801de:	bf00      	nop

000801e0 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
   801e0:	b580      	push	{r7, lr}
   801e2:	b086      	sub	sp, #24
   801e4:	af00      	add	r7, sp, #0
   801e6:	60f8      	str	r0, [r7, #12]
   801e8:	60b9      	str	r1, [r7, #8]
   801ea:	607a      	str	r2, [r7, #4]
	uint32_t timeout = SPI_TIMEOUT;
   801ec:	f643 2398 	movw	r3, #15000	; 0x3a98
   801f0:	617b      	str	r3, [r7, #20]
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
   801f2:	e006      	b.n	80202 <spi_read+0x22>
		if (!timeout--) {
   801f4:	697b      	ldr	r3, [r7, #20]
   801f6:	1e5a      	subs	r2, r3, #1
   801f8:	617a      	str	r2, [r7, #20]
   801fa:	2b00      	cmp	r3, #0
   801fc:	d101      	bne.n	80202 <spi_read+0x22>
			return SPI_ERROR_TIMEOUT;
   801fe:	2301      	movs	r3, #1
   80200:	e01d      	b.n	8023e <spi_read+0x5e>
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
   80202:	68fb      	ldr	r3, [r7, #12]
   80204:	691b      	ldr	r3, [r3, #16]
   80206:	f003 0301 	and.w	r3, r3, #1
   8020a:	2b00      	cmp	r3, #0
   8020c:	d0f2      	beq.n	801f4 <spi_read+0x14>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	reg_value = p_spi->SPI_RDR;
   8020e:	68fb      	ldr	r3, [r7, #12]
   80210:	689a      	ldr	r2, [r3, #8]
   80212:	4b0d      	ldr	r3, [pc, #52]	; (80248 <spi_read+0x68>)
   80214:	601a      	str	r2, [r3, #0]
	if (spi_get_peripheral_select_mode(p_spi)) {
   80216:	68f8      	ldr	r0, [r7, #12]
   80218:	4b0c      	ldr	r3, [pc, #48]	; (8024c <spi_read+0x6c>)
   8021a:	4798      	blx	r3
   8021c:	4603      	mov	r3, r0
   8021e:	2b00      	cmp	r3, #0
   80220:	d007      	beq.n	80232 <spi_read+0x52>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
   80222:	4b09      	ldr	r3, [pc, #36]	; (80248 <spi_read+0x68>)
   80224:	681b      	ldr	r3, [r3, #0]
   80226:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   8022a:	0c1b      	lsrs	r3, r3, #16
   8022c:	b2da      	uxtb	r2, r3
   8022e:	687b      	ldr	r3, [r7, #4]
   80230:	701a      	strb	r2, [r3, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
   80232:	4b05      	ldr	r3, [pc, #20]	; (80248 <spi_read+0x68>)
   80234:	681b      	ldr	r3, [r3, #0]
   80236:	b29a      	uxth	r2, r3
   80238:	68bb      	ldr	r3, [r7, #8]
   8023a:	801a      	strh	r2, [r3, #0]

	return SPI_OK;
   8023c:	2300      	movs	r3, #0
   8023e:	b25b      	sxtb	r3, r3
}
   80240:	4618      	mov	r0, r3
   80242:	3718      	adds	r7, #24
   80244:	46bd      	mov	sp, r7
   80246:	bd80      	pop	{r7, pc}
   80248:	20070454 	.word	0x20070454
   8024c:	00080149 	.word	0x00080149

00080250 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
   80250:	b580      	push	{r7, lr}
   80252:	b084      	sub	sp, #16
   80254:	af00      	add	r7, sp, #0
   80256:	6078      	str	r0, [r7, #4]
   80258:	8079      	strh	r1, [r7, #2]
   8025a:	707a      	strb	r2, [r7, #1]
   8025c:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
   8025e:	f643 2398 	movw	r3, #15000	; 0x3a98
   80262:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
   80264:	e006      	b.n	80274 <spi_write+0x24>
		if (!timeout--) {
   80266:	68fb      	ldr	r3, [r7, #12]
   80268:	1e5a      	subs	r2, r3, #1
   8026a:	60fa      	str	r2, [r7, #12]
   8026c:	2b00      	cmp	r3, #0
   8026e:	d101      	bne.n	80274 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
   80270:	2301      	movs	r3, #1
   80272:	e023      	b.n	802bc <spi_write+0x6c>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
   80274:	687b      	ldr	r3, [r7, #4]
   80276:	691b      	ldr	r3, [r3, #16]
   80278:	f003 0302 	and.w	r3, r3, #2
   8027c:	2b00      	cmp	r3, #0
   8027e:	d0f2      	beq.n	80266 <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
   80280:	6878      	ldr	r0, [r7, #4]
   80282:	4b11      	ldr	r3, [pc, #68]	; (802c8 <spi_write+0x78>)
   80284:	4798      	blx	r3
   80286:	4603      	mov	r3, r0
   80288:	2b00      	cmp	r3, #0
   8028a:	d00e      	beq.n	802aa <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
   8028c:	887a      	ldrh	r2, [r7, #2]
   8028e:	787b      	ldrb	r3, [r7, #1]
   80290:	041b      	lsls	r3, r3, #16
   80292:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   80296:	4313      	orrs	r3, r2
   80298:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
   8029a:	783b      	ldrb	r3, [r7, #0]
   8029c:	2b00      	cmp	r3, #0
   8029e:	d006      	beq.n	802ae <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
   802a0:	68bb      	ldr	r3, [r7, #8]
   802a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   802a6:	60bb      	str	r3, [r7, #8]
   802a8:	e001      	b.n	802ae <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
   802aa:	887b      	ldrh	r3, [r7, #2]
   802ac:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
   802ae:	687b      	ldr	r3, [r7, #4]
   802b0:	68ba      	ldr	r2, [r7, #8]
   802b2:	60da      	str	r2, [r3, #12]
	
	pio_toggle_pin(LED0_GPIO);
   802b4:	203b      	movs	r0, #59	; 0x3b
   802b6:	4b05      	ldr	r3, [pc, #20]	; (802cc <spi_write+0x7c>)
   802b8:	4798      	blx	r3

	return SPI_OK;
   802ba:	2300      	movs	r3, #0
   802bc:	b25b      	sxtb	r3, r3
}
   802be:	4618      	mov	r0, r3
   802c0:	3710      	adds	r7, #16
   802c2:	46bd      	mov	sp, r7
   802c4:	bd80      	pop	{r7, pc}
   802c6:	bf00      	nop
   802c8:	00080149 	.word	0x00080149
   802cc:	00081e6d 	.word	0x00081e6d

000802d0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
   802d0:	b480      	push	{r7}
   802d2:	b085      	sub	sp, #20
   802d4:	af00      	add	r7, sp, #0
   802d6:	60f8      	str	r0, [r7, #12]
   802d8:	60b9      	str	r1, [r7, #8]
   802da:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
   802dc:	687b      	ldr	r3, [r7, #4]
   802de:	2b00      	cmp	r3, #0
   802e0:	d00c      	beq.n	802fc <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
   802e2:	68fb      	ldr	r3, [r7, #12]
   802e4:	68ba      	ldr	r2, [r7, #8]
   802e6:	320c      	adds	r2, #12
   802e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   802ec:	f043 0101 	orr.w	r1, r3, #1
   802f0:	68fb      	ldr	r3, [r7, #12]
   802f2:	68ba      	ldr	r2, [r7, #8]
   802f4:	320c      	adds	r2, #12
   802f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   802fa:	e00b      	b.n	80314 <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
   802fc:	68fb      	ldr	r3, [r7, #12]
   802fe:	68ba      	ldr	r2, [r7, #8]
   80300:	320c      	adds	r2, #12
   80302:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   80306:	f023 0101 	bic.w	r1, r3, #1
   8030a:	68fb      	ldr	r3, [r7, #12]
   8030c:	68ba      	ldr	r2, [r7, #8]
   8030e:	320c      	adds	r2, #12
   80310:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
   80314:	3714      	adds	r7, #20
   80316:	46bd      	mov	sp, r7
   80318:	f85d 7b04 	ldr.w	r7, [sp], #4
   8031c:	4770      	bx	lr
   8031e:	bf00      	nop

00080320 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
   80320:	b480      	push	{r7}
   80322:	b085      	sub	sp, #20
   80324:	af00      	add	r7, sp, #0
   80326:	60f8      	str	r0, [r7, #12]
   80328:	60b9      	str	r1, [r7, #8]
   8032a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
   8032c:	687b      	ldr	r3, [r7, #4]
   8032e:	2b00      	cmp	r3, #0
   80330:	d00c      	beq.n	8034c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
   80332:	68fb      	ldr	r3, [r7, #12]
   80334:	68ba      	ldr	r2, [r7, #8]
   80336:	320c      	adds	r2, #12
   80338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8033c:	f043 0102 	orr.w	r1, r3, #2
   80340:	68fb      	ldr	r3, [r7, #12]
   80342:	68ba      	ldr	r2, [r7, #8]
   80344:	320c      	adds	r2, #12
   80346:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   8034a:	e00b      	b.n	80364 <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
   8034c:	68fb      	ldr	r3, [r7, #12]
   8034e:	68ba      	ldr	r2, [r7, #8]
   80350:	320c      	adds	r2, #12
   80352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   80356:	f023 0102 	bic.w	r1, r3, #2
   8035a:	68fb      	ldr	r3, [r7, #12]
   8035c:	68ba      	ldr	r2, [r7, #8]
   8035e:	320c      	adds	r2, #12
   80360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
   80364:	3714      	adds	r7, #20
   80366:	46bd      	mov	sp, r7
   80368:	f85d 7b04 	ldr.w	r7, [sp], #4
   8036c:	4770      	bx	lr
   8036e:	bf00      	nop

00080370 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
   80370:	b480      	push	{r7}
   80372:	b085      	sub	sp, #20
   80374:	af00      	add	r7, sp, #0
   80376:	60f8      	str	r0, [r7, #12]
   80378:	60b9      	str	r1, [r7, #8]
   8037a:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
   8037c:	68fb      	ldr	r3, [r7, #12]
   8037e:	68ba      	ldr	r2, [r7, #8]
   80380:	320c      	adds	r2, #12
   80382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   80386:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
   8038a:	68fb      	ldr	r3, [r7, #12]
   8038c:	68ba      	ldr	r2, [r7, #8]
   8038e:	320c      	adds	r2, #12
   80390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
   80394:	68fb      	ldr	r3, [r7, #12]
   80396:	68ba      	ldr	r2, [r7, #8]
   80398:	320c      	adds	r2, #12
   8039a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   8039e:	687b      	ldr	r3, [r7, #4]
   803a0:	ea42 0103 	orr.w	r1, r2, r3
   803a4:	68fb      	ldr	r3, [r7, #12]
   803a6:	68ba      	ldr	r2, [r7, #8]
   803a8:	320c      	adds	r2, #12
   803aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   803ae:	3714      	adds	r7, #20
   803b0:	46bd      	mov	sp, r7
   803b2:	f85d 7b04 	ldr.w	r7, [sp], #4
   803b6:	4770      	bx	lr

000803b8 <command_loop>:
/************************************************************************/
/**
 * \brief Tests the housekeeping task.
 */
void command_loop( void )
{
   803b8:	b590      	push	{r4, r7, lr}
   803ba:	b085      	sub	sp, #20
   803bc:	af04      	add	r7, sp, #16
		/* Start the two tasks as described in the comments at the top of this
		file. */
		xTaskCreate( prvCommandTask,					/* The function that implements the task. */
   803be:	2301      	movs	r3, #1
   803c0:	9300      	str	r3, [sp, #0]
   803c2:	2300      	movs	r3, #0
   803c4:	9301      	str	r3, [sp, #4]
   803c6:	2300      	movs	r3, #0
   803c8:	9302      	str	r3, [sp, #8]
   803ca:	2300      	movs	r3, #0
   803cc:	9303      	str	r3, [sp, #12]
   803ce:	4805      	ldr	r0, [pc, #20]	; (803e4 <command_loop+0x2c>)
   803d0:	4905      	ldr	r1, [pc, #20]	; (803e8 <command_loop+0x30>)
   803d2:	2282      	movs	r2, #130	; 0x82
   803d4:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   803d8:	4c04      	ldr	r4, [pc, #16]	; (803ec <command_loop+0x34>)
   803da:	47a0      	blx	r4
					"ON", 								/* The text name assigned to the task - for debug only as it is not used by the kernel. */
					configMINIMAL_STACK_SIZE, 			/* The size of the stack to allocate to the task. */
					( void * ) COMMAND_PARAMETER, 			/* The parameter passed to the task - just to check the functionality. */
					Command_TASK_PRIORITY, 			/* The priority assigned to the task. */
					NULL );								/* The task handle is not required, so NULL is passed. */
	return;
   803dc:	bf00      	nop
}
   803de:	3704      	adds	r7, #4
   803e0:	46bd      	mov	sp, r7
   803e2:	bd90      	pop	{r4, r7, pc}
   803e4:	000803f1 	.word	0x000803f1
   803e8:	00086510 	.word	0x00086510
   803ec:	00083bd1 	.word	0x00083bd1

000803f0 <prvCommandTask>:
/**
 * \brief Performs the housekeeping task.
 * @param *pvParameters:
 */
static void prvCommandTask( void *pvParameters )
{
   803f0:	b590      	push	{r4, r7, lr}
   803f2:	b08b      	sub	sp, #44	; 0x2c
   803f4:	af00      	add	r7, sp, #0
   803f6:	6078      	str	r0, [r7, #4]
	configASSERT( ( ( unsigned long ) pvParameters ) == COMMAND_PARAMETER );
   803f8:	687a      	ldr	r2, [r7, #4]
   803fa:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   803fe:	429a      	cmp	r2, r3
   80400:	d002      	beq.n	80408 <prvCommandTask+0x18>
   80402:	4b18      	ldr	r3, [pc, #96]	; (80464 <prvCommandTask+0x74>)
   80404:	4798      	blx	r3
   80406:	e7fe      	b.n	80406 <prvCommandTask+0x16>
	TickType_t	xLastWakeTime;
	const TickType_t xTimeToWait = 15;	//Number entered here corresponds to the number of ticks we should wait.
   80408:	230f      	movs	r3, #15
   8040a:	627b      	str	r3, [r7, #36]	; 0x24
	/* As SysTick will be approx. 1kHz, Num = 1000 * 60 * 60 = 1 hour.*/
	
	uint32_t low, high, ID, PRIORITY, x;
	
	low = DUMMY_COMMAND;
   8040c:	f04f 33ff 	mov.w	r3, #4294967295
   80410:	623b      	str	r3, [r7, #32]
	high = CAN_MSG_DUMMY_DATA;
   80412:	f04f 33ff 	mov.w	r3, #4294967295
   80416:	61fb      	str	r3, [r7, #28]
	ID = SUB0_ID0;
   80418:	2314      	movs	r3, #20
   8041a:	61bb      	str	r3, [r7, #24]
	PRIORITY = COMMAND_PRIO;
   8041c:	230a      	movs	r3, #10
   8041e:	617b      	str	r3, [r7, #20]
	
	/* @non-terminating@ */	
	for( ;; )
	{
		
		xSemaphoreTake(Can1_Mutex, 2);		// Acquire CAN1 Mutex
   80420:	4b11      	ldr	r3, [pc, #68]	; (80468 <prvCommandTask+0x78>)
   80422:	681b      	ldr	r3, [r3, #0]
   80424:	4618      	mov	r0, r3
   80426:	2100      	movs	r1, #0
   80428:	2202      	movs	r2, #2
   8042a:	2300      	movs	r3, #0
   8042c:	4c0f      	ldr	r4, [pc, #60]	; (8046c <prvCommandTask+0x7c>)
   8042e:	47a0      	blx	r4
		x = send_can_command(low, high, ID, PRIORITY);	//This is the CAN API function I have written for us to use.
   80430:	6a38      	ldr	r0, [r7, #32]
   80432:	69f9      	ldr	r1, [r7, #28]
   80434:	69ba      	ldr	r2, [r7, #24]
   80436:	697b      	ldr	r3, [r7, #20]
   80438:	4c0d      	ldr	r4, [pc, #52]	; (80470 <prvCommandTask+0x80>)
   8043a:	47a0      	blx	r4
   8043c:	6138      	str	r0, [r7, #16]
		xSemaphoreGive(Can1_Mutex);			// Release CAN1 Mutex
   8043e:	4b0a      	ldr	r3, [pc, #40]	; (80468 <prvCommandTask+0x78>)
   80440:	681b      	ldr	r3, [r3, #0]
   80442:	4618      	mov	r0, r3
   80444:	2100      	movs	r1, #0
   80446:	2200      	movs	r2, #0
   80448:	2300      	movs	r3, #0
   8044a:	4c0a      	ldr	r4, [pc, #40]	; (80474 <prvCommandTask+0x84>)
   8044c:	47a0      	blx	r4
		
		xLastWakeTime = xTaskGetTickCount();
   8044e:	4b0a      	ldr	r3, [pc, #40]	; (80478 <prvCommandTask+0x88>)
   80450:	4798      	blx	r3
   80452:	4603      	mov	r3, r0
   80454:	60fb      	str	r3, [r7, #12]
		vTaskDelayUntil(&xLastWakeTime, xTimeToWait);
   80456:	f107 030c 	add.w	r3, r7, #12
   8045a:	4618      	mov	r0, r3
   8045c:	6a79      	ldr	r1, [r7, #36]	; 0x24
   8045e:	4b07      	ldr	r3, [pc, #28]	; (8047c <prvCommandTask+0x8c>)
   80460:	4798      	blx	r3
	}
   80462:	e7dd      	b.n	80420 <prvCommandTask+0x30>
   80464:	00082e5d 	.word	0x00082e5d
   80468:	2007a714 	.word	0x2007a714
   8046c:	00083725 	.word	0x00083725
   80470:	000854b5 	.word	0x000854b5
   80474:	00083465 	.word	0x00083465
   80478:	0008400d 	.word	0x0008400d
   8047c:	00083d51 	.word	0x00083d51

00080480 <data_test>:
/************************************************************************/
/**
 * \brief Tests the housekeeping task.
 */
void data_test( void )
{
   80480:	b590      	push	{r4, r7, lr}
   80482:	b085      	sub	sp, #20
   80484:	af04      	add	r7, sp, #16
		/* Start the two tasks as described in the comments at the top of this
		file. */
		xTaskCreate( prvDataTask,					/* The function that implements the task. */
   80486:	2302      	movs	r3, #2
   80488:	9300      	str	r3, [sp, #0]
   8048a:	2300      	movs	r3, #0
   8048c:	9301      	str	r3, [sp, #4]
   8048e:	2300      	movs	r3, #0
   80490:	9302      	str	r3, [sp, #8]
   80492:	2300      	movs	r3, #0
   80494:	9303      	str	r3, [sp, #12]
   80496:	4805      	ldr	r0, [pc, #20]	; (804ac <data_test+0x2c>)
   80498:	4905      	ldr	r1, [pc, #20]	; (804b0 <data_test+0x30>)
   8049a:	2282      	movs	r2, #130	; 0x82
   8049c:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   804a0:	4c04      	ldr	r4, [pc, #16]	; (804b4 <data_test+0x34>)
   804a2:	47a0      	blx	r4
					"ON", 								/* The text name assigned to the task - for debug only as it is not used by the kernel. */
					configMINIMAL_STACK_SIZE, 			/* The size of the stack to allocate to the task. */
					( void * ) DATA_PARAMETER, 			/* The parameter passed to the task - just to check the functionality. */
					Data_TASK_PRIORITY, 			/* The priority assigned to the task. */
					NULL );								/* The task handle is not required, so NULL is passed. */
	return;
   804a4:	bf00      	nop
}
   804a6:	3704      	adds	r7, #4
   804a8:	46bd      	mov	sp, r7
   804aa:	bd90      	pop	{r4, r7, pc}
   804ac:	000804b9 	.word	0x000804b9
   804b0:	00086514 	.word	0x00086514
   804b4:	00083bd1 	.word	0x00083bd1

000804b8 <prvDataTask>:
/**
 * \brief Performs the housekeeping task.
 * @param *pvParameters:
 */
static void prvDataTask( void *pvParameters )
{
   804b8:	b590      	push	{r4, r7, lr}
   804ba:	b08b      	sub	sp, #44	; 0x2c
   804bc:	af00      	add	r7, sp, #0
   804be:	6078      	str	r0, [r7, #4]
	configASSERT( ( ( unsigned long ) pvParameters ) == DATA_PARAMETER );
   804c0:	687a      	ldr	r2, [r7, #4]
   804c2:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   804c6:	429a      	cmp	r2, r3
   804c8:	d002      	beq.n	804d0 <prvDataTask+0x18>
   804ca:	4b3f      	ldr	r3, [pc, #252]	; (805c8 <prvDataTask+0x110>)
   804cc:	4798      	blx	r3
   804ce:	e7fe      	b.n	804ce <prvDataTask+0x16>
	TickType_t	xLastWakeTime;
	const TickType_t xTimeToWait = 15;	//Number entered here corresponds to the number of ticks we should wait.
   804d0:	230f      	movs	r3, #15
   804d2:	627b      	str	r3, [r7, #36]	; 0x24
	
	uint32_t low, high, ID, PRIORITY, x, i;
	
	uint32_t* message, mem_ptr;
	
	low = DATA_REQUEST;
   804d4:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
   804d8:	613b      	str	r3, [r7, #16]
	high = DATA_REQUEST;
   804da:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
   804de:	60fb      	str	r3, [r7, #12]
	ID = SUB0_ID0;
   804e0:	2314      	movs	r3, #20
   804e2:	623b      	str	r3, [r7, #32]
	PRIORITY = DATA_PRIO;
   804e4:	2319      	movs	r3, #25
   804e6:	61fb      	str	r3, [r7, #28]
	
	/* @non-terminating@ */	
	for( ;; )
	{

		low = DATA_REQUEST;
   804e8:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
   804ec:	613b      	str	r3, [r7, #16]
		high = DATA_REQUEST;
   804ee:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
   804f2:	60fb      	str	r3, [r7, #12]
		
		xSemaphoreTake(Can1_Mutex, 2);							// Acquire CAN1 Mutex
   804f4:	4b35      	ldr	r3, [pc, #212]	; (805cc <prvDataTask+0x114>)
   804f6:	681b      	ldr	r3, [r3, #0]
   804f8:	4618      	mov	r0, r3
   804fa:	2100      	movs	r1, #0
   804fc:	2202      	movs	r2, #2
   804fe:	2300      	movs	r3, #0
   80500:	4c33      	ldr	r4, [pc, #204]	; (805d0 <prvDataTask+0x118>)
   80502:	47a0      	blx	r4
		x = send_can_command(low, high, ID, PRIORITY);				//This is the CAN API function I have written for us to use.
   80504:	693a      	ldr	r2, [r7, #16]
   80506:	68fb      	ldr	r3, [r7, #12]
   80508:	4610      	mov	r0, r2
   8050a:	4619      	mov	r1, r3
   8050c:	6a3a      	ldr	r2, [r7, #32]
   8050e:	69fb      	ldr	r3, [r7, #28]
   80510:	4c30      	ldr	r4, [pc, #192]	; (805d4 <prvDataTask+0x11c>)
   80512:	47a0      	blx	r4
   80514:	61b8      	str	r0, [r7, #24]
		xSemaphoreGive(Can1_Mutex);								// Release CAN1 Mutex
   80516:	4b2d      	ldr	r3, [pc, #180]	; (805cc <prvDataTask+0x114>)
   80518:	681b      	ldr	r3, [r3, #0]
   8051a:	4618      	mov	r0, r3
   8051c:	2100      	movs	r1, #0
   8051e:	2200      	movs	r2, #0
   80520:	2300      	movs	r3, #0
   80522:	4c2d      	ldr	r4, [pc, #180]	; (805d8 <prvDataTask+0x120>)
   80524:	47a0      	blx	r4
		
		xLastWakeTime = xTaskGetTickCount();						// Delay for 15 clock cycles.
   80526:	4b2d      	ldr	r3, [pc, #180]	; (805dc <prvDataTask+0x124>)
   80528:	4798      	blx	r3
   8052a:	4603      	mov	r3, r0
   8052c:	617b      	str	r3, [r7, #20]
		vTaskDelayUntil(&xLastWakeTime, xTimeToWait);
   8052e:	f107 0314 	add.w	r3, r7, #20
   80532:	4618      	mov	r0, r3
   80534:	6a79      	ldr	r1, [r7, #36]	; 0x24
   80536:	4b2a      	ldr	r3, [pc, #168]	; (805e0 <prvDataTask+0x128>)
   80538:	4798      	blx	r3

		xSemaphoreTake(Can1_Mutex, 2);							// Acquire CAN1 Mutex
   8053a:	4b24      	ldr	r3, [pc, #144]	; (805cc <prvDataTask+0x114>)
   8053c:	681b      	ldr	r3, [r3, #0]
   8053e:	4618      	mov	r0, r3
   80540:	2100      	movs	r1, #0
   80542:	2202      	movs	r2, #2
   80544:	2300      	movs	r3, #0
   80546:	4c22      	ldr	r4, [pc, #136]	; (805d0 <prvDataTask+0x118>)
   80548:	47a0      	blx	r4
		if(glob_drf)		// data reception flag;
   8054a:	4b26      	ldr	r3, [pc, #152]	; (805e4 <prvDataTask+0x12c>)
   8054c:	781b      	ldrb	r3, [r3, #0]
   8054e:	2b00      	cmp	r3, #0
   80550:	d016      	beq.n	80580 <prvDataTask+0xc8>
		{
			x = read_can_data(&high, &low, 1234);
   80552:	f107 020c 	add.w	r2, r7, #12
   80556:	f107 0310 	add.w	r3, r7, #16
   8055a:	4610      	mov	r0, r2
   8055c:	4619      	mov	r1, r3
   8055e:	f240 42d2 	movw	r2, #1234	; 0x4d2
   80562:	4b21      	ldr	r3, [pc, #132]	; (805e8 <prvDataTask+0x130>)
   80564:	4798      	blx	r3
   80566:	61b8      	str	r0, [r7, #24]

			if(x)
   80568:	69bb      	ldr	r3, [r7, #24]
   8056a:	2b00      	cmp	r3, #0
   8056c:	d008      	beq.n	80580 <prvDataTask+0xc8>
			{
				glob_stored_data[1] = high;
   8056e:	68fa      	ldr	r2, [r7, #12]
   80570:	4b1e      	ldr	r3, [pc, #120]	; (805ec <prvDataTask+0x134>)
   80572:	605a      	str	r2, [r3, #4]
				glob_stored_data[0] = low;
   80574:	693a      	ldr	r2, [r7, #16]
   80576:	4b1d      	ldr	r3, [pc, #116]	; (805ec <prvDataTask+0x134>)
   80578:	601a      	str	r2, [r3, #0]
				glob_drf = 0;
   8057a:	4b1a      	ldr	r3, [pc, #104]	; (805e4 <prvDataTask+0x12c>)
   8057c:	2200      	movs	r2, #0
   8057e:	701a      	strb	r2, [r3, #0]
			}
		}
		
		if(glob_comf)
   80580:	4b1b      	ldr	r3, [pc, #108]	; (805f0 <prvDataTask+0x138>)
   80582:	781b      	ldrb	r3, [r3, #0]
   80584:	2b00      	cmp	r3, #0
   80586:	d016      	beq.n	805b6 <prvDataTask+0xfe>
		{
			x = read_can_msg(&high, &low, 1234);
   80588:	f107 020c 	add.w	r2, r7, #12
   8058c:	f107 0310 	add.w	r3, r7, #16
   80590:	4610      	mov	r0, r2
   80592:	4619      	mov	r1, r3
   80594:	f240 42d2 	movw	r2, #1234	; 0x4d2
   80598:	4b16      	ldr	r3, [pc, #88]	; (805f4 <prvDataTask+0x13c>)
   8059a:	4798      	blx	r3
   8059c:	61b8      	str	r0, [r7, #24]

			if(x)
   8059e:	69bb      	ldr	r3, [r7, #24]
   805a0:	2b00      	cmp	r3, #0
   805a2:	d008      	beq.n	805b6 <prvDataTask+0xfe>
			{
				glob_stored_message[1] = high;
   805a4:	68fa      	ldr	r2, [r7, #12]
   805a6:	4b14      	ldr	r3, [pc, #80]	; (805f8 <prvDataTask+0x140>)
   805a8:	605a      	str	r2, [r3, #4]
				glob_stored_message[0] = low;
   805aa:	693a      	ldr	r2, [r7, #16]
   805ac:	4b12      	ldr	r3, [pc, #72]	; (805f8 <prvDataTask+0x140>)
   805ae:	601a      	str	r2, [r3, #0]
				glob_comf = 0;
   805b0:	4b0f      	ldr	r3, [pc, #60]	; (805f0 <prvDataTask+0x138>)
   805b2:	2200      	movs	r2, #0
   805b4:	701a      	strb	r2, [r3, #0]
			}
		}
		xSemaphoreGive(Can1_Mutex);								// Release CAN1 Mutex
   805b6:	4b05      	ldr	r3, [pc, #20]	; (805cc <prvDataTask+0x114>)
   805b8:	681b      	ldr	r3, [r3, #0]
   805ba:	4618      	mov	r0, r3
   805bc:	2100      	movs	r1, #0
   805be:	2200      	movs	r2, #0
   805c0:	2300      	movs	r3, #0
   805c2:	4c05      	ldr	r4, [pc, #20]	; (805d8 <prvDataTask+0x120>)
   805c4:	47a0      	blx	r4
	}
   805c6:	e78f      	b.n	804e8 <prvDataTask+0x30>
   805c8:	00082e5d 	.word	0x00082e5d
   805cc:	2007a714 	.word	0x2007a714
   805d0:	00083725 	.word	0x00083725
   805d4:	000854b5 	.word	0x000854b5
   805d8:	00083465 	.word	0x00083465
   805dc:	0008400d 	.word	0x0008400d
   805e0:	00083d51 	.word	0x00083d51
   805e4:	2007a6d8 	.word	0x2007a6d8
   805e8:	00085565 	.word	0x00085565
   805ec:	2007a6b0 	.word	0x2007a6b0
   805f0:	2007a770 	.word	0x2007a770
   805f4:	000855a1 	.word	0x000855a1
   805f8:	2007a738 	.word	0x2007a738

000805fc <housekeep>:
/************************************************************************/
/**
 * \brief Tests the housekeeping task.
 */
void housekeep( void )
{
   805fc:	b590      	push	{r4, r7, lr}
   805fe:	b085      	sub	sp, #20
   80600:	af04      	add	r7, sp, #16
		/* Start the two tasks as described in the comments at the top of this
		file. */
		xTaskCreate( prvHouseKeepTask,					/* The function that implements the task. */
   80602:	2301      	movs	r3, #1
   80604:	9300      	str	r3, [sp, #0]
   80606:	2300      	movs	r3, #0
   80608:	9301      	str	r3, [sp, #4]
   8060a:	2300      	movs	r3, #0
   8060c:	9302      	str	r3, [sp, #8]
   8060e:	2300      	movs	r3, #0
   80610:	9303      	str	r3, [sp, #12]
   80612:	4805      	ldr	r0, [pc, #20]	; (80628 <housekeep+0x2c>)
   80614:	4905      	ldr	r1, [pc, #20]	; (8062c <housekeep+0x30>)
   80616:	2282      	movs	r2, #130	; 0x82
   80618:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   8061c:	4c04      	ldr	r4, [pc, #16]	; (80630 <housekeep+0x34>)
   8061e:	47a0      	blx	r4
	/* If all is well, the scheduler will now be running, and the following
	line will never be reached.  If the following line does execute, then
	there was insufficient FreeRTOS heap memory available for the idle and/or
	timer tasks	to be created.  See the memory management section on the
	FreeRTOS web site for more details. */
	return;
   80620:	bf00      	nop
}
   80622:	3704      	adds	r7, #4
   80624:	46bd      	mov	sp, r7
   80626:	bd90      	pop	{r4, r7, pc}
   80628:	00080635 	.word	0x00080635
   8062c:	00086518 	.word	0x00086518
   80630:	00083bd1 	.word	0x00083bd1

00080634 <prvHouseKeepTask>:
/*				HOUSEKEEPING TASK		                                */
/*	The sole purpose of this task is to send a housekeeping request to	*/
/*	MOB5 on the ATMEGA32M1 which is being supported by the STK600.		*/
/************************************************************************/
static void prvHouseKeepTask(void *pvParameters )
{
   80634:	b590      	push	{r4, r7, lr}
   80636:	b087      	sub	sp, #28
   80638:	af00      	add	r7, sp, #0
   8063a:	6078      	str	r0, [r7, #4]
	configASSERT( ( ( unsigned long ) pvParameters ) == HK_PARAMETER );
   8063c:	687a      	ldr	r2, [r7, #4]
   8063e:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   80642:	429a      	cmp	r2, r3
   80644:	d002      	beq.n	8064c <prvHouseKeepTask+0x18>
   80646:	4b13      	ldr	r3, [pc, #76]	; (80694 <prvHouseKeepTask+0x60>)
   80648:	4798      	blx	r3
   8064a:	e7fe      	b.n	8064a <prvHouseKeepTask+0x16>
	TickType_t	xLastWakeTime;
	const TickType_t xTimeToWait = 15;	// Number entered here corresponds to the number of ticks we should wait.
   8064c:	230f      	movs	r3, #15
   8064e:	617b      	str	r3, [r7, #20]
	/* As SysTick will be approx. 1kHz, Num = 1000 * 60 * 60 = 1 hour.*/
	
	uint32_t ID, x;
	
	ID = SUB0_ID5;
   80650:	2319      	movs	r3, #25
   80652:	613b      	str	r3, [r7, #16]
	
	/* @non-terminating@ */	
	for( ;; )
	{
		xSemaphoreTake(Can1_Mutex, 2);		// Acquire CAN1 Mutex
   80654:	4b10      	ldr	r3, [pc, #64]	; (80698 <prvHouseKeepTask+0x64>)
   80656:	681b      	ldr	r3, [r3, #0]
   80658:	4618      	mov	r0, r3
   8065a:	2100      	movs	r1, #0
   8065c:	2202      	movs	r2, #2
   8065e:	2300      	movs	r3, #0
   80660:	4c0e      	ldr	r4, [pc, #56]	; (8069c <prvHouseKeepTask+0x68>)
   80662:	47a0      	blx	r4
		x = request_housekeeping(ID);		// This is the CAN API function I have written for us to use.
   80664:	6938      	ldr	r0, [r7, #16]
   80666:	4b0e      	ldr	r3, [pc, #56]	; (806a0 <prvHouseKeepTask+0x6c>)
   80668:	4798      	blx	r3
   8066a:	60f8      	str	r0, [r7, #12]
		xSemaphoreGive(Can1_Mutex);			// Release CAN1 Mutex
   8066c:	4b0a      	ldr	r3, [pc, #40]	; (80698 <prvHouseKeepTask+0x64>)
   8066e:	681b      	ldr	r3, [r3, #0]
   80670:	4618      	mov	r0, r3
   80672:	2100      	movs	r1, #0
   80674:	2200      	movs	r2, #0
   80676:	2300      	movs	r3, #0
   80678:	4c0a      	ldr	r4, [pc, #40]	; (806a4 <prvHouseKeepTask+0x70>)
   8067a:	47a0      	blx	r4
		
		xLastWakeTime = xTaskGetTickCount();
   8067c:	4b0a      	ldr	r3, [pc, #40]	; (806a8 <prvHouseKeepTask+0x74>)
   8067e:	4798      	blx	r3
   80680:	4603      	mov	r3, r0
   80682:	60bb      	str	r3, [r7, #8]
		vTaskDelayUntil(&xLastWakeTime, xTimeToWait);
   80684:	f107 0308 	add.w	r3, r7, #8
   80688:	4618      	mov	r0, r3
   8068a:	6979      	ldr	r1, [r7, #20]
   8068c:	4b07      	ldr	r3, [pc, #28]	; (806ac <prvHouseKeepTask+0x78>)
   8068e:	4798      	blx	r3
	}
   80690:	e7e0      	b.n	80654 <prvHouseKeepTask+0x20>
   80692:	bf00      	nop
   80694:	00082e5d 	.word	0x00082e5d
   80698:	2007a714 	.word	0x2007a714
   8069c:	00083725 	.word	0x00083725
   806a0:	000855dd 	.word	0x000855dd
   806a4:	00083465 	.word	0x00083465
   806a8:	0008400d 	.word	0x0008400d
   806ac:	00083d51 	.word	0x00083d51

000806b0 <vParTestInitialise>:

/**
 * \brief Initializes the LEDs in the off state.
 */ 
void vParTestInitialise( void )
{
   806b0:	b580      	push	{r7, lr}
   806b2:	b082      	sub	sp, #8
   806b4:	af00      	add	r7, sp, #0
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   806b6:	2300      	movs	r3, #0
   806b8:	607b      	str	r3, [r7, #4]
   806ba:	e00f      	b.n	806dc <vParTestInitialise+0x2c>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
   806bc:	4b0a      	ldr	r3, [pc, #40]	; (806e8 <vParTestInitialise+0x38>)
   806be:	687a      	ldr	r2, [r7, #4]
   806c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   806c4:	4618      	mov	r0, r3
   806c6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   806ca:	4b08      	ldr	r3, [pc, #32]	; (806ec <vParTestInitialise+0x3c>)
   806cc:	4798      	blx	r3
		vParTestSetLED( ul, pdFALSE );
   806ce:	6878      	ldr	r0, [r7, #4]
   806d0:	2100      	movs	r1, #0
   806d2:	4b07      	ldr	r3, [pc, #28]	; (806f0 <vParTestInitialise+0x40>)
   806d4:	4798      	blx	r3
 */ 
void vParTestInitialise( void )
{
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   806d6:	687b      	ldr	r3, [r7, #4]
   806d8:	3301      	adds	r3, #1
   806da:	607b      	str	r3, [r7, #4]
   806dc:	687b      	ldr	r3, [r7, #4]
   806de:	2b03      	cmp	r3, #3
   806e0:	d9ec      	bls.n	806bc <vParTestInitialise+0xc>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
		vParTestSetLED( ul, pdFALSE );
	}
}
   806e2:	3708      	adds	r7, #8
   806e4:	46bd      	mov	sp, r7
   806e6:	bd80      	pop	{r7, pc}
   806e8:	0008651c 	.word	0x0008651c
   806ec:	00081ecd 	.word	0x00081ecd
   806f0:	000806f5 	.word	0x000806f5

000806f4 <vParTestSetLED>:
 						will be inverted.
 * @param xValue:		Boolean value - true to turn LED on,
 *									  - false to turn LED off
 */
void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
   806f4:	b580      	push	{r7, lr}
   806f6:	b082      	sub	sp, #8
   806f8:	af00      	add	r7, sp, #0
   806fa:	6078      	str	r0, [r7, #4]
   806fc:	6039      	str	r1, [r7, #0]
	if( uxLED < partestNUM_LEDS )
   806fe:	687b      	ldr	r3, [r7, #4]
   80700:	2b03      	cmp	r3, #3
   80702:	d823      	bhi.n	8074c <vParTestSetLED+0x58>
	{
		if( uxLED == partstsINVERTED_LED )
   80704:	687b      	ldr	r3, [r7, #4]
   80706:	2b00      	cmp	r3, #0
   80708:	d106      	bne.n	80718 <vParTestSetLED+0x24>
		{
			xValue = !xValue;
   8070a:	683b      	ldr	r3, [r7, #0]
   8070c:	2b00      	cmp	r3, #0
   8070e:	bf14      	ite	ne
   80710:	2300      	movne	r3, #0
   80712:	2301      	moveq	r3, #1
   80714:	b2db      	uxtb	r3, r3
   80716:	603b      	str	r3, [r7, #0]
		}

		if( xValue != pdFALSE )
   80718:	683b      	ldr	r3, [r7, #0]
   8071a:	2b00      	cmp	r3, #0
   8071c:	d00b      	beq.n	80736 <vParTestSetLED+0x42>
		{
			/* Turn the LED on. */
			taskENTER_CRITICAL();
   8071e:	4b0d      	ldr	r3, [pc, #52]	; (80754 <vParTestSetLED+0x60>)
   80720:	4798      	blx	r3
			{
				gpio_set_pin_low( ulLED[ uxLED ]);
   80722:	4b0d      	ldr	r3, [pc, #52]	; (80758 <vParTestSetLED+0x64>)
   80724:	687a      	ldr	r2, [r7, #4]
   80726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8072a:	4618      	mov	r0, r3
   8072c:	4b0b      	ldr	r3, [pc, #44]	; (8075c <vParTestSetLED+0x68>)
   8072e:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   80730:	4b0b      	ldr	r3, [pc, #44]	; (80760 <vParTestSetLED+0x6c>)
   80732:	4798      	blx	r3
   80734:	e00a      	b.n	8074c <vParTestSetLED+0x58>
		}
		else
		{
			/* Turn the LED off. */
			taskENTER_CRITICAL();
   80736:	4b07      	ldr	r3, [pc, #28]	; (80754 <vParTestSetLED+0x60>)
   80738:	4798      	blx	r3
			{
				gpio_set_pin_high( ulLED[ uxLED ]);
   8073a:	4b07      	ldr	r3, [pc, #28]	; (80758 <vParTestSetLED+0x64>)
   8073c:	687a      	ldr	r2, [r7, #4]
   8073e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   80742:	4618      	mov	r0, r3
   80744:	4b07      	ldr	r3, [pc, #28]	; (80764 <vParTestSetLED+0x70>)
   80746:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   80748:	4b05      	ldr	r3, [pc, #20]	; (80760 <vParTestSetLED+0x6c>)
   8074a:	4798      	blx	r3
		}
	}
}
   8074c:	3708      	adds	r7, #8
   8074e:	46bd      	mov	sp, r7
   80750:	bd80      	pop	{r7, pc}
   80752:	bf00      	nop
   80754:	00082de1 	.word	0x00082de1
   80758:	0008651c 	.word	0x0008651c
   8075c:	00081e39 	.word	0x00081e39
   80760:	00082e25 	.word	0x00082e25
   80764:	00081e05 	.word	0x00081e05

00080768 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80768:	b480      	push	{r7}
   8076a:	b083      	sub	sp, #12
   8076c:	af00      	add	r7, sp, #0
   8076e:	4603      	mov	r3, r0
   80770:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80772:	4b08      	ldr	r3, [pc, #32]	; (80794 <NVIC_EnableIRQ+0x2c>)
   80774:	f997 2007 	ldrsb.w	r2, [r7, #7]
   80778:	0952      	lsrs	r2, r2, #5
   8077a:	79f9      	ldrb	r1, [r7, #7]
   8077c:	f001 011f 	and.w	r1, r1, #31
   80780:	2001      	movs	r0, #1
   80782:	fa00 f101 	lsl.w	r1, r0, r1
   80786:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   8078a:	370c      	adds	r7, #12
   8078c:	46bd      	mov	sp, r7
   8078e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80792:	4770      	bx	lr
   80794:	e000e100 	.word	0xe000e100

00080798 <NVIC_DisableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
   80798:	b480      	push	{r7}
   8079a:	b083      	sub	sp, #12
   8079c:	af00      	add	r7, sp, #0
   8079e:	4603      	mov	r3, r0
   807a0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   807a2:	4b09      	ldr	r3, [pc, #36]	; (807c8 <NVIC_DisableIRQ+0x30>)
   807a4:	f997 2007 	ldrsb.w	r2, [r7, #7]
   807a8:	0952      	lsrs	r2, r2, #5
   807aa:	79f9      	ldrb	r1, [r7, #7]
   807ac:	f001 011f 	and.w	r1, r1, #31
   807b0:	2001      	movs	r0, #1
   807b2:	fa00 f101 	lsl.w	r1, r0, r1
   807b6:	3220      	adds	r2, #32
   807b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   807bc:	370c      	adds	r7, #12
   807be:	46bd      	mov	sp, r7
   807c0:	f85d 7b04 	ldr.w	r7, [sp], #4
   807c4:	4770      	bx	lr
   807c6:	bf00      	nop
   807c8:	e000e100 	.word	0xe000e100

000807cc <NVIC_ClearPendingIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the interrupt for clear pending
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
   807cc:	b480      	push	{r7}
   807ce:	b083      	sub	sp, #12
   807d0:	af00      	add	r7, sp, #0
   807d2:	4603      	mov	r3, r0
   807d4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   807d6:	4b09      	ldr	r3, [pc, #36]	; (807fc <NVIC_ClearPendingIRQ+0x30>)
   807d8:	f997 2007 	ldrsb.w	r2, [r7, #7]
   807dc:	0952      	lsrs	r2, r2, #5
   807de:	79f9      	ldrb	r1, [r7, #7]
   807e0:	f001 011f 	and.w	r1, r1, #31
   807e4:	2001      	movs	r0, #1
   807e6:	fa00 f101 	lsl.w	r1, r0, r1
   807ea:	3260      	adds	r2, #96	; 0x60
   807ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   807f0:	370c      	adds	r7, #12
   807f2:	46bd      	mov	sp, r7
   807f4:	f85d 7b04 	ldr.w	r7, [sp], #4
   807f8:	4770      	bx	lr
   807fa:	bf00      	nop
   807fc:	e000e100 	.word	0xe000e100

00080800 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
   80800:	b480      	push	{r7}
   80802:	b083      	sub	sp, #12
   80804:	af00      	add	r7, sp, #0
   80806:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
   80808:	687b      	ldr	r3, [r7, #4]
   8080a:	2280      	movs	r2, #128	; 0x80
   8080c:	601a      	str	r2, [r3, #0]
}
   8080e:	370c      	adds	r7, #12
   80810:	46bd      	mov	sp, r7
   80812:	f85d 7b04 	ldr.w	r7, [sp], #4
   80816:	4770      	bx	lr

00080818 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
   80818:	b480      	push	{r7}
   8081a:	b083      	sub	sp, #12
   8081c:	af00      	add	r7, sp, #0
   8081e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
   80820:	687b      	ldr	r3, [r7, #4]
   80822:	2201      	movs	r2, #1
   80824:	601a      	str	r2, [r3, #0]
}
   80826:	370c      	adds	r7, #12
   80828:	46bd      	mov	sp, r7
   8082a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8082e:	4770      	bx	lr

00080830 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
   80830:	b480      	push	{r7}
   80832:	b083      	sub	sp, #12
   80834:	af00      	add	r7, sp, #0
   80836:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
   80838:	687b      	ldr	r3, [r7, #4]
   8083a:	2202      	movs	r2, #2
   8083c:	601a      	str	r2, [r3, #0]
}
   8083e:	370c      	adds	r7, #12
   80840:	46bd      	mov	sp, r7
   80842:	f85d 7b04 	ldr.w	r7, [sp], #4
   80846:	4770      	bx	lr

00080848 <spi_set_slave_mode>:
 * \brief Set SPI to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_slave_mode(Spi *p_spi)
{
   80848:	b480      	push	{r7}
   8084a:	b083      	sub	sp, #12
   8084c:	af00      	add	r7, sp, #0
   8084e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_MSTR);
   80850:	687b      	ldr	r3, [r7, #4]
   80852:	685b      	ldr	r3, [r3, #4]
   80854:	f023 0201 	bic.w	r2, r3, #1
   80858:	687b      	ldr	r3, [r7, #4]
   8085a:	605a      	str	r2, [r3, #4]
}
   8085c:	370c      	adds	r7, #12
   8085e:	46bd      	mov	sp, r7
   80860:	f85d 7b04 	ldr.w	r7, [sp], #4
   80864:	4770      	bx	lr
   80866:	bf00      	nop

00080868 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
   80868:	b480      	push	{r7}
   8086a:	b083      	sub	sp, #12
   8086c:	af00      	add	r7, sp, #0
   8086e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   80870:	687b      	ldr	r3, [r7, #4]
   80872:	685b      	ldr	r3, [r3, #4]
   80874:	f043 0210 	orr.w	r2, r3, #16
   80878:	687b      	ldr	r3, [r7, #4]
   8087a:	605a      	str	r2, [r3, #4]
}
   8087c:	370c      	adds	r7, #12
   8087e:	46bd      	mov	sp, r7
   80880:	f85d 7b04 	ldr.w	r7, [sp], #4
   80884:	4770      	bx	lr
   80886:	bf00      	nop

00080888 <spi_read_status>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
   80888:	b480      	push	{r7}
   8088a:	b083      	sub	sp, #12
   8088c:	af00      	add	r7, sp, #0
   8088e:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_SR;
   80890:	687b      	ldr	r3, [r7, #4]
   80892:	691b      	ldr	r3, [r3, #16]
}
   80894:	4618      	mov	r0, r3
   80896:	370c      	adds	r7, #12
   80898:	46bd      	mov	sp, r7
   8089a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8089e:	4770      	bx	lr

000808a0 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
   808a0:	b480      	push	{r7}
   808a2:	b083      	sub	sp, #12
   808a4:	af00      	add	r7, sp, #0
   808a6:	6078      	str	r0, [r7, #4]
   808a8:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
   808aa:	687b      	ldr	r3, [r7, #4]
   808ac:	683a      	ldr	r2, [r7, #0]
   808ae:	615a      	str	r2, [r3, #20]
}
   808b0:	370c      	adds	r7, #12
   808b2:	46bd      	mov	sp, r7
   808b4:	f85d 7b04 	ldr.w	r7, [sp], #4
   808b8:	4770      	bx	lr
   808ba:	bf00      	nop

000808bc <spi_slave_transfer>:
 *
 * \param p_buf Pointer to buffer to transfer.
 * \param size Size of the buffer.
 */
static void spi_slave_transfer(void *p_buf, uint32_t size)
{
   808bc:	b590      	push	{r4, r7, lr}
   808be:	b083      	sub	sp, #12
   808c0:	af00      	add	r7, sp, #0
   808c2:	6078      	str	r0, [r7, #4]
   808c4:	6039      	str	r1, [r7, #0]
	gs_puc_transfer_buffer = p_buf;
   808c6:	4b0c      	ldr	r3, [pc, #48]	; (808f8 <spi_slave_transfer+0x3c>)
   808c8:	687a      	ldr	r2, [r7, #4]
   808ca:	601a      	str	r2, [r3, #0]
	gs_ul_transfer_length = size;
   808cc:	4b0b      	ldr	r3, [pc, #44]	; (808fc <spi_slave_transfer+0x40>)
   808ce:	683a      	ldr	r2, [r7, #0]
   808d0:	601a      	str	r2, [r3, #0]
	gs_ul_transfer_index = 0;
   808d2:	4b0b      	ldr	r3, [pc, #44]	; (80900 <spi_slave_transfer+0x44>)
   808d4:	2200      	movs	r2, #0
   808d6:	601a      	str	r2, [r3, #0]
	spi_write(SPI_SLAVE_BASE, gs_puc_transfer_buffer[gs_ul_transfer_index], 0,
   808d8:	4b07      	ldr	r3, [pc, #28]	; (808f8 <spi_slave_transfer+0x3c>)
   808da:	681a      	ldr	r2, [r3, #0]
   808dc:	4b08      	ldr	r3, [pc, #32]	; (80900 <spi_slave_transfer+0x44>)
   808de:	681b      	ldr	r3, [r3, #0]
   808e0:	4413      	add	r3, r2
   808e2:	781b      	ldrb	r3, [r3, #0]
   808e4:	4807      	ldr	r0, [pc, #28]	; (80904 <spi_slave_transfer+0x48>)
   808e6:	4619      	mov	r1, r3
   808e8:	2200      	movs	r2, #0
   808ea:	2300      	movs	r3, #0
   808ec:	4c06      	ldr	r4, [pc, #24]	; (80908 <spi_slave_transfer+0x4c>)
   808ee:	47a0      	blx	r4
			0);
}
   808f0:	370c      	adds	r7, #12
   808f2:	46bd      	mov	sp, r7
   808f4:	bd90      	pop	{r4, r7, pc}
   808f6:	bf00      	nop
   808f8:	2007045c 	.word	0x2007045c
   808fc:	20070464 	.word	0x20070464
   80900:	20070460 	.word	0x20070460
   80904:	40008000 	.word	0x40008000
   80908:	00080251 	.word	0x00080251

0008090c <SPI0_Handler>:

/**
 * \brief Interrupt handler for the SPI slave.
 */
void SPI_Handler(void)
{
   8090c:	b580      	push	{r7, lr}
   8090e:	b084      	sub	sp, #16
   80910:	af00      	add	r7, sp, #0
	uint32_t new_cmd = 0;
   80912:	2300      	movs	r3, #0
   80914:	60fb      	str	r3, [r7, #12]
	static uint16_t data;
	uint8_t uc_pcs;
	uint8_t ret_val = 0;
   80916:	2300      	movs	r3, #0
   80918:	72fb      	strb	r3, [r7, #11]
	uint32_t* reg_ptr = 0x4000800C;		// SPI_TDR (SPI0)
   8091a:	4b0c      	ldr	r3, [pc, #48]	; (8094c <SPI0_Handler+0x40>)
   8091c:	607b      	str	r3, [r7, #4]
	
	//pio_toggle_pin(LED1_GPIO);

	if (spi_read_status(SPI_SLAVE_BASE) & SPI_SR_RDRF) 
   8091e:	480c      	ldr	r0, [pc, #48]	; (80950 <SPI0_Handler+0x44>)
   80920:	4b0c      	ldr	r3, [pc, #48]	; (80954 <SPI0_Handler+0x48>)
   80922:	4798      	blx	r3
   80924:	4603      	mov	r3, r0
   80926:	f003 0301 	and.w	r3, r3, #1
   8092a:	2b00      	cmp	r3, #0
   8092c:	d00b      	beq.n	80946 <SPI0_Handler+0x3a>
	{
		spi_read(SPI_SLAVE_BASE, &data, &uc_pcs);	// SPI message is put into the 16-bit data variable.
   8092e:	1cfb      	adds	r3, r7, #3
   80930:	4807      	ldr	r0, [pc, #28]	; (80950 <SPI0_Handler+0x44>)
   80932:	4909      	ldr	r1, [pc, #36]	; (80958 <SPI0_Handler+0x4c>)
   80934:	461a      	mov	r2, r3
   80936:	4b09      	ldr	r3, [pc, #36]	; (8095c <SPI0_Handler+0x50>)
   80938:	4798      	blx	r3
		
		//gs_ul_transfer_index++;
		//gs_ul_transfer_length--;
		
		*reg_ptr |= 0x00BB;		// transfer 0xFF back to the SSM.
   8093a:	687b      	ldr	r3, [r7, #4]
   8093c:	681b      	ldr	r3, [r3, #0]
   8093e:	f043 02bb 	orr.w	r2, r3, #187	; 0xbb
   80942:	687b      	ldr	r3, [r7, #4]
   80944:	601a      	str	r2, [r3, #0]
	}
}
   80946:	3710      	adds	r7, #16
   80948:	46bd      	mov	sp, r7
   8094a:	bd80      	pop	{r7, pc}
   8094c:	4000800c 	.word	0x4000800c
   80950:	40008000 	.word	0x40008000
   80954:	00080889 	.word	0x00080889
   80958:	200704c0 	.word	0x200704c0
   8095c:	000801e1 	.word	0x000801e1

00080960 <spi_slave_initialize>:

/**
 * \brief Initialize SPI as slave.
 */
static void spi_slave_initialize(void)
{
   80960:	b580      	push	{r7, lr}
   80962:	b082      	sub	sp, #8
   80964:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Reset status */
	gs_spi_status.ul_total_block_number = 0;
   80966:	4b25      	ldr	r3, [pc, #148]	; (809fc <spi_slave_initialize+0x9c>)
   80968:	2200      	movs	r2, #0
   8096a:	601a      	str	r2, [r3, #0]
	gs_spi_status.ul_total_command_number = 0;
   8096c:	4b23      	ldr	r3, [pc, #140]	; (809fc <spi_slave_initialize+0x9c>)
   8096e:	2200      	movs	r2, #0
   80970:	605a      	str	r2, [r3, #4]
	for (i = 0; i < NB_STATUS_CMD; i++) {
   80972:	2300      	movs	r3, #0
   80974:	607b      	str	r3, [r7, #4]
   80976:	e008      	b.n	8098a <spi_slave_initialize+0x2a>
		gs_spi_status.ul_cmd_list[i] = 0;
   80978:	4b20      	ldr	r3, [pc, #128]	; (809fc <spi_slave_initialize+0x9c>)
   8097a:	687a      	ldr	r2, [r7, #4]
   8097c:	3202      	adds	r2, #2
   8097e:	2100      	movs	r1, #0
   80980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	uint32_t i;

	/* Reset status */
	gs_spi_status.ul_total_block_number = 0;
	gs_spi_status.ul_total_command_number = 0;
	for (i = 0; i < NB_STATUS_CMD; i++) {
   80984:	687b      	ldr	r3, [r7, #4]
   80986:	3301      	adds	r3, #1
   80988:	607b      	str	r3, [r7, #4]
   8098a:	687b      	ldr	r3, [r7, #4]
   8098c:	2b13      	cmp	r3, #19
   8098e:	d9f3      	bls.n	80978 <spi_slave_initialize+0x18>
		gs_spi_status.ul_cmd_list[i] = 0;
	}
	gs_ul_spi_state = SLAVE_STATE_DATA;
   80990:	4b1b      	ldr	r3, [pc, #108]	; (80a00 <spi_slave_initialize+0xa0>)
   80992:	2202      	movs	r2, #2
   80994:	601a      	str	r2, [r3, #0]
	gs_ul_spi_cmd = RC_SYN;
   80996:	4b1b      	ldr	r3, [pc, #108]	; (80a04 <spi_slave_initialize+0xa4>)
   80998:	4a1b      	ldr	r2, [pc, #108]	; (80a08 <spi_slave_initialize+0xa8>)
   8099a:	601a      	str	r2, [r3, #0]

	/* Configure an SPI peripheral. */
	spi_enable_clock(SPI_SLAVE_BASE);
   8099c:	481b      	ldr	r0, [pc, #108]	; (80a0c <spi_slave_initialize+0xac>)
   8099e:	4b1c      	ldr	r3, [pc, #112]	; (80a10 <spi_slave_initialize+0xb0>)
   809a0:	4798      	blx	r3
	spi_disable(SPI_SLAVE_BASE);
   809a2:	481a      	ldr	r0, [pc, #104]	; (80a0c <spi_slave_initialize+0xac>)
   809a4:	4b1b      	ldr	r3, [pc, #108]	; (80a14 <spi_slave_initialize+0xb4>)
   809a6:	4798      	blx	r3
	spi_reset(SPI_SLAVE_BASE);
   809a8:	4818      	ldr	r0, [pc, #96]	; (80a0c <spi_slave_initialize+0xac>)
   809aa:	4b1b      	ldr	r3, [pc, #108]	; (80a18 <spi_slave_initialize+0xb8>)
   809ac:	4798      	blx	r3
	spi_set_slave_mode(SPI_SLAVE_BASE);
   809ae:	4817      	ldr	r0, [pc, #92]	; (80a0c <spi_slave_initialize+0xac>)
   809b0:	4b1a      	ldr	r3, [pc, #104]	; (80a1c <spi_slave_initialize+0xbc>)
   809b2:	4798      	blx	r3
	spi_disable_mode_fault_detect(SPI_SLAVE_BASE);
   809b4:	4815      	ldr	r0, [pc, #84]	; (80a0c <spi_slave_initialize+0xac>)
   809b6:	4b1a      	ldr	r3, [pc, #104]	; (80a20 <spi_slave_initialize+0xc0>)
   809b8:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(SPI_SLAVE_BASE, SPI_CHIP_PCS);
   809ba:	4814      	ldr	r0, [pc, #80]	; (80a0c <spi_slave_initialize+0xac>)
   809bc:	210e      	movs	r1, #14
   809be:	4b19      	ldr	r3, [pc, #100]	; (80a24 <spi_slave_initialize+0xc4>)
   809c0:	4798      	blx	r3
	spi_set_clock_polarity(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_POLARITY);
   809c2:	4812      	ldr	r0, [pc, #72]	; (80a0c <spi_slave_initialize+0xac>)
   809c4:	2100      	movs	r1, #0
   809c6:	2201      	movs	r2, #1
   809c8:	4b17      	ldr	r3, [pc, #92]	; (80a28 <spi_slave_initialize+0xc8>)
   809ca:	4798      	blx	r3
	spi_set_clock_phase(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_PHASE);
   809cc:	480f      	ldr	r0, [pc, #60]	; (80a0c <spi_slave_initialize+0xac>)
   809ce:	2100      	movs	r1, #0
   809d0:	2200      	movs	r2, #0
   809d2:	4b16      	ldr	r3, [pc, #88]	; (80a2c <spi_slave_initialize+0xcc>)
   809d4:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CSR_BITS_8_BIT);
   809d6:	480d      	ldr	r0, [pc, #52]	; (80a0c <spi_slave_initialize+0xac>)
   809d8:	2100      	movs	r1, #0
   809da:	2200      	movs	r2, #0
   809dc:	4b14      	ldr	r3, [pc, #80]	; (80a30 <spi_slave_initialize+0xd0>)
   809de:	4798      	blx	r3
	spi_enable_interrupt(SPI_SLAVE_BASE, SPI_IER_RDRF);
   809e0:	480a      	ldr	r0, [pc, #40]	; (80a0c <spi_slave_initialize+0xac>)
   809e2:	2101      	movs	r1, #1
   809e4:	4b13      	ldr	r3, [pc, #76]	; (80a34 <spi_slave_initialize+0xd4>)
   809e6:	4798      	blx	r3
	spi_enable(SPI_SLAVE_BASE);
   809e8:	4808      	ldr	r0, [pc, #32]	; (80a0c <spi_slave_initialize+0xac>)
   809ea:	4b13      	ldr	r3, [pc, #76]	; (80a38 <spi_slave_initialize+0xd8>)
   809ec:	4798      	blx	r3

	/* Start waiting command. */
	spi_slave_transfer(&gs_ul_spi_cmd, sizeof(gs_ul_spi_cmd));
   809ee:	4805      	ldr	r0, [pc, #20]	; (80a04 <spi_slave_initialize+0xa4>)
   809f0:	2104      	movs	r1, #4
   809f2:	4b12      	ldr	r3, [pc, #72]	; (80a3c <spi_slave_initialize+0xdc>)
   809f4:	4798      	blx	r3
}
   809f6:	3708      	adds	r7, #8
   809f8:	46bd      	mov	sp, r7
   809fa:	bd80      	pop	{r7, pc}
   809fc:	20070468 	.word	0x20070468
   80a00:	20070458 	.word	0x20070458
   80a04:	20070000 	.word	0x20070000
   80a08:	55aa55aa 	.word	0x55aa55aa
   80a0c:	40008000 	.word	0x40008000
   80a10:	00080189 	.word	0x00080189
   80a14:	00080831 	.word	0x00080831
   80a18:	00080801 	.word	0x00080801
   80a1c:	00080849 	.word	0x00080849
   80a20:	00080869 	.word	0x00080869
   80a24:	000801ad 	.word	0x000801ad
   80a28:	000802d1 	.word	0x000802d1
   80a2c:	00080321 	.word	0x00080321
   80a30:	00080371 	.word	0x00080371
   80a34:	000808a1 	.word	0x000808a1
   80a38:	00080819 	.word	0x00080819
   80a3c:	000808bd 	.word	0x000808bd

00080a40 <spi_initialize>:
 * \brief Application entry point for SPI example.
 *
 * \return Unused (ANSI-C compatibility).
 */
void spi_initialize(void)
{
   80a40:	b580      	push	{r7, lr}
   80a42:	b084      	sub	sp, #16
   80a44:	af00      	add	r7, sp, #0
	uint8_t uc_key;
	uint8_t ret_val = 0;
   80a46:	2300      	movs	r3, #0
   80a48:	73fb      	strb	r3, [r7, #15]
	uint32_t* reg_ptr = 0x4000800C;		// SPI_TDR (SPI0)
   80a4a:	4b0c      	ldr	r3, [pc, #48]	; (80a7c <spi_initialize+0x3c>)
   80a4c:	60bb      	str	r3, [r7, #8]
	uint16_t data = 0;
   80a4e:	2300      	movs	r3, #0
   80a50:	80fb      	strh	r3, [r7, #6]

	///* Initialize the SAM system. */
	//sysclk_init();
	//board_init();

	spi_slave_initialize();
   80a52:	4b0b      	ldr	r3, [pc, #44]	; (80a80 <spi_initialize+0x40>)
   80a54:	4798      	blx	r3
	
	*reg_ptr |= 0x00BB;
   80a56:	68bb      	ldr	r3, [r7, #8]
   80a58:	681b      	ldr	r3, [r3, #0]
   80a5a:	f043 02bb 	orr.w	r2, r3, #187	; 0xbb
   80a5e:	68bb      	ldr	r3, [r7, #8]
   80a60:	601a      	str	r2, [r3, #0]

	/* Configure SPI interrupts for slave only. */
	NVIC_DisableIRQ(SPI_IRQn);
   80a62:	2018      	movs	r0, #24
   80a64:	4b07      	ldr	r3, [pc, #28]	; (80a84 <spi_initialize+0x44>)
   80a66:	4798      	blx	r3
	NVIC_ClearPendingIRQ(SPI_IRQn);
   80a68:	2018      	movs	r0, #24
   80a6a:	4b07      	ldr	r3, [pc, #28]	; (80a88 <spi_initialize+0x48>)
   80a6c:	4798      	blx	r3
	//NVIC_SetPriority(SPI_IRQn, 0);
	NVIC_EnableIRQ(SPI_IRQn);
   80a6e:	2018      	movs	r0, #24
   80a70:	4b06      	ldr	r3, [pc, #24]	; (80a8c <spi_initialize+0x4c>)
   80a72:	4798      	blx	r3
	//while (1) {
		//
		//*reg_ptr |= 0x00BB;
		//
		//}	// Put 0xBB in the SPI shift register.
	return;
   80a74:	bf00      	nop
}
   80a76:	3710      	adds	r7, #16
   80a78:	46bd      	mov	sp, r7
   80a7a:	bd80      	pop	{r7, pc}
   80a7c:	4000800c 	.word	0x4000800c
   80a80:	00080961 	.word	0x00080961
   80a84:	00080799 	.word	0x00080799
   80a88:	000807cd 	.word	0x000807cd
   80a8c:	00080769 	.word	0x00080769

00080a90 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80a90:	b480      	push	{r7}
   80a92:	b083      	sub	sp, #12
   80a94:	af00      	add	r7, sp, #0
   80a96:	4603      	mov	r3, r0
   80a98:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80a9a:	4b08      	ldr	r3, [pc, #32]	; (80abc <NVIC_EnableIRQ+0x2c>)
   80a9c:	f997 2007 	ldrsb.w	r2, [r7, #7]
   80aa0:	0952      	lsrs	r2, r2, #5
   80aa2:	79f9      	ldrb	r1, [r7, #7]
   80aa4:	f001 011f 	and.w	r1, r1, #31
   80aa8:	2001      	movs	r0, #1
   80aaa:	fa00 f101 	lsl.w	r1, r0, r1
   80aae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80ab2:	370c      	adds	r7, #12
   80ab4:	46bd      	mov	sp, r7
   80ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
   80aba:	4770      	bx	lr
   80abc:	e000e100 	.word	0xe000e100

00080ac0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80ac0:	b480      	push	{r7}
   80ac2:	b083      	sub	sp, #12
   80ac4:	af00      	add	r7, sp, #0
   80ac6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80ac8:	687b      	ldr	r3, [r7, #4]
   80aca:	2b07      	cmp	r3, #7
   80acc:	d825      	bhi.n	80b1a <osc_get_rate+0x5a>
   80ace:	a201      	add	r2, pc, #4	; (adr r2, 80ad4 <osc_get_rate+0x14>)
   80ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80ad4:	00080af5 	.word	0x00080af5
   80ad8:	00080afb 	.word	0x00080afb
   80adc:	00080b01 	.word	0x00080b01
   80ae0:	00080b07 	.word	0x00080b07
   80ae4:	00080b0b 	.word	0x00080b0b
   80ae8:	00080b0f 	.word	0x00080b0f
   80aec:	00080b13 	.word	0x00080b13
   80af0:	00080b17 	.word	0x00080b17
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   80af4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80af8:	e010      	b.n	80b1c <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80afa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80afe:	e00d      	b.n	80b1c <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80b00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80b04:	e00a      	b.n	80b1c <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   80b06:	4b08      	ldr	r3, [pc, #32]	; (80b28 <osc_get_rate+0x68>)
   80b08:	e008      	b.n	80b1c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80b0a:	4b08      	ldr	r3, [pc, #32]	; (80b2c <osc_get_rate+0x6c>)
   80b0c:	e006      	b.n	80b1c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   80b0e:	4b08      	ldr	r3, [pc, #32]	; (80b30 <osc_get_rate+0x70>)
   80b10:	e004      	b.n	80b1c <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   80b12:	4b07      	ldr	r3, [pc, #28]	; (80b30 <osc_get_rate+0x70>)
   80b14:	e002      	b.n	80b1c <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   80b16:	4b06      	ldr	r3, [pc, #24]	; (80b30 <osc_get_rate+0x70>)
   80b18:	e000      	b.n	80b1c <osc_get_rate+0x5c>
#endif
	}

	return 0;
   80b1a:	2300      	movs	r3, #0
}
   80b1c:	4618      	mov	r0, r3
   80b1e:	370c      	adds	r7, #12
   80b20:	46bd      	mov	sp, r7
   80b22:	f85d 7b04 	ldr.w	r7, [sp], #4
   80b26:	4770      	bx	lr
   80b28:	003d0900 	.word	0x003d0900
   80b2c:	007a1200 	.word	0x007a1200
   80b30:	00b71b00 	.word	0x00b71b00

00080b34 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80b34:	b580      	push	{r7, lr}
   80b36:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   80b38:	2006      	movs	r0, #6
   80b3a:	4b04      	ldr	r3, [pc, #16]	; (80b4c <sysclk_get_main_hz+0x18>)
   80b3c:	4798      	blx	r3
   80b3e:	4602      	mov	r2, r0
   80b40:	4613      	mov	r3, r2
   80b42:	00db      	lsls	r3, r3, #3
   80b44:	1a9b      	subs	r3, r3, r2
   80b46:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80b48:	4618      	mov	r0, r3
   80b4a:	bd80      	pop	{r7, pc}
   80b4c:	00080ac1 	.word	0x00080ac1

00080b50 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   80b50:	b580      	push	{r7, lr}
   80b52:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   80b54:	4b02      	ldr	r3, [pc, #8]	; (80b60 <sysclk_get_cpu_hz+0x10>)
   80b56:	4798      	blx	r3
   80b58:	4603      	mov	r3, r0
   80b5a:	085b      	lsrs	r3, r3, #1
}
   80b5c:	4618      	mov	r0, r3
   80b5e:	bd80      	pop	{r7, pc}
   80b60:	00080b35 	.word	0x00080b35

00080b64 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   80b64:	b580      	push	{r7, lr}
   80b66:	b082      	sub	sp, #8
   80b68:	af00      	add	r7, sp, #0
   80b6a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80b6c:	6878      	ldr	r0, [r7, #4]
   80b6e:	4b02      	ldr	r3, [pc, #8]	; (80b78 <sysclk_enable_peripheral_clock+0x14>)
   80b70:	4798      	blx	r3
}
   80b72:	3708      	adds	r7, #8
   80b74:	46bd      	mov	sp, r7
   80b76:	bd80      	pop	{r7, pc}
   80b78:	00082459 	.word	0x00082459

00080b7c <USART0_Handler>:
/**
 * \brief Interrupt handler for USART. Echo the bytes received and start the
 * next receive.
 */
void USART_Handler(void)
{
   80b7c:	b580      	push	{r7, lr}
   80b7e:	b084      	sub	sp, #16
   80b80:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	uint32_t new_char = 0, new_char2 = 0;	// For ease of reading, I have created this variable.
   80b82:	2300      	movs	r3, #0
   80b84:	60bb      	str	r3, [r7, #8]
   80b86:	2300      	movs	r3, #0
   80b88:	607b      	str	r3, [r7, #4]
	uint8_t command_completed = 0;
   80b8a:	2300      	movs	r3, #0
   80b8c:	73fb      	strb	r3, [r7, #15]
	uint8_t i = 0;
   80b8e:	2300      	movs	r3, #0
   80b90:	73bb      	strb	r3, [r7, #14]

	/* Read USART Status. */
	ul_status = usart_get_status(BOARD_USART);
   80b92:	483b      	ldr	r0, [pc, #236]	; (80c80 <USART0_Handler+0x104>)
   80b94:	4b3b      	ldr	r3, [pc, #236]	; (80c84 <USART0_Handler+0x108>)
   80b96:	4798      	blx	r3
   80b98:	6038      	str	r0, [r7, #0]
	
	pio_toggle_pin(LED4_GPIO);
   80b9a:	2058      	movs	r0, #88	; 0x58
   80b9c:	4b3a      	ldr	r3, [pc, #232]	; (80c88 <USART0_Handler+0x10c>)
   80b9e:	4798      	blx	r3

	if (gs_uc_trans_mode == BYTE_TRANSFER)
   80ba0:	4b3a      	ldr	r3, [pc, #232]	; (80c8c <USART0_Handler+0x110>)
   80ba2:	781b      	ldrb	r3, [r3, #0]
   80ba4:	2b00      	cmp	r3, #0
   80ba6:	d167      	bne.n	80c78 <USART0_Handler+0xfc>
	{
		/* Transfer without PDC. */
		if (ul_status & US_CSR_RXRDY) 
   80ba8:	683b      	ldr	r3, [r7, #0]
   80baa:	f003 0301 	and.w	r3, r3, #1
   80bae:	2b00      	cmp	r3, #0
   80bb0:	d062      	beq.n	80c78 <USART0_Handler+0xfc>
		{
			usart_getchar(BOARD_USART, (uint32_t *)&gs_ul_read_buffer);
   80bb2:	4833      	ldr	r0, [pc, #204]	; (80c80 <USART0_Handler+0x104>)
   80bb4:	4936      	ldr	r1, [pc, #216]	; (80c90 <USART0_Handler+0x114>)
   80bb6:	4b37      	ldr	r3, [pc, #220]	; (80c94 <USART0_Handler+0x118>)
   80bb8:	4798      	blx	r3
			new_char = gs_ul_read_buffer;
   80bba:	4b35      	ldr	r3, [pc, #212]	; (80c90 <USART0_Handler+0x114>)
   80bbc:	681b      	ldr	r3, [r3, #0]
   80bbe:	60bb      	str	r3, [r7, #8]
			
			if (new_char == 0x31)									// The character '1' was received, start "listening".
   80bc0:	68bb      	ldr	r3, [r7, #8]
   80bc2:	2b31      	cmp	r3, #49	; 0x31
   80bc4:	d102      	bne.n	80bcc <USART0_Handler+0x50>
				command_start = 1;
   80bc6:	4b34      	ldr	r3, [pc, #208]	; (80c98 <USART0_Handler+0x11c>)
   80bc8:	2201      	movs	r2, #1
   80bca:	701a      	strb	r2, [r3, #0]
				
			if (new_char == 0x32)									// The character '2' was received, execute command.
   80bcc:	68bb      	ldr	r3, [r7, #8]
   80bce:	2b32      	cmp	r3, #50	; 0x32
   80bd0:	d102      	bne.n	80bd8 <USART0_Handler+0x5c>
				command_end = 1;
   80bd2:	4b32      	ldr	r3, [pc, #200]	; (80c9c <USART0_Handler+0x120>)
   80bd4:	2201      	movs	r2, #1
   80bd6:	701a      	strb	r2, [r3, #0]
				
			if ((command_start == 1) && (new_char != 0) && (new_char != 0x31) && new_char != 0x32)			// Since we are listening, we store the new characters.
   80bd8:	4b2f      	ldr	r3, [pc, #188]	; (80c98 <USART0_Handler+0x11c>)
   80bda:	781b      	ldrb	r3, [r3, #0]
   80bdc:	2b01      	cmp	r3, #1
   80bde:	d11e      	bne.n	80c1e <USART0_Handler+0xa2>
   80be0:	68bb      	ldr	r3, [r7, #8]
   80be2:	2b00      	cmp	r3, #0
   80be4:	d01b      	beq.n	80c1e <USART0_Handler+0xa2>
   80be6:	68bb      	ldr	r3, [r7, #8]
   80be8:	2b31      	cmp	r3, #49	; 0x31
   80bea:	d018      	beq.n	80c1e <USART0_Handler+0xa2>
   80bec:	68bb      	ldr	r3, [r7, #8]
   80bee:	2b32      	cmp	r3, #50	; 0x32
   80bf0:	d015      	beq.n	80c1e <USART0_Handler+0xa2>
			{
				command_array[array_pos % 10] = new_char;
   80bf2:	4b2b      	ldr	r3, [pc, #172]	; (80ca0 <USART0_Handler+0x124>)
   80bf4:	781a      	ldrb	r2, [r3, #0]
   80bf6:	4b2b      	ldr	r3, [pc, #172]	; (80ca4 <USART0_Handler+0x128>)
   80bf8:	fba3 1302 	umull	r1, r3, r3, r2
   80bfc:	08d9      	lsrs	r1, r3, #3
   80bfe:	460b      	mov	r3, r1
   80c00:	009b      	lsls	r3, r3, #2
   80c02:	440b      	add	r3, r1
   80c04:	005b      	lsls	r3, r3, #1
   80c06:	1ad3      	subs	r3, r2, r3
   80c08:	b2db      	uxtb	r3, r3
   80c0a:	68ba      	ldr	r2, [r7, #8]
   80c0c:	b2d1      	uxtb	r1, r2
   80c0e:	4a26      	ldr	r2, [pc, #152]	; (80ca8 <USART0_Handler+0x12c>)
   80c10:	54d1      	strb	r1, [r2, r3]
				array_pos ++;
   80c12:	4b23      	ldr	r3, [pc, #140]	; (80ca0 <USART0_Handler+0x124>)
   80c14:	781b      	ldrb	r3, [r3, #0]
   80c16:	3301      	adds	r3, #1
   80c18:	b2da      	uxtb	r2, r3
   80c1a:	4b21      	ldr	r3, [pc, #132]	; (80ca0 <USART0_Handler+0x124>)
   80c1c:	701a      	strb	r2, [r3, #0]
			}
			// '1' and '2' were both received, execute command.
			if ((command_end == 1) && (command_start == 1))
   80c1e:	4b1f      	ldr	r3, [pc, #124]	; (80c9c <USART0_Handler+0x120>)
   80c20:	781b      	ldrb	r3, [r3, #0]
   80c22:	2b01      	cmp	r3, #1
   80c24:	d11d      	bne.n	80c62 <USART0_Handler+0xe6>
   80c26:	4b1c      	ldr	r3, [pc, #112]	; (80c98 <USART0_Handler+0x11c>)
   80c28:	781b      	ldrb	r3, [r3, #0]
   80c2a:	2b01      	cmp	r3, #1
   80c2c:	d119      	bne.n	80c62 <USART0_Handler+0xe6>
			{
				// Check command function.
				check_command();
   80c2e:	4b1f      	ldr	r3, [pc, #124]	; (80cac <USART0_Handler+0x130>)
   80c30:	4798      	blx	r3
				command_end = 0;
   80c32:	4b1a      	ldr	r3, [pc, #104]	; (80c9c <USART0_Handler+0x120>)
   80c34:	2200      	movs	r2, #0
   80c36:	701a      	strb	r2, [r3, #0]
				command_start = 0;
   80c38:	4b17      	ldr	r3, [pc, #92]	; (80c98 <USART0_Handler+0x11c>)
   80c3a:	2200      	movs	r2, #0
   80c3c:	701a      	strb	r2, [r3, #0]
				array_pos = 0;
   80c3e:	4b18      	ldr	r3, [pc, #96]	; (80ca0 <USART0_Handler+0x124>)
   80c40:	2200      	movs	r2, #0
   80c42:	701a      	strb	r2, [r3, #0]
					
				for (i = 0; i < 10; i ++)
   80c44:	2300      	movs	r3, #0
   80c46:	73bb      	strb	r3, [r7, #14]
   80c48:	e006      	b.n	80c58 <USART0_Handler+0xdc>
				{
					command_array[i] = 0;
   80c4a:	7bbb      	ldrb	r3, [r7, #14]
   80c4c:	4a16      	ldr	r2, [pc, #88]	; (80ca8 <USART0_Handler+0x12c>)
   80c4e:	2100      	movs	r1, #0
   80c50:	54d1      	strb	r1, [r2, r3]
				check_command();
				command_end = 0;
				command_start = 0;
				array_pos = 0;
					
				for (i = 0; i < 10; i ++)
   80c52:	7bbb      	ldrb	r3, [r7, #14]
   80c54:	3301      	adds	r3, #1
   80c56:	73bb      	strb	r3, [r7, #14]
   80c58:	7bbb      	ldrb	r3, [r7, #14]
   80c5a:	2b09      	cmp	r3, #9
   80c5c:	d9f5      	bls.n	80c4a <USART0_Handler+0xce>
				{
					command_array[i] = 0;
				}
				command_completed = 1;
   80c5e:	2301      	movs	r3, #1
   80c60:	73fb      	strb	r3, [r7, #15]
			}

			if (!command_completed)				
   80c62:	7bfb      	ldrb	r3, [r7, #15]
   80c64:	2b00      	cmp	r3, #0
   80c66:	d105      	bne.n	80c74 <USART0_Handler+0xf8>
				usart_write(BOARD_USART, gs_ul_read_buffer);
   80c68:	4b09      	ldr	r3, [pc, #36]	; (80c90 <USART0_Handler+0x114>)
   80c6a:	681b      	ldr	r3, [r3, #0]
   80c6c:	4804      	ldr	r0, [pc, #16]	; (80c80 <USART0_Handler+0x104>)
   80c6e:	4619      	mov	r1, r3
   80c70:	4b0f      	ldr	r3, [pc, #60]	; (80cb0 <USART0_Handler+0x134>)
   80c72:	4798      	blx	r3
					
			command_completed = 0;
   80c74:	2300      	movs	r3, #0
   80c76:	73fb      	strb	r3, [r7, #15]
				
		}
	}
}
   80c78:	3710      	adds	r7, #16
   80c7a:	46bd      	mov	sp, r7
   80c7c:	bd80      	pop	{r7, pc}
   80c7e:	bf00      	nop
   80c80:	40098000 	.word	0x40098000
   80c84:	000826d9 	.word	0x000826d9
   80c88:	00081e6d 	.word	0x00081e6d
   80c8c:	200704c8 	.word	0x200704c8
   80c90:	200704c4 	.word	0x200704c4
   80c94:	0008275d 	.word	0x0008275d
   80c98:	200704c9 	.word	0x200704c9
   80c9c:	200704ca 	.word	0x200704ca
   80ca0:	200704d8 	.word	0x200704d8
   80ca4:	cccccccd 	.word	0xcccccccd
   80ca8:	200704cc 	.word	0x200704cc
   80cac:	00080cb5 	.word	0x00080cb5
   80cb0:	00082729 	.word	0x00082729

00080cb4 <check_command>:
/*		which was sent via a computer terminal and determine what		*/
/*		action to take.													*/
/************************************************************************/

void check_command(void)
{	
   80cb4:	b580      	push	{r7, lr}
   80cb6:	b08a      	sub	sp, #40	; 0x28
   80cb8:	af00      	add	r7, sp, #0
	uint32_t character = 0;
   80cba:	2300      	movs	r3, #0
   80cbc:	623b      	str	r3, [r7, #32]
	uint32_t sign = 1;
   80cbe:	2301      	movs	r3, #1
   80cc0:	61fb      	str	r3, [r7, #28]
	
	char* message_array;
	
	char* check_array;
	
	uint8_t i = 0;
   80cc2:	2300      	movs	r3, #0
   80cc4:	76fb      	strb	r3, [r7, #27]
	uint8_t hk = 1;
   80cc6:	2301      	movs	r3, #1
   80cc8:	76bb      	strb	r3, [r7, #26]
	uint8_t sad = 1;
   80cca:	2301      	movs	r3, #1
   80ccc:	767b      	strb	r3, [r7, #25]
	uint8_t msg = 1;
   80cce:	2301      	movs	r3, #1
   80cd0:	763b      	strb	r3, [r7, #24]
	
	uint32_t temp = 295.0;
   80cd2:	f240 1327 	movw	r3, #295	; 0x127
   80cd6:	607b      	str	r3, [r7, #4]
	
	uint32_t temp1;
	
	uint8_t temp_int = 25, upper, lower;
   80cd8:	2319      	movs	r3, #25
   80cda:	75fb      	strb	r3, [r7, #23]
	
	// Housekeeping requested. "hk" was sent.
	check_array = "hk";
   80cdc:	4b7e      	ldr	r3, [pc, #504]	; (80ed8 <check_command+0x224>)
   80cde:	613b      	str	r3, [r7, #16]
	
	hk =  check_string(check_array);
   80ce0:	6938      	ldr	r0, [r7, #16]
   80ce2:	4b7e      	ldr	r3, [pc, #504]	; (80edc <check_command+0x228>)
   80ce4:	4798      	blx	r3
   80ce6:	4603      	mov	r3, r0
   80ce8:	76bb      	strb	r3, [r7, #26]
	
	check_array = "i am sad";
   80cea:	4b7d      	ldr	r3, [pc, #500]	; (80ee0 <check_command+0x22c>)
   80cec:	613b      	str	r3, [r7, #16]
	
	sad = check_string(check_array);
   80cee:	6938      	ldr	r0, [r7, #16]
   80cf0:	4b7a      	ldr	r3, [pc, #488]	; (80edc <check_command+0x228>)
   80cf2:	4798      	blx	r3
   80cf4:	4603      	mov	r3, r0
   80cf6:	767b      	strb	r3, [r7, #25]
	
	check_array = "msg";
   80cf8:	4b7a      	ldr	r3, [pc, #488]	; (80ee4 <check_command+0x230>)
   80cfa:	613b      	str	r3, [r7, #16]
	
	msg = check_string(check_array);
   80cfc:	6938      	ldr	r0, [r7, #16]
   80cfe:	4b77      	ldr	r3, [pc, #476]	; (80edc <check_command+0x228>)
   80d00:	4798      	blx	r3
   80d02:	4603      	mov	r3, r0
   80d04:	763b      	strb	r3, [r7, #24]
	
	if (hk == 1)
   80d06:	7ebb      	ldrb	r3, [r7, #26]
   80d08:	2b01      	cmp	r3, #1
   80d0a:	f040 8088 	bne.w	80e1e <check_command+0x16a>
	{	
		
		message_array = "\n\rSYSTEMS ARE NOMINAL, SIR.\n\r";
   80d0e:	4b76      	ldr	r3, [pc, #472]	; (80ee8 <check_command+0x234>)
   80d10:	627b      	str	r3, [r7, #36]	; 0x24
				
		while(*message_array)
   80d12:	e00d      	b.n	80d30 <check_command+0x7c>
		{
			character = *message_array;
   80d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80d16:	781b      	ldrb	r3, [r3, #0]
   80d18:	623b      	str	r3, [r7, #32]
			while(usart_write(BOARD_USART, character));	// Send the character.
   80d1a:	bf00      	nop
   80d1c:	4873      	ldr	r0, [pc, #460]	; (80eec <check_command+0x238>)
   80d1e:	6a39      	ldr	r1, [r7, #32]
   80d20:	4b73      	ldr	r3, [pc, #460]	; (80ef0 <check_command+0x23c>)
   80d22:	4798      	blx	r3
   80d24:	4603      	mov	r3, r0
   80d26:	2b00      	cmp	r3, #0
   80d28:	d1f8      	bne.n	80d1c <check_command+0x68>
			
			message_array++;
   80d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80d2c:	3301      	adds	r3, #1
   80d2e:	627b      	str	r3, [r7, #36]	; 0x24
	if (hk == 1)
	{	
		
		message_array = "\n\rSYSTEMS ARE NOMINAL, SIR.\n\r";
				
		while(*message_array)
   80d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80d32:	781b      	ldrb	r3, [r3, #0]
   80d34:	2b00      	cmp	r3, #0
   80d36:	d1ed      	bne.n	80d14 <check_command+0x60>
			while(usart_write(BOARD_USART, character));	// Send the character.
			
			message_array++;
		}
		
		message_array = "\n\rSUBSYSTEM TEMPERATURE IS ";
   80d38:	4b6e      	ldr	r3, [pc, #440]	; (80ef4 <check_command+0x240>)
   80d3a:	627b      	str	r3, [r7, #36]	; 0x24
		
		while(*message_array)
   80d3c:	e00d      	b.n	80d5a <check_command+0xa6>
		{
			character = *message_array;
   80d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80d40:	781b      	ldrb	r3, [r3, #0]
   80d42:	623b      	str	r3, [r7, #32]
			while(usart_write(BOARD_USART, character));	// Send the character.
   80d44:	bf00      	nop
   80d46:	4869      	ldr	r0, [pc, #420]	; (80eec <check_command+0x238>)
   80d48:	6a39      	ldr	r1, [r7, #32]
   80d4a:	4b69      	ldr	r3, [pc, #420]	; (80ef0 <check_command+0x23c>)
   80d4c:	4798      	blx	r3
   80d4e:	4603      	mov	r3, r0
   80d50:	2b00      	cmp	r3, #0
   80d52:	d1f8      	bne.n	80d46 <check_command+0x92>
			
			message_array++;
   80d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80d56:	3301      	adds	r3, #1
   80d58:	627b      	str	r3, [r7, #36]	; 0x24
			message_array++;
		}
		
		message_array = "\n\rSUBSYSTEM TEMPERATURE IS ";
		
		while(*message_array)
   80d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80d5c:	781b      	ldrb	r3, [r3, #0]
   80d5e:	2b00      	cmp	r3, #0
   80d60:	d1ed      	bne.n	80d3e <check_command+0x8a>
			while(usart_write(BOARD_USART, character));	// Send the character.
			
			message_array++;
		}
		
		temp = can_glob_data_reg[0];						// This is the ADC value retrieved from the subsystem.
   80d62:	4b65      	ldr	r3, [pc, #404]	; (80ef8 <check_command+0x244>)
   80d64:	681b      	ldr	r3, [r3, #0]
   80d66:	607b      	str	r3, [r7, #4]
			
		sign = convert_to_temp(&temp);						// Temperature returned is in degrees Celsius.
   80d68:	1d3b      	adds	r3, r7, #4
   80d6a:	4618      	mov	r0, r3
   80d6c:	4b63      	ldr	r3, [pc, #396]	; (80efc <check_command+0x248>)
   80d6e:	4798      	blx	r3
   80d70:	61f8      	str	r0, [r7, #28]

		temp_int = (uint8_t)temp;						// Convert the float to an 8-bit integer.
   80d72:	687b      	ldr	r3, [r7, #4]
   80d74:	75fb      	strb	r3, [r7, #23]
		
		temp_int = convert_to_bcd(temp_int);				// Convert the temperature into a BCD.
   80d76:	7dfb      	ldrb	r3, [r7, #23]
   80d78:	4618      	mov	r0, r3
   80d7a:	4b61      	ldr	r3, [pc, #388]	; (80f00 <check_command+0x24c>)
   80d7c:	4798      	blx	r3
   80d7e:	4603      	mov	r3, r0
   80d80:	75fb      	strb	r3, [r7, #23]
		
		lower = temp_int << 4;
   80d82:	7dfb      	ldrb	r3, [r7, #23]
   80d84:	011b      	lsls	r3, r3, #4
   80d86:	73fb      	strb	r3, [r7, #15]
		lower = lower >> 4;
   80d88:	7bfb      	ldrb	r3, [r7, #15]
   80d8a:	091b      	lsrs	r3, r3, #4
   80d8c:	73fb      	strb	r3, [r7, #15]
		upper = temp_int >> 4;
   80d8e:	7dfb      	ldrb	r3, [r7, #23]
   80d90:	091b      	lsrs	r3, r3, #4
   80d92:	73bb      	strb	r3, [r7, #14]
		
		lower += (uint8_t)0x30;								// Convert to ASCII form.
   80d94:	7bfb      	ldrb	r3, [r7, #15]
   80d96:	3330      	adds	r3, #48	; 0x30
   80d98:	73fb      	strb	r3, [r7, #15]
		upper += (uint8_t)0x30;
   80d9a:	7bbb      	ldrb	r3, [r7, #14]
   80d9c:	3330      	adds	r3, #48	; 0x30
   80d9e:	73bb      	strb	r3, [r7, #14]
		
		if(sign)
   80da0:	69fb      	ldr	r3, [r7, #28]
   80da2:	2b00      	cmp	r3, #0
   80da4:	d00a      	beq.n	80dbc <check_command+0x108>
		{
			character = 0x2B;
   80da6:	232b      	movs	r3, #43	; 0x2b
   80da8:	623b      	str	r3, [r7, #32]
			while(usart_write(BOARD_USART, character));				// Send "+"
   80daa:	bf00      	nop
   80dac:	484f      	ldr	r0, [pc, #316]	; (80eec <check_command+0x238>)
   80dae:	6a39      	ldr	r1, [r7, #32]
   80db0:	4b4f      	ldr	r3, [pc, #316]	; (80ef0 <check_command+0x23c>)
   80db2:	4798      	blx	r3
   80db4:	4603      	mov	r3, r0
   80db6:	2b00      	cmp	r3, #0
   80db8:	d1f8      	bne.n	80dac <check_command+0xf8>
		{
			character = 0x2D;
			while(usart_write(BOARD_USART, character));				// Send "-"
		}
	
		while(usart_write(BOARD_USART, upper));				// Send the upper digit.
   80dba:	e009      	b.n	80dd0 <check_command+0x11c>
			character = 0x2B;
			while(usart_write(BOARD_USART, character));				// Send "+"
		}
		else
		{
			character = 0x2D;
   80dbc:	232d      	movs	r3, #45	; 0x2d
   80dbe:	623b      	str	r3, [r7, #32]
			while(usart_write(BOARD_USART, character));				// Send "-"
   80dc0:	bf00      	nop
   80dc2:	484a      	ldr	r0, [pc, #296]	; (80eec <check_command+0x238>)
   80dc4:	6a39      	ldr	r1, [r7, #32]
   80dc6:	4b4a      	ldr	r3, [pc, #296]	; (80ef0 <check_command+0x23c>)
   80dc8:	4798      	blx	r3
   80dca:	4603      	mov	r3, r0
   80dcc:	2b00      	cmp	r3, #0
   80dce:	d1f8      	bne.n	80dc2 <check_command+0x10e>
		}
	
		while(usart_write(BOARD_USART, upper));				// Send the upper digit.
   80dd0:	bf00      	nop
   80dd2:	7bbb      	ldrb	r3, [r7, #14]
   80dd4:	4845      	ldr	r0, [pc, #276]	; (80eec <check_command+0x238>)
   80dd6:	4619      	mov	r1, r3
   80dd8:	4b45      	ldr	r3, [pc, #276]	; (80ef0 <check_command+0x23c>)
   80dda:	4798      	blx	r3
   80ddc:	4603      	mov	r3, r0
   80dde:	2b00      	cmp	r3, #0
   80de0:	d1f7      	bne.n	80dd2 <check_command+0x11e>
		while(usart_write(BOARD_USART, lower));				// Send the lower digit.			
   80de2:	bf00      	nop
   80de4:	7bfb      	ldrb	r3, [r7, #15]
   80de6:	4841      	ldr	r0, [pc, #260]	; (80eec <check_command+0x238>)
   80de8:	4619      	mov	r1, r3
   80dea:	4b41      	ldr	r3, [pc, #260]	; (80ef0 <check_command+0x23c>)
   80dec:	4798      	blx	r3
   80dee:	4603      	mov	r3, r0
   80df0:	2b00      	cmp	r3, #0
   80df2:	d1f7      	bne.n	80de4 <check_command+0x130>
		
		message_array = " C\n\r";							// Finish the sentence.
   80df4:	4b43      	ldr	r3, [pc, #268]	; (80f04 <check_command+0x250>)
   80df6:	627b      	str	r3, [r7, #36]	; 0x24

		while(*message_array)
   80df8:	e00d      	b.n	80e16 <check_command+0x162>
		{
			character = *message_array;
   80dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80dfc:	781b      	ldrb	r3, [r3, #0]
   80dfe:	623b      	str	r3, [r7, #32]
			while(usart_write(BOARD_USART, character));	// Send the character.
   80e00:	bf00      	nop
   80e02:	483a      	ldr	r0, [pc, #232]	; (80eec <check_command+0x238>)
   80e04:	6a39      	ldr	r1, [r7, #32]
   80e06:	4b3a      	ldr	r3, [pc, #232]	; (80ef0 <check_command+0x23c>)
   80e08:	4798      	blx	r3
   80e0a:	4603      	mov	r3, r0
   80e0c:	2b00      	cmp	r3, #0
   80e0e:	d1f8      	bne.n	80e02 <check_command+0x14e>
			
			message_array++;
   80e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80e12:	3301      	adds	r3, #1
   80e14:	627b      	str	r3, [r7, #36]	; 0x24
		while(usart_write(BOARD_USART, upper));				// Send the upper digit.
		while(usart_write(BOARD_USART, lower));				// Send the lower digit.			
		
		message_array = " C\n\r";							// Finish the sentence.

		while(*message_array)
   80e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80e18:	781b      	ldrb	r3, [r3, #0]
   80e1a:	2b00      	cmp	r3, #0
   80e1c:	d1ed      	bne.n	80dfa <check_command+0x146>
			
			message_array++;
		}	
	}
	
	if (sad == 1)
   80e1e:	7e7b      	ldrb	r3, [r7, #25]
   80e20:	2b01      	cmp	r3, #1
   80e22:	d114      	bne.n	80e4e <check_command+0x19a>
	{	
		
		message_array = "\n\rDO YOU WANT A BISCUIT?\n\r";
   80e24:	4b38      	ldr	r3, [pc, #224]	; (80f08 <check_command+0x254>)
   80e26:	627b      	str	r3, [r7, #36]	; 0x24
		
		while(*message_array)
   80e28:	e00d      	b.n	80e46 <check_command+0x192>
		{
			character = *message_array;
   80e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80e2c:	781b      	ldrb	r3, [r3, #0]
   80e2e:	623b      	str	r3, [r7, #32]
			while(usart_write(BOARD_USART, character));	// Send the character.
   80e30:	bf00      	nop
   80e32:	482e      	ldr	r0, [pc, #184]	; (80eec <check_command+0x238>)
   80e34:	6a39      	ldr	r1, [r7, #32]
   80e36:	4b2e      	ldr	r3, [pc, #184]	; (80ef0 <check_command+0x23c>)
   80e38:	4798      	blx	r3
   80e3a:	4603      	mov	r3, r0
   80e3c:	2b00      	cmp	r3, #0
   80e3e:	d1f8      	bne.n	80e32 <check_command+0x17e>
			
			message_array++;
   80e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80e42:	3301      	adds	r3, #1
   80e44:	627b      	str	r3, [r7, #36]	; 0x24
	if (sad == 1)
	{	
		
		message_array = "\n\rDO YOU WANT A BISCUIT?\n\r";
		
		while(*message_array)
   80e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80e48:	781b      	ldrb	r3, [r3, #0]
   80e4a:	2b00      	cmp	r3, #0
   80e4c:	d1ed      	bne.n	80e2a <check_command+0x176>
			
			message_array++;
		}
	}
	
	if (msg == 1)
   80e4e:	7e3b      	ldrb	r3, [r7, #24]
   80e50:	2b01      	cmp	r3, #1
   80e52:	d13d      	bne.n	80ed0 <check_command+0x21c>
	{
		
		message_array = "\n\rA MESSAGE WAS RECEIVED FROM COMS: ";
   80e54:	4b2d      	ldr	r3, [pc, #180]	; (80f0c <check_command+0x258>)
   80e56:	627b      	str	r3, [r7, #36]	; 0x24
		
		while(*message_array)
   80e58:	e00d      	b.n	80e76 <check_command+0x1c2>
		{
			character = *message_array;
   80e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80e5c:	781b      	ldrb	r3, [r3, #0]
   80e5e:	623b      	str	r3, [r7, #32]
			while(usart_write(BOARD_USART, character));	// Send the character.
   80e60:	bf00      	nop
   80e62:	4822      	ldr	r0, [pc, #136]	; (80eec <check_command+0x238>)
   80e64:	6a39      	ldr	r1, [r7, #32]
   80e66:	4b22      	ldr	r3, [pc, #136]	; (80ef0 <check_command+0x23c>)
   80e68:	4798      	blx	r3
   80e6a:	4603      	mov	r3, r0
   80e6c:	2b00      	cmp	r3, #0
   80e6e:	d1f8      	bne.n	80e62 <check_command+0x1ae>
			
			message_array++;
   80e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80e72:	3301      	adds	r3, #1
   80e74:	627b      	str	r3, [r7, #36]	; 0x24
	if (msg == 1)
	{
		
		message_array = "\n\rA MESSAGE WAS RECEIVED FROM COMS: ";
		
		while(*message_array)
   80e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80e78:	781b      	ldrb	r3, [r3, #0]
   80e7a:	2b00      	cmp	r3, #0
   80e7c:	d1ed      	bne.n	80e5a <check_command+0x1a6>
			while(usart_write(BOARD_USART, character));	// Send the character.
			
			message_array++;
		}
		
		temp1 = (uint32_t)(can_glob_msg_reg[0]);	// This is the ADC value retrieved from the subsystem.
   80e7e:	4b24      	ldr	r3, [pc, #144]	; (80f10 <check_command+0x25c>)
   80e80:	681b      	ldr	r3, [r3, #0]
   80e82:	60bb      	str	r3, [r7, #8]
		temp1 = temp1 & (uint32_t)0x000000FF;
   80e84:	68bb      	ldr	r3, [r7, #8]
   80e86:	b2db      	uxtb	r3, r3
   80e88:	60bb      	str	r3, [r7, #8]
		
		if ( (temp1 > 0x40) || (temp1 < 0x5B) )
   80e8a:	68bb      	ldr	r3, [r7, #8]
   80e8c:	2b40      	cmp	r3, #64	; 0x40
   80e8e:	d802      	bhi.n	80e96 <check_command+0x1e2>
   80e90:	68bb      	ldr	r3, [r7, #8]
   80e92:	2b5a      	cmp	r3, #90	; 0x5a
   80e94:	d807      	bhi.n	80ea6 <check_command+0x1f2>
		{
			while(usart_write(BOARD_USART, temp1));				// Send the ASCII character.		
   80e96:	bf00      	nop
   80e98:	4814      	ldr	r0, [pc, #80]	; (80eec <check_command+0x238>)
   80e9a:	68b9      	ldr	r1, [r7, #8]
   80e9c:	4b14      	ldr	r3, [pc, #80]	; (80ef0 <check_command+0x23c>)
   80e9e:	4798      	blx	r3
   80ea0:	4603      	mov	r3, r0
   80ea2:	2b00      	cmp	r3, #0
   80ea4:	d1f8      	bne.n	80e98 <check_command+0x1e4>
		//if ( (temp1 > 0x20) || (temp1 < 0x5B) )
		//{
			//while(usart_write(BOARD_USART, temp1));				// Send the ASCII character.
		//}
		
		message_array = "\n\r";								// Finish the sentence.
   80ea6:	4b1b      	ldr	r3, [pc, #108]	; (80f14 <check_command+0x260>)
   80ea8:	627b      	str	r3, [r7, #36]	; 0x24

		while(*message_array)
   80eaa:	e00d      	b.n	80ec8 <check_command+0x214>
		{
			character = *message_array;
   80eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80eae:	781b      	ldrb	r3, [r3, #0]
   80eb0:	623b      	str	r3, [r7, #32]
			while(usart_write(BOARD_USART, character));	// Send the character.
   80eb2:	bf00      	nop
   80eb4:	480d      	ldr	r0, [pc, #52]	; (80eec <check_command+0x238>)
   80eb6:	6a39      	ldr	r1, [r7, #32]
   80eb8:	4b0d      	ldr	r3, [pc, #52]	; (80ef0 <check_command+0x23c>)
   80eba:	4798      	blx	r3
   80ebc:	4603      	mov	r3, r0
   80ebe:	2b00      	cmp	r3, #0
   80ec0:	d1f8      	bne.n	80eb4 <check_command+0x200>
			
			message_array++;
   80ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80ec4:	3301      	adds	r3, #1
   80ec6:	627b      	str	r3, [r7, #36]	; 0x24
			//while(usart_write(BOARD_USART, temp1));				// Send the ASCII character.
		//}
		
		message_array = "\n\r";								// Finish the sentence.

		while(*message_array)
   80ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80eca:	781b      	ldrb	r3, [r3, #0]
   80ecc:	2b00      	cmp	r3, #0
   80ece:	d1ed      	bne.n	80eac <check_command+0x1f8>
			
			message_array++;
		}
	}
	
	return;
   80ed0:	bf00      	nop
}
   80ed2:	3728      	adds	r7, #40	; 0x28
   80ed4:	46bd      	mov	sp, r7
   80ed6:	bd80      	pop	{r7, pc}
   80ed8:	0008652c 	.word	0x0008652c
   80edc:	00080f19 	.word	0x00080f19
   80ee0:	00086530 	.word	0x00086530
   80ee4:	0008653c 	.word	0x0008653c
   80ee8:	00086540 	.word	0x00086540
   80eec:	40098000 	.word	0x40098000
   80ef0:	00082729 	.word	0x00082729
   80ef4:	00086560 	.word	0x00086560
   80ef8:	2007a6e4 	.word	0x2007a6e4
   80efc:	00080f75 	.word	0x00080f75
   80f00:	0008100d 	.word	0x0008100d
   80f04:	0008657c 	.word	0x0008657c
   80f08:	00086584 	.word	0x00086584
   80f0c:	000865a0 	.word	0x000865a0
   80f10:	2007a70c 	.word	0x2007a70c
   80f14:	000865c8 	.word	0x000865c8

00080f18 <check_string>:
/*		is equal to the array of chars in command_array (which is		*/
/*		defined globally.												*/	
/************************************************************************/

uint8_t check_string(char* str_to_check)
{
   80f18:	b480      	push	{r7}
   80f1a:	b085      	sub	sp, #20
   80f1c:	af00      	add	r7, sp, #0
   80f1e:	6078      	str	r0, [r7, #4]
	uint8_t	i = 0;
   80f20:	2300      	movs	r3, #0
   80f22:	73fb      	strb	r3, [r7, #15]
	uint8_t ret_val = 1;
   80f24:	2301      	movs	r3, #1
   80f26:	73bb      	strb	r3, [r7, #14]
	
	char* temp_str;
	
	temp_str = str_to_check;
   80f28:	687b      	ldr	r3, [r7, #4]
   80f2a:	60bb      	str	r3, [r7, #8]
	
	for (i = 0; i < 10; i++)
   80f2c:	2300      	movs	r3, #0
   80f2e:	73fb      	strb	r3, [r7, #15]
   80f30:	e014      	b.n	80f5c <check_string+0x44>
	{
		if (*temp_str != command_array[i])
   80f32:	68bb      	ldr	r3, [r7, #8]
   80f34:	781a      	ldrb	r2, [r3, #0]
   80f36:	7bfb      	ldrb	r3, [r7, #15]
   80f38:	490d      	ldr	r1, [pc, #52]	; (80f70 <check_string+0x58>)
   80f3a:	5ccb      	ldrb	r3, [r1, r3]
   80f3c:	429a      	cmp	r2, r3
   80f3e:	d002      	beq.n	80f46 <check_string+0x2e>
		{
			ret_val = 0;
   80f40:	2300      	movs	r3, #0
   80f42:	73bb      	strb	r3, [r7, #14]
			break;
   80f44:	e00d      	b.n	80f62 <check_string+0x4a>
		}
		if (!*temp_str)
   80f46:	68bb      	ldr	r3, [r7, #8]
   80f48:	781b      	ldrb	r3, [r3, #0]
   80f4a:	2b00      	cmp	r3, #0
   80f4c:	d100      	bne.n	80f50 <check_string+0x38>
			break;
   80f4e:	e008      	b.n	80f62 <check_string+0x4a>
			
		temp_str++;
   80f50:	68bb      	ldr	r3, [r7, #8]
   80f52:	3301      	adds	r3, #1
   80f54:	60bb      	str	r3, [r7, #8]
	
	char* temp_str;
	
	temp_str = str_to_check;
	
	for (i = 0; i < 10; i++)
   80f56:	7bfb      	ldrb	r3, [r7, #15]
   80f58:	3301      	adds	r3, #1
   80f5a:	73fb      	strb	r3, [r7, #15]
   80f5c:	7bfb      	ldrb	r3, [r7, #15]
   80f5e:	2b09      	cmp	r3, #9
   80f60:	d9e7      	bls.n	80f32 <check_string+0x1a>
			break;
			
		temp_str++;
	}
	
	return ret_val;
   80f62:	7bbb      	ldrb	r3, [r7, #14]
}
   80f64:	4618      	mov	r0, r3
   80f66:	3714      	adds	r7, #20
   80f68:	46bd      	mov	sp, r7
   80f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
   80f6e:	4770      	bx	lr
   80f70:	200704cc 	.word	0x200704cc

00080f74 <convert_to_temp>:
/*		It then takes this raw reading and converts it into a positive	*/
/*		temperature reading. The function will return a 1 if the temp	*/
/*		was nonnegative, and 0 otherwise.								*/
/************************************************************************/
uint32_t convert_to_temp(uint32_t* temp)
{
   80f74:	b580      	push	{r7, lr}
   80f76:	b084      	sub	sp, #16
   80f78:	af00      	add	r7, sp, #0
   80f7a:	6078      	str	r0, [r7, #4]
	uint32_t temperature, remainder;
	float t = 0.0;
   80f7c:	f04f 0300 	mov.w	r3, #0
   80f80:	60fb      	str	r3, [r7, #12]
	
	temperature = *temp;
   80f82:	687b      	ldr	r3, [r7, #4]
   80f84:	681b      	ldr	r3, [r3, #0]
   80f86:	60bb      	str	r3, [r7, #8]
	
	temperature = temperature >> 2;
   80f88:	68bb      	ldr	r3, [r7, #8]
   80f8a:	089b      	lsrs	r3, r3, #2
   80f8c:	60bb      	str	r3, [r7, #8]
	
	t = (float)temperature;
   80f8e:	4b1b      	ldr	r3, [pc, #108]	; (80ffc <convert_to_temp+0x88>)
   80f90:	68b8      	ldr	r0, [r7, #8]
   80f92:	4798      	blx	r3
   80f94:	4603      	mov	r3, r0
   80f96:	60fb      	str	r3, [r7, #12]
	
	t *= 0.03125;
   80f98:	4b19      	ldr	r3, [pc, #100]	; (81000 <convert_to_temp+0x8c>)
   80f9a:	68f8      	ldr	r0, [r7, #12]
   80f9c:	f04f 5174 	mov.w	r1, #1023410176	; 0x3d000000
   80fa0:	4798      	blx	r3
   80fa2:	4603      	mov	r3, r0
   80fa4:	60fb      	str	r3, [r7, #12]
	
	t = t / (float)1.0;
	
	if (t >= (float)0.0)
   80fa6:	4b17      	ldr	r3, [pc, #92]	; (81004 <convert_to_temp+0x90>)
   80fa8:	68f8      	ldr	r0, [r7, #12]
   80faa:	f04f 0100 	mov.w	r1, #0
   80fae:	4798      	blx	r3
   80fb0:	4603      	mov	r3, r0
   80fb2:	2b00      	cmp	r3, #0
   80fb4:	d009      	beq.n	80fca <convert_to_temp+0x56>
	{
		temperature = (uint32_t)t;
   80fb6:	4b14      	ldr	r3, [pc, #80]	; (81008 <convert_to_temp+0x94>)
   80fb8:	68f8      	ldr	r0, [r7, #12]
   80fba:	4798      	blx	r3
   80fbc:	4603      	mov	r3, r0
   80fbe:	60bb      	str	r3, [r7, #8]
		*temp = temperature;
   80fc0:	687b      	ldr	r3, [r7, #4]
   80fc2:	68ba      	ldr	r2, [r7, #8]
   80fc4:	601a      	str	r2, [r3, #0]
		return 1;	
   80fc6:	2301      	movs	r3, #1
   80fc8:	e013      	b.n	80ff2 <convert_to_temp+0x7e>
	}
	else
	{	
		temperature *= (float)-1.0;
   80fca:	4b0c      	ldr	r3, [pc, #48]	; (80ffc <convert_to_temp+0x88>)
   80fcc:	68b8      	ldr	r0, [r7, #8]
   80fce:	4798      	blx	r3
   80fd0:	4603      	mov	r3, r0
   80fd2:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
   80fd6:	4b0c      	ldr	r3, [pc, #48]	; (81008 <convert_to_temp+0x94>)
   80fd8:	4610      	mov	r0, r2
   80fda:	4798      	blx	r3
   80fdc:	4603      	mov	r3, r0
   80fde:	60bb      	str	r3, [r7, #8]
		temperature = (uint32_t)t;
   80fe0:	4b09      	ldr	r3, [pc, #36]	; (81008 <convert_to_temp+0x94>)
   80fe2:	68f8      	ldr	r0, [r7, #12]
   80fe4:	4798      	blx	r3
   80fe6:	4603      	mov	r3, r0
   80fe8:	60bb      	str	r3, [r7, #8]
		*temp = temperature;
   80fea:	687b      	ldr	r3, [r7, #4]
   80fec:	68ba      	ldr	r2, [r7, #8]
   80fee:	601a      	str	r2, [r3, #0]
		return 0;
   80ff0:	2300      	movs	r3, #0
	}
}
   80ff2:	4618      	mov	r0, r3
   80ff4:	3710      	adds	r7, #16
   80ff6:	46bd      	mov	sp, r7
   80ff8:	bd80      	pop	{r7, pc}
   80ffa:	bf00      	nop
   80ffc:	00085d65 	.word	0x00085d65
   81000:	00085e15 	.word	0x00085e15
   81004:	00086179 	.word	0x00086179
   81008:	000861a1 	.word	0x000861a1

0008100c <convert_to_bcd>:
/*		The sole purpose of this helper function is to take an integer	*/
/*		and convert it into BCD form (upper four bits = 'tens' & the	*/
/*		lower four bits = 'ones'.										*/
/************************************************************************/
uint8_t convert_to_bcd(uint8_t temp)
{
   8100c:	b480      	push	{r7}
   8100e:	b085      	sub	sp, #20
   81010:	af00      	add	r7, sp, #0
   81012:	4603      	mov	r3, r0
   81014:	71fb      	strb	r3, [r7, #7]
	uint8_t upper = 0, lower = 0, ret_val = 0;
   81016:	2300      	movs	r3, #0
   81018:	73fb      	strb	r3, [r7, #15]
   8101a:	2300      	movs	r3, #0
   8101c:	73bb      	strb	r3, [r7, #14]
   8101e:	2300      	movs	r3, #0
   81020:	737b      	strb	r3, [r7, #13]
	
	if(temp > 9)
   81022:	79fb      	ldrb	r3, [r7, #7]
   81024:	2b09      	cmp	r3, #9
   81026:	d919      	bls.n	8105c <convert_to_bcd+0x50>
	{
		lower = temp % 10;
   81028:	79fa      	ldrb	r2, [r7, #7]
   8102a:	4b10      	ldr	r3, [pc, #64]	; (8106c <convert_to_bcd+0x60>)
   8102c:	fba3 1302 	umull	r1, r3, r3, r2
   81030:	08d9      	lsrs	r1, r3, #3
   81032:	460b      	mov	r3, r1
   81034:	009b      	lsls	r3, r3, #2
   81036:	440b      	add	r3, r1
   81038:	005b      	lsls	r3, r3, #1
   8103a:	1ad3      	subs	r3, r2, r3
   8103c:	73bb      	strb	r3, [r7, #14]
		upper = temp / 10;
   8103e:	79fa      	ldrb	r2, [r7, #7]
   81040:	4b0a      	ldr	r3, [pc, #40]	; (8106c <convert_to_bcd+0x60>)
   81042:	fba3 1302 	umull	r1, r3, r3, r2
   81046:	08db      	lsrs	r3, r3, #3
   81048:	73fb      	strb	r3, [r7, #15]
		
		upper = upper << 4;
   8104a:	7bfb      	ldrb	r3, [r7, #15]
   8104c:	011b      	lsls	r3, r3, #4
   8104e:	73fb      	strb	r3, [r7, #15]
		
		ret_val = upper | lower;
   81050:	7bfa      	ldrb	r2, [r7, #15]
   81052:	7bbb      	ldrb	r3, [r7, #14]
   81054:	4313      	orrs	r3, r2
   81056:	737b      	strb	r3, [r7, #13]
			
		return ret_val;
   81058:	7b7b      	ldrb	r3, [r7, #13]
   8105a:	e000      	b.n	8105e <convert_to_bcd+0x52>
	}
	else
		return temp;
   8105c:	79fb      	ldrb	r3, [r7, #7]
}
   8105e:	4618      	mov	r0, r3
   81060:	3714      	adds	r7, #20
   81062:	46bd      	mov	sp, r7
   81064:	f85d 7b04 	ldr.w	r7, [sp], #4
   81068:	4770      	bx	lr
   8106a:	bf00      	nop
   8106c:	cccccccd 	.word	0xcccccccd

00081070 <configure_usart>:
 * \brief Configure USART in normal (serial rs232) mode, asynchronous,
 * 8 bits, 1 stop bit, no parity, 115200 bauds and enable its transmitter
 * and receiver.
 */
void configure_usart(void)
{
   81070:	b5b0      	push	{r4, r5, r7, lr}
   81072:	b086      	sub	sp, #24
   81074:	af00      	add	r7, sp, #0
	const sam_usart_opt_t usart_console_settings = {
   81076:	4b13      	ldr	r3, [pc, #76]	; (810c4 <configure_usart+0x54>)
   81078:	463c      	mov	r4, r7
   8107a:	461d      	mov	r5, r3
   8107c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8107e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81080:	e895 0003 	ldmia.w	r5, {r0, r1}
   81084:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
   81088:	2011      	movs	r0, #17
   8108a:	4b0f      	ldr	r3, [pc, #60]	; (810c8 <configure_usart+0x58>)
   8108c:	4798      	blx	r3

	/* Configure USART in serial mode. */
	usart_init_rs232(BOARD_USART, &usart_console_settings,
   8108e:	4b0f      	ldr	r3, [pc, #60]	; (810cc <configure_usart+0x5c>)
   81090:	4798      	blx	r3
   81092:	4603      	mov	r3, r0
   81094:	463a      	mov	r2, r7
   81096:	480e      	ldr	r0, [pc, #56]	; (810d0 <configure_usart+0x60>)
   81098:	4611      	mov	r1, r2
   8109a:	461a      	mov	r2, r3
   8109c:	4b0d      	ldr	r3, [pc, #52]	; (810d4 <configure_usart+0x64>)
   8109e:	4798      	blx	r3
			sysclk_get_cpu_hz());

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
   810a0:	480b      	ldr	r0, [pc, #44]	; (810d0 <configure_usart+0x60>)
   810a2:	f04f 31ff 	mov.w	r1, #4294967295
   810a6:	4b0c      	ldr	r3, [pc, #48]	; (810d8 <configure_usart+0x68>)
   810a8:	4798      	blx	r3

	/* Enable the receiver and transmitter. */
	usart_enable_tx(BOARD_USART);
   810aa:	4809      	ldr	r0, [pc, #36]	; (810d0 <configure_usart+0x60>)
   810ac:	4b0b      	ldr	r3, [pc, #44]	; (810dc <configure_usart+0x6c>)
   810ae:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
   810b0:	4807      	ldr	r0, [pc, #28]	; (810d0 <configure_usart+0x60>)
   810b2:	4b0b      	ldr	r3, [pc, #44]	; (810e0 <configure_usart+0x70>)
   810b4:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
   810b6:	2011      	movs	r0, #17
   810b8:	4b0a      	ldr	r3, [pc, #40]	; (810e4 <configure_usart+0x74>)
   810ba:	4798      	blx	r3
}
   810bc:	3718      	adds	r7, #24
   810be:	46bd      	mov	sp, r7
   810c0:	bdb0      	pop	{r4, r5, r7, pc}
   810c2:	bf00      	nop
   810c4:	000865cc 	.word	0x000865cc
   810c8:	00080b65 	.word	0x00080b65
   810cc:	00080b51 	.word	0x00080b51
   810d0:	40098000 	.word	0x40098000
   810d4:	000825bd 	.word	0x000825bd
   810d8:	000826bd 	.word	0x000826bd
   810dc:	00082641 	.word	0x00082641
   810e0:	00082671 	.word	0x00082671
   810e4:	00080a91 	.word	0x00080a91

000810e8 <usart_initialize>:
 * \brief Application entry point for usart_serial example.
 *
 * \return Unused (ANSI-C compatibility).
 */
void usart_initialize(void)
{
   810e8:	b580      	push	{r7, lr}
   810ea:	b084      	sub	sp, #16
   810ec:	af00      	add	r7, sp, #0
	uint8_t uc_char;
	uint8_t uc_flag;
	uint8_t i = 0;
   810ee:	2300      	movs	r3, #0
   810f0:	73fb      	strb	r3, [r7, #15]
	char* message_array;
	uint32_t character = 0;
   810f2:	2300      	movs	r3, #0
   810f4:	607b      	str	r3, [r7, #4]

	/* Configure USART. */
	configure_usart();
   810f6:	4b1a      	ldr	r3, [pc, #104]	; (81160 <usart_initialize+0x78>)
   810f8:	4798      	blx	r3

	gs_uc_trans_mode = BYTE_TRANSFER;
   810fa:	4b1a      	ldr	r3, [pc, #104]	; (81164 <usart_initialize+0x7c>)
   810fc:	2200      	movs	r2, #0
   810fe:	701a      	strb	r2, [r3, #0]
	
	for (i = 0; i < 10; i++)
   81100:	2300      	movs	r3, #0
   81102:	73fb      	strb	r3, [r7, #15]
   81104:	e006      	b.n	81114 <usart_initialize+0x2c>
	{
		command_array[i] = 0;
   81106:	7bfb      	ldrb	r3, [r7, #15]
   81108:	4a17      	ldr	r2, [pc, #92]	; (81168 <usart_initialize+0x80>)
   8110a:	2100      	movs	r1, #0
   8110c:	54d1      	strb	r1, [r2, r3]
	/* Configure USART. */
	configure_usart();

	gs_uc_trans_mode = BYTE_TRANSFER;
	
	for (i = 0; i < 10; i++)
   8110e:	7bfb      	ldrb	r3, [r7, #15]
   81110:	3301      	adds	r3, #1
   81112:	73fb      	strb	r3, [r7, #15]
   81114:	7bfb      	ldrb	r3, [r7, #15]
   81116:	2b09      	cmp	r3, #9
   81118:	d9f5      	bls.n	81106 <usart_initialize+0x1e>
	{
		command_array[i] = 0;
	}

	usart_enable_interrupt(BOARD_USART, US_IDR_RXRDY);
   8111a:	4814      	ldr	r0, [pc, #80]	; (8116c <usart_initialize+0x84>)
   8111c:	2101      	movs	r1, #1
   8111e:	4b14      	ldr	r3, [pc, #80]	; (81170 <usart_initialize+0x88>)
   81120:	4798      	blx	r3
	usart_disable_interrupt(BOARD_USART, US_IER_RXBUFF);
   81122:	4812      	ldr	r0, [pc, #72]	; (8116c <usart_initialize+0x84>)
   81124:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   81128:	4b12      	ldr	r3, [pc, #72]	; (81174 <usart_initialize+0x8c>)
   8112a:	4798      	blx	r3
	
	message_array = "WHAT CAN I DO FOR YOU, SIR?\n\r";
   8112c:	4b12      	ldr	r3, [pc, #72]	; (81178 <usart_initialize+0x90>)
   8112e:	60bb      	str	r3, [r7, #8]
		
	while(*message_array)
   81130:	e00d      	b.n	8114e <usart_initialize+0x66>
	{
		character = *message_array;
   81132:	68bb      	ldr	r3, [r7, #8]
   81134:	781b      	ldrb	r3, [r3, #0]
   81136:	607b      	str	r3, [r7, #4]
		while(usart_write(BOARD_USART, character));	// Send the character.
   81138:	bf00      	nop
   8113a:	480c      	ldr	r0, [pc, #48]	; (8116c <usart_initialize+0x84>)
   8113c:	6879      	ldr	r1, [r7, #4]
   8113e:	4b0f      	ldr	r3, [pc, #60]	; (8117c <usart_initialize+0x94>)
   81140:	4798      	blx	r3
   81142:	4603      	mov	r3, r0
   81144:	2b00      	cmp	r3, #0
   81146:	d1f8      	bne.n	8113a <usart_initialize+0x52>
			
		message_array++;
   81148:	68bb      	ldr	r3, [r7, #8]
   8114a:	3301      	adds	r3, #1
   8114c:	60bb      	str	r3, [r7, #8]
	usart_enable_interrupt(BOARD_USART, US_IDR_RXRDY);
	usart_disable_interrupt(BOARD_USART, US_IER_RXBUFF);
	
	message_array = "WHAT CAN I DO FOR YOU, SIR?\n\r";
		
	while(*message_array)
   8114e:	68bb      	ldr	r3, [r7, #8]
   81150:	781b      	ldrb	r3, [r3, #0]
   81152:	2b00      	cmp	r3, #0
   81154:	d1ed      	bne.n	81132 <usart_initialize+0x4a>
		while(usart_write(BOARD_USART, character));	// Send the character.
			
		message_array++;
	}
	
	return;
   81156:	bf00      	nop
}
   81158:	3710      	adds	r7, #16
   8115a:	46bd      	mov	sp, r7
   8115c:	bd80      	pop	{r7, pc}
   8115e:	bf00      	nop
   81160:	00081071 	.word	0x00081071
   81164:	200704c8 	.word	0x200704c8
   81168:	200704cc 	.word	0x200704cc
   8116c:	40098000 	.word	0x40098000
   81170:	000826a1 	.word	0x000826a1
   81174:	000826bd 	.word	0x000826bd
   81178:	000865e4 	.word	0x000865e4
   8117c:	00082729 	.word	0x00082729

00081180 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ			BOARD_FREQ_MAINCK_XTAL			//!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ		BOARD_FREQ_MAINCK_BYPASS		//!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   81180:	b580      	push	{r7, lr}
   81182:	b082      	sub	sp, #8
   81184:	af00      	add	r7, sp, #0
   81186:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81188:	687b      	ldr	r3, [r7, #4]
   8118a:	2b07      	cmp	r3, #7
   8118c:	d82e      	bhi.n	811ec <osc_enable+0x6c>
   8118e:	a201      	add	r2, pc, #4	; (adr r2, 81194 <osc_enable+0x14>)
   81190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81194:	000811ed 	.word	0x000811ed
   81198:	000811b5 	.word	0x000811b5
   8119c:	000811bd 	.word	0x000811bd
   811a0:	000811c5 	.word	0x000811c5
   811a4:	000811cd 	.word	0x000811cd
   811a8:	000811d5 	.word	0x000811d5
   811ac:	000811dd 	.word	0x000811dd
   811b0:	000811e5 	.word	0x000811e5
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   811b4:	2000      	movs	r0, #0
   811b6:	4b0f      	ldr	r3, [pc, #60]	; (811f4 <osc_enable+0x74>)
   811b8:	4798      	blx	r3
		break;
   811ba:	e017      	b.n	811ec <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   811bc:	2001      	movs	r0, #1
   811be:	4b0d      	ldr	r3, [pc, #52]	; (811f4 <osc_enable+0x74>)
   811c0:	4798      	blx	r3
		break;
   811c2:	e013      	b.n	811ec <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   811c4:	2000      	movs	r0, #0
   811c6:	4b0c      	ldr	r3, [pc, #48]	; (811f8 <osc_enable+0x78>)
   811c8:	4798      	blx	r3
		break;
   811ca:	e00f      	b.n	811ec <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   811cc:	2010      	movs	r0, #16
   811ce:	4b0a      	ldr	r3, [pc, #40]	; (811f8 <osc_enable+0x78>)
   811d0:	4798      	blx	r3
		break;
   811d2:	e00b      	b.n	811ec <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   811d4:	2020      	movs	r0, #32
   811d6:	4b08      	ldr	r3, [pc, #32]	; (811f8 <osc_enable+0x78>)
   811d8:	4798      	blx	r3
		break;
   811da:	e007      	b.n	811ec <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL);
   811dc:	2000      	movs	r0, #0
   811de:	4b07      	ldr	r3, [pc, #28]	; (811fc <osc_enable+0x7c>)
   811e0:	4798      	blx	r3
		break;
   811e2:	e003      	b.n	811ec <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS);
   811e4:	2001      	movs	r0, #1
   811e6:	4b05      	ldr	r3, [pc, #20]	; (811fc <osc_enable+0x7c>)
   811e8:	4798      	blx	r3
		break;
   811ea:	bf00      	nop
	}
}
   811ec:	3708      	adds	r7, #8
   811ee:	46bd      	mov	sp, r7
   811f0:	bd80      	pop	{r7, pc}
   811f2:	bf00      	nop
   811f4:	00082271 	.word	0x00082271
   811f8:	000822e1 	.word	0x000822e1
   811fc:	00082381 	.word	0x00082381

00081200 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   81200:	b580      	push	{r7, lr}
   81202:	b082      	sub	sp, #8
   81204:	af00      	add	r7, sp, #0
   81206:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81208:	687b      	ldr	r3, [r7, #4]
   8120a:	2b07      	cmp	r3, #7
   8120c:	d826      	bhi.n	8125c <osc_is_ready+0x5c>
   8120e:	a201      	add	r2, pc, #4	; (adr r2, 81214 <osc_is_ready+0x14>)
   81210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81214:	00081235 	.word	0x00081235
   81218:	00081239 	.word	0x00081239
   8121c:	00081239 	.word	0x00081239
   81220:	0008124b 	.word	0x0008124b
   81224:	0008124b 	.word	0x0008124b
   81228:	0008124b 	.word	0x0008124b
   8122c:	0008124b 	.word	0x0008124b
   81230:	0008124b 	.word	0x0008124b
	case OSC_SLCK_32K_RC:
		return 1;
   81234:	2301      	movs	r3, #1
   81236:	e012      	b.n	8125e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   81238:	4b0b      	ldr	r3, [pc, #44]	; (81268 <osc_is_ready+0x68>)
   8123a:	4798      	blx	r3
   8123c:	4603      	mov	r3, r0
   8123e:	2b00      	cmp	r3, #0
   81240:	bf0c      	ite	eq
   81242:	2300      	moveq	r3, #0
   81244:	2301      	movne	r3, #1
   81246:	b2db      	uxtb	r3, r3
   81248:	e009      	b.n	8125e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8124a:	4b08      	ldr	r3, [pc, #32]	; (8126c <osc_is_ready+0x6c>)
   8124c:	4798      	blx	r3
   8124e:	4603      	mov	r3, r0
   81250:	2b00      	cmp	r3, #0
   81252:	bf0c      	ite	eq
   81254:	2300      	moveq	r3, #0
   81256:	2301      	movne	r3, #1
   81258:	b2db      	uxtb	r3, r3
   8125a:	e000      	b.n	8125e <osc_is_ready+0x5e>
	}

	return 0;
   8125c:	2300      	movs	r3, #0
}
   8125e:	4618      	mov	r0, r3
   81260:	3708      	adds	r7, #8
   81262:	46bd      	mov	sp, r7
   81264:	bd80      	pop	{r7, pc}
   81266:	bf00      	nop
   81268:	000822ad 	.word	0x000822ad
   8126c:	000823ed 	.word	0x000823ed

00081270 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   81270:	b480      	push	{r7}
   81272:	b083      	sub	sp, #12
   81274:	af00      	add	r7, sp, #0
   81276:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81278:	687b      	ldr	r3, [r7, #4]
   8127a:	2b07      	cmp	r3, #7
   8127c:	d825      	bhi.n	812ca <osc_get_rate+0x5a>
   8127e:	a201      	add	r2, pc, #4	; (adr r2, 81284 <osc_get_rate+0x14>)
   81280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81284:	000812a5 	.word	0x000812a5
   81288:	000812ab 	.word	0x000812ab
   8128c:	000812b1 	.word	0x000812b1
   81290:	000812b7 	.word	0x000812b7
   81294:	000812bb 	.word	0x000812bb
   81298:	000812bf 	.word	0x000812bf
   8129c:	000812c3 	.word	0x000812c3
   812a0:	000812c7 	.word	0x000812c7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   812a4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   812a8:	e010      	b.n	812cc <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   812aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   812ae:	e00d      	b.n	812cc <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   812b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   812b4:	e00a      	b.n	812cc <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   812b6:	4b08      	ldr	r3, [pc, #32]	; (812d8 <osc_get_rate+0x68>)
   812b8:	e008      	b.n	812cc <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   812ba:	4b08      	ldr	r3, [pc, #32]	; (812dc <osc_get_rate+0x6c>)
   812bc:	e006      	b.n	812cc <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   812be:	4b08      	ldr	r3, [pc, #32]	; (812e0 <osc_get_rate+0x70>)
   812c0:	e004      	b.n	812cc <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   812c2:	4b07      	ldr	r3, [pc, #28]	; (812e0 <osc_get_rate+0x70>)
   812c4:	e002      	b.n	812cc <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   812c6:	4b06      	ldr	r3, [pc, #24]	; (812e0 <osc_get_rate+0x70>)
   812c8:	e000      	b.n	812cc <osc_get_rate+0x5c>
#endif
	}

	return 0;
   812ca:	2300      	movs	r3, #0
}
   812cc:	4618      	mov	r0, r3
   812ce:	370c      	adds	r7, #12
   812d0:	46bd      	mov	sp, r7
   812d2:	f85d 7b04 	ldr.w	r7, [sp], #4
   812d6:	4770      	bx	lr
   812d8:	003d0900 	.word	0x003d0900
   812dc:	007a1200 	.word	0x007a1200
   812e0:	00b71b00 	.word	0x00b71b00

000812e4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   812e4:	b580      	push	{r7, lr}
   812e6:	b082      	sub	sp, #8
   812e8:	af00      	add	r7, sp, #0
   812ea:	4603      	mov	r3, r0
   812ec:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   812ee:	bf00      	nop
   812f0:	79fb      	ldrb	r3, [r7, #7]
   812f2:	4618      	mov	r0, r3
   812f4:	4b05      	ldr	r3, [pc, #20]	; (8130c <osc_wait_ready+0x28>)
   812f6:	4798      	blx	r3
   812f8:	4603      	mov	r3, r0
   812fa:	f083 0301 	eor.w	r3, r3, #1
   812fe:	b2db      	uxtb	r3, r3
   81300:	2b00      	cmp	r3, #0
   81302:	d1f5      	bne.n	812f0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   81304:	3708      	adds	r7, #8
   81306:	46bd      	mov	sp, r7
   81308:	bd80      	pop	{r7, pc}
   8130a:	bf00      	nop
   8130c:	00081201 	.word	0x00081201

00081310 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   81310:	b580      	push	{r7, lr}
   81312:	b086      	sub	sp, #24
   81314:	af00      	add	r7, sp, #0
   81316:	60f8      	str	r0, [r7, #12]
   81318:	607a      	str	r2, [r7, #4]
   8131a:	603b      	str	r3, [r7, #0]
   8131c:	460b      	mov	r3, r1
   8131e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   81320:	687b      	ldr	r3, [r7, #4]
   81322:	2b00      	cmp	r3, #0
   81324:	d107      	bne.n	81336 <pll_config_init+0x26>
   81326:	683b      	ldr	r3, [r7, #0]
   81328:	2b00      	cmp	r3, #0
   8132a:	d104      	bne.n	81336 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   8132c:	68fb      	ldr	r3, [r7, #12]
   8132e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   81332:	601a      	str	r2, [r3, #0]
   81334:	e019      	b.n	8136a <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   81336:	7afb      	ldrb	r3, [r7, #11]
   81338:	4618      	mov	r0, r3
   8133a:	4b0d      	ldr	r3, [pc, #52]	; (81370 <pll_config_init+0x60>)
   8133c:	4798      	blx	r3
   8133e:	4602      	mov	r2, r0
   81340:	687b      	ldr	r3, [r7, #4]
   81342:	fbb2 f3f3 	udiv	r3, r2, r3
   81346:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
		
		vco_hz *= ul_mul;
   81348:	697b      	ldr	r3, [r7, #20]
   8134a:	683a      	ldr	r2, [r7, #0]
   8134c:	fb02 f303 	mul.w	r3, r2, r3
   81350:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
	
		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   81352:	683b      	ldr	r3, [r7, #0]
   81354:	3b01      	subs	r3, #1
   81356:	041a      	lsls	r2, r3, #16
   81358:	4b06      	ldr	r3, [pc, #24]	; (81374 <pll_config_init+0x64>)
   8135a:	4013      	ands	r3, r2
   8135c:	687a      	ldr	r2, [r7, #4]
   8135e:	b2d2      	uxtb	r2, r2
   81360:	4313      	orrs	r3, r2
   81362:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   81366:	68fb      	ldr	r3, [r7, #12]
   81368:	601a      	str	r2, [r3, #0]
	}
}
   8136a:	3718      	adds	r7, #24
   8136c:	46bd      	mov	sp, r7
   8136e:	bd80      	pop	{r7, pc}
   81370:	00081271 	.word	0x00081271
   81374:	07ff0000 	.word	0x07ff0000

00081378 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   81378:	b580      	push	{r7, lr}
   8137a:	b082      	sub	sp, #8
   8137c:	af00      	add	r7, sp, #0
   8137e:	6078      	str	r0, [r7, #4]
   81380:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID) {
   81382:	683b      	ldr	r3, [r7, #0]
   81384:	2b00      	cmp	r3, #0
   81386:	d108      	bne.n	8139a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   81388:	4b08      	ldr	r3, [pc, #32]	; (813ac <pll_enable+0x34>)
   8138a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8138c:	4b08      	ldr	r3, [pc, #32]	; (813b0 <pll_enable+0x38>)
   8138e:	687a      	ldr	r2, [r7, #4]
   81390:	6812      	ldr	r2, [r2, #0]
   81392:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81396:	629a      	str	r2, [r3, #40]	; 0x28
   81398:	e005      	b.n	813a6 <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   8139a:	4b05      	ldr	r3, [pc, #20]	; (813b0 <pll_enable+0x38>)
   8139c:	687a      	ldr	r2, [r7, #4]
   8139e:	6812      	ldr	r2, [r2, #0]
   813a0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   813a4:	61da      	str	r2, [r3, #28]
	}
}
   813a6:	3708      	adds	r7, #8
   813a8:	46bd      	mov	sp, r7
   813aa:	bd80      	pop	{r7, pc}
   813ac:	00082409 	.word	0x00082409
   813b0:	400e0600 	.word	0x400e0600

000813b4 <pll_is_locked>:
	else
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   813b4:	b580      	push	{r7, lr}
   813b6:	b082      	sub	sp, #8
   813b8:	af00      	add	r7, sp, #0
   813ba:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID)
   813bc:	687b      	ldr	r3, [r7, #4]
   813be:	2b00      	cmp	r3, #0
   813c0:	d103      	bne.n	813ca <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   813c2:	4b05      	ldr	r3, [pc, #20]	; (813d8 <pll_is_locked+0x24>)
   813c4:	4798      	blx	r3
   813c6:	4603      	mov	r3, r0
   813c8:	e002      	b.n	813d0 <pll_is_locked+0x1c>
	else
		return pmc_is_locked_upll();
   813ca:	4b04      	ldr	r3, [pc, #16]	; (813dc <pll_is_locked+0x28>)
   813cc:	4798      	blx	r3
   813ce:	4603      	mov	r3, r0
}
   813d0:	4618      	mov	r0, r3
   813d2:	3708      	adds	r7, #8
   813d4:	46bd      	mov	sp, r7
   813d6:	bd80      	pop	{r7, pc}
   813d8:	00082421 	.word	0x00082421
   813dc:	0008243d 	.word	0x0008243d

000813e0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   813e0:	b580      	push	{r7, lr}
   813e2:	b082      	sub	sp, #8
   813e4:	af00      	add	r7, sp, #0
   813e6:	4603      	mov	r3, r0
   813e8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   813ea:	79fb      	ldrb	r3, [r7, #7]
   813ec:	3b03      	subs	r3, #3
   813ee:	2b04      	cmp	r3, #4
   813f0:	d808      	bhi.n	81404 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   813f2:	79fb      	ldrb	r3, [r7, #7]
   813f4:	4618      	mov	r0, r3
   813f6:	4b05      	ldr	r3, [pc, #20]	; (8140c <pll_enable_source+0x2c>)
   813f8:	4798      	blx	r3
		osc_wait_ready(e_src);
   813fa:	79fb      	ldrb	r3, [r7, #7]
   813fc:	4618      	mov	r0, r3
   813fe:	4b04      	ldr	r3, [pc, #16]	; (81410 <pll_enable_source+0x30>)
   81400:	4798      	blx	r3
		break;
   81402:	e000      	b.n	81406 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   81404:	bf00      	nop
	}
}
   81406:	3708      	adds	r7, #8
   81408:	46bd      	mov	sp, r7
   8140a:	bd80      	pop	{r7, pc}
   8140c:	00081181 	.word	0x00081181
   81410:	000812e5 	.word	0x000812e5

00081414 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   81414:	b580      	push	{r7, lr}
   81416:	b082      	sub	sp, #8
   81418:	af00      	add	r7, sp, #0
   8141a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8141c:	bf00      	nop
   8141e:	6878      	ldr	r0, [r7, #4]
   81420:	4b04      	ldr	r3, [pc, #16]	; (81434 <pll_wait_for_lock+0x20>)
   81422:	4798      	blx	r3
   81424:	4603      	mov	r3, r0
   81426:	2b00      	cmp	r3, #0
   81428:	d0f9      	beq.n	8141e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   8142a:	2300      	movs	r3, #0
}
   8142c:	4618      	mov	r0, r3
   8142e:	3708      	adds	r7, #8
   81430:	46bd      	mov	sp, r7
   81432:	bd80      	pop	{r7, pc}
   81434:	000813b5 	.word	0x000813b5

00081438 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   81438:	b580      	push	{r7, lr}
   8143a:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   8143c:	2006      	movs	r0, #6
   8143e:	4b04      	ldr	r3, [pc, #16]	; (81450 <sysclk_get_main_hz+0x18>)
   81440:	4798      	blx	r3
   81442:	4602      	mov	r2, r0
   81444:	4613      	mov	r3, r2
   81446:	00db      	lsls	r3, r3, #3
   81448:	1a9b      	subs	r3, r3, r2
   8144a:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   8144c:	4618      	mov	r0, r3
   8144e:	bd80      	pop	{r7, pc}
   81450:	00081271 	.word	0x00081271

00081454 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   81454:	b580      	push	{r7, lr}
   81456:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   81458:	4b02      	ldr	r3, [pc, #8]	; (81464 <sysclk_get_cpu_hz+0x10>)
   8145a:	4798      	blx	r3
   8145c:	4603      	mov	r3, r0
   8145e:	085b      	lsrs	r3, r3, #1
}
   81460:	4618      	mov	r0, r3
   81462:	bd80      	pop	{r7, pc}
   81464:	00081439 	.word	0x00081439

00081468 <sysclk_init>:
	pll_disable(1);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81468:	b590      	push	{r4, r7, lr}
   8146a:	b083      	sub	sp, #12
   8146c:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8146e:	4b10      	ldr	r3, [pc, #64]	; (814b0 <sysclk_init+0x48>)
   81470:	4798      	blx	r3
   81472:	4603      	mov	r3, r0
   81474:	4618      	mov	r0, r3
   81476:	4b0f      	ldr	r3, [pc, #60]	; (814b4 <sysclk_init+0x4c>)
   81478:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
		break;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   8147a:	2006      	movs	r0, #6
   8147c:	4b0e      	ldr	r3, [pc, #56]	; (814b8 <sysclk_init+0x50>)
   8147e:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   81480:	1d3b      	adds	r3, r7, #4
   81482:	4618      	mov	r0, r3
   81484:	2106      	movs	r1, #6
   81486:	2201      	movs	r2, #1
   81488:	230e      	movs	r3, #14
   8148a:	4c0c      	ldr	r4, [pc, #48]	; (814bc <sysclk_init+0x54>)
   8148c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   8148e:	1d3b      	adds	r3, r7, #4
   81490:	4618      	mov	r0, r3
   81492:	2100      	movs	r1, #0
   81494:	4b0a      	ldr	r3, [pc, #40]	; (814c0 <sysclk_init+0x58>)
   81496:	4798      	blx	r3
		pll_wait_for_lock(0);
   81498:	2000      	movs	r0, #0
   8149a:	4b0a      	ldr	r3, [pc, #40]	; (814c4 <sysclk_init+0x5c>)
   8149c:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8149e:	2010      	movs	r0, #16
   814a0:	4b09      	ldr	r3, [pc, #36]	; (814c8 <sysclk_init+0x60>)
   814a2:	4798      	blx	r3
		break;
   814a4:	bf00      	nop
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
		break;
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   814a6:	4b09      	ldr	r3, [pc, #36]	; (814cc <sysclk_init+0x64>)
   814a8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   814aa:	370c      	adds	r7, #12
   814ac:	46bd      	mov	sp, r7
   814ae:	bd90      	pop	{r4, r7, pc}
   814b0:	00081455 	.word	0x00081455
   814b4:	00082a35 	.word	0x00082a35
   814b8:	000813e1 	.word	0x000813e1
   814bc:	00081311 	.word	0x00081311
   814c0:	00081379 	.word	0x00081379
   814c4:	00081415 	.word	0x00081415
   814c8:	000821ed 	.word	0x000821ed
   814cc:	000828b5 	.word	0x000828b5

000814d0 <board_init>:

/**
 * \brief Initialize board watchdog timer and pins.
 */
void board_init(void)
{
   814d0:	b580      	push	{r7, lr}
   814d2:	af00      	add	r7, sp, #0
	uint32_t wdt_mode, wdt_timer;	// Values used in initializing WDT.

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   814d4:	4b3c      	ldr	r3, [pc, #240]	; (815c8 <board_init+0xf8>)
   814d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   814da:	605a      	str	r2, [r3, #4]
#endif

	/*Configure CAN related pins*/
#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   814dc:	2001      	movs	r0, #1
   814de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   814e2:	4b3a      	ldr	r3, [pc, #232]	; (815cc <board_init+0xfc>)
   814e4:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   814e6:	2000      	movs	r0, #0
   814e8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   814ec:	4b37      	ldr	r3, [pc, #220]	; (815cc <board_init+0xfc>)
   814ee:	4798      	blx	r3
	/* Configure the transiver0 RS & EN pins. */
	gpio_configure_pin(PIN_CAN0_TR_RS_IDX, PIN_CAN0_TR_RS_FLAGS);
   814f0:	2034      	movs	r0, #52	; 0x34
   814f2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   814f6:	4b35      	ldr	r3, [pc, #212]	; (815cc <board_init+0xfc>)
   814f8:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TR_EN_IDX, PIN_CAN0_TR_EN_FLAGS);
   814fa:	2035      	movs	r0, #53	; 0x35
   814fc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81500:	4b32      	ldr	r3, [pc, #200]	; (815cc <board_init+0xfc>)
   81502:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	gpio_configure_pin(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
   81504:	202f      	movs	r0, #47	; 0x2f
   81506:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8150a:	4b30      	ldr	r3, [pc, #192]	; (815cc <board_init+0xfc>)
   8150c:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
   8150e:	202e      	movs	r0, #46	; 0x2e
   81510:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81514:	4b2d      	ldr	r3, [pc, #180]	; (815cc <board_init+0xfc>)
   81516:	4798      	blx	r3
	/* Configure the transiver1 RS & EN pins. */
	gpio_configure_pin(PIN_CAN1_TR_RS_IDX, PIN_CAN1_TR_RS_FLAGS);
   81518:	208f      	movs	r0, #143	; 0x8f
   8151a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8151e:	4b2b      	ldr	r3, [pc, #172]	; (815cc <board_init+0xfc>)
   81520:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TR_EN_IDX, PIN_CAN1_TR_EN_FLAGS);
   81522:	2090      	movs	r0, #144	; 0x90
   81524:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81528:	4b28      	ldr	r3, [pc, #160]	; (815cc <board_init+0xfc>)
   8152a:	4798      	blx	r3
#endif


	/* Configure Power LED */
	gpio_configure_pin(LED3_GPIO, LED3_FLAGS);
   8152c:	2057      	movs	r0, #87	; 0x57
   8152e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81532:	4b26      	ldr	r3, [pc, #152]	; (815cc <board_init+0xfc>)
   81534:	4798      	blx	r3
	gpio_set_pin_high(LED3_GPIO); /* Turned on by default */
   81536:	2057      	movs	r0, #87	; 0x57
   81538:	4b25      	ldr	r3, [pc, #148]	; (815d0 <board_init+0x100>)
   8153a:	4798      	blx	r3

	/* Configure User LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8153c:	203b      	movs	r0, #59	; 0x3b
   8153e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81542:	4b22      	ldr	r3, [pc, #136]	; (815cc <board_init+0xfc>)
   81544:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81546:	2055      	movs	r0, #85	; 0x55
   81548:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8154c:	4b1f      	ldr	r3, [pc, #124]	; (815cc <board_init+0xfc>)
   8154e:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   81550:	2056      	movs	r0, #86	; 0x56
   81552:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81556:	4b1d      	ldr	r3, [pc, #116]	; (815cc <board_init+0xfc>)
   81558:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8155a:	2087      	movs	r0, #135	; 0x87
   8155c:	491d      	ldr	r1, [pc, #116]	; (815d4 <board_init+0x104>)
   8155e:	4b1b      	ldr	r3, [pc, #108]	; (815cc <board_init+0xfc>)
   81560:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81562:	2037      	movs	r0, #55	; 0x37
   81564:	491c      	ldr	r1, [pc, #112]	; (815d8 <board_init+0x108>)
   81566:	4b19      	ldr	r3, [pc, #100]	; (815cc <board_init+0xfc>)
   81568:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8156a:	481c      	ldr	r0, [pc, #112]	; (815dc <board_init+0x10c>)
   8156c:	f44f 7140 	mov.w	r1, #768	; 0x300
   81570:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81574:	4b1a      	ldr	r3, [pc, #104]	; (815e0 <board_init+0x110>)
   81576:	4798      	blx	r3
	gpio_configure_pin(PIN_PWM_LED2_GPIO, PIN_PWM_LED2_FLAGS);
#endif

	/* Configure SPI0 pins */
#ifdef CONF_BOARD_SPI0
	gpio_configure_pin(SPI0_MISO_GPIO, SPI0_MISO_FLAGS);
   81578:	2019      	movs	r0, #25
   8157a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8157e:	4b13      	ldr	r3, [pc, #76]	; (815cc <board_init+0xfc>)
   81580:	4798      	blx	r3
	gpio_configure_pin(SPI0_MOSI_GPIO, SPI0_MOSI_FLAGS);
   81582:	201a      	movs	r0, #26
   81584:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81588:	4b10      	ldr	r3, [pc, #64]	; (815cc <board_init+0xfc>)
   8158a:	4798      	blx	r3
	gpio_configure_pin(SPI0_SPCK_GPIO, SPI0_SPCK_FLAGS);
   8158c:	201b      	movs	r0, #27
   8158e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81592:	4b0e      	ldr	r3, [pc, #56]	; (815cc <board_init+0xfc>)
   81594:	4798      	blx	r3
	 * CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#   ifdef CONF_BOARD_SPI0_NPCS0
		gpio_configure_pin(SPI0_NPCS0_GPIO, SPI0_NPCS0_FLAGS);
   81596:	201c      	movs	r0, #28
   81598:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8159c:	4b0b      	ldr	r3, [pc, #44]	; (815cc <board_init+0xfc>)
   8159e:	4798      	blx	r3
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
   815a0:	200a      	movs	r0, #10
   815a2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   815a6:	4b09      	ldr	r3, [pc, #36]	; (815cc <board_init+0xfc>)
   815a8:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
   815aa:	200b      	movs	r0, #11
   815ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   815b0:	4b06      	ldr	r3, [pc, #24]	; (815cc <board_init+0xfc>)
   815b2:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM3312 enable pin */
	gpio_configure_pin(PIN_USART0_EN_IDX, PIN_USART0_EN_FLAGS);
   815b4:	208e      	movs	r0, #142	; 0x8e
   815b6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   815ba:	4b04      	ldr	r3, [pc, #16]	; (815cc <board_init+0xfc>)
   815bc:	4798      	blx	r3
	gpio_set_pin_low(PIN_USART0_EN_IDX);
   815be:	208e      	movs	r0, #142	; 0x8e
   815c0:	4b08      	ldr	r3, [pc, #32]	; (815e4 <board_init+0x114>)
   815c2:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NANDIO_6, PIN_EBI_NANDIO_6_FLAGS);
	gpio_configure_pin(PIN_EBI_NANDIO_7, PIN_EBI_NANDIO_7_FLAGS);
	gpio_configure_pin(PIN_NF_CE_IDX, PIN_NF_CE_FLAGS);
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
#endif
}
   815c4:	bd80      	pop	{r7, pc}
   815c6:	bf00      	nop
   815c8:	400e1a50 	.word	0x400e1a50
   815cc:	00081ecd 	.word	0x00081ecd
   815d0:	00081e05 	.word	0x00081e05
   815d4:	28000079 	.word	0x28000079
   815d8:	28000059 	.word	0x28000059
   815dc:	400e0e00 	.word	0x400e0e00
   815e0:	00082009 	.word	0x00082009
   815e4:	00081e39 	.word	0x00081e39

000815e8 <sn65hvd234_set_rs>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver RS pin.
 */
void sn65hvd234_set_rs(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   815e8:	b480      	push	{r7}
   815ea:	b083      	sub	sp, #12
   815ec:	af00      	add	r7, sp, #0
   815ee:	6078      	str	r0, [r7, #4]
   815f0:	6039      	str	r1, [r7, #0]
	p_component->pio_rs_idx = pin_idx;
   815f2:	687b      	ldr	r3, [r7, #4]
   815f4:	683a      	ldr	r2, [r7, #0]
   815f6:	601a      	str	r2, [r3, #0]
}
   815f8:	370c      	adds	r7, #12
   815fa:	46bd      	mov	sp, r7
   815fc:	f85d 7b04 	ldr.w	r7, [sp], #4
   81600:	4770      	bx	lr
   81602:	bf00      	nop

00081604 <sn65hvd234_set_en>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver EN pin.
 */
void sn65hvd234_set_en(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   81604:	b480      	push	{r7}
   81606:	b083      	sub	sp, #12
   81608:	af00      	add	r7, sp, #0
   8160a:	6078      	str	r0, [r7, #4]
   8160c:	6039      	str	r1, [r7, #0]
	p_component->pio_en_idx = pin_idx;
   8160e:	687b      	ldr	r3, [r7, #4]
   81610:	683a      	ldr	r2, [r7, #0]
   81612:	605a      	str	r2, [r3, #4]
}
   81614:	370c      	adds	r7, #12
   81616:	46bd      	mov	sp, r7
   81618:	f85d 7b04 	ldr.w	r7, [sp], #4
   8161c:	4770      	bx	lr
   8161e:	bf00      	nop

00081620 <sn65hvd234_enable>:
 * \brief Enable transceiver.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_enable(sn65hvd234_ctrl_t *p_component)
{
   81620:	b580      	push	{r7, lr}
   81622:	b082      	sub	sp, #8
   81624:	af00      	add	r7, sp, #0
   81626:	6078      	str	r0, [r7, #4]
	/* Raise EN pin of SN65HVD234 to High Level (Vcc). */
	pio_set_pin_high(p_component->pio_en_idx);
   81628:	687b      	ldr	r3, [r7, #4]
   8162a:	685b      	ldr	r3, [r3, #4]
   8162c:	4618      	mov	r0, r3
   8162e:	4b02      	ldr	r3, [pc, #8]	; (81638 <sn65hvd234_enable+0x18>)
   81630:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_en_idx, CAN_EN_HIGH);
}
   81632:	3708      	adds	r7, #8
   81634:	46bd      	mov	sp, r7
   81636:	bd80      	pop	{r7, pc}
   81638:	00081e05 	.word	0x00081e05

0008163c <sn65hvd234_disable_low_power>:
 * \brief Resume to Normal mode by exiting from low power mode.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_disable_low_power(sn65hvd234_ctrl_t *p_component)
{
   8163c:	b580      	push	{r7, lr}
   8163e:	b082      	sub	sp, #8
   81640:	af00      	add	r7, sp, #0
   81642:	6078      	str	r0, [r7, #4]
	/* Lower RS pin of SN65HVD234 to 0.0v~0.33v. */
	pio_set_pin_low(p_component->pio_rs_idx);
   81644:	687b      	ldr	r3, [r7, #4]
   81646:	681b      	ldr	r3, [r3, #0]
   81648:	4618      	mov	r0, r3
   8164a:	4b02      	ldr	r3, [pc, #8]	; (81654 <sn65hvd234_disable_low_power+0x18>)
   8164c:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_rs_idx, CAN_RS_LOW);
}
   8164e:	3708      	adds	r7, #8
   81650:	46bd      	mov	sp, r7
   81652:	bd80      	pop	{r7, pc}
   81654:	00081e39 	.word	0x00081e39

00081658 <can_set_baudrate>:
 *
 * \retval Set the baudrate successfully or not.
 */
static uint32_t can_set_baudrate(Can *p_can, uint32_t ul_mck,
		uint32_t ul_baudrate)
{
   81658:	b580      	push	{r7, lr}
   8165a:	b08a      	sub	sp, #40	; 0x28
   8165c:	af00      	add	r7, sp, #0
   8165e:	60f8      	str	r0, [r7, #12]
   81660:	60b9      	str	r1, [r7, #8]
   81662:	607a      	str	r2, [r7, #4]
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   81664:	687b      	ldr	r3, [r7, #4]
   81666:	f246 12a8 	movw	r2, #25000	; 0x61a8
   8166a:	fb02 f203 	mul.w	r2, r2, r3
   8166e:	68bb      	ldr	r3, [r7, #8]
   81670:	4413      	add	r3, r2
   81672:	1e5a      	subs	r2, r3, #1
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
   81674:	687b      	ldr	r3, [r7, #4]
   81676:	f246 11a8 	movw	r1, #25000	; 0x61a8
   8167a:	fb01 f303 	mul.w	r3, r1, r3
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   8167e:	fbb2 f3f3 	udiv	r3, r2, r3
   81682:	2b80      	cmp	r3, #128	; 0x80
   81684:	d901      	bls.n	8168a <can_set_baudrate+0x32>
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
			CAN_BAUDRATE_MAX_DIV) {
		return 0;
   81686:	2300      	movs	r3, #0
   81688:	e085      	b.n	81796 <can_set_baudrate+0x13e>
	}

	/* Check whether the input MCK is too small. */
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
   8168a:	68bb      	ldr	r3, [r7, #8]
   8168c:	085a      	lsrs	r2, r3, #1
   8168e:	687b      	ldr	r3, [r7, #4]
   81690:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   81694:	fb01 f303 	mul.w	r3, r1, r3
   81698:	429a      	cmp	r2, r3
   8169a:	d201      	bcs.n	816a0 <can_set_baudrate+0x48>
		return 0;
   8169c:	2300      	movs	r3, #0
   8169e:	e07a      	b.n	81796 <can_set_baudrate+0x13e>
	}

	/* Initialize it as the minimum Time Quantum. */
	uc_tq = CAN_MIN_TQ_NUM;
   816a0:	2308      	movs	r3, #8
   816a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
   816a6:	f04f 33ff 	mov.w	r3, #4294967295
   816aa:	623b      	str	r3, [r7, #32]
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   816ac:	2308      	movs	r3, #8
   816ae:	77fb      	strb	r3, [r7, #31]
   816b0:	e02b      	b.n	8170a <can_set_baudrate+0xb2>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
   816b2:	7ffb      	ldrb	r3, [r7, #31]
   816b4:	687a      	ldr	r2, [r7, #4]
   816b6:	fb02 f303 	mul.w	r3, r2, r3
   816ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   816be:	fb02 f303 	mul.w	r3, r2, r3
   816c2:	68ba      	ldr	r2, [r7, #8]
   816c4:	fbb2 f3f3 	udiv	r3, r2, r3
   816c8:	2b80      	cmp	r3, #128	; 0x80
   816ca:	d81b      	bhi.n	81704 <can_set_baudrate+0xac>
				CAN_BAUDRATE_MAX_DIV) {
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
   816cc:	7ffb      	ldrb	r3, [r7, #31]
   816ce:	687a      	ldr	r2, [r7, #4]
   816d0:	fb02 f303 	mul.w	r3, r2, r3
   816d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   816d8:	fb02 f203 	mul.w	r2, r2, r3
   816dc:	68bb      	ldr	r3, [r7, #8]
   816de:	fbb3 f1f2 	udiv	r1, r3, r2
   816e2:	fb02 f201 	mul.w	r2, r2, r1
   816e6:	1a9b      	subs	r3, r3, r2
   816e8:	61bb      	str	r3, [r7, #24]
			if (ul_cur_mod < ul_mod) {
   816ea:	69ba      	ldr	r2, [r7, #24]
   816ec:	6a3b      	ldr	r3, [r7, #32]
   816ee:	429a      	cmp	r2, r3
   816f0:	d208      	bcs.n	81704 <can_set_baudrate+0xac>
				ul_mod = ul_cur_mod;
   816f2:	69bb      	ldr	r3, [r7, #24]
   816f4:	623b      	str	r3, [r7, #32]
				uc_tq = i;
   816f6:	7ffb      	ldrb	r3, [r7, #31]
   816f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (!ul_mod) {
   816fc:	6a3b      	ldr	r3, [r7, #32]
   816fe:	2b00      	cmp	r3, #0
   81700:	d100      	bne.n	81704 <can_set_baudrate+0xac>
					break;
   81702:	e005      	b.n	81710 <can_set_baudrate+0xb8>

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   81704:	7ffb      	ldrb	r3, [r7, #31]
   81706:	3301      	adds	r3, #1
   81708:	77fb      	strb	r3, [r7, #31]
   8170a:	7ffb      	ldrb	r3, [r7, #31]
   8170c:	2b19      	cmp	r3, #25
   8170e:	d9d0      	bls.n	816b2 <can_set_baudrate+0x5a>
			}
		}
	}

	/* Calculate the baudrate prescale value. */
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
   81710:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   81714:	687a      	ldr	r2, [r7, #4]
   81716:	fb02 f303 	mul.w	r3, r2, r3
   8171a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   8171e:	fb02 f303 	mul.w	r3, r2, r3
   81722:	68ba      	ldr	r2, [r7, #8]
   81724:	fbb2 f3f3 	udiv	r3, r2, r3
   81728:	75fb      	strb	r3, [r7, #23]
	if (uc_prescale < 2) {
   8172a:	7dfb      	ldrb	r3, [r7, #23]
   8172c:	2b01      	cmp	r3, #1
   8172e:	d801      	bhi.n	81734 <can_set_baudrate+0xdc>
		return 0;
   81730:	2300      	movs	r3, #0
   81732:	e030      	b.n	81796 <can_set_baudrate+0x13e>
	}

	/* Get the right CAN BIT Timing group. */
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
   81734:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   81738:	f1a3 0208 	sub.w	r2, r3, #8
   8173c:	4613      	mov	r3, r2
   8173e:	005b      	lsls	r3, r3, #1
   81740:	4413      	add	r3, r2
   81742:	005b      	lsls	r3, r3, #1
   81744:	4a16      	ldr	r2, [pc, #88]	; (817a0 <can_set_baudrate+0x148>)
   81746:	4413      	add	r3, r2
   81748:	613b      	str	r3, [r7, #16]

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);
   8174a:	68f8      	ldr	r0, [r7, #12]
   8174c:	4b15      	ldr	r3, [pc, #84]	; (817a4 <can_set_baudrate+0x14c>)
   8174e:	4798      	blx	r3

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   81750:	693b      	ldr	r3, [r7, #16]
   81752:	78db      	ldrb	r3, [r3, #3]
   81754:	3b01      	subs	r3, #1
   81756:	f003 0207 	and.w	r2, r3, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   8175a:	693b      	ldr	r3, [r7, #16]
   8175c:	789b      	ldrb	r3, [r3, #2]
   8175e:	3b01      	subs	r3, #1
   81760:	011b      	lsls	r3, r3, #4
   81762:	f003 0370 	and.w	r3, r3, #112	; 0x70

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   81766:	431a      	orrs	r2, r3
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   81768:	693b      	ldr	r3, [r7, #16]
   8176a:	785b      	ldrb	r3, [r3, #1]
   8176c:	3b01      	subs	r3, #1
   8176e:	021b      	lsls	r3, r3, #8
   81770:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   81774:	431a      	orrs	r2, r3
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   81776:	693b      	ldr	r3, [r7, #16]
   81778:	791b      	ldrb	r3, [r3, #4]
   8177a:	3b01      	subs	r3, #1
   8177c:	031b      	lsls	r3, r3, #12
   8177e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   81782:	431a      	orrs	r2, r3
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
   81784:	7dfb      	ldrb	r3, [r7, #23]
   81786:	3b01      	subs	r3, #1
   81788:	041b      	lsls	r3, r3, #16
   8178a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   8178e:	431a      	orrs	r2, r3

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   81790:	68fb      	ldr	r3, [r7, #12]
   81792:	615a      	str	r2, [r3, #20]
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
	return 1;
   81794:	2301      	movs	r3, #1
}
   81796:	4618      	mov	r0, r3
   81798:	3728      	adds	r7, #40	; 0x28
   8179a:	46bd      	mov	sp, r7
   8179c:	bd80      	pop	{r7, pc}
   8179e:	bf00      	nop
   817a0:	00086604 	.word	0x00086604
   817a4:	00081851 	.word	0x00081851

000817a8 <can_init>:
 *
 * \note PMC clock for CAN peripheral should be enabled before calling this
 *function.
 */
uint32_t can_init(Can *p_can, uint32_t ul_mck, uint32_t ul_baudrate)
{
   817a8:	b580      	push	{r7, lr}
   817aa:	b086      	sub	sp, #24
   817ac:	af00      	add	r7, sp, #0
   817ae:	60f8      	str	r0, [r7, #12]
   817b0:	60b9      	str	r1, [r7, #8]
   817b2:	607a      	str	r2, [r7, #4]
	uint32_t ul_flag;
	uint32_t ul_tick;

	/* Initialize the baudrate for CAN module. */
	ul_flag = can_set_baudrate(p_can, ul_mck, ul_baudrate);
   817b4:	68f8      	ldr	r0, [r7, #12]
   817b6:	68b9      	ldr	r1, [r7, #8]
   817b8:	687a      	ldr	r2, [r7, #4]
   817ba:	4b17      	ldr	r3, [pc, #92]	; (81818 <can_init+0x70>)
   817bc:	4798      	blx	r3
   817be:	6178      	str	r0, [r7, #20]
	if (ul_flag == 0) {
   817c0:	697b      	ldr	r3, [r7, #20]
   817c2:	2b00      	cmp	r3, #0
   817c4:	d101      	bne.n	817ca <can_init+0x22>
		return 0;
   817c6:	2300      	movs	r3, #0
   817c8:	e021      	b.n	8180e <can_init+0x66>
	}

	/* Reset the CAN eight message mailbox. */
	can_reset_all_mailbox(p_can);
   817ca:	68f8      	ldr	r0, [r7, #12]
   817cc:	4b13      	ldr	r3, [pc, #76]	; (8181c <can_init+0x74>)
   817ce:	4798      	blx	r3

	/* Enable the CAN controller. */
	can_enable(p_can);
   817d0:	68f8      	ldr	r0, [r7, #12]
   817d2:	4b13      	ldr	r3, [pc, #76]	; (81820 <can_init+0x78>)
   817d4:	4798      	blx	r3

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
   817d6:	2300      	movs	r3, #0
   817d8:	617b      	str	r3, [r7, #20]
	ul_tick = 0;
   817da:	2300      	movs	r3, #0
   817dc:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   817de:	e006      	b.n	817ee <can_init+0x46>
		ul_flag = can_get_status(p_can);
   817e0:	68f8      	ldr	r0, [r7, #12]
   817e2:	4b10      	ldr	r3, [pc, #64]	; (81824 <can_init+0x7c>)
   817e4:	4798      	blx	r3
   817e6:	6178      	str	r0, [r7, #20]
		ul_tick++;
   817e8:	693b      	ldr	r3, [r7, #16]
   817ea:	3301      	adds	r3, #1
   817ec:	613b      	str	r3, [r7, #16]
	can_enable(p_can);

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
	ul_tick = 0;
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   817ee:	697b      	ldr	r3, [r7, #20]
   817f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   817f4:	2b00      	cmp	r3, #0
   817f6:	d103      	bne.n	81800 <can_init+0x58>
   817f8:	693a      	ldr	r2, [r7, #16]
   817fa:	4b0b      	ldr	r3, [pc, #44]	; (81828 <can_init+0x80>)
   817fc:	429a      	cmp	r2, r3
   817fe:	d9ef      	bls.n	817e0 <can_init+0x38>
		ul_flag = can_get_status(p_can);
		ul_tick++;
	}

	/* Timeout or the CAN module has been synchronized with the bus. */
	if (CAN_TIMEOUT == ul_tick) {
   81800:	693a      	ldr	r2, [r7, #16]
   81802:	4b0a      	ldr	r3, [pc, #40]	; (8182c <can_init+0x84>)
   81804:	429a      	cmp	r2, r3
   81806:	d101      	bne.n	8180c <can_init+0x64>
		return 0;
   81808:	2300      	movs	r3, #0
   8180a:	e000      	b.n	8180e <can_init+0x66>
	} else {
		return 1;
   8180c:	2301      	movs	r3, #1
	}
}
   8180e:	4618      	mov	r0, r3
   81810:	3718      	adds	r7, #24
   81812:	46bd      	mov	sp, r7
   81814:	bd80      	pop	{r7, pc}
   81816:	bf00      	nop
   81818:	00081659 	.word	0x00081659
   8181c:	00081be9 	.word	0x00081be9
   81820:	00081831 	.word	0x00081831
   81824:	000818a9 	.word	0x000818a9
   81828:	0001869f 	.word	0x0001869f
   8182c:	000186a0 	.word	0x000186a0

00081830 <can_enable>:
 * \brief Enable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_enable(Can *p_can)
{
   81830:	b480      	push	{r7}
   81832:	b083      	sub	sp, #12
   81834:	af00      	add	r7, sp, #0
   81836:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR |= CAN_MR_CANEN;
   81838:	687b      	ldr	r3, [r7, #4]
   8183a:	681b      	ldr	r3, [r3, #0]
   8183c:	f043 0201 	orr.w	r2, r3, #1
   81840:	687b      	ldr	r3, [r7, #4]
   81842:	601a      	str	r2, [r3, #0]
}
   81844:	370c      	adds	r7, #12
   81846:	46bd      	mov	sp, r7
   81848:	f85d 7b04 	ldr.w	r7, [sp], #4
   8184c:	4770      	bx	lr
   8184e:	bf00      	nop

00081850 <can_disable>:
 * \brief Disable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_disable(Can *p_can)
{
   81850:	b480      	push	{r7}
   81852:	b083      	sub	sp, #12
   81854:	af00      	add	r7, sp, #0
   81856:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR &= ~CAN_MR_CANEN;
   81858:	687b      	ldr	r3, [r7, #4]
   8185a:	681b      	ldr	r3, [r3, #0]
   8185c:	f023 0201 	bic.w	r2, r3, #1
   81860:	687b      	ldr	r3, [r7, #4]
   81862:	601a      	str	r2, [r3, #0]
}
   81864:	370c      	adds	r7, #12
   81866:	46bd      	mov	sp, r7
   81868:	f85d 7b04 	ldr.w	r7, [sp], #4
   8186c:	4770      	bx	lr
   8186e:	bf00      	nop

00081870 <can_enable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be enabled.
 */
void can_enable_interrupt(Can *p_can, uint32_t dw_mask)
{
   81870:	b480      	push	{r7}
   81872:	b083      	sub	sp, #12
   81874:	af00      	add	r7, sp, #0
   81876:	6078      	str	r0, [r7, #4]
   81878:	6039      	str	r1, [r7, #0]
	p_can->CAN_IER = dw_mask;
   8187a:	687b      	ldr	r3, [r7, #4]
   8187c:	683a      	ldr	r2, [r7, #0]
   8187e:	605a      	str	r2, [r3, #4]
}
   81880:	370c      	adds	r7, #12
   81882:	46bd      	mov	sp, r7
   81884:	f85d 7b04 	ldr.w	r7, [sp], #4
   81888:	4770      	bx	lr
   8188a:	bf00      	nop

0008188c <can_disable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be disabled.
 */
void can_disable_interrupt(Can *p_can, uint32_t dw_mask)
{
   8188c:	b480      	push	{r7}
   8188e:	b083      	sub	sp, #12
   81890:	af00      	add	r7, sp, #0
   81892:	6078      	str	r0, [r7, #4]
   81894:	6039      	str	r1, [r7, #0]
	p_can->CAN_IDR = dw_mask;
   81896:	687b      	ldr	r3, [r7, #4]
   81898:	683a      	ldr	r2, [r7, #0]
   8189a:	609a      	str	r2, [r3, #8]
}
   8189c:	370c      	adds	r7, #12
   8189e:	46bd      	mov	sp, r7
   818a0:	f85d 7b04 	ldr.w	r7, [sp], #4
   818a4:	4770      	bx	lr
   818a6:	bf00      	nop

000818a8 <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
   818a8:	b480      	push	{r7}
   818aa:	b083      	sub	sp, #12
   818ac:	af00      	add	r7, sp, #0
   818ae:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
   818b0:	687b      	ldr	r3, [r7, #4]
   818b2:	691b      	ldr	r3, [r3, #16]
}
   818b4:	4618      	mov	r0, r3
   818b6:	370c      	adds	r7, #12
   818b8:	46bd      	mov	sp, r7
   818ba:	f85d 7b04 	ldr.w	r7, [sp], #4
   818be:	4770      	bx	lr

000818c0 <can_global_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param uc_mask Mask for mailboxes that are requested to transfer.
 */
void can_global_send_transfer_cmd(Can *p_can, uint8_t uc_mask)
{
   818c0:	b480      	push	{r7}
   818c2:	b085      	sub	sp, #20
   818c4:	af00      	add	r7, sp, #0
   818c6:	6078      	str	r0, [r7, #4]
   818c8:	460b      	mov	r3, r1
   818ca:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_reg;

	ul_reg = p_can->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
   818cc:	687b      	ldr	r3, [r7, #4]
   818ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   818d0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
   818d4:	60fb      	str	r3, [r7, #12]
	p_can->CAN_TCR = ul_reg | uc_mask;
   818d6:	78fa      	ldrb	r2, [r7, #3]
   818d8:	68fb      	ldr	r3, [r7, #12]
   818da:	431a      	orrs	r2, r3
   818dc:	687b      	ldr	r3, [r7, #4]
   818de:	625a      	str	r2, [r3, #36]	; 0x24
}
   818e0:	3714      	adds	r7, #20
   818e2:	46bd      	mov	sp, r7
   818e4:	f85d 7b04 	ldr.w	r7, [sp], #4
   818e8:	4770      	bx	lr
   818ea:	bf00      	nop

000818ec <can_mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t can_mailbox_get_status(Can *p_can, uint8_t uc_index)
{
   818ec:	b480      	push	{r7}
   818ee:	b083      	sub	sp, #12
   818f0:	af00      	add	r7, sp, #0
   818f2:	6078      	str	r0, [r7, #4]
   818f4:	460b      	mov	r3, r1
   818f6:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
   818f8:	78fb      	ldrb	r3, [r7, #3]
   818fa:	687a      	ldr	r2, [r7, #4]
   818fc:	015b      	lsls	r3, r3, #5
   818fe:	4413      	add	r3, r2
   81900:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81904:	681b      	ldr	r3, [r3, #0]
}
   81906:	4618      	mov	r0, r3
   81908:	370c      	adds	r7, #12
   8190a:	46bd      	mov	sp, r7
   8190c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81910:	4770      	bx	lr
   81912:	bf00      	nop

00081914 <can_mailbox_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_send_transfer_cmd(Can *p_can, can_mb_conf_t *p_mailbox)
{
   81914:	b480      	push	{r7}
   81916:	b085      	sub	sp, #20
   81918:	af00      	add	r7, sp, #0
   8191a:	6078      	str	r0, [r7, #4]
   8191c:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   8191e:	683b      	ldr	r3, [r7, #0]
   81920:	681b      	ldr	r3, [r3, #0]
   81922:	73fb      	strb	r3, [r7, #15]

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   81924:	7bfb      	ldrb	r3, [r7, #15]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
   81926:	683a      	ldr	r2, [r7, #0]
   81928:	7992      	ldrb	r2, [r2, #6]
   8192a:	0412      	lsls	r2, r2, #16
   8192c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
{
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   81930:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   81934:	6879      	ldr	r1, [r7, #4]
   81936:	015b      	lsls	r3, r3, #5
   81938:	440b      	add	r3, r1
   8193a:	f503 7306 	add.w	r3, r3, #536	; 0x218
   8193e:	605a      	str	r2, [r3, #4]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
}
   81940:	3714      	adds	r7, #20
   81942:	46bd      	mov	sp, r7
   81944:	f85d 7b04 	ldr.w	r7, [sp], #4
   81948:	4770      	bx	lr
   8194a:	bf00      	nop

0008194c <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
   8194c:	b480      	push	{r7}
   8194e:	b085      	sub	sp, #20
   81950:	af00      	add	r7, sp, #0
   81952:	6078      	str	r0, [r7, #4]
   81954:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   81956:	683b      	ldr	r3, [r7, #0]
   81958:	681b      	ldr	r3, [r3, #0]
   8195a:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   8195c:	683b      	ldr	r3, [r7, #0]
   8195e:	791b      	ldrb	r3, [r3, #4]
   81960:	2b00      	cmp	r3, #0
   81962:	d12e      	bne.n	819c2 <can_mailbox_init+0x76>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
   81964:	7bfb      	ldrb	r3, [r7, #15]
   81966:	687a      	ldr	r2, [r7, #4]
   81968:	3310      	adds	r3, #16
   8196a:	015b      	lsls	r3, r3, #5
   8196c:	4413      	add	r3, r2
   8196e:	2200      	movs	r2, #0
   81970:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
   81972:	7bfb      	ldrb	r3, [r7, #15]
   81974:	687a      	ldr	r2, [r7, #4]
   81976:	3310      	adds	r3, #16
   81978:	015b      	lsls	r3, r3, #5
   8197a:	4413      	add	r3, r2
   8197c:	2200      	movs	r2, #0
   8197e:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
   81980:	7bfb      	ldrb	r3, [r7, #15]
   81982:	687a      	ldr	r2, [r7, #4]
   81984:	015b      	lsls	r3, r3, #5
   81986:	4413      	add	r3, r2
   81988:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8198c:	2200      	movs	r2, #0
   8198e:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
   81990:	7bfb      	ldrb	r3, [r7, #15]
   81992:	687a      	ldr	r2, [r7, #4]
   81994:	015b      	lsls	r3, r3, #5
   81996:	4413      	add	r3, r2
   81998:	f503 7304 	add.w	r3, r3, #528	; 0x210
   8199c:	2200      	movs	r2, #0
   8199e:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
   819a0:	7bfb      	ldrb	r3, [r7, #15]
   819a2:	687a      	ldr	r2, [r7, #4]
   819a4:	015b      	lsls	r3, r3, #5
   819a6:	4413      	add	r3, r2
   819a8:	f503 7306 	add.w	r3, r3, #536	; 0x218
   819ac:	2200      	movs	r2, #0
   819ae:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
   819b0:	7bfb      	ldrb	r3, [r7, #15]
   819b2:	687a      	ldr	r2, [r7, #4]
   819b4:	015b      	lsls	r3, r3, #5
   819b6:	4413      	add	r3, r2
   819b8:	f503 7306 	add.w	r3, r3, #536	; 0x218
   819bc:	2200      	movs	r2, #0
   819be:	605a      	str	r2, [r3, #4]
		return;
   819c0:	e04e      	b.n	81a60 <can_mailbox_init+0x114>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   819c2:	7bfb      	ldrb	r3, [r7, #15]
   819c4:	7bfa      	ldrb	r2, [r7, #15]
   819c6:	6879      	ldr	r1, [r7, #4]
   819c8:	3210      	adds	r2, #16
   819ca:	0152      	lsls	r2, r2, #5
   819cc:	440a      	add	r2, r1
   819ce:	6812      	ldr	r2, [r2, #0]
   819d0:	f422 2170 	bic.w	r1, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
   819d4:	683a      	ldr	r2, [r7, #0]
   819d6:	79d2      	ldrb	r2, [r2, #7]
   819d8:	0412      	lsls	r2, r2, #16
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_PRIOR_Msk) |
   819da:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   819dc:	6879      	ldr	r1, [r7, #4]
   819de:	3310      	adds	r3, #16
   819e0:	015b      	lsls	r3, r3, #5
   819e2:	440b      	add	r3, r1
   819e4:	601a      	str	r2, [r3, #0]
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
   819e6:	683b      	ldr	r3, [r7, #0]
   819e8:	795b      	ldrb	r3, [r3, #5]
   819ea:	2b00      	cmp	r3, #0
   819ec:	d015      	beq.n	81a1a <can_mailbox_init+0xce>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
   819ee:	7bfb      	ldrb	r3, [r7, #15]
   819f0:	683a      	ldr	r2, [r7, #0]
   819f2:	68d2      	ldr	r2, [r2, #12]
   819f4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   819f8:	6879      	ldr	r1, [r7, #4]
   819fa:	3310      	adds	r3, #16
   819fc:	015b      	lsls	r3, r3, #5
   819fe:	440b      	add	r3, r1
   81a00:	605a      	str	r2, [r3, #4]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   81a02:	7bfb      	ldrb	r3, [r7, #15]
   81a04:	683a      	ldr	r2, [r7, #0]
   81a06:	6912      	ldr	r2, [r2, #16]
   81a08:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81a0c:	6879      	ldr	r1, [r7, #4]
   81a0e:	015b      	lsls	r3, r3, #5
   81a10:	440b      	add	r3, r1
   81a12:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81a16:	601a      	str	r2, [r3, #0]
   81a18:	e010      	b.n	81a3c <can_mailbox_init+0xf0>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   81a1a:	7bfb      	ldrb	r3, [r7, #15]
   81a1c:	683a      	ldr	r2, [r7, #0]
   81a1e:	68d2      	ldr	r2, [r2, #12]
   81a20:	6879      	ldr	r1, [r7, #4]
   81a22:	3310      	adds	r3, #16
   81a24:	015b      	lsls	r3, r3, #5
   81a26:	440b      	add	r3, r1
   81a28:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   81a2a:	7bfb      	ldrb	r3, [r7, #15]
   81a2c:	683a      	ldr	r2, [r7, #0]
   81a2e:	6912      	ldr	r2, [r2, #16]
   81a30:	6879      	ldr	r1, [r7, #4]
   81a32:	015b      	lsls	r3, r3, #5
   81a34:	440b      	add	r3, r1
   81a36:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81a3a:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   81a3c:	7bfb      	ldrb	r3, [r7, #15]
   81a3e:	7bfa      	ldrb	r2, [r7, #15]
   81a40:	6879      	ldr	r1, [r7, #4]
   81a42:	3210      	adds	r2, #16
   81a44:	0152      	lsls	r2, r2, #5
   81a46:	440a      	add	r2, r1
   81a48:	6812      	ldr	r2, [r2, #0]
   81a4a:	f022 61e0 	bic.w	r1, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
   81a4e:	683a      	ldr	r2, [r7, #0]
   81a50:	7912      	ldrb	r2, [r2, #4]
   81a52:	0612      	lsls	r2, r2, #24
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_MOT_Msk) |
   81a54:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   81a56:	6879      	ldr	r1, [r7, #4]
   81a58:	3310      	adds	r3, #16
   81a5a:	015b      	lsls	r3, r3, #5
   81a5c:	440b      	add	r3, r1
   81a5e:	601a      	str	r2, [r3, #0]
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
}
   81a60:	3714      	adds	r7, #20
   81a62:	46bd      	mov	sp, r7
   81a64:	f85d 7b04 	ldr.w	r7, [sp], #4
   81a68:	4770      	bx	lr
   81a6a:	bf00      	nop

00081a6c <can_mailbox_read>:
 * \retval Different CAN mailbox transfer status.
 *
 * \note Read the mailbox status before calling this function.
 */
uint32_t can_mailbox_read(Can *p_can, can_mb_conf_t *p_mailbox)
{
   81a6c:	b580      	push	{r7, lr}
   81a6e:	b086      	sub	sp, #24
   81a70:	af00      	add	r7, sp, #0
   81a72:	6078      	str	r0, [r7, #4]
   81a74:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
   81a76:	2300      	movs	r3, #0
   81a78:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   81a7a:	683b      	ldr	r3, [r7, #0]
   81a7c:	681b      	ldr	r3, [r3, #0]
   81a7e:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
   81a80:	683b      	ldr	r3, [r7, #0]
   81a82:	689b      	ldr	r3, [r3, #8]
   81a84:	60fb      	str	r3, [r7, #12]

	/* Check whether there is overwriting happening in Receive with
	 * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
   81a86:	68fb      	ldr	r3, [r7, #12]
   81a88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   81a8c:	2b00      	cmp	r3, #0
   81a8e:	d006      	beq.n	81a9e <can_mailbox_read+0x32>
   81a90:	68fb      	ldr	r3, [r7, #12]
   81a92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81a96:	2b00      	cmp	r3, #0
   81a98:	d001      	beq.n	81a9e <can_mailbox_read+0x32>
		ul_retval = CAN_MAILBOX_RX_OVER;
   81a9a:	2302      	movs	r3, #2
   81a9c:	617b      	str	r3, [r7, #20]
	}

	/* Read the message family ID. */
	p_mailbox->ul_fid = p_can->CAN_MB[uc_index].CAN_MFID &
   81a9e:	7cfb      	ldrb	r3, [r7, #19]
   81aa0:	687a      	ldr	r2, [r7, #4]
   81aa2:	015b      	lsls	r3, r3, #5
   81aa4:	4413      	add	r3, r2
   81aa6:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81aaa:	685b      	ldr	r3, [r3, #4]
   81aac:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   81ab0:	683b      	ldr	r3, [r7, #0]
   81ab2:	615a      	str	r2, [r3, #20]
			CAN_MFID_MFID_Msk;

	/* Read received data length. */
	p_mailbox->uc_length
		= (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
   81ab4:	68fb      	ldr	r3, [r7, #12]
   81ab6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   81aba:	0c1b      	lsrs	r3, r3, #16
   81abc:	b2da      	uxtb	r2, r3
   81abe:	683b      	ldr	r3, [r7, #0]
   81ac0:	719a      	strb	r2, [r3, #6]

	/* Read received data. */
	p_mailbox->ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
   81ac2:	7cfb      	ldrb	r3, [r7, #19]
   81ac4:	687a      	ldr	r2, [r7, #4]
   81ac6:	015b      	lsls	r3, r3, #5
   81ac8:	4413      	add	r3, r2
   81aca:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81ace:	685a      	ldr	r2, [r3, #4]
   81ad0:	683b      	ldr	r3, [r7, #0]
   81ad2:	619a      	str	r2, [r3, #24]
	if (p_mailbox->uc_length > 4) {
   81ad4:	683b      	ldr	r3, [r7, #0]
   81ad6:	799b      	ldrb	r3, [r3, #6]
   81ad8:	2b04      	cmp	r3, #4
   81ada:	d908      	bls.n	81aee <can_mailbox_read+0x82>
		p_mailbox->ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
   81adc:	7cfb      	ldrb	r3, [r7, #19]
   81ade:	687a      	ldr	r2, [r7, #4]
   81ae0:	015b      	lsls	r3, r3, #5
   81ae2:	4413      	add	r3, r2
   81ae4:	f503 7306 	add.w	r3, r3, #536	; 0x218
   81ae8:	681a      	ldr	r2, [r3, #0]
   81aea:	683b      	ldr	r3, [r7, #0]
   81aec:	61da      	str	r2, [r3, #28]
	}

	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
   81aee:	7cfb      	ldrb	r3, [r7, #19]
   81af0:	687a      	ldr	r2, [r7, #4]
   81af2:	015b      	lsls	r3, r3, #5
   81af4:	4413      	add	r3, r2
   81af6:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81afa:	681a      	ldr	r2, [r3, #0]
   81afc:	683b      	ldr	r3, [r7, #0]
   81afe:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   81b00:	683b      	ldr	r3, [r7, #0]
   81b02:	689b      	ldr	r3, [r3, #8]
   81b04:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {
   81b06:	68fb      	ldr	r3, [r7, #12]
   81b08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81b0c:	2b00      	cmp	r3, #0
   81b0e:	d003      	beq.n	81b18 <can_mailbox_read+0xac>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
   81b10:	697b      	ldr	r3, [r7, #20]
   81b12:	f043 0304 	orr.w	r3, r3, #4
   81b16:	617b      	str	r3, [r7, #20]
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	can_mailbox_send_transfer_cmd(p_can, p_mailbox);
   81b18:	6878      	ldr	r0, [r7, #4]
   81b1a:	6839      	ldr	r1, [r7, #0]
   81b1c:	4b03      	ldr	r3, [pc, #12]	; (81b2c <can_mailbox_read+0xc0>)
   81b1e:	4798      	blx	r3

	return ul_retval;
   81b20:	697b      	ldr	r3, [r7, #20]
}
   81b22:	4618      	mov	r0, r3
   81b24:	3718      	adds	r7, #24
   81b26:	46bd      	mov	sp, r7
   81b28:	bd80      	pop	{r7, pc}
   81b2a:	bf00      	nop
   81b2c:	00081915 	.word	0x00081915

00081b30 <can_mailbox_write>:
 * \note After calling this function, the mailbox message won't be sent out
 *until
 * can_mailbox_send_transfer_cmd() is called.
 */
uint32_t can_mailbox_write(Can *p_can, can_mb_conf_t *p_mailbox)
{
   81b30:	b580      	push	{r7, lr}
   81b32:	b084      	sub	sp, #16
   81b34:	af00      	add	r7, sp, #0
   81b36:	6078      	str	r0, [r7, #4]
   81b38:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   81b3a:	683b      	ldr	r3, [r7, #0]
   81b3c:	681b      	ldr	r3, [r3, #0]
   81b3e:	73fb      	strb	r3, [r7, #15]
	/* Read the mailbox status firstly to check whether the mailbox is ready
	 *or not. */
	p_mailbox->ul_status = can_mailbox_get_status(p_can, uc_index);
   81b40:	7bfb      	ldrb	r3, [r7, #15]
   81b42:	6878      	ldr	r0, [r7, #4]
   81b44:	4619      	mov	r1, r3
   81b46:	4b27      	ldr	r3, [pc, #156]	; (81be4 <can_mailbox_write+0xb4>)
   81b48:	4798      	blx	r3
   81b4a:	4602      	mov	r2, r0
   81b4c:	683b      	ldr	r3, [r7, #0]
   81b4e:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   81b50:	683b      	ldr	r3, [r7, #0]
   81b52:	689b      	ldr	r3, [r3, #8]
   81b54:	60bb      	str	r3, [r7, #8]
	if (!(ul_status & CAN_MSR_MRDY)) {
   81b56:	68bb      	ldr	r3, [r7, #8]
   81b58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   81b5c:	2b00      	cmp	r3, #0
   81b5e:	d101      	bne.n	81b64 <can_mailbox_write+0x34>
		return CAN_MAILBOX_NOT_READY;
   81b60:	2301      	movs	r3, #1
   81b62:	e03b      	b.n	81bdc <can_mailbox_write+0xac>
	}

	/* Write transmit identifier. */
	if (p_mailbox->uc_id_ver) {
   81b64:	683b      	ldr	r3, [r7, #0]
   81b66:	795b      	ldrb	r3, [r3, #5]
   81b68:	2b00      	cmp	r3, #0
   81b6a:	d00b      	beq.n	81b84 <can_mailbox_write+0x54>
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   81b6c:	7bfb      	ldrb	r3, [r7, #15]
   81b6e:	683a      	ldr	r2, [r7, #0]
   81b70:	6912      	ldr	r2, [r2, #16]
   81b72:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81b76:	6879      	ldr	r1, [r7, #4]
   81b78:	015b      	lsls	r3, r3, #5
   81b7a:	440b      	add	r3, r1
   81b7c:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81b80:	601a      	str	r2, [r3, #0]
   81b82:	e008      	b.n	81b96 <can_mailbox_write+0x66>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   81b84:	7bfb      	ldrb	r3, [r7, #15]
   81b86:	683a      	ldr	r2, [r7, #0]
   81b88:	6912      	ldr	r2, [r2, #16]
   81b8a:	6879      	ldr	r1, [r7, #4]
   81b8c:	015b      	lsls	r3, r3, #5
   81b8e:	440b      	add	r3, r1
   81b90:	f503 7302 	add.w	r3, r3, #520	; 0x208
   81b94:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data into mailbox data register. */
	p_can->CAN_MB[uc_index].CAN_MDL = p_mailbox->ul_datal;
   81b96:	7bfb      	ldrb	r3, [r7, #15]
   81b98:	683a      	ldr	r2, [r7, #0]
   81b9a:	6992      	ldr	r2, [r2, #24]
   81b9c:	6879      	ldr	r1, [r7, #4]
   81b9e:	015b      	lsls	r3, r3, #5
   81ba0:	440b      	add	r3, r1
   81ba2:	f503 7304 	add.w	r3, r3, #528	; 0x210
   81ba6:	605a      	str	r2, [r3, #4]
	if (p_mailbox->uc_length > 4) {
   81ba8:	683b      	ldr	r3, [r7, #0]
   81baa:	799b      	ldrb	r3, [r3, #6]
   81bac:	2b04      	cmp	r3, #4
   81bae:	d908      	bls.n	81bc2 <can_mailbox_write+0x92>
		p_can->CAN_MB[uc_index].CAN_MDH = p_mailbox->ul_datah;
   81bb0:	7bfb      	ldrb	r3, [r7, #15]
   81bb2:	683a      	ldr	r2, [r7, #0]
   81bb4:	69d2      	ldr	r2, [r2, #28]
   81bb6:	6879      	ldr	r1, [r7, #4]
   81bb8:	015b      	lsls	r3, r3, #5
   81bba:	440b      	add	r3, r1
   81bbc:	f503 7306 	add.w	r3, r3, #536	; 0x218
   81bc0:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data length into mailbox control register. */
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MDLC(p_mailbox->uc_length);
   81bc2:	7bfb      	ldrb	r3, [r7, #15]
   81bc4:	683a      	ldr	r2, [r7, #0]
   81bc6:	7992      	ldrb	r2, [r2, #6]
   81bc8:	0412      	lsls	r2, r2, #16
   81bca:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   81bce:	6879      	ldr	r1, [r7, #4]
   81bd0:	015b      	lsls	r3, r3, #5
   81bd2:	440b      	add	r3, r1
   81bd4:	f503 7306 	add.w	r3, r3, #536	; 0x218
   81bd8:	605a      	str	r2, [r3, #4]

	return CAN_MAILBOX_TRANSFER_OK;
   81bda:	2300      	movs	r3, #0
}
   81bdc:	4618      	mov	r0, r3
   81bde:	3710      	adds	r7, #16
   81be0:	46bd      	mov	sp, r7
   81be2:	bd80      	pop	{r7, pc}
   81be4:	000818ed 	.word	0x000818ed

00081be8 <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
   81be8:	b580      	push	{r7, lr}
   81bea:	b08c      	sub	sp, #48	; 0x30
   81bec:	af00      	add	r7, sp, #0
   81bee:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   81bf0:	2300      	movs	r3, #0
   81bf2:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   81bf4:	2300      	movs	r3, #0
   81bf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   81bfa:	e00d      	b.n	81c18 <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
   81bfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   81c00:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
   81c02:	f107 030c 	add.w	r3, r7, #12
   81c06:	6878      	ldr	r0, [r7, #4]
   81c08:	4619      	mov	r1, r3
   81c0a:	4b07      	ldr	r3, [pc, #28]	; (81c28 <can_reset_all_mailbox+0x40>)
   81c0c:	4798      	blx	r3
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   81c0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   81c12:	3301      	adds	r3, #1
   81c14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   81c18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   81c1c:	2b07      	cmp	r3, #7
   81c1e:	d9ed      	bls.n	81bfc <can_reset_all_mailbox+0x14>
		mb_config_t.ul_mb_idx = i;
		can_mailbox_init(p_can, &mb_config_t);
	}
}
   81c20:	3730      	adds	r7, #48	; 0x30
   81c22:	46bd      	mov	sp, r7
   81c24:	bd80      	pop	{r7, pc}
   81c26:	bf00      	nop
   81c28:	0008194d 	.word	0x0008194d

00081c2c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   81c2c:	b480      	push	{r7}
   81c2e:	b085      	sub	sp, #20
   81c30:	af00      	add	r7, sp, #0
   81c32:	60f8      	str	r0, [r7, #12]
   81c34:	60b9      	str	r1, [r7, #8]
   81c36:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81c38:	687b      	ldr	r3, [r7, #4]
   81c3a:	2b00      	cmp	r3, #0
   81c3c:	d003      	beq.n	81c46 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   81c3e:	68fb      	ldr	r3, [r7, #12]
   81c40:	68ba      	ldr	r2, [r7, #8]
   81c42:	665a      	str	r2, [r3, #100]	; 0x64
   81c44:	e002      	b.n	81c4c <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81c46:	68fb      	ldr	r3, [r7, #12]
   81c48:	68ba      	ldr	r2, [r7, #8]
   81c4a:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
   81c4c:	3714      	adds	r7, #20
   81c4e:	46bd      	mov	sp, r7
   81c50:	f85d 7b04 	ldr.w	r7, [sp], #4
   81c54:	4770      	bx	lr
   81c56:	bf00      	nop

00081c58 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   81c58:	b480      	push	{r7}
   81c5a:	b087      	sub	sp, #28
   81c5c:	af00      	add	r7, sp, #0
   81c5e:	60f8      	str	r0, [r7, #12]
   81c60:	60b9      	str	r1, [r7, #8]
   81c62:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81c64:	68fb      	ldr	r3, [r7, #12]
   81c66:	687a      	ldr	r2, [r7, #4]
   81c68:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81c6a:	68bb      	ldr	r3, [r7, #8]
   81c6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81c70:	d01f      	beq.n	81cb2 <pio_set_peripheral+0x5a>
   81c72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81c76:	d805      	bhi.n	81c84 <pio_set_peripheral+0x2c>
   81c78:	2b00      	cmp	r3, #0
   81c7a:	d027      	beq.n	81ccc <pio_set_peripheral+0x74>
   81c7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81c80:	d00a      	beq.n	81c98 <pio_set_peripheral+0x40>
   81c82:	e01f      	b.n	81cc4 <pio_set_peripheral+0x6c>
   81c84:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81c88:	d020      	beq.n	81ccc <pio_set_peripheral+0x74>
   81c8a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81c8e:	d01d      	beq.n	81ccc <pio_set_peripheral+0x74>
   81c90:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81c94:	d01a      	beq.n	81ccc <pio_set_peripheral+0x74>
   81c96:	e015      	b.n	81cc4 <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   81c98:	68fb      	ldr	r3, [r7, #12]
   81c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   81c9c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   81c9e:	68fb      	ldr	r3, [r7, #12]
   81ca0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   81ca2:	687b      	ldr	r3, [r7, #4]
   81ca4:	43d9      	mvns	r1, r3
   81ca6:	697b      	ldr	r3, [r7, #20]
   81ca8:	400b      	ands	r3, r1
   81caa:	401a      	ands	r2, r3
   81cac:	68fb      	ldr	r3, [r7, #12]
   81cae:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   81cb0:	e008      	b.n	81cc4 <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   81cb2:	68fb      	ldr	r3, [r7, #12]
   81cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   81cb6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81cb8:	687a      	ldr	r2, [r7, #4]
   81cba:	697b      	ldr	r3, [r7, #20]
   81cbc:	431a      	orrs	r2, r3
   81cbe:	68fb      	ldr	r3, [r7, #12]
   81cc0:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   81cc2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
   81cc4:	68fb      	ldr	r3, [r7, #12]
   81cc6:	687a      	ldr	r2, [r7, #4]
   81cc8:	605a      	str	r2, [r3, #4]
   81cca:	e000      	b.n	81cce <pio_set_peripheral+0x76>
		// other types are invalid in this function
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
   81ccc:	bf00      	nop
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
}
   81cce:	371c      	adds	r7, #28
   81cd0:	46bd      	mov	sp, r7
   81cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
   81cd6:	4770      	bx	lr

00081cd8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   81cd8:	b580      	push	{r7, lr}
   81cda:	b084      	sub	sp, #16
   81cdc:	af00      	add	r7, sp, #0
   81cde:	60f8      	str	r0, [r7, #12]
   81ce0:	60b9      	str	r1, [r7, #8]
   81ce2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   81ce4:	68f8      	ldr	r0, [r7, #12]
   81ce6:	68b9      	ldr	r1, [r7, #8]
   81ce8:	4b18      	ldr	r3, [pc, #96]	; (81d4c <pio_set_input+0x74>)
   81cea:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   81cec:	687b      	ldr	r3, [r7, #4]
   81cee:	f003 0301 	and.w	r3, r3, #1
   81cf2:	68f8      	ldr	r0, [r7, #12]
   81cf4:	68b9      	ldr	r1, [r7, #8]
   81cf6:	461a      	mov	r2, r3
   81cf8:	4b15      	ldr	r3, [pc, #84]	; (81d50 <pio_set_input+0x78>)
   81cfa:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81cfc:	687b      	ldr	r3, [r7, #4]
   81cfe:	f003 030a 	and.w	r3, r3, #10
   81d02:	2b00      	cmp	r3, #0
   81d04:	d003      	beq.n	81d0e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   81d06:	68fb      	ldr	r3, [r7, #12]
   81d08:	68ba      	ldr	r2, [r7, #8]
   81d0a:	621a      	str	r2, [r3, #32]
   81d0c:	e002      	b.n	81d14 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81d0e:	68fb      	ldr	r3, [r7, #12]
   81d10:	68ba      	ldr	r2, [r7, #8]
   81d12:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   81d14:	687b      	ldr	r3, [r7, #4]
   81d16:	f003 0302 	and.w	r3, r3, #2
   81d1a:	2b00      	cmp	r3, #0
   81d1c:	d004      	beq.n	81d28 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   81d1e:	68fb      	ldr	r3, [r7, #12]
   81d20:	68ba      	ldr	r2, [r7, #8]
   81d22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   81d26:	e008      	b.n	81d3a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   81d28:	687b      	ldr	r3, [r7, #4]
   81d2a:	f003 0308 	and.w	r3, r3, #8
   81d2e:	2b00      	cmp	r3, #0
   81d30:	d003      	beq.n	81d3a <pio_set_input+0x62>
			p_pio->PIO_SCIFSR = ul_mask;
   81d32:	68fb      	ldr	r3, [r7, #12]
   81d34:	68ba      	ldr	r2, [r7, #8]
   81d36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   81d3a:	68fb      	ldr	r3, [r7, #12]
   81d3c:	68ba      	ldr	r2, [r7, #8]
   81d3e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   81d40:	68fb      	ldr	r3, [r7, #12]
   81d42:	68ba      	ldr	r2, [r7, #8]
   81d44:	601a      	str	r2, [r3, #0]
}
   81d46:	3710      	adds	r7, #16
   81d48:	46bd      	mov	sp, r7
   81d4a:	bd80      	pop	{r7, pc}
   81d4c:	00081db9 	.word	0x00081db9
   81d50:	00081c2d 	.word	0x00081c2d

00081d54 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   81d54:	b580      	push	{r7, lr}
   81d56:	b084      	sub	sp, #16
   81d58:	af00      	add	r7, sp, #0
   81d5a:	60f8      	str	r0, [r7, #12]
   81d5c:	60b9      	str	r1, [r7, #8]
   81d5e:	607a      	str	r2, [r7, #4]
   81d60:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   81d62:	68f8      	ldr	r0, [r7, #12]
   81d64:	68b9      	ldr	r1, [r7, #8]
   81d66:	4b12      	ldr	r3, [pc, #72]	; (81db0 <pio_set_output+0x5c>)
   81d68:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   81d6a:	68f8      	ldr	r0, [r7, #12]
   81d6c:	68b9      	ldr	r1, [r7, #8]
   81d6e:	69ba      	ldr	r2, [r7, #24]
   81d70:	4b10      	ldr	r3, [pc, #64]	; (81db4 <pio_set_output+0x60>)
   81d72:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   81d74:	683b      	ldr	r3, [r7, #0]
   81d76:	2b00      	cmp	r3, #0
   81d78:	d003      	beq.n	81d82 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   81d7a:	68fb      	ldr	r3, [r7, #12]
   81d7c:	68ba      	ldr	r2, [r7, #8]
   81d7e:	651a      	str	r2, [r3, #80]	; 0x50
   81d80:	e002      	b.n	81d88 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   81d82:	68fb      	ldr	r3, [r7, #12]
   81d84:	68ba      	ldr	r2, [r7, #8]
   81d86:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   81d88:	687b      	ldr	r3, [r7, #4]
   81d8a:	2b00      	cmp	r3, #0
   81d8c:	d003      	beq.n	81d96 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   81d8e:	68fb      	ldr	r3, [r7, #12]
   81d90:	68ba      	ldr	r2, [r7, #8]
   81d92:	631a      	str	r2, [r3, #48]	; 0x30
   81d94:	e002      	b.n	81d9c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   81d96:	68fb      	ldr	r3, [r7, #12]
   81d98:	68ba      	ldr	r2, [r7, #8]
   81d9a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   81d9c:	68fb      	ldr	r3, [r7, #12]
   81d9e:	68ba      	ldr	r2, [r7, #8]
   81da0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   81da2:	68fb      	ldr	r3, [r7, #12]
   81da4:	68ba      	ldr	r2, [r7, #8]
   81da6:	601a      	str	r2, [r3, #0]
}
   81da8:	3710      	adds	r7, #16
   81daa:	46bd      	mov	sp, r7
   81dac:	bd80      	pop	{r7, pc}
   81dae:	bf00      	nop
   81db0:	00081db9 	.word	0x00081db9
   81db4:	00081c2d 	.word	0x00081c2d

00081db8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   81db8:	b480      	push	{r7}
   81dba:	b083      	sub	sp, #12
   81dbc:	af00      	add	r7, sp, #0
   81dbe:	6078      	str	r0, [r7, #4]
   81dc0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   81dc2:	687b      	ldr	r3, [r7, #4]
   81dc4:	683a      	ldr	r2, [r7, #0]
   81dc6:	645a      	str	r2, [r3, #68]	; 0x44
}
   81dc8:	370c      	adds	r7, #12
   81dca:	46bd      	mov	sp, r7
   81dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
   81dd0:	4770      	bx	lr
   81dd2:	bf00      	nop

00081dd4 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   81dd4:	b480      	push	{r7}
   81dd6:	b083      	sub	sp, #12
   81dd8:	af00      	add	r7, sp, #0
   81dda:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   81ddc:	687b      	ldr	r3, [r7, #4]
   81dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   81de0:	4618      	mov	r0, r3
   81de2:	370c      	adds	r7, #12
   81de4:	46bd      	mov	sp, r7
   81de6:	f85d 7b04 	ldr.w	r7, [sp], #4
   81dea:	4770      	bx	lr

00081dec <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   81dec:	b480      	push	{r7}
   81dee:	b083      	sub	sp, #12
   81df0:	af00      	add	r7, sp, #0
   81df2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   81df4:	687b      	ldr	r3, [r7, #4]
   81df6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   81df8:	4618      	mov	r0, r3
   81dfa:	370c      	adds	r7, #12
   81dfc:	46bd      	mov	sp, r7
   81dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
   81e02:	4770      	bx	lr

00081e04 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   81e04:	b480      	push	{r7}
   81e06:	b085      	sub	sp, #20
   81e08:	af00      	add	r7, sp, #0
   81e0a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81e0c:	687b      	ldr	r3, [r7, #4]
   81e0e:	095b      	lsrs	r3, r3, #5
   81e10:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81e14:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81e18:	025b      	lsls	r3, r3, #9
   81e1a:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 1.
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   81e1c:	687b      	ldr	r3, [r7, #4]
   81e1e:	f003 031f 	and.w	r3, r3, #31
   81e22:	2201      	movs	r2, #1
   81e24:	fa02 f303 	lsl.w	r3, r2, r3
   81e28:	461a      	mov	r2, r3
   81e2a:	68fb      	ldr	r3, [r7, #12]
   81e2c:	631a      	str	r2, [r3, #48]	; 0x30
}
   81e2e:	3714      	adds	r7, #20
   81e30:	46bd      	mov	sp, r7
   81e32:	f85d 7b04 	ldr.w	r7, [sp], #4
   81e36:	4770      	bx	lr

00081e38 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   81e38:	b480      	push	{r7}
   81e3a:	b085      	sub	sp, #20
   81e3c:	af00      	add	r7, sp, #0
   81e3e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81e40:	687b      	ldr	r3, [r7, #4]
   81e42:	095b      	lsrs	r3, r3, #5
   81e44:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81e48:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81e4c:	025b      	lsls	r3, r3, #9
   81e4e:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 0.
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   81e50:	687b      	ldr	r3, [r7, #4]
   81e52:	f003 031f 	and.w	r3, r3, #31
   81e56:	2201      	movs	r2, #1
   81e58:	fa02 f303 	lsl.w	r3, r2, r3
   81e5c:	461a      	mov	r2, r3
   81e5e:	68fb      	ldr	r3, [r7, #12]
   81e60:	635a      	str	r2, [r3, #52]	; 0x34
}
   81e62:	3714      	adds	r7, #20
   81e64:	46bd      	mov	sp, r7
   81e66:	f85d 7b04 	ldr.w	r7, [sp], #4
   81e6a:	4770      	bx	lr

00081e6c <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
   81e6c:	b480      	push	{r7}
   81e6e:	b085      	sub	sp, #20
   81e70:	af00      	add	r7, sp, #0
   81e72:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81e74:	687b      	ldr	r3, [r7, #4]
   81e76:	095b      	lsrs	r3, r3, #5
   81e78:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81e7c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81e80:	025b      	lsls	r3, r3, #9
   81e82:	60fb      	str	r3, [r7, #12]
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
   81e84:	68fb      	ldr	r3, [r7, #12]
   81e86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   81e88:	687b      	ldr	r3, [r7, #4]
   81e8a:	f003 031f 	and.w	r3, r3, #31
   81e8e:	2101      	movs	r1, #1
   81e90:	fa01 f303 	lsl.w	r3, r1, r3
   81e94:	4013      	ands	r3, r2
   81e96:	2b00      	cmp	r3, #0
   81e98:	d009      	beq.n	81eae <pio_toggle_pin+0x42>
		// Value to be driven on the I/O line: 0.
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   81e9a:	687b      	ldr	r3, [r7, #4]
   81e9c:	f003 031f 	and.w	r3, r3, #31
   81ea0:	2201      	movs	r2, #1
   81ea2:	fa02 f303 	lsl.w	r3, r2, r3
   81ea6:	461a      	mov	r2, r3
   81ea8:	68fb      	ldr	r3, [r7, #12]
   81eaa:	635a      	str	r2, [r3, #52]	; 0x34
   81eac:	e008      	b.n	81ec0 <pio_toggle_pin+0x54>
	} else {
		// Value to be driven on the I/O line: 1.
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   81eae:	687b      	ldr	r3, [r7, #4]
   81eb0:	f003 031f 	and.w	r3, r3, #31
   81eb4:	2201      	movs	r2, #1
   81eb6:	fa02 f303 	lsl.w	r3, r2, r3
   81eba:	461a      	mov	r2, r3
   81ebc:	68fb      	ldr	r3, [r7, #12]
   81ebe:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
   81ec0:	3714      	adds	r7, #20
   81ec2:	46bd      	mov	sp, r7
   81ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
   81ec8:	4770      	bx	lr
   81eca:	bf00      	nop

00081ecc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81ecc:	b590      	push	{r4, r7, lr}
   81ece:	b087      	sub	sp, #28
   81ed0:	af02      	add	r7, sp, #8
   81ed2:	6078      	str	r0, [r7, #4]
   81ed4:	6039      	str	r1, [r7, #0]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81ed6:	687b      	ldr	r3, [r7, #4]
   81ed8:	095b      	lsrs	r3, r3, #5
   81eda:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81ede:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81ee2:	025b      	lsls	r3, r3, #9
   81ee4:	60fb      	str	r3, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81ee6:	683b      	ldr	r3, [r7, #0]
   81ee8:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   81eec:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81ef0:	d048      	beq.n	81f84 <pio_configure_pin+0xb8>
   81ef2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81ef6:	d806      	bhi.n	81f06 <pio_configure_pin+0x3a>
   81ef8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81efc:	d00a      	beq.n	81f14 <pio_configure_pin+0x48>
   81efe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81f02:	d023      	beq.n	81f4c <pio_configure_pin+0x80>
   81f04:	e070      	b.n	81fe8 <pio_configure_pin+0x11c>
   81f06:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81f0a:	d047      	beq.n	81f9c <pio_configure_pin+0xd0>
   81f0c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81f10:	d044      	beq.n	81f9c <pio_configure_pin+0xd0>
   81f12:	e069      	b.n	81fe8 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81f14:	687b      	ldr	r3, [r7, #4]
   81f16:	f003 031f 	and.w	r3, r3, #31
   81f1a:	2201      	movs	r2, #1
   81f1c:	fa02 f303 	lsl.w	r3, r2, r3
   81f20:	68f8      	ldr	r0, [r7, #12]
   81f22:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81f26:	461a      	mov	r2, r3
   81f28:	4b33      	ldr	r3, [pc, #204]	; (81ff8 <pio_configure_pin+0x12c>)
   81f2a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   81f2c:	687b      	ldr	r3, [r7, #4]
   81f2e:	f003 031f 	and.w	r3, r3, #31
   81f32:	2201      	movs	r2, #1
   81f34:	fa02 f303 	lsl.w	r3, r2, r3
   81f38:	461a      	mov	r2, r3
   81f3a:	683b      	ldr	r3, [r7, #0]
   81f3c:	f003 0301 	and.w	r3, r3, #1
   81f40:	68f8      	ldr	r0, [r7, #12]
   81f42:	4611      	mov	r1, r2
   81f44:	461a      	mov	r2, r3
   81f46:	4b2d      	ldr	r3, [pc, #180]	; (81ffc <pio_configure_pin+0x130>)
   81f48:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   81f4a:	e04f      	b.n	81fec <pio_configure_pin+0x120>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81f4c:	687b      	ldr	r3, [r7, #4]
   81f4e:	f003 031f 	and.w	r3, r3, #31
   81f52:	2201      	movs	r2, #1
   81f54:	fa02 f303 	lsl.w	r3, r2, r3
   81f58:	68f8      	ldr	r0, [r7, #12]
   81f5a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81f5e:	461a      	mov	r2, r3
   81f60:	4b25      	ldr	r3, [pc, #148]	; (81ff8 <pio_configure_pin+0x12c>)
   81f62:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   81f64:	687b      	ldr	r3, [r7, #4]
   81f66:	f003 031f 	and.w	r3, r3, #31
   81f6a:	2201      	movs	r2, #1
   81f6c:	fa02 f303 	lsl.w	r3, r2, r3
   81f70:	461a      	mov	r2, r3
   81f72:	683b      	ldr	r3, [r7, #0]
   81f74:	f003 0301 	and.w	r3, r3, #1
   81f78:	68f8      	ldr	r0, [r7, #12]
   81f7a:	4611      	mov	r1, r2
   81f7c:	461a      	mov	r2, r3
   81f7e:	4b1f      	ldr	r3, [pc, #124]	; (81ffc <pio_configure_pin+0x130>)
   81f80:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   81f82:	e033      	b.n	81fec <pio_configure_pin+0x120>
				(ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81f84:	687b      	ldr	r3, [r7, #4]
   81f86:	f003 031f 	and.w	r3, r3, #31
   81f8a:	2201      	movs	r2, #1
   81f8c:	fa02 f303 	lsl.w	r3, r2, r3
   81f90:	68f8      	ldr	r0, [r7, #12]
   81f92:	4619      	mov	r1, r3
   81f94:	683a      	ldr	r2, [r7, #0]
   81f96:	4b1a      	ldr	r3, [pc, #104]	; (82000 <pio_configure_pin+0x134>)
   81f98:	4798      	blx	r3
		break;
   81f9a:	e027      	b.n	81fec <pio_configure_pin+0x120>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81f9c:	687b      	ldr	r3, [r7, #4]
   81f9e:	f003 031f 	and.w	r3, r3, #31
   81fa2:	2201      	movs	r2, #1
   81fa4:	fa02 f303 	lsl.w	r3, r2, r3
   81fa8:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81faa:	683b      	ldr	r3, [r7, #0]
   81fac:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81fb0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81fb4:	bf14      	ite	ne
   81fb6:	2300      	movne	r3, #0
   81fb8:	2301      	moveq	r3, #1
   81fba:	b2db      	uxtb	r3, r3
   81fbc:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   81fbe:	683b      	ldr	r3, [r7, #0]
   81fc0:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81fc4:	2b00      	cmp	r3, #0
   81fc6:	bf0c      	ite	eq
   81fc8:	2300      	moveq	r3, #0
   81fca:	2301      	movne	r3, #1
   81fcc:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   81fce:	6838      	ldr	r0, [r7, #0]
   81fd0:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81fd4:	2800      	cmp	r0, #0
   81fd6:	bf0c      	ite	eq
   81fd8:	2000      	moveq	r0, #0
   81fda:	2001      	movne	r0, #1
   81fdc:	b2c0      	uxtb	r0, r0
   81fde:	9000      	str	r0, [sp, #0]
   81fe0:	68f8      	ldr	r0, [r7, #12]
   81fe2:	4c08      	ldr	r4, [pc, #32]	; (82004 <pio_configure_pin+0x138>)
   81fe4:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81fe6:	e001      	b.n	81fec <pio_configure_pin+0x120>

	default:
		return 0;
   81fe8:	2300      	movs	r3, #0
   81fea:	e000      	b.n	81fee <pio_configure_pin+0x122>
	}

	return 1;
   81fec:	2301      	movs	r3, #1
}
   81fee:	4618      	mov	r0, r3
   81ff0:	3714      	adds	r7, #20
   81ff2:	46bd      	mov	sp, r7
   81ff4:	bd90      	pop	{r4, r7, pc}
   81ff6:	bf00      	nop
   81ff8:	00081c59 	.word	0x00081c59
   81ffc:	00081c2d 	.word	0x00081c2d
   82000:	00081cd9 	.word	0x00081cd9
   82004:	00081d55 	.word	0x00081d55

00082008 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82008:	b590      	push	{r4, r7, lr}
   8200a:	b087      	sub	sp, #28
   8200c:	af02      	add	r7, sp, #8
   8200e:	60f8      	str	r0, [r7, #12]
   82010:	60b9      	str	r1, [r7, #8]
   82012:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82014:	687b      	ldr	r3, [r7, #4]
   82016:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   8201a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8201e:	d02e      	beq.n	8207e <pio_configure_pin_group+0x76>
   82020:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   82024:	d806      	bhi.n	82034 <pio_configure_pin_group+0x2c>
   82026:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8202a:	d00a      	beq.n	82042 <pio_configure_pin_group+0x3a>
   8202c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   82030:	d016      	beq.n	82060 <pio_configure_pin_group+0x58>
   82032:	e04a      	b.n	820ca <pio_configure_pin_group+0xc2>
   82034:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   82038:	d027      	beq.n	8208a <pio_configure_pin_group+0x82>
   8203a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8203e:	d024      	beq.n	8208a <pio_configure_pin_group+0x82>
   82040:	e043      	b.n	820ca <pio_configure_pin_group+0xc2>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   82042:	68f8      	ldr	r0, [r7, #12]
   82044:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82048:	68ba      	ldr	r2, [r7, #8]
   8204a:	4b23      	ldr	r3, [pc, #140]	; (820d8 <pio_configure_pin_group+0xd0>)
   8204c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   8204e:	687b      	ldr	r3, [r7, #4]
   82050:	f003 0301 	and.w	r3, r3, #1
   82054:	68f8      	ldr	r0, [r7, #12]
   82056:	68b9      	ldr	r1, [r7, #8]
   82058:	461a      	mov	r2, r3
   8205a:	4b20      	ldr	r3, [pc, #128]	; (820dc <pio_configure_pin_group+0xd4>)
   8205c:	4798      	blx	r3
		break;
   8205e:	e036      	b.n	820ce <pio_configure_pin_group+0xc6>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82060:	68f8      	ldr	r0, [r7, #12]
   82062:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82066:	68ba      	ldr	r2, [r7, #8]
   82068:	4b1b      	ldr	r3, [pc, #108]	; (820d8 <pio_configure_pin_group+0xd0>)
   8206a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   8206c:	687b      	ldr	r3, [r7, #4]
   8206e:	f003 0301 	and.w	r3, r3, #1
   82072:	68f8      	ldr	r0, [r7, #12]
   82074:	68b9      	ldr	r1, [r7, #8]
   82076:	461a      	mov	r2, r3
   82078:	4b18      	ldr	r3, [pc, #96]	; (820dc <pio_configure_pin_group+0xd4>)
   8207a:	4798      	blx	r3
		break;
   8207c:	e027      	b.n	820ce <pio_configure_pin_group+0xc6>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8207e:	68f8      	ldr	r0, [r7, #12]
   82080:	68b9      	ldr	r1, [r7, #8]
   82082:	687a      	ldr	r2, [r7, #4]
   82084:	4b16      	ldr	r3, [pc, #88]	; (820e0 <pio_configure_pin_group+0xd8>)
   82086:	4798      	blx	r3
		break;
   82088:	e021      	b.n	820ce <pio_configure_pin_group+0xc6>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8208a:	687b      	ldr	r3, [r7, #4]
   8208c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   82090:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   82094:	bf14      	ite	ne
   82096:	2300      	movne	r3, #0
   82098:	2301      	moveq	r3, #1
   8209a:	b2db      	uxtb	r3, r3
   8209c:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   8209e:	687b      	ldr	r3, [r7, #4]
   820a0:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   820a4:	2b00      	cmp	r3, #0
   820a6:	bf0c      	ite	eq
   820a8:	2300      	moveq	r3, #0
   820aa:	2301      	movne	r3, #1
   820ac:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   820ae:	6879      	ldr	r1, [r7, #4]
   820b0:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   820b4:	2900      	cmp	r1, #0
   820b6:	bf0c      	ite	eq
   820b8:	2100      	moveq	r1, #0
   820ba:	2101      	movne	r1, #1
   820bc:	b2c9      	uxtb	r1, r1
   820be:	9100      	str	r1, [sp, #0]
   820c0:	68f8      	ldr	r0, [r7, #12]
   820c2:	68b9      	ldr	r1, [r7, #8]
   820c4:	4c07      	ldr	r4, [pc, #28]	; (820e4 <pio_configure_pin_group+0xdc>)
   820c6:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   820c8:	e001      	b.n	820ce <pio_configure_pin_group+0xc6>

	default:
		return 0;
   820ca:	2300      	movs	r3, #0
   820cc:	e000      	b.n	820d0 <pio_configure_pin_group+0xc8>
	}

	return 1;
   820ce:	2301      	movs	r3, #1
}
   820d0:	4618      	mov	r0, r3
   820d2:	3714      	adds	r7, #20
   820d4:	46bd      	mov	sp, r7
   820d6:	bd90      	pop	{r4, r7, pc}
   820d8:	00081c59 	.word	0x00081c59
   820dc:	00081c2d 	.word	0x00081c2d
   820e0:	00081cd9 	.word	0x00081cd9
   820e4:	00081d55 	.word	0x00081d55

000820e8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   820e8:	b580      	push	{r7, lr}
   820ea:	b084      	sub	sp, #16
   820ec:	af00      	add	r7, sp, #0
   820ee:	6078      	str	r0, [r7, #4]
   820f0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   820f2:	6878      	ldr	r0, [r7, #4]
   820f4:	4b22      	ldr	r3, [pc, #136]	; (82180 <pio_handler_process+0x98>)
   820f6:	4798      	blx	r3
   820f8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   820fa:	6878      	ldr	r0, [r7, #4]
   820fc:	4b21      	ldr	r3, [pc, #132]	; (82184 <pio_handler_process+0x9c>)
   820fe:	4798      	blx	r3
   82100:	4603      	mov	r3, r0
   82102:	68fa      	ldr	r2, [r7, #12]
   82104:	4013      	ands	r3, r2
   82106:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   82108:	68fb      	ldr	r3, [r7, #12]
   8210a:	2b00      	cmp	r3, #0
   8210c:	d035      	beq.n	8217a <pio_handler_process+0x92>
		/* Find triggering source */
		i = 0;
   8210e:	2300      	movs	r3, #0
   82110:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   82112:	e02f      	b.n	82174 <pio_handler_process+0x8c>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82114:	4a1c      	ldr	r2, [pc, #112]	; (82188 <pio_handler_process+0xa0>)
   82116:	68bb      	ldr	r3, [r7, #8]
   82118:	011b      	lsls	r3, r3, #4
   8211a:	4413      	add	r3, r2
   8211c:	681a      	ldr	r2, [r3, #0]
   8211e:	683b      	ldr	r3, [r7, #0]
   82120:	429a      	cmp	r2, r3
   82122:	d124      	bne.n	8216e <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82124:	4a18      	ldr	r2, [pc, #96]	; (82188 <pio_handler_process+0xa0>)
   82126:	68bb      	ldr	r3, [r7, #8]
   82128:	011b      	lsls	r3, r3, #4
   8212a:	4413      	add	r3, r2
   8212c:	685a      	ldr	r2, [r3, #4]
   8212e:	68fb      	ldr	r3, [r7, #12]
   82130:	4013      	ands	r3, r2
   82132:	2b00      	cmp	r3, #0
   82134:	d01b      	beq.n	8216e <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82136:	4a14      	ldr	r2, [pc, #80]	; (82188 <pio_handler_process+0xa0>)
   82138:	68bb      	ldr	r3, [r7, #8]
   8213a:	011b      	lsls	r3, r3, #4
   8213c:	4413      	add	r3, r2
   8213e:	3308      	adds	r3, #8
   82140:	685b      	ldr	r3, [r3, #4]
   82142:	4911      	ldr	r1, [pc, #68]	; (82188 <pio_handler_process+0xa0>)
   82144:	68ba      	ldr	r2, [r7, #8]
   82146:	0112      	lsls	r2, r2, #4
   82148:	440a      	add	r2, r1
   8214a:	6811      	ldr	r1, [r2, #0]
   8214c:	480e      	ldr	r0, [pc, #56]	; (82188 <pio_handler_process+0xa0>)
   8214e:	68ba      	ldr	r2, [r7, #8]
   82150:	0112      	lsls	r2, r2, #4
   82152:	4402      	add	r2, r0
   82154:	6852      	ldr	r2, [r2, #4]
   82156:	4608      	mov	r0, r1
   82158:	4611      	mov	r1, r2
   8215a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8215c:	4a0a      	ldr	r2, [pc, #40]	; (82188 <pio_handler_process+0xa0>)
   8215e:	68bb      	ldr	r3, [r7, #8]
   82160:	011b      	lsls	r3, r3, #4
   82162:	4413      	add	r3, r2
   82164:	685b      	ldr	r3, [r3, #4]
   82166:	43db      	mvns	r3, r3
   82168:	68fa      	ldr	r2, [r7, #12]
   8216a:	4013      	ands	r3, r2
   8216c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   8216e:	68bb      	ldr	r3, [r7, #8]
   82170:	3301      	adds	r3, #1
   82172:	60bb      	str	r3, [r7, #8]

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82174:	68fb      	ldr	r3, [r7, #12]
   82176:	2b00      	cmp	r3, #0
   82178:	d1cc      	bne.n	82114 <pio_handler_process+0x2c>
				}
			}
			i++;
		}
	}
}
   8217a:	3710      	adds	r7, #16
   8217c:	46bd      	mov	sp, r7
   8217e:	bd80      	pop	{r7, pc}
   82180:	00081dd5 	.word	0x00081dd5
   82184:	00081ded 	.word	0x00081ded
   82188:	200704dc 	.word	0x200704dc

0008218c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8218c:	b580      	push	{r7, lr}
   8218e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   82190:	4802      	ldr	r0, [pc, #8]	; (8219c <PIOA_Handler+0x10>)
   82192:	210b      	movs	r1, #11
   82194:	4b02      	ldr	r3, [pc, #8]	; (821a0 <PIOA_Handler+0x14>)
   82196:	4798      	blx	r3
}
   82198:	bd80      	pop	{r7, pc}
   8219a:	bf00      	nop
   8219c:	400e0e00 	.word	0x400e0e00
   821a0:	000820e9 	.word	0x000820e9

000821a4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   821a4:	b580      	push	{r7, lr}
   821a6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   821a8:	4802      	ldr	r0, [pc, #8]	; (821b4 <PIOB_Handler+0x10>)
   821aa:	210c      	movs	r1, #12
   821ac:	4b02      	ldr	r3, [pc, #8]	; (821b8 <PIOB_Handler+0x14>)
   821ae:	4798      	blx	r3
}
   821b0:	bd80      	pop	{r7, pc}
   821b2:	bf00      	nop
   821b4:	400e1000 	.word	0x400e1000
   821b8:	000820e9 	.word	0x000820e9

000821bc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   821bc:	b580      	push	{r7, lr}
   821be:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   821c0:	4802      	ldr	r0, [pc, #8]	; (821cc <PIOC_Handler+0x10>)
   821c2:	210d      	movs	r1, #13
   821c4:	4b02      	ldr	r3, [pc, #8]	; (821d0 <PIOC_Handler+0x14>)
   821c6:	4798      	blx	r3
}
   821c8:	bd80      	pop	{r7, pc}
   821ca:	bf00      	nop
   821cc:	400e1200 	.word	0x400e1200
   821d0:	000820e9 	.word	0x000820e9

000821d4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   821d4:	b580      	push	{r7, lr}
   821d6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   821d8:	4802      	ldr	r0, [pc, #8]	; (821e4 <PIOD_Handler+0x10>)
   821da:	210e      	movs	r1, #14
   821dc:	4b02      	ldr	r3, [pc, #8]	; (821e8 <PIOD_Handler+0x14>)
   821de:	4798      	blx	r3
}
   821e0:	bd80      	pop	{r7, pc}
   821e2:	bf00      	nop
   821e4:	400e1400 	.word	0x400e1400
   821e8:	000820e9 	.word	0x000820e9

000821ec <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   821ec:	b480      	push	{r7}
   821ee:	b085      	sub	sp, #20
   821f0:	af00      	add	r7, sp, #0
   821f2:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   821f4:	4b1d      	ldr	r3, [pc, #116]	; (8226c <pmc_switch_mck_to_pllack+0x80>)
   821f6:	4a1d      	ldr	r2, [pc, #116]	; (8226c <pmc_switch_mck_to_pllack+0x80>)
   821f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
   821fa:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   821fe:	687a      	ldr	r2, [r7, #4]
   82200:	430a      	orrs	r2, r1
   82202:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82204:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82208:	60fb      	str	r3, [r7, #12]
   8220a:	e007      	b.n	8221c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8220c:	68fb      	ldr	r3, [r7, #12]
   8220e:	2b00      	cmp	r3, #0
   82210:	d101      	bne.n	82216 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   82212:	2301      	movs	r3, #1
   82214:	e023      	b.n	8225e <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   82216:	68fb      	ldr	r3, [r7, #12]
   82218:	3b01      	subs	r3, #1
   8221a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8221c:	4b13      	ldr	r3, [pc, #76]	; (8226c <pmc_switch_mck_to_pllack+0x80>)
   8221e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82220:	f003 0308 	and.w	r3, r3, #8
   82224:	2b00      	cmp	r3, #0
   82226:	d0f1      	beq.n	8220c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   82228:	4b10      	ldr	r3, [pc, #64]	; (8226c <pmc_switch_mck_to_pllack+0x80>)
   8222a:	4a10      	ldr	r2, [pc, #64]	; (8226c <pmc_switch_mck_to_pllack+0x80>)
   8222c:	6b12      	ldr	r2, [r2, #48]	; 0x30
   8222e:	f022 0203 	bic.w	r2, r2, #3
   82232:	f042 0202 	orr.w	r2, r2, #2
   82236:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82238:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8223c:	60fb      	str	r3, [r7, #12]
   8223e:	e007      	b.n	82250 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82240:	68fb      	ldr	r3, [r7, #12]
   82242:	2b00      	cmp	r3, #0
   82244:	d101      	bne.n	8224a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   82246:	2301      	movs	r3, #1
   82248:	e009      	b.n	8225e <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   8224a:	68fb      	ldr	r3, [r7, #12]
   8224c:	3b01      	subs	r3, #1
   8224e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82250:	4b06      	ldr	r3, [pc, #24]	; (8226c <pmc_switch_mck_to_pllack+0x80>)
   82252:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82254:	f003 0308 	and.w	r3, r3, #8
   82258:	2b00      	cmp	r3, #0
   8225a:	d0f1      	beq.n	82240 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8225c:	2300      	movs	r3, #0
}
   8225e:	4618      	mov	r0, r3
   82260:	3714      	adds	r7, #20
   82262:	46bd      	mov	sp, r7
   82264:	f85d 7b04 	ldr.w	r7, [sp], #4
   82268:	4770      	bx	lr
   8226a:	bf00      	nop
   8226c:	400e0600 	.word	0x400e0600

00082270 <pmc_switch_sclk_to_32kxtal>:
 * power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   82270:	b480      	push	{r7}
   82272:	b083      	sub	sp, #12
   82274:	af00      	add	r7, sp, #0
   82276:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   82278:	687b      	ldr	r3, [r7, #4]
   8227a:	2b01      	cmp	r3, #1
   8227c:	d107      	bne.n	8228e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY(SUPC_KEY_VALUE) |
   8227e:	4a0a      	ldr	r2, [pc, #40]	; (822a8 <pmc_switch_sclk_to_32kxtal+0x38>)
   82280:	4b09      	ldr	r3, [pc, #36]	; (822a8 <pmc_switch_sclk_to_32kxtal+0x38>)
   82282:	689b      	ldr	r3, [r3, #8]
   82284:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   82288:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8228c:	6093      	str	r3, [r2, #8]
				SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR |= SUPC_CR_KEY(SUPC_KEY_VALUE) | SUPC_CR_XTALSEL;
   8228e:	4a06      	ldr	r2, [pc, #24]	; (822a8 <pmc_switch_sclk_to_32kxtal+0x38>)
   82290:	4b05      	ldr	r3, [pc, #20]	; (822a8 <pmc_switch_sclk_to_32kxtal+0x38>)
   82292:	681b      	ldr	r3, [r3, #0]
   82294:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   82298:	f043 0308 	orr.w	r3, r3, #8
   8229c:	6013      	str	r3, [r2, #0]
}
   8229e:	370c      	adds	r7, #12
   822a0:	46bd      	mov	sp, r7
   822a2:	f85d 7b04 	ldr.w	r7, [sp], #4
   822a6:	4770      	bx	lr
   822a8:	400e1a10 	.word	0x400e1a10

000822ac <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   822ac:	b480      	push	{r7}
   822ae:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   822b0:	4b09      	ldr	r3, [pc, #36]	; (822d8 <pmc_osc_is_ready_32kxtal+0x2c>)
   822b2:	695b      	ldr	r3, [r3, #20]
   822b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   822b8:	2b00      	cmp	r3, #0
   822ba:	d007      	beq.n	822cc <pmc_osc_is_ready_32kxtal+0x20>
   822bc:	4b07      	ldr	r3, [pc, #28]	; (822dc <pmc_osc_is_ready_32kxtal+0x30>)
   822be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   822c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
   822c4:	2b00      	cmp	r3, #0
   822c6:	d001      	beq.n	822cc <pmc_osc_is_ready_32kxtal+0x20>
   822c8:	2301      	movs	r3, #1
   822ca:	e000      	b.n	822ce <pmc_osc_is_ready_32kxtal+0x22>
   822cc:	2300      	movs	r3, #0
}
   822ce:	4618      	mov	r0, r3
   822d0:	46bd      	mov	sp, r7
   822d2:	f85d 7b04 	ldr.w	r7, [sp], #4
   822d6:	4770      	bx	lr
   822d8:	400e1a10 	.word	0x400e1a10
   822dc:	400e0600 	.word	0x400e0600

000822e0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   822e0:	b480      	push	{r7}
   822e2:	b085      	sub	sp, #20
   822e4:	af00      	add	r7, sp, #0
   822e6:	6078      	str	r0, [r7, #4]
	uint32_t ul_needXTEN = 0;
   822e8:	2300      	movs	r3, #0
   822ea:	60fb      	str	r3, [r7, #12]

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
   822ec:	4b21      	ldr	r3, [pc, #132]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   822ee:	6a1b      	ldr	r3, [r3, #32]
   822f0:	f003 0301 	and.w	r3, r3, #1
   822f4:	2b00      	cmp	r3, #0
   822f6:	d00e      	beq.n	82316 <pmc_switch_mainck_to_fastrc+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   822f8:	4a1e      	ldr	r2, [pc, #120]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   822fa:	4b1e      	ldr	r3, [pc, #120]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   822fc:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
   822fe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82302:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   82306:	6879      	ldr	r1, [r7, #4]
   82308:	430b      	orrs	r3, r1
   8230a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8230e:	f043 0308 	orr.w	r3, r3, #8
{
	uint32_t ul_needXTEN = 0;

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   82312:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82314:	e00b      	b.n	8232e <pmc_switch_mainck_to_fastrc+0x4e>
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
   82316:	2301      	movs	r3, #1
   82318:	60fb      	str	r3, [r7, #12]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8231a:	4a16      	ldr	r2, [pc, #88]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   8231c:	4b15      	ldr	r3, [pc, #84]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   8231e:	6a19      	ldr	r1, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
   82320:	4b15      	ldr	r3, [pc, #84]	; (82378 <pmc_switch_mainck_to_fastrc+0x98>)
   82322:	400b      	ands	r3, r1
   82324:	6879      	ldr	r1, [r7, #4]
   82326:	4319      	orrs	r1, r3
   82328:	4b14      	ldr	r3, [pc, #80]	; (8237c <pmc_switch_mainck_to_fastrc+0x9c>)
   8232a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8232c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   8232e:	bf00      	nop
   82330:	4b10      	ldr	r3, [pc, #64]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   82332:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   82338:	2b00      	cmp	r3, #0
   8233a:	d0f9      	beq.n	82330 <pmc_switch_mainck_to_fastrc+0x50>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | PMC_CKGR_MOR_KEY_VALUE;
   8233c:	4a0d      	ldr	r2, [pc, #52]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   8233e:	4b0d      	ldr	r3, [pc, #52]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   82340:	6a1b      	ldr	r3, [r3, #32]
   82342:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   82346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   8234a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8234e:	6213      	str	r3, [r2, #32]

	/* Disable xtal oscillator */
	if (ul_needXTEN) {
   82350:	68fb      	ldr	r3, [r7, #12]
   82352:	2b00      	cmp	r3, #0
   82354:	d009      	beq.n	8236a <pmc_switch_mainck_to_fastrc+0x8a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82356:	4a07      	ldr	r2, [pc, #28]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   82358:	4b06      	ldr	r3, [pc, #24]	; (82374 <pmc_switch_mainck_to_fastrc+0x94>)
   8235a:	6a1b      	ldr	r3, [r3, #32]
   8235c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82360:	f023 0301 	bic.w	r3, r3, #1
   82364:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82368:	6213      	str	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE;
	}
}
   8236a:	3714      	adds	r7, #20
   8236c:	46bd      	mov	sp, r7
   8236e:	f85d 7b04 	ldr.w	r7, [sp], #4
   82372:	4770      	bx	lr
   82374:	400e0600 	.word	0x400e0600
   82378:	ffc8c086 	.word	0xffc8c086
   8237c:	00373f09 	.word	0x00373f09

00082380 <pmc_switch_mainck_to_xtal>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
   82380:	b480      	push	{r7}
   82382:	b083      	sub	sp, #12
   82384:	af00      	add	r7, sp, #0
   82386:	6078      	str	r0, [r7, #4]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82388:	687b      	ldr	r3, [r7, #4]
   8238a:	2b00      	cmp	r3, #0
   8238c:	d008      	beq.n	823a0 <pmc_switch_mainck_to_xtal+0x20>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8238e:	4912      	ldr	r1, [pc, #72]	; (823d8 <pmc_switch_mainck_to_xtal+0x58>)
   82390:	4b11      	ldr	r3, [pc, #68]	; (823d8 <pmc_switch_mainck_to_xtal+0x58>)
   82392:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   82394:	4a11      	ldr	r2, [pc, #68]	; (823dc <pmc_switch_mainck_to_xtal+0x5c>)
   82396:	401a      	ands	r2, r3
   82398:	4b11      	ldr	r3, [pc, #68]	; (823e0 <pmc_switch_mainck_to_xtal+0x60>)
   8239a:	4313      	orrs	r3, r2
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8239c:	620b      	str	r3, [r1, #32]
   8239e:	e016      	b.n	823ce <pmc_switch_mainck_to_xtal+0x4e>
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   823a0:	490d      	ldr	r1, [pc, #52]	; (823d8 <pmc_switch_mainck_to_xtal+0x58>)
   823a2:	4b0d      	ldr	r3, [pc, #52]	; (823d8 <pmc_switch_mainck_to_xtal+0x58>)
   823a4:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   823a6:	4a0f      	ldr	r2, [pc, #60]	; (823e4 <pmc_switch_mainck_to_xtal+0x64>)
   823a8:	401a      	ands	r2, r3
   823aa:	4b0f      	ldr	r3, [pc, #60]	; (823e8 <pmc_switch_mainck_to_xtal+0x68>)
   823ac:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   823ae:	620b      	str	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   823b0:	bf00      	nop
   823b2:	4b09      	ldr	r3, [pc, #36]	; (823d8 <pmc_switch_mainck_to_xtal+0x58>)
   823b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   823b6:	f003 0301 	and.w	r3, r3, #1
   823ba:	2b00      	cmp	r3, #0
   823bc:	d0f9      	beq.n	823b2 <pmc_switch_mainck_to_xtal+0x32>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   823be:	4a06      	ldr	r2, [pc, #24]	; (823d8 <pmc_switch_mainck_to_xtal+0x58>)
   823c0:	4b05      	ldr	r3, [pc, #20]	; (823d8 <pmc_switch_mainck_to_xtal+0x58>)
   823c2:	6a1b      	ldr	r3, [r3, #32]
   823c4:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   823c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   823cc:	6213      	str	r3, [r2, #32]
	}
}
   823ce:	370c      	adds	r7, #12
   823d0:	46bd      	mov	sp, r7
   823d2:	f85d 7b04 	ldr.w	r7, [sp], #4
   823d6:	4770      	bx	lr
   823d8:	400e0600 	.word	0x400e0600
   823dc:	fec8fffc 	.word	0xfec8fffc
   823e0:	01370002 	.word	0x01370002
   823e4:	ffc8c0fc 	.word	0xffc8c0fc
   823e8:	00373f01 	.word	0x00373f01

000823ec <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   823ec:	b480      	push	{r7}
   823ee:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   823f0:	4b04      	ldr	r3, [pc, #16]	; (82404 <pmc_osc_is_ready_mainck+0x18>)
   823f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   823f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   823f8:	4618      	mov	r0, r3
   823fa:	46bd      	mov	sp, r7
   823fc:	f85d 7b04 	ldr.w	r7, [sp], #4
   82400:	4770      	bx	lr
   82402:	bf00      	nop
   82404:	400e0600 	.word	0x400e0600

00082408 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   82408:	b480      	push	{r7}
   8240a:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8240c:	4b03      	ldr	r3, [pc, #12]	; (8241c <pmc_disable_pllack+0x14>)
   8240e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82412:	629a      	str	r2, [r3, #40]	; 0x28
}
   82414:	46bd      	mov	sp, r7
   82416:	f85d 7b04 	ldr.w	r7, [sp], #4
   8241a:	4770      	bx	lr
   8241c:	400e0600 	.word	0x400e0600

00082420 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   82420:	b480      	push	{r7}
   82422:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82424:	4b04      	ldr	r3, [pc, #16]	; (82438 <pmc_is_locked_pllack+0x18>)
   82426:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82428:	f003 0302 	and.w	r3, r3, #2
}
   8242c:	4618      	mov	r0, r3
   8242e:	46bd      	mov	sp, r7
   82430:	f85d 7b04 	ldr.w	r7, [sp], #4
   82434:	4770      	bx	lr
   82436:	bf00      	nop
   82438:	400e0600 	.word	0x400e0600

0008243c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   8243c:	b480      	push	{r7}
   8243e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   82440:	4b04      	ldr	r3, [pc, #16]	; (82454 <pmc_is_locked_upll+0x18>)
   82442:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82444:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   82448:	4618      	mov	r0, r3
   8244a:	46bd      	mov	sp, r7
   8244c:	f85d 7b04 	ldr.w	r7, [sp], #4
   82450:	4770      	bx	lr
   82452:	bf00      	nop
   82454:	400e0600 	.word	0x400e0600

00082458 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   82458:	b480      	push	{r7}
   8245a:	b083      	sub	sp, #12
   8245c:	af00      	add	r7, sp, #0
   8245e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   82460:	687b      	ldr	r3, [r7, #4]
   82462:	2b2c      	cmp	r3, #44	; 0x2c
   82464:	d901      	bls.n	8246a <pmc_enable_periph_clk+0x12>
		return 1;
   82466:	2301      	movs	r3, #1
   82468:	e02f      	b.n	824ca <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   8246a:	687b      	ldr	r3, [r7, #4]
   8246c:	2b1f      	cmp	r3, #31
   8246e:	d813      	bhi.n	82498 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82470:	4b19      	ldr	r3, [pc, #100]	; (824d8 <pmc_enable_periph_clk+0x80>)
   82472:	699a      	ldr	r2, [r3, #24]
   82474:	687b      	ldr	r3, [r7, #4]
   82476:	2101      	movs	r1, #1
   82478:	fa01 f303 	lsl.w	r3, r1, r3
   8247c:	401a      	ands	r2, r3
   8247e:	687b      	ldr	r3, [r7, #4]
   82480:	2101      	movs	r1, #1
   82482:	fa01 f303 	lsl.w	r3, r1, r3
   82486:	429a      	cmp	r2, r3
   82488:	d01e      	beq.n	824c8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   8248a:	4b13      	ldr	r3, [pc, #76]	; (824d8 <pmc_enable_periph_clk+0x80>)
   8248c:	687a      	ldr	r2, [r7, #4]
   8248e:	2101      	movs	r1, #1
   82490:	fa01 f202 	lsl.w	r2, r1, r2
   82494:	611a      	str	r2, [r3, #16]
   82496:	e017      	b.n	824c8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S)
	} else {
		ul_id -= 32;
   82498:	687b      	ldr	r3, [r7, #4]
   8249a:	3b20      	subs	r3, #32
   8249c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8249e:	4b0e      	ldr	r3, [pc, #56]	; (824d8 <pmc_enable_periph_clk+0x80>)
   824a0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   824a4:	687b      	ldr	r3, [r7, #4]
   824a6:	2101      	movs	r1, #1
   824a8:	fa01 f303 	lsl.w	r3, r1, r3
   824ac:	401a      	ands	r2, r3
   824ae:	687b      	ldr	r3, [r7, #4]
   824b0:	2101      	movs	r1, #1
   824b2:	fa01 f303 	lsl.w	r3, r1, r3
   824b6:	429a      	cmp	r2, r3
   824b8:	d006      	beq.n	824c8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   824ba:	4b07      	ldr	r3, [pc, #28]	; (824d8 <pmc_enable_periph_clk+0x80>)
   824bc:	687a      	ldr	r2, [r7, #4]
   824be:	2101      	movs	r1, #1
   824c0:	fa01 f202 	lsl.w	r2, r1, r2
   824c4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   824c8:	2300      	movs	r3, #0
}
   824ca:	4618      	mov	r0, r3
   824cc:	370c      	adds	r7, #12
   824ce:	46bd      	mov	sp, r7
   824d0:	f85d 7b04 	ldr.w	r7, [sp], #4
   824d4:	4770      	bx	lr
   824d6:	bf00      	nop
   824d8:	400e0600 	.word	0x400e0600

000824dc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock 
 * frequency.
 */
static uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   824dc:	b480      	push	{r7}
   824de:	b089      	sub	sp, #36	; 0x24
   824e0:	af00      	add	r7, sp, #0
   824e2:	60f8      	str	r0, [r7, #12]
   824e4:	60b9      	str	r1, [r7, #8]
   824e6:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   824e8:	68bb      	ldr	r3, [r7, #8]
   824ea:	011a      	lsls	r2, r3, #4
   824ec:	687b      	ldr	r3, [r7, #4]
   824ee:	429a      	cmp	r2, r3
   824f0:	d802      	bhi.n	824f8 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
   824f2:	2310      	movs	r3, #16
   824f4:	61fb      	str	r3, [r7, #28]
   824f6:	e001      	b.n	824fc <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
   824f8:	2308      	movs	r3, #8
   824fa:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate the clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   824fc:	687b      	ldr	r3, [r7, #4]
   824fe:	00da      	lsls	r2, r3, #3
   82500:	69fb      	ldr	r3, [r7, #28]
   82502:	68b9      	ldr	r1, [r7, #8]
   82504:	fb01 f303 	mul.w	r3, r1, r3
   82508:	085b      	lsrs	r3, r3, #1
   8250a:	441a      	add	r2, r3
   8250c:	69fb      	ldr	r3, [r7, #28]
   8250e:	68b9      	ldr	r1, [r7, #8]
   82510:	fb01 f303 	mul.w	r3, r1, r3
   82514:	fbb2 f3f3 	udiv	r3, r2, r3
   82518:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
   8251a:	69bb      	ldr	r3, [r7, #24]
   8251c:	08db      	lsrs	r3, r3, #3
   8251e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
   82520:	69bb      	ldr	r3, [r7, #24]
   82522:	f003 0307 	and.w	r3, r3, #7
   82526:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   82528:	697b      	ldr	r3, [r7, #20]
   8252a:	2b00      	cmp	r3, #0
   8252c:	d003      	beq.n	82536 <usart_set_async_baudrate+0x5a>
   8252e:	697b      	ldr	r3, [r7, #20]
   82530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   82534:	d301      	bcc.n	8253a <usart_set_async_baudrate+0x5e>
		return 1;
   82536:	2301      	movs	r3, #1
   82538:	e00f      	b.n	8255a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
   8253a:	69fb      	ldr	r3, [r7, #28]
   8253c:	2b08      	cmp	r3, #8
   8253e:	d105      	bne.n	8254c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
   82540:	68fb      	ldr	r3, [r7, #12]
   82542:	685b      	ldr	r3, [r3, #4]
   82544:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
   82548:	68fb      	ldr	r3, [r7, #12]
   8254a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   8254c:	693b      	ldr	r3, [r7, #16]
   8254e:	041a      	lsls	r2, r3, #16
   82550:	697b      	ldr	r3, [r7, #20]
   82552:	431a      	orrs	r2, r3
   82554:	68fb      	ldr	r3, [r7, #12]
   82556:	621a      	str	r2, [r3, #32]

	return 0;
   82558:	2300      	movs	r3, #0
}
   8255a:	4618      	mov	r0, r3
   8255c:	3724      	adds	r7, #36	; 0x24
   8255e:	46bd      	mov	sp, r7
   82560:	f85d 7b04 	ldr.w	r7, [sp], #4
   82564:	4770      	bx	lr
   82566:	bf00      	nop

00082568 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   82568:	b580      	push	{r7, lr}
   8256a:	b082      	sub	sp, #8
   8256c:	af00      	add	r7, sp, #0
   8256e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. Some register can't be written if the write protect is enabled. */
	usart_disable_writeprotect(p_usart);
   82570:	6878      	ldr	r0, [r7, #4]
   82572:	4b0d      	ldr	r3, [pc, #52]	; (825a8 <usart_reset+0x40>)
   82574:	4798      	blx	r3

	/* Reset mode and other registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   82576:	687b      	ldr	r3, [r7, #4]
   82578:	2200      	movs	r2, #0
   8257a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   8257c:	687b      	ldr	r3, [r7, #4]
   8257e:	2200      	movs	r2, #0
   82580:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   82582:	687b      	ldr	r3, [r7, #4]
   82584:	2200      	movs	r2, #0
   82586:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX, reset status bits and turn off RTS and DTR if exist. */
	usart_reset_tx(p_usart);
   82588:	6878      	ldr	r0, [r7, #4]
   8258a:	4b08      	ldr	r3, [pc, #32]	; (825ac <usart_reset+0x44>)
   8258c:	4798      	blx	r3
	usart_reset_rx(p_usart);
   8258e:	6878      	ldr	r0, [r7, #4]
   82590:	4b07      	ldr	r3, [pc, #28]	; (825b0 <usart_reset+0x48>)
   82592:	4798      	blx	r3
	usart_reset_status(p_usart);
   82594:	6878      	ldr	r0, [r7, #4]
   82596:	4b07      	ldr	r3, [pc, #28]	; (825b4 <usart_reset+0x4c>)
   82598:	4798      	blx	r3
	usart_drive_RTS_pin_high(p_usart);
   8259a:	6878      	ldr	r0, [r7, #4]
   8259c:	4b06      	ldr	r3, [pc, #24]	; (825b8 <usart_reset+0x50>)
   8259e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   825a0:	3708      	adds	r7, #8
   825a2:	46bd      	mov	sp, r7
   825a4:	bd80      	pop	{r7, pc}
   825a6:	bf00      	nop
   825a8:	000827a5 	.word	0x000827a5
   825ac:	00082659 	.word	0x00082659
   825b0:	00082689 	.word	0x00082689
   825b4:	000826f1 	.word	0x000826f1
   825b8:	0008270d 	.word	0x0008270d

000825bc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   825bc:	b580      	push	{r7, lr}
   825be:	b084      	sub	sp, #16
   825c0:	af00      	add	r7, sp, #0
   825c2:	60f8      	str	r0, [r7, #12]
   825c4:	60b9      	str	r1, [r7, #8]
   825c6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   825c8:	68f8      	ldr	r0, [r7, #12]
   825ca:	4b1a      	ldr	r3, [pc, #104]	; (82634 <usart_init_rs232+0x78>)
   825cc:	4798      	blx	r3

	ul_reg_val = 0;
   825ce:	4b1a      	ldr	r3, [pc, #104]	; (82638 <usart_init_rs232+0x7c>)
   825d0:	2200      	movs	r2, #0
   825d2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt ||
   825d4:	68bb      	ldr	r3, [r7, #8]
   825d6:	2b00      	cmp	r3, #0
   825d8:	d009      	beq.n	825ee <usart_init_rs232+0x32>
		usart_set_async_baudrate(p_usart, p_usart_opt->baudrate, ul_mck)) {
   825da:	68bb      	ldr	r3, [r7, #8]
   825dc:	681b      	ldr	r3, [r3, #0]
   825de:	68f8      	ldr	r0, [r7, #12]
   825e0:	4619      	mov	r1, r3
   825e2:	687a      	ldr	r2, [r7, #4]
   825e4:	4b15      	ldr	r3, [pc, #84]	; (8263c <usart_init_rs232+0x80>)
   825e6:	4798      	blx	r3
   825e8:	4603      	mov	r3, r0
	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt ||
   825ea:	2b00      	cmp	r3, #0
   825ec:	d001      	beq.n	825f2 <usart_init_rs232+0x36>
		usart_set_async_baudrate(p_usart, p_usart_opt->baudrate, ul_mck)) {
		return 1;
   825ee:	2301      	movs	r3, #1
   825f0:	e01b      	b.n	8262a <usart_init_rs232+0x6e>
	}

	/* Configure the character length, parity type, channel mode and stop bit length. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   825f2:	68bb      	ldr	r3, [r7, #8]
   825f4:	685a      	ldr	r2, [r3, #4]
   825f6:	68bb      	ldr	r3, [r7, #8]
   825f8:	689b      	ldr	r3, [r3, #8]
   825fa:	431a      	orrs	r2, r3
				p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   825fc:	68bb      	ldr	r3, [r7, #8]
   825fe:	691b      	ldr	r3, [r3, #16]
		usart_set_async_baudrate(p_usart, p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the character length, parity type, channel mode and stop bit length. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   82600:	431a      	orrs	r2, r3
				p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   82602:	68bb      	ldr	r3, [r7, #8]
   82604:	68db      	ldr	r3, [r3, #12]
   82606:	431a      	orrs	r2, r3
		usart_set_async_baudrate(p_usart, p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the character length, parity type, channel mode and stop bit length. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   82608:	4b0b      	ldr	r3, [pc, #44]	; (82638 <usart_init_rs232+0x7c>)
   8260a:	681b      	ldr	r3, [r3, #0]
   8260c:	431a      	orrs	r2, r3
   8260e:	4b0a      	ldr	r3, [pc, #40]	; (82638 <usart_init_rs232+0x7c>)
   82610:	601a      	str	r2, [r3, #0]
				p_usart_opt->channel_mode | p_usart_opt->stop_bits;
	
	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
   82612:	4b09      	ldr	r3, [pc, #36]	; (82638 <usart_init_rs232+0x7c>)
   82614:	681a      	ldr	r2, [r3, #0]
   82616:	4b08      	ldr	r3, [pc, #32]	; (82638 <usart_init_rs232+0x7c>)
   82618:	601a      	str	r2, [r3, #0]
	
	p_usart->US_MR |= ul_reg_val;
   8261a:	68fb      	ldr	r3, [r7, #12]
   8261c:	685a      	ldr	r2, [r3, #4]
   8261e:	4b06      	ldr	r3, [pc, #24]	; (82638 <usart_init_rs232+0x7c>)
   82620:	681b      	ldr	r3, [r3, #0]
   82622:	431a      	orrs	r2, r3
   82624:	68fb      	ldr	r3, [r7, #12]
   82626:	605a      	str	r2, [r3, #4]
	
	return 0;
   82628:	2300      	movs	r3, #0
}
   8262a:	4618      	mov	r0, r3
   8262c:	3710      	adds	r7, #16
   8262e:	46bd      	mov	sp, r7
   82630:	bd80      	pop	{r7, pc}
   82632:	bf00      	nop
   82634:	00082569 	.word	0x00082569
   82638:	2007054c 	.word	0x2007054c
   8263c:	000824dd 	.word	0x000824dd

00082640 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   82640:	b480      	push	{r7}
   82642:	b083      	sub	sp, #12
   82644:	af00      	add	r7, sp, #0
   82646:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   82648:	687b      	ldr	r3, [r7, #4]
   8264a:	2240      	movs	r2, #64	; 0x40
   8264c:	601a      	str	r2, [r3, #0]
}
   8264e:	370c      	adds	r7, #12
   82650:	46bd      	mov	sp, r7
   82652:	f85d 7b04 	ldr.w	r7, [sp], #4
   82656:	4770      	bx	lr

00082658 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   82658:	b480      	push	{r7}
   8265a:	b083      	sub	sp, #12
   8265c:	af00      	add	r7, sp, #0
   8265e:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   82660:	687b      	ldr	r3, [r7, #4]
   82662:	2288      	movs	r2, #136	; 0x88
   82664:	601a      	str	r2, [r3, #0]
}
   82666:	370c      	adds	r7, #12
   82668:	46bd      	mov	sp, r7
   8266a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8266e:	4770      	bx	lr

00082670 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   82670:	b480      	push	{r7}
   82672:	b083      	sub	sp, #12
   82674:	af00      	add	r7, sp, #0
   82676:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   82678:	687b      	ldr	r3, [r7, #4]
   8267a:	2210      	movs	r2, #16
   8267c:	601a      	str	r2, [r3, #0]
}
   8267e:	370c      	adds	r7, #12
   82680:	46bd      	mov	sp, r7
   82682:	f85d 7b04 	ldr.w	r7, [sp], #4
   82686:	4770      	bx	lr

00082688 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   82688:	b480      	push	{r7}
   8268a:	b083      	sub	sp, #12
   8268c:	af00      	add	r7, sp, #0
   8268e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   82690:	687b      	ldr	r3, [r7, #4]
   82692:	2224      	movs	r2, #36	; 0x24
   82694:	601a      	str	r2, [r3, #0]
}
   82696:	370c      	adds	r7, #12
   82698:	46bd      	mov	sp, r7
   8269a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8269e:	4770      	bx	lr

000826a0 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   826a0:	b480      	push	{r7}
   826a2:	b083      	sub	sp, #12
   826a4:	af00      	add	r7, sp, #0
   826a6:	6078      	str	r0, [r7, #4]
   826a8:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
   826aa:	687b      	ldr	r3, [r7, #4]
   826ac:	683a      	ldr	r2, [r7, #0]
   826ae:	609a      	str	r2, [r3, #8]
}
   826b0:	370c      	adds	r7, #12
   826b2:	46bd      	mov	sp, r7
   826b4:	f85d 7b04 	ldr.w	r7, [sp], #4
   826b8:	4770      	bx	lr
   826ba:	bf00      	nop

000826bc <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   826bc:	b480      	push	{r7}
   826be:	b083      	sub	sp, #12
   826c0:	af00      	add	r7, sp, #0
   826c2:	6078      	str	r0, [r7, #4]
   826c4:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
   826c6:	687b      	ldr	r3, [r7, #4]
   826c8:	683a      	ldr	r2, [r7, #0]
   826ca:	60da      	str	r2, [r3, #12]
}
   826cc:	370c      	adds	r7, #12
   826ce:	46bd      	mov	sp, r7
   826d0:	f85d 7b04 	ldr.w	r7, [sp], #4
   826d4:	4770      	bx	lr
   826d6:	bf00      	nop

000826d8 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
   826d8:	b480      	push	{r7}
   826da:	b083      	sub	sp, #12
   826dc:	af00      	add	r7, sp, #0
   826de:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
   826e0:	687b      	ldr	r3, [r7, #4]
   826e2:	695b      	ldr	r3, [r3, #20]
}
   826e4:	4618      	mov	r0, r3
   826e6:	370c      	adds	r7, #12
   826e8:	46bd      	mov	sp, r7
   826ea:	f85d 7b04 	ldr.w	r7, [sp], #4
   826ee:	4770      	bx	lr

000826f0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   826f0:	b480      	push	{r7}
   826f2:	b083      	sub	sp, #12
   826f4:	af00      	add	r7, sp, #0
   826f6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   826f8:	687b      	ldr	r3, [r7, #4]
   826fa:	f44f 7280 	mov.w	r2, #256	; 0x100
   826fe:	601a      	str	r2, [r3, #0]
}
   82700:	370c      	adds	r7, #12
   82702:	46bd      	mov	sp, r7
   82704:	f85d 7b04 	ldr.w	r7, [sp], #4
   82708:	4770      	bx	lr
   8270a:	bf00      	nop

0008270c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   8270c:	b480      	push	{r7}
   8270e:	b083      	sub	sp, #12
   82710:	af00      	add	r7, sp, #0
   82712:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   82714:	687b      	ldr	r3, [r7, #4]
   82716:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   8271a:	601a      	str	r2, [r3, #0]
}
   8271c:	370c      	adds	r7, #12
   8271e:	46bd      	mov	sp, r7
   82720:	f85d 7b04 	ldr.w	r7, [sp], #4
   82724:	4770      	bx	lr
   82726:	bf00      	nop

00082728 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
   82728:	b480      	push	{r7}
   8272a:	b083      	sub	sp, #12
   8272c:	af00      	add	r7, sp, #0
   8272e:	6078      	str	r0, [r7, #4]
   82730:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   82732:	687b      	ldr	r3, [r7, #4]
   82734:	695b      	ldr	r3, [r3, #20]
   82736:	f003 0302 	and.w	r3, r3, #2
   8273a:	2b00      	cmp	r3, #0
   8273c:	d101      	bne.n	82742 <usart_write+0x1a>
		return 1;
   8273e:	2301      	movs	r3, #1
   82740:	e005      	b.n	8274e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   82742:	683b      	ldr	r3, [r7, #0]
   82744:	f3c3 0208 	ubfx	r2, r3, #0, #9
   82748:	687b      	ldr	r3, [r7, #4]
   8274a:	61da      	str	r2, [r3, #28]
	return 0;
   8274c:	2300      	movs	r3, #0
}
   8274e:	4618      	mov	r0, r3
   82750:	370c      	adds	r7, #12
   82752:	46bd      	mov	sp, r7
   82754:	f85d 7b04 	ldr.w	r7, [sp], #4
   82758:	4770      	bx	lr
   8275a:	bf00      	nop

0008275c <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
   8275c:	b480      	push	{r7}
   8275e:	b085      	sub	sp, #20
   82760:	af00      	add	r7, sp, #0
   82762:	6078      	str	r0, [r7, #4]
   82764:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   82766:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   8276a:	60fb      	str	r3, [r7, #12]

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8276c:	e006      	b.n	8277c <usart_getchar+0x20>
		if (!timeout--) {
   8276e:	68fb      	ldr	r3, [r7, #12]
   82770:	1e5a      	subs	r2, r3, #1
   82772:	60fa      	str	r2, [r7, #12]
   82774:	2b00      	cmp	r3, #0
   82776:	d101      	bne.n	8277c <usart_getchar+0x20>
			return 1;
   82778:	2301      	movs	r3, #1
   8277a:	e00c      	b.n	82796 <usart_getchar+0x3a>
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8277c:	687b      	ldr	r3, [r7, #4]
   8277e:	695b      	ldr	r3, [r3, #20]
   82780:	f003 0301 	and.w	r3, r3, #1
   82784:	2b00      	cmp	r3, #0
   82786:	d0f2      	beq.n	8276e <usart_getchar+0x12>
			return 1;
		}
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   82788:	687b      	ldr	r3, [r7, #4]
   8278a:	699b      	ldr	r3, [r3, #24]
   8278c:	f3c3 0208 	ubfx	r2, r3, #0, #9
   82790:	683b      	ldr	r3, [r7, #0]
   82792:	601a      	str	r2, [r3, #0]

	return 0;
   82794:	2300      	movs	r3, #0
}
   82796:	4618      	mov	r0, r3
   82798:	3714      	adds	r7, #20
   8279a:	46bd      	mov	sp, r7
   8279c:	f85d 7b04 	ldr.w	r7, [sp], #4
   827a0:	4770      	bx	lr
   827a2:	bf00      	nop

000827a4 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   827a4:	b480      	push	{r7}
   827a6:	b083      	sub	sp, #12
   827a8:	af00      	add	r7, sp, #0
   827aa:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY(US_WPKEY_VALUE);
   827ac:	687b      	ldr	r3, [r7, #4]
   827ae:	4a04      	ldr	r2, [pc, #16]	; (827c0 <usart_disable_writeprotect+0x1c>)
   827b0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   827b4:	370c      	adds	r7, #12
   827b6:	46bd      	mov	sp, r7
   827b8:	f85d 7b04 	ldr.w	r7, [sp], #4
   827bc:	4770      	bx	lr
   827be:	bf00      	nop
   827c0:	55534100 	.word	0x55534100

000827c4 <wdt_restart>:

/**
 * \brief Restart the watchdog timer.
 */
void wdt_restart(Wdt *p_wdt)
{
   827c4:	b480      	push	{r7}
   827c6:	b083      	sub	sp, #12
   827c8:	af00      	add	r7, sp, #0
   827ca:	6078      	str	r0, [r7, #4]
	if (p_wdt == WDT) {
   827cc:	687a      	ldr	r2, [r7, #4]
   827ce:	4b05      	ldr	r3, [pc, #20]	; (827e4 <wdt_restart+0x20>)
   827d0:	429a      	cmp	r2, r3
   827d2:	d102      	bne.n	827da <wdt_restart+0x16>
		p_wdt->WDT_CR = WDT_KEY_PASSWORD | WDT_CR_WDRSTT;
   827d4:	687b      	ldr	r3, [r7, #4]
   827d6:	4a04      	ldr	r2, [pc, #16]	; (827e8 <wdt_restart+0x24>)
   827d8:	601a      	str	r2, [r3, #0]
#if (SAM4C || SAM4CM || SAM4CP)
	else {
		p_wdt->WDT_CR = RSWDT_CR_KEY(0xC4u) | RSWDT_CR_WDRSTT;
	}
#endif
}
   827da:	370c      	adds	r7, #12
   827dc:	46bd      	mov	sp, r7
   827de:	f85d 7b04 	ldr.w	r7, [sp], #4
   827e2:	4770      	bx	lr
   827e4:	400e1a50 	.word	0x400e1a50
   827e8:	a5000001 	.word	0xa5000001

000827ec <wdt_get_status>:
 * \brief Check the watchdog timer status.
 *
 * \return Bitmask of watchdog timer status.
 */
uint32_t wdt_get_status(Wdt *p_wdt)
{
   827ec:	b480      	push	{r7}
   827ee:	b083      	sub	sp, #12
   827f0:	af00      	add	r7, sp, #0
   827f2:	6078      	str	r0, [r7, #4]
	return p_wdt->WDT_SR;
   827f4:	687b      	ldr	r3, [r7, #4]
   827f6:	689b      	ldr	r3, [r3, #8]
}
   827f8:	4618      	mov	r0, r3
   827fa:	370c      	adds	r7, #12
   827fc:	46bd      	mov	sp, r7
   827fe:	f85d 7b04 	ldr.w	r7, [sp], #4
   82802:	4770      	bx	lr

00082804 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82804:	b480      	push	{r7}
   82806:	af00      	add	r7, sp, #0
	while (1) {
	}
   82808:	e7fe      	b.n	82808 <Dummy_Handler+0x4>
   8280a:	bf00      	nop

0008280c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8280c:	b580      	push	{r7, lr}
   8280e:	b082      	sub	sp, #8
   82810:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   82812:	4b1e      	ldr	r3, [pc, #120]	; (8288c <Reset_Handler+0x80>)
   82814:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   82816:	4b1e      	ldr	r3, [pc, #120]	; (82890 <Reset_Handler+0x84>)
   82818:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   8281a:	687a      	ldr	r2, [r7, #4]
   8281c:	683b      	ldr	r3, [r7, #0]
   8281e:	429a      	cmp	r2, r3
   82820:	d00c      	beq.n	8283c <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   82822:	e007      	b.n	82834 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   82824:	683b      	ldr	r3, [r7, #0]
   82826:	1d1a      	adds	r2, r3, #4
   82828:	603a      	str	r2, [r7, #0]
   8282a:	687a      	ldr	r2, [r7, #4]
   8282c:	1d11      	adds	r1, r2, #4
   8282e:	6079      	str	r1, [r7, #4]
   82830:	6812      	ldr	r2, [r2, #0]
   82832:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82834:	683a      	ldr	r2, [r7, #0]
   82836:	4b17      	ldr	r3, [pc, #92]	; (82894 <Reset_Handler+0x88>)
   82838:	429a      	cmp	r2, r3
   8283a:	d3f3      	bcc.n	82824 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8283c:	4b16      	ldr	r3, [pc, #88]	; (82898 <Reset_Handler+0x8c>)
   8283e:	603b      	str	r3, [r7, #0]
   82840:	e004      	b.n	8284c <Reset_Handler+0x40>
		*pDest++ = 0;
   82842:	683b      	ldr	r3, [r7, #0]
   82844:	1d1a      	adds	r2, r3, #4
   82846:	603a      	str	r2, [r7, #0]
   82848:	2200      	movs	r2, #0
   8284a:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8284c:	683a      	ldr	r2, [r7, #0]
   8284e:	4b13      	ldr	r3, [pc, #76]	; (8289c <Reset_Handler+0x90>)
   82850:	429a      	cmp	r2, r3
   82852:	d3f6      	bcc.n	82842 <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   82854:	4b12      	ldr	r3, [pc, #72]	; (828a0 <Reset_Handler+0x94>)
   82856:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82858:	4a12      	ldr	r2, [pc, #72]	; (828a4 <Reset_Handler+0x98>)
   8285a:	687b      	ldr	r3, [r7, #4]
   8285c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   82860:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82864:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82866:	687b      	ldr	r3, [r7, #4]
   82868:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   8286c:	d309      	bcc.n	82882 <Reset_Handler+0x76>
   8286e:	687a      	ldr	r2, [r7, #4]
   82870:	4b0d      	ldr	r3, [pc, #52]	; (828a8 <Reset_Handler+0x9c>)
   82872:	429a      	cmp	r2, r3
   82874:	d805      	bhi.n	82882 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82876:	4b0b      	ldr	r3, [pc, #44]	; (828a4 <Reset_Handler+0x98>)
   82878:	4a0a      	ldr	r2, [pc, #40]	; (828a4 <Reset_Handler+0x98>)
   8287a:	6892      	ldr	r2, [r2, #8]
   8287c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82880:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82882:	4b0a      	ldr	r3, [pc, #40]	; (828ac <Reset_Handler+0xa0>)
   82884:	4798      	blx	r3

	/* Branch to main function */
	main();
   82886:	4b0a      	ldr	r3, [pc, #40]	; (828b0 <Reset_Handler+0xa4>)
   82888:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   8288a:	e7fe      	b.n	8288a <Reset_Handler+0x7e>
   8288c:	000866c8 	.word	0x000866c8
   82890:	20070000 	.word	0x20070000
   82894:	20070438 	.word	0x20070438
   82898:	20070438 	.word	0x20070438
   8289c:	2007a774 	.word	0x2007a774
   828a0:	00080000 	.word	0x00080000
   828a4:	e000ed00 	.word	0xe000ed00
   828a8:	200fffff 	.word	0x200fffff
   828ac:	000861e1 	.word	0x000861e1
   828b0:	00085a5d 	.word	0x00085a5d

000828b4 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   828b4:	b480      	push	{r7}
   828b6:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   828b8:	4b56      	ldr	r3, [pc, #344]	; (82a14 <SystemCoreClockUpdate+0x160>)
   828ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   828bc:	f003 0303 	and.w	r3, r3, #3
   828c0:	2b03      	cmp	r3, #3
   828c2:	f200 808a 	bhi.w	829da <SystemCoreClockUpdate+0x126>
   828c6:	a101      	add	r1, pc, #4	; (adr r1, 828cc <SystemCoreClockUpdate+0x18>)
   828c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   828cc:	000828dd 	.word	0x000828dd
   828d0:	000828fd 	.word	0x000828fd
   828d4:	0008294d 	.word	0x0008294d
   828d8:	0008294d 	.word	0x0008294d
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   828dc:	4b4e      	ldr	r3, [pc, #312]	; (82a18 <SystemCoreClockUpdate+0x164>)
   828de:	695b      	ldr	r3, [r3, #20]
   828e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
   828e4:	2b00      	cmp	r3, #0
   828e6:	d004      	beq.n	828f2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   828e8:	4b4c      	ldr	r3, [pc, #304]	; (82a1c <SystemCoreClockUpdate+0x168>)
   828ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   828ee:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   828f0:	e073      	b.n	829da <SystemCoreClockUpdate+0x126>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   828f2:	4b4a      	ldr	r3, [pc, #296]	; (82a1c <SystemCoreClockUpdate+0x168>)
   828f4:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   828f8:	601a      	str	r2, [r3, #0]
		}
		break;
   828fa:	e06e      	b.n	829da <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   828fc:	4b45      	ldr	r3, [pc, #276]	; (82a14 <SystemCoreClockUpdate+0x160>)
   828fe:	6a1b      	ldr	r3, [r3, #32]
   82900:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82904:	2b00      	cmp	r3, #0
   82906:	d003      	beq.n	82910 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82908:	4b44      	ldr	r3, [pc, #272]	; (82a1c <SystemCoreClockUpdate+0x168>)
   8290a:	4a45      	ldr	r2, [pc, #276]	; (82a20 <SystemCoreClockUpdate+0x16c>)
   8290c:	601a      	str	r2, [r3, #0]
   8290e:	e01c      	b.n	8294a <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82910:	4b42      	ldr	r3, [pc, #264]	; (82a1c <SystemCoreClockUpdate+0x168>)
   82912:	4a44      	ldr	r2, [pc, #272]	; (82a24 <SystemCoreClockUpdate+0x170>)
   82914:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82916:	4b3f      	ldr	r3, [pc, #252]	; (82a14 <SystemCoreClockUpdate+0x160>)
   82918:	6a1b      	ldr	r3, [r3, #32]
   8291a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8291e:	2b10      	cmp	r3, #16
   82920:	d004      	beq.n	8292c <SystemCoreClockUpdate+0x78>
   82922:	2b20      	cmp	r3, #32
   82924:	d008      	beq.n	82938 <SystemCoreClockUpdate+0x84>
   82926:	2b00      	cmp	r3, #0
   82928:	d00e      	beq.n	82948 <SystemCoreClockUpdate+0x94>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   8292a:	e00e      	b.n	8294a <SystemCoreClockUpdate+0x96>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8292c:	4b3b      	ldr	r3, [pc, #236]	; (82a1c <SystemCoreClockUpdate+0x168>)
   8292e:	681b      	ldr	r3, [r3, #0]
   82930:	005a      	lsls	r2, r3, #1
   82932:	4b3a      	ldr	r3, [pc, #232]	; (82a1c <SystemCoreClockUpdate+0x168>)
   82934:	601a      	str	r2, [r3, #0]
				break;
   82936:	e008      	b.n	8294a <SystemCoreClockUpdate+0x96>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82938:	4b38      	ldr	r3, [pc, #224]	; (82a1c <SystemCoreClockUpdate+0x168>)
   8293a:	681a      	ldr	r2, [r3, #0]
   8293c:	4613      	mov	r3, r2
   8293e:	005b      	lsls	r3, r3, #1
   82940:	441a      	add	r2, r3
   82942:	4b36      	ldr	r3, [pc, #216]	; (82a1c <SystemCoreClockUpdate+0x168>)
   82944:	601a      	str	r2, [r3, #0]
				break;
   82946:	e000      	b.n	8294a <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   82948:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
   8294a:	e046      	b.n	829da <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8294c:	4b31      	ldr	r3, [pc, #196]	; (82a14 <SystemCoreClockUpdate+0x160>)
   8294e:	6a1b      	ldr	r3, [r3, #32]
   82950:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82954:	2b00      	cmp	r3, #0
   82956:	d003      	beq.n	82960 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82958:	4b30      	ldr	r3, [pc, #192]	; (82a1c <SystemCoreClockUpdate+0x168>)
   8295a:	4a31      	ldr	r2, [pc, #196]	; (82a20 <SystemCoreClockUpdate+0x16c>)
   8295c:	601a      	str	r2, [r3, #0]
   8295e:	e01c      	b.n	8299a <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82960:	4b2e      	ldr	r3, [pc, #184]	; (82a1c <SystemCoreClockUpdate+0x168>)
   82962:	4a30      	ldr	r2, [pc, #192]	; (82a24 <SystemCoreClockUpdate+0x170>)
   82964:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82966:	4b2b      	ldr	r3, [pc, #172]	; (82a14 <SystemCoreClockUpdate+0x160>)
   82968:	6a1b      	ldr	r3, [r3, #32]
   8296a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8296e:	2b10      	cmp	r3, #16
   82970:	d004      	beq.n	8297c <SystemCoreClockUpdate+0xc8>
   82972:	2b20      	cmp	r3, #32
   82974:	d008      	beq.n	82988 <SystemCoreClockUpdate+0xd4>
   82976:	2b00      	cmp	r3, #0
   82978:	d00e      	beq.n	82998 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   8297a:	e00e      	b.n	8299a <SystemCoreClockUpdate+0xe6>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8297c:	4b27      	ldr	r3, [pc, #156]	; (82a1c <SystemCoreClockUpdate+0x168>)
   8297e:	681b      	ldr	r3, [r3, #0]
   82980:	005a      	lsls	r2, r3, #1
   82982:	4b26      	ldr	r3, [pc, #152]	; (82a1c <SystemCoreClockUpdate+0x168>)
   82984:	601a      	str	r2, [r3, #0]
				break;
   82986:	e008      	b.n	8299a <SystemCoreClockUpdate+0xe6>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82988:	4b24      	ldr	r3, [pc, #144]	; (82a1c <SystemCoreClockUpdate+0x168>)
   8298a:	681a      	ldr	r2, [r3, #0]
   8298c:	4613      	mov	r3, r2
   8298e:	005b      	lsls	r3, r3, #1
   82990:	441a      	add	r2, r3
   82992:	4b22      	ldr	r3, [pc, #136]	; (82a1c <SystemCoreClockUpdate+0x168>)
   82994:	601a      	str	r2, [r3, #0]
				break;
   82996:	e000      	b.n	8299a <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   82998:	bf00      	nop
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8299a:	4b1e      	ldr	r3, [pc, #120]	; (82a14 <SystemCoreClockUpdate+0x160>)
   8299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8299e:	f003 0303 	and.w	r3, r3, #3
   829a2:	2b02      	cmp	r3, #2
   829a4:	d115      	bne.n	829d2 <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   829a6:	4b1b      	ldr	r3, [pc, #108]	; (82a14 <SystemCoreClockUpdate+0x160>)
   829a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   829aa:	4b1f      	ldr	r3, [pc, #124]	; (82a28 <SystemCoreClockUpdate+0x174>)
   829ac:	4013      	ands	r3, r2
   829ae:	0c1b      	lsrs	r3, r3, #16
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   829b0:	3301      	adds	r3, #1
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   829b2:	4a1a      	ldr	r2, [pc, #104]	; (82a1c <SystemCoreClockUpdate+0x168>)
   829b4:	6812      	ldr	r2, [r2, #0]
   829b6:	fb02 f203 	mul.w	r2, r2, r3
   829ba:	4b18      	ldr	r3, [pc, #96]	; (82a1c <SystemCoreClockUpdate+0x168>)
   829bc:	601a      	str	r2, [r3, #0]
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   829be:	4b17      	ldr	r3, [pc, #92]	; (82a1c <SystemCoreClockUpdate+0x168>)
   829c0:	681a      	ldr	r2, [r3, #0]
   829c2:	4b14      	ldr	r3, [pc, #80]	; (82a14 <SystemCoreClockUpdate+0x160>)
   829c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   829c6:	b2db      	uxtb	r3, r3
   829c8:	fbb2 f2f3 	udiv	r2, r2, r3
   829cc:	4b13      	ldr	r3, [pc, #76]	; (82a1c <SystemCoreClockUpdate+0x168>)
   829ce:	601a      	str	r2, [r3, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   829d0:	e002      	b.n	829d8 <SystemCoreClockUpdate+0x124>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   829d2:	4b12      	ldr	r3, [pc, #72]	; (82a1c <SystemCoreClockUpdate+0x168>)
   829d4:	4a15      	ldr	r2, [pc, #84]	; (82a2c <SystemCoreClockUpdate+0x178>)
   829d6:	601a      	str	r2, [r3, #0]
		}
		break;
   829d8:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   829da:	4b0e      	ldr	r3, [pc, #56]	; (82a14 <SystemCoreClockUpdate+0x160>)
   829dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   829de:	f003 0370 	and.w	r3, r3, #112	; 0x70
   829e2:	2b70      	cmp	r3, #112	; 0x70
   829e4:	d108      	bne.n	829f8 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   829e6:	4b0d      	ldr	r3, [pc, #52]	; (82a1c <SystemCoreClockUpdate+0x168>)
   829e8:	681a      	ldr	r2, [r3, #0]
   829ea:	4b11      	ldr	r3, [pc, #68]	; (82a30 <SystemCoreClockUpdate+0x17c>)
   829ec:	fba3 1302 	umull	r1, r3, r3, r2
   829f0:	085a      	lsrs	r2, r3, #1
   829f2:	4b0a      	ldr	r3, [pc, #40]	; (82a1c <SystemCoreClockUpdate+0x168>)
   829f4:	601a      	str	r2, [r3, #0]
   829f6:	e009      	b.n	82a0c <SystemCoreClockUpdate+0x158>
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   829f8:	4b08      	ldr	r3, [pc, #32]	; (82a1c <SystemCoreClockUpdate+0x168>)
   829fa:	681a      	ldr	r2, [r3, #0]
   829fc:	4b05      	ldr	r3, [pc, #20]	; (82a14 <SystemCoreClockUpdate+0x160>)
   829fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82a00:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82a04:	091b      	lsrs	r3, r3, #4
   82a06:	40da      	lsrs	r2, r3
   82a08:	4b04      	ldr	r3, [pc, #16]	; (82a1c <SystemCoreClockUpdate+0x168>)
   82a0a:	601a      	str	r2, [r3, #0]
			                          PMC_MCKR_PRES_Pos);
	}
}
   82a0c:	46bd      	mov	sp, r7
   82a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
   82a12:	4770      	bx	lr
   82a14:	400e0600 	.word	0x400e0600
   82a18:	400e1a10 	.word	0x400e1a10
   82a1c:	20070004 	.word	0x20070004
   82a20:	00b71b00 	.word	0x00b71b00
   82a24:	003d0900 	.word	0x003d0900
   82a28:	07ff0000 	.word	0x07ff0000
   82a2c:	0e4e1c00 	.word	0x0e4e1c00
   82a30:	aaaaaaab 	.word	0xaaaaaaab

00082a34 <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
   82a34:	b480      	push	{r7}
   82a36:	b083      	sub	sp, #12
   82a38:	af00      	add	r7, sp, #0
   82a3a:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   82a3c:	687a      	ldr	r2, [r7, #4]
   82a3e:	4b1f      	ldr	r3, [pc, #124]	; (82abc <system_init_flash+0x88>)
   82a40:	429a      	cmp	r2, r3
   82a42:	d806      	bhi.n	82a52 <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   82a44:	4b1e      	ldr	r3, [pc, #120]	; (82ac0 <system_init_flash+0x8c>)
   82a46:	2200      	movs	r2, #0
   82a48:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   82a4a:	4b1e      	ldr	r3, [pc, #120]	; (82ac4 <system_init_flash+0x90>)
   82a4c:	2200      	movs	r2, #0
   82a4e:	601a      	str	r2, [r3, #0]
   82a50:	e02e      	b.n	82ab0 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   82a52:	687a      	ldr	r2, [r7, #4]
   82a54:	4b1c      	ldr	r3, [pc, #112]	; (82ac8 <system_init_flash+0x94>)
   82a56:	429a      	cmp	r2, r3
   82a58:	d808      	bhi.n	82a6c <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   82a5a:	4b19      	ldr	r3, [pc, #100]	; (82ac0 <system_init_flash+0x8c>)
   82a5c:	f44f 7280 	mov.w	r2, #256	; 0x100
   82a60:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   82a62:	4b18      	ldr	r3, [pc, #96]	; (82ac4 <system_init_flash+0x90>)
   82a64:	f44f 7280 	mov.w	r2, #256	; 0x100
   82a68:	601a      	str	r2, [r3, #0]
   82a6a:	e021      	b.n	82ab0 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   82a6c:	687a      	ldr	r2, [r7, #4]
   82a6e:	4b17      	ldr	r3, [pc, #92]	; (82acc <system_init_flash+0x98>)
   82a70:	429a      	cmp	r2, r3
   82a72:	d808      	bhi.n	82a86 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   82a74:	4b12      	ldr	r3, [pc, #72]	; (82ac0 <system_init_flash+0x8c>)
   82a76:	f44f 7200 	mov.w	r2, #512	; 0x200
   82a7a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   82a7c:	4b11      	ldr	r3, [pc, #68]	; (82ac4 <system_init_flash+0x90>)
   82a7e:	f44f 7200 	mov.w	r2, #512	; 0x200
   82a82:	601a      	str	r2, [r3, #0]
   82a84:	e014      	b.n	82ab0 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   82a86:	687a      	ldr	r2, [r7, #4]
   82a88:	4b11      	ldr	r3, [pc, #68]	; (82ad0 <system_init_flash+0x9c>)
   82a8a:	429a      	cmp	r2, r3
   82a8c:	d808      	bhi.n	82aa0 <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   82a8e:	4b0c      	ldr	r3, [pc, #48]	; (82ac0 <system_init_flash+0x8c>)
   82a90:	f44f 7240 	mov.w	r2, #768	; 0x300
   82a94:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   82a96:	4b0b      	ldr	r3, [pc, #44]	; (82ac4 <system_init_flash+0x90>)
   82a98:	f44f 7240 	mov.w	r2, #768	; 0x300
   82a9c:	601a      	str	r2, [r3, #0]
   82a9e:	e007      	b.n	82ab0 <system_init_flash+0x7c>
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   82aa0:	4b07      	ldr	r3, [pc, #28]	; (82ac0 <system_init_flash+0x8c>)
   82aa2:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82aa6:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   82aa8:	4b06      	ldr	r3, [pc, #24]	; (82ac4 <system_init_flash+0x90>)
   82aaa:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82aae:	601a      	str	r2, [r3, #0]
	}
}
   82ab0:	370c      	adds	r7, #12
   82ab2:	46bd      	mov	sp, r7
   82ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
   82ab8:	4770      	bx	lr
   82aba:	bf00      	nop
   82abc:	0157529f 	.word	0x0157529f
   82ac0:	400e0a00 	.word	0x400e0a00
   82ac4:	400e0c00 	.word	0x400e0c00
   82ac8:	0206cc7f 	.word	0x0206cc7f
   82acc:	0328b73f 	.word	0x0328b73f
   82ad0:	04a62f7f 	.word	0x04a62f7f

00082ad4 <vListInitialise>:
#include <stdlib.h>
#include "FreeRTOS.h"
#include "list.h"

void vListInitialise( List_t * const pxList )
{
   82ad4:	b480      	push	{r7}
   82ad6:	b083      	sub	sp, #12
   82ad8:	af00      	add	r7, sp, #0
   82ada:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   82adc:	687b      	ldr	r3, [r7, #4]
   82ade:	f103 0208 	add.w	r2, r3, #8
   82ae2:	687b      	ldr	r3, [r7, #4]
   82ae4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   82ae6:	687b      	ldr	r3, [r7, #4]
   82ae8:	f04f 32ff 	mov.w	r2, #4294967295
   82aec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   82aee:	687b      	ldr	r3, [r7, #4]
   82af0:	f103 0208 	add.w	r2, r3, #8
   82af4:	687b      	ldr	r3, [r7, #4]
   82af6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   82af8:	687b      	ldr	r3, [r7, #4]
   82afa:	f103 0208 	add.w	r2, r3, #8
   82afe:	687b      	ldr	r3, [r7, #4]
   82b00:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
   82b02:	687b      	ldr	r3, [r7, #4]
   82b04:	2200      	movs	r2, #0
   82b06:	601a      	str	r2, [r3, #0]
}
   82b08:	370c      	adds	r7, #12
   82b0a:	46bd      	mov	sp, r7
   82b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
   82b10:	4770      	bx	lr
   82b12:	bf00      	nop

00082b14 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
   82b14:	b480      	push	{r7}
   82b16:	b083      	sub	sp, #12
   82b18:	af00      	add	r7, sp, #0
   82b1a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   82b1c:	687b      	ldr	r3, [r7, #4]
   82b1e:	2200      	movs	r2, #0
   82b20:	611a      	str	r2, [r3, #16]
}
   82b22:	370c      	adds	r7, #12
   82b24:	46bd      	mov	sp, r7
   82b26:	f85d 7b04 	ldr.w	r7, [sp], #4
   82b2a:	4770      	bx	lr

00082b2c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   82b2c:	b480      	push	{r7}
   82b2e:	b085      	sub	sp, #20
   82b30:	af00      	add	r7, sp, #0
   82b32:	6078      	str	r0, [r7, #4]
   82b34:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   82b36:	687b      	ldr	r3, [r7, #4]
   82b38:	685b      	ldr	r3, [r3, #4]
   82b3a:	60fb      	str	r3, [r7, #12]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   82b3c:	683b      	ldr	r3, [r7, #0]
   82b3e:	68fa      	ldr	r2, [r7, #12]
   82b40:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   82b42:	68fb      	ldr	r3, [r7, #12]
   82b44:	689a      	ldr	r2, [r3, #8]
   82b46:	683b      	ldr	r3, [r7, #0]
   82b48:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
   82b4a:	68fb      	ldr	r3, [r7, #12]
   82b4c:	689b      	ldr	r3, [r3, #8]
   82b4e:	683a      	ldr	r2, [r7, #0]
   82b50:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   82b52:	68fb      	ldr	r3, [r7, #12]
   82b54:	683a      	ldr	r2, [r7, #0]
   82b56:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   82b58:	683b      	ldr	r3, [r7, #0]
   82b5a:	687a      	ldr	r2, [r7, #4]
   82b5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   82b5e:	687b      	ldr	r3, [r7, #4]
   82b60:	681b      	ldr	r3, [r3, #0]
   82b62:	1c5a      	adds	r2, r3, #1
   82b64:	687b      	ldr	r3, [r7, #4]
   82b66:	601a      	str	r2, [r3, #0]
}
   82b68:	3714      	adds	r7, #20
   82b6a:	46bd      	mov	sp, r7
   82b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
   82b70:	4770      	bx	lr
   82b72:	bf00      	nop

00082b74 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   82b74:	b480      	push	{r7}
   82b76:	b085      	sub	sp, #20
   82b78:	af00      	add	r7, sp, #0
   82b7a:	6078      	str	r0, [r7, #4]
   82b7c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
   82b7e:	683b      	ldr	r3, [r7, #0]
   82b80:	681b      	ldr	r3, [r3, #0]
   82b82:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same xItemValue value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   82b84:	68bb      	ldr	r3, [r7, #8]
   82b86:	f1b3 3fff 	cmp.w	r3, #4294967295
   82b8a:	d103      	bne.n	82b94 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   82b8c:	687b      	ldr	r3, [r7, #4]
   82b8e:	691b      	ldr	r3, [r3, #16]
   82b90:	60fb      	str	r3, [r7, #12]
   82b92:	e00c      	b.n	82bae <vListInsert+0x3a>
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   82b94:	687b      	ldr	r3, [r7, #4]
   82b96:	3308      	adds	r3, #8
   82b98:	60fb      	str	r3, [r7, #12]
   82b9a:	e002      	b.n	82ba2 <vListInsert+0x2e>
   82b9c:	68fb      	ldr	r3, [r7, #12]
   82b9e:	685b      	ldr	r3, [r3, #4]
   82ba0:	60fb      	str	r3, [r7, #12]
   82ba2:	68fb      	ldr	r3, [r7, #12]
   82ba4:	685b      	ldr	r3, [r3, #4]
   82ba6:	681a      	ldr	r2, [r3, #0]
   82ba8:	68bb      	ldr	r3, [r7, #8]
   82baa:	429a      	cmp	r2, r3
   82bac:	d9f6      	bls.n	82b9c <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   82bae:	68fb      	ldr	r3, [r7, #12]
   82bb0:	685a      	ldr	r2, [r3, #4]
   82bb2:	683b      	ldr	r3, [r7, #0]
   82bb4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
   82bb6:	683b      	ldr	r3, [r7, #0]
   82bb8:	685b      	ldr	r3, [r3, #4]
   82bba:	683a      	ldr	r2, [r7, #0]
   82bbc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   82bbe:	683b      	ldr	r3, [r7, #0]
   82bc0:	68fa      	ldr	r2, [r7, #12]
   82bc2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
   82bc4:	68fb      	ldr	r3, [r7, #12]
   82bc6:	683a      	ldr	r2, [r7, #0]
   82bc8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   82bca:	683b      	ldr	r3, [r7, #0]
   82bcc:	687a      	ldr	r2, [r7, #4]
   82bce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   82bd0:	687b      	ldr	r3, [r7, #4]
   82bd2:	681b      	ldr	r3, [r3, #0]
   82bd4:	1c5a      	adds	r2, r3, #1
   82bd6:	687b      	ldr	r3, [r7, #4]
   82bd8:	601a      	str	r2, [r3, #0]
}
   82bda:	3714      	adds	r7, #20
   82bdc:	46bd      	mov	sp, r7
   82bde:	f85d 7b04 	ldr.w	r7, [sp], #4
   82be2:	4770      	bx	lr

00082be4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   82be4:	b480      	push	{r7}
   82be6:	b085      	sub	sp, #20
   82be8:	af00      	add	r7, sp, #0
   82bea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   82bec:	687b      	ldr	r3, [r7, #4]
   82bee:	691b      	ldr	r3, [r3, #16]
   82bf0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   82bf2:	687b      	ldr	r3, [r7, #4]
   82bf4:	685b      	ldr	r3, [r3, #4]
   82bf6:	687a      	ldr	r2, [r7, #4]
   82bf8:	6892      	ldr	r2, [r2, #8]
   82bfa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   82bfc:	687b      	ldr	r3, [r7, #4]
   82bfe:	689b      	ldr	r3, [r3, #8]
   82c00:	687a      	ldr	r2, [r7, #4]
   82c02:	6852      	ldr	r2, [r2, #4]
   82c04:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   82c06:	68fb      	ldr	r3, [r7, #12]
   82c08:	685a      	ldr	r2, [r3, #4]
   82c0a:	687b      	ldr	r3, [r7, #4]
   82c0c:	429a      	cmp	r2, r3
   82c0e:	d103      	bne.n	82c18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   82c10:	687b      	ldr	r3, [r7, #4]
   82c12:	689a      	ldr	r2, [r3, #8]
   82c14:	68fb      	ldr	r3, [r7, #12]
   82c16:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   82c18:	687b      	ldr	r3, [r7, #4]
   82c1a:	2200      	movs	r2, #0
   82c1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   82c1e:	68fb      	ldr	r3, [r7, #12]
   82c20:	681b      	ldr	r3, [r3, #0]
   82c22:	1e5a      	subs	r2, r3, #1
   82c24:	68fb      	ldr	r3, [r7, #12]
   82c26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   82c28:	68fb      	ldr	r3, [r7, #12]
   82c2a:	681b      	ldr	r3, [r3, #0]
}
   82c2c:	4618      	mov	r0, r3
   82c2e:	3714      	adds	r7, #20
   82c30:	46bd      	mov	sp, r7
   82c32:	f85d 7b04 	ldr.w	r7, [sp], #4
   82c36:	4770      	bx	lr

00082c38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   82c38:	b480      	push	{r7}
   82c3a:	b085      	sub	sp, #20
   82c3c:	af00      	add	r7, sp, #0
   82c3e:	60f8      	str	r0, [r7, #12]
   82c40:	60b9      	str	r1, [r7, #8]
   82c42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   82c44:	68fb      	ldr	r3, [r7, #12]
   82c46:	3b04      	subs	r3, #4
   82c48:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   82c4a:	68fb      	ldr	r3, [r7, #12]
   82c4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   82c50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   82c52:	68fb      	ldr	r3, [r7, #12]
   82c54:	3b04      	subs	r3, #4
   82c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
   82c58:	68ba      	ldr	r2, [r7, #8]
   82c5a:	68fb      	ldr	r3, [r7, #12]
   82c5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   82c5e:	68fb      	ldr	r3, [r7, #12]
   82c60:	3b04      	subs	r3, #4
   82c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   82c64:	4a09      	ldr	r2, [pc, #36]	; (82c8c <pxPortInitialiseStack+0x54>)
   82c66:	68fb      	ldr	r3, [r7, #12]
   82c68:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   82c6a:	68fb      	ldr	r3, [r7, #12]
   82c6c:	3b14      	subs	r3, #20
   82c6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   82c70:	687a      	ldr	r2, [r7, #4]
   82c72:	68fb      	ldr	r3, [r7, #12]
   82c74:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   82c76:	68fb      	ldr	r3, [r7, #12]
   82c78:	3b20      	subs	r3, #32
   82c7a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   82c7c:	68fb      	ldr	r3, [r7, #12]
}
   82c7e:	4618      	mov	r0, r3
   82c80:	3714      	adds	r7, #20
   82c82:	46bd      	mov	sp, r7
   82c84:	f85d 7b04 	ldr.w	r7, [sp], #4
   82c88:	4770      	bx	lr
   82c8a:	bf00      	nop
   82c8c:	00082c91 	.word	0x00082c91

00082c90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   82c90:	b580      	push	{r7, lr}
   82c92:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   82c94:	4b05      	ldr	r3, [pc, #20]	; (82cac <prvTaskExitError+0x1c>)
   82c96:	681b      	ldr	r3, [r3, #0]
   82c98:	f1b3 3fff 	cmp.w	r3, #4294967295
   82c9c:	d002      	beq.n	82ca4 <prvTaskExitError+0x14>
   82c9e:	4b04      	ldr	r3, [pc, #16]	; (82cb0 <prvTaskExitError+0x20>)
   82ca0:	4798      	blx	r3
   82ca2:	e7fe      	b.n	82ca2 <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
   82ca4:	4b02      	ldr	r3, [pc, #8]	; (82cb0 <prvTaskExitError+0x20>)
   82ca6:	4798      	blx	r3
	for( ;; );
   82ca8:	e7fe      	b.n	82ca8 <prvTaskExitError+0x18>
   82caa:	bf00      	nop
   82cac:	20070008 	.word	0x20070008
   82cb0:	00082e5d 	.word	0x00082e5d

00082cb4 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   82cb4:	4b07      	ldr	r3, [pc, #28]	; (82cd4 <pxCurrentTCBConst2>)
   82cb6:	6819      	ldr	r1, [r3, #0]
   82cb8:	6808      	ldr	r0, [r1, #0]
   82cba:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82cbe:	f380 8809 	msr	PSP, r0
   82cc2:	f3bf 8f6f 	isb	sy
   82cc6:	f04f 0000 	mov.w	r0, #0
   82cca:	f380 8811 	msr	BASEPRI, r0
   82cce:	f04e 0e0d 	orr.w	lr, lr, #13
   82cd2:	4770      	bx	lr

00082cd4 <pxCurrentTCBConst2>:
   82cd4:	2007a570 	.word	0x2007a570

00082cd8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   82cd8:	4806      	ldr	r0, [pc, #24]	; (82cf4 <prvPortStartFirstTask+0x1c>)
   82cda:	6800      	ldr	r0, [r0, #0]
   82cdc:	6800      	ldr	r0, [r0, #0]
   82cde:	f380 8808 	msr	MSP, r0
   82ce2:	b662      	cpsie	i
   82ce4:	b661      	cpsie	f
   82ce6:	f3bf 8f4f 	dsb	sy
   82cea:	f3bf 8f6f 	isb	sy
   82cee:	df00      	svc	0
   82cf0:	bf00      	nop
   82cf2:	0000      	.short	0x0000
   82cf4:	e000ed08 	.word	0xe000ed08

00082cf8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   82cf8:	b580      	push	{r7, lr}
   82cfa:	b084      	sub	sp, #16
   82cfc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   82cfe:	4b28      	ldr	r3, [pc, #160]	; (82da0 <xPortStartScheduler+0xa8>)
   82d00:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   82d02:	68fb      	ldr	r3, [r7, #12]
   82d04:	781b      	ldrb	r3, [r3, #0]
   82d06:	b2db      	uxtb	r3, r3
   82d08:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   82d0a:	68fb      	ldr	r3, [r7, #12]
   82d0c:	22ff      	movs	r2, #255	; 0xff
   82d0e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   82d10:	68fb      	ldr	r3, [r7, #12]
   82d12:	781b      	ldrb	r3, [r3, #0]
   82d14:	b2db      	uxtb	r3, r3
   82d16:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   82d18:	79fb      	ldrb	r3, [r7, #7]
   82d1a:	b2db      	uxtb	r3, r3
   82d1c:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
   82d20:	b2da      	uxtb	r2, r3
   82d22:	4b20      	ldr	r3, [pc, #128]	; (82da4 <xPortStartScheduler+0xac>)
   82d24:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   82d26:	4b20      	ldr	r3, [pc, #128]	; (82da8 <xPortStartScheduler+0xb0>)
   82d28:	2207      	movs	r2, #7
   82d2a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   82d2c:	e009      	b.n	82d42 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
   82d2e:	4b1e      	ldr	r3, [pc, #120]	; (82da8 <xPortStartScheduler+0xb0>)
   82d30:	681b      	ldr	r3, [r3, #0]
   82d32:	1e5a      	subs	r2, r3, #1
   82d34:	4b1c      	ldr	r3, [pc, #112]	; (82da8 <xPortStartScheduler+0xb0>)
   82d36:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   82d38:	79fb      	ldrb	r3, [r7, #7]
   82d3a:	b2db      	uxtb	r3, r3
   82d3c:	005b      	lsls	r3, r3, #1
   82d3e:	b2db      	uxtb	r3, r3
   82d40:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   82d42:	79fb      	ldrb	r3, [r7, #7]
   82d44:	b2db      	uxtb	r3, r3
   82d46:	b2db      	uxtb	r3, r3
   82d48:	b25b      	sxtb	r3, r3
   82d4a:	2b00      	cmp	r3, #0
   82d4c:	dbef      	blt.n	82d2e <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   82d4e:	4b16      	ldr	r3, [pc, #88]	; (82da8 <xPortStartScheduler+0xb0>)
   82d50:	681b      	ldr	r3, [r3, #0]
   82d52:	021a      	lsls	r2, r3, #8
   82d54:	4b14      	ldr	r3, [pc, #80]	; (82da8 <xPortStartScheduler+0xb0>)
   82d56:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   82d58:	4b13      	ldr	r3, [pc, #76]	; (82da8 <xPortStartScheduler+0xb0>)
   82d5a:	681b      	ldr	r3, [r3, #0]
   82d5c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   82d60:	4b11      	ldr	r3, [pc, #68]	; (82da8 <xPortStartScheduler+0xb0>)
   82d62:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   82d64:	68bb      	ldr	r3, [r7, #8]
   82d66:	b2da      	uxtb	r2, r3
   82d68:	68fb      	ldr	r3, [r7, #12]
   82d6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   82d6c:	4b0f      	ldr	r3, [pc, #60]	; (82dac <xPortStartScheduler+0xb4>)
   82d6e:	4a0f      	ldr	r2, [pc, #60]	; (82dac <xPortStartScheduler+0xb4>)
   82d70:	6812      	ldr	r2, [r2, #0]
   82d72:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   82d76:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   82d78:	4b0c      	ldr	r3, [pc, #48]	; (82dac <xPortStartScheduler+0xb4>)
   82d7a:	4a0c      	ldr	r2, [pc, #48]	; (82dac <xPortStartScheduler+0xb4>)
   82d7c:	6812      	ldr	r2, [r2, #0]
   82d7e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   82d82:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   82d84:	4b0a      	ldr	r3, [pc, #40]	; (82db0 <xPortStartScheduler+0xb8>)
   82d86:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   82d88:	4b0a      	ldr	r3, [pc, #40]	; (82db4 <xPortStartScheduler+0xbc>)
   82d8a:	2200      	movs	r2, #0
   82d8c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   82d8e:	4b0a      	ldr	r3, [pc, #40]	; (82db8 <xPortStartScheduler+0xc0>)
   82d90:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
   82d92:	4b0a      	ldr	r3, [pc, #40]	; (82dbc <xPortStartScheduler+0xc4>)
   82d94:	4798      	blx	r3

	/* Should not get here! */
	return 0;
   82d96:	2300      	movs	r3, #0
}
   82d98:	4618      	mov	r0, r3
   82d9a:	3710      	adds	r7, #16
   82d9c:	46bd      	mov	sp, r7
   82d9e:	bd80      	pop	{r7, pc}
   82da0:	e000e400 	.word	0xe000e400
   82da4:	20070550 	.word	0x20070550
   82da8:	20070554 	.word	0x20070554
   82dac:	e000ed20 	.word	0xe000ed20
   82db0:	00082ef1 	.word	0x00082ef1
   82db4:	20070008 	.word	0x20070008
   82db8:	00082cd9 	.word	0x00082cd9
   82dbc:	00082c91 	.word	0x00082c91

00082dc0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
   82dc0:	b480      	push	{r7}
   82dc2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   82dc4:	4b05      	ldr	r3, [pc, #20]	; (82ddc <vPortYield+0x1c>)
   82dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   82dca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
   82dcc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   82dd0:	f3bf 8f6f 	isb	sy
}
   82dd4:	46bd      	mov	sp, r7
   82dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
   82dda:	4770      	bx	lr
   82ddc:	e000ed04 	.word	0xe000ed04

00082de0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   82de0:	b580      	push	{r7, lr}
   82de2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
   82de4:	4b0c      	ldr	r3, [pc, #48]	; (82e18 <vPortEnterCritical+0x38>)
   82de6:	4798      	blx	r3
	uxCriticalNesting++;
   82de8:	4b0c      	ldr	r3, [pc, #48]	; (82e1c <vPortEnterCritical+0x3c>)
   82dea:	681b      	ldr	r3, [r3, #0]
   82dec:	1c5a      	adds	r2, r3, #1
   82dee:	4b0b      	ldr	r3, [pc, #44]	; (82e1c <vPortEnterCritical+0x3c>)
   82df0:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
   82df2:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   82df6:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   82dfa:	4b08      	ldr	r3, [pc, #32]	; (82e1c <vPortEnterCritical+0x3c>)
   82dfc:	681b      	ldr	r3, [r3, #0]
   82dfe:	2b01      	cmp	r3, #1
   82e00:	d108      	bne.n	82e14 <vPortEnterCritical+0x34>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   82e02:	4b07      	ldr	r3, [pc, #28]	; (82e20 <vPortEnterCritical+0x40>)
   82e04:	681b      	ldr	r3, [r3, #0]
   82e06:	f003 031f 	and.w	r3, r3, #31
   82e0a:	2b00      	cmp	r3, #0
   82e0c:	d002      	beq.n	82e14 <vPortEnterCritical+0x34>
   82e0e:	4b02      	ldr	r3, [pc, #8]	; (82e18 <vPortEnterCritical+0x38>)
   82e10:	4798      	blx	r3
   82e12:	e7fe      	b.n	82e12 <vPortEnterCritical+0x32>
	}
}
   82e14:	bd80      	pop	{r7, pc}
   82e16:	bf00      	nop
   82e18:	00082e5d 	.word	0x00082e5d
   82e1c:	20070008 	.word	0x20070008
   82e20:	e000ed04 	.word	0xe000ed04

00082e24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   82e24:	b580      	push	{r7, lr}
   82e26:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   82e28:	4b09      	ldr	r3, [pc, #36]	; (82e50 <vPortExitCritical+0x2c>)
   82e2a:	681b      	ldr	r3, [r3, #0]
   82e2c:	2b00      	cmp	r3, #0
   82e2e:	d102      	bne.n	82e36 <vPortExitCritical+0x12>
   82e30:	4b08      	ldr	r3, [pc, #32]	; (82e54 <vPortExitCritical+0x30>)
   82e32:	4798      	blx	r3
   82e34:	e7fe      	b.n	82e34 <vPortExitCritical+0x10>
	uxCriticalNesting--;
   82e36:	4b06      	ldr	r3, [pc, #24]	; (82e50 <vPortExitCritical+0x2c>)
   82e38:	681b      	ldr	r3, [r3, #0]
   82e3a:	1e5a      	subs	r2, r3, #1
   82e3c:	4b04      	ldr	r3, [pc, #16]	; (82e50 <vPortExitCritical+0x2c>)
   82e3e:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   82e40:	4b03      	ldr	r3, [pc, #12]	; (82e50 <vPortExitCritical+0x2c>)
   82e42:	681b      	ldr	r3, [r3, #0]
   82e44:	2b00      	cmp	r3, #0
   82e46:	d102      	bne.n	82e4e <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
   82e48:	2000      	movs	r0, #0
   82e4a:	4b03      	ldr	r3, [pc, #12]	; (82e58 <vPortExitCritical+0x34>)
   82e4c:	4798      	blx	r3
	}
}
   82e4e:	bd80      	pop	{r7, pc}
   82e50:	20070008 	.word	0x20070008
   82e54:	00082e5d 	.word	0x00082e5d
   82e58:	00082e71 	.word	0x00082e71

00082e5c <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
   82e5c:	f3ef 8011 	mrs	r0, BASEPRI
   82e60:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   82e64:	f381 8811 	msr	BASEPRI, r1
   82e68:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
   82e6a:	2300      	movs	r3, #0
}
   82e6c:	4618      	mov	r0, r3
   82e6e:	bf00      	nop

00082e70 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
   82e70:	f380 8811 	msr	BASEPRI, r0
   82e74:	4770      	bx	lr
   82e76:	bf00      	nop

00082e78 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   82e78:	f3ef 8009 	mrs	r0, PSP
   82e7c:	f3bf 8f6f 	isb	sy
   82e80:	4b0d      	ldr	r3, [pc, #52]	; (82eb8 <pxCurrentTCBConst>)
   82e82:	681a      	ldr	r2, [r3, #0]
   82e84:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82e88:	6010      	str	r0, [r2, #0]
   82e8a:	e92d 4008 	stmdb	sp!, {r3, lr}
   82e8e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   82e92:	f380 8811 	msr	BASEPRI, r0
   82e96:	f001 f98d 	bl	841b4 <vTaskSwitchContext>
   82e9a:	f04f 0000 	mov.w	r0, #0
   82e9e:	f380 8811 	msr	BASEPRI, r0
   82ea2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   82ea6:	6819      	ldr	r1, [r3, #0]
   82ea8:	6808      	ldr	r0, [r1, #0]
   82eaa:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82eae:	f380 8809 	msr	PSP, r0
   82eb2:	f3bf 8f6f 	isb	sy
   82eb6:	4770      	bx	lr

00082eb8 <pxCurrentTCBConst>:
   82eb8:	2007a570 	.word	0x2007a570

00082ebc <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )				// This is the actual subroutine that handles the Systick interrupt.
{
   82ebc:	b580      	push	{r7, lr}
   82ebe:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   82ec0:	4b07      	ldr	r3, [pc, #28]	; (82ee0 <SysTick_Handler+0x24>)
   82ec2:	4798      	blx	r3
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )		// xTaskIncrementTick is contained in tasks.c, it increments the tick
   82ec4:	4b07      	ldr	r3, [pc, #28]	; (82ee4 <SysTick_Handler+0x28>)
   82ec6:	4798      	blx	r3
   82ec8:	4603      	mov	r3, r0
   82eca:	2b00      	cmp	r3, #0
   82ecc:	d003      	beq.n	82ed6 <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   82ece:	4b06      	ldr	r3, [pc, #24]	; (82ee8 <SysTick_Handler+0x2c>)
   82ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   82ed4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   82ed6:	2000      	movs	r0, #0
   82ed8:	4b04      	ldr	r3, [pc, #16]	; (82eec <SysTick_Handler+0x30>)
   82eda:	4798      	blx	r3
}
   82edc:	bd80      	pop	{r7, pc}
   82ede:	bf00      	nop
   82ee0:	00082e5d 	.word	0x00082e5d
   82ee4:	00084039 	.word	0x00084039
   82ee8:	e000ed04 	.word	0xe000ed04
   82eec:	00082e71 	.word	0x00082e71

00082ef0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   82ef0:	b480      	push	{r7}
   82ef2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   82ef4:	4b07      	ldr	r3, [pc, #28]	; (82f14 <vPortSetupTimerInterrupt+0x24>)
   82ef6:	4a08      	ldr	r2, [pc, #32]	; (82f18 <vPortSetupTimerInterrupt+0x28>)
   82ef8:	6811      	ldr	r1, [r2, #0]
   82efa:	4a08      	ldr	r2, [pc, #32]	; (82f1c <vPortSetupTimerInterrupt+0x2c>)
   82efc:	fba2 0201 	umull	r0, r2, r2, r1
   82f00:	08d2      	lsrs	r2, r2, #3
   82f02:	3a01      	subs	r2, #1
   82f04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   82f06:	4b06      	ldr	r3, [pc, #24]	; (82f20 <vPortSetupTimerInterrupt+0x30>)
   82f08:	2207      	movs	r2, #7
   82f0a:	601a      	str	r2, [r3, #0]
}
   82f0c:	46bd      	mov	sp, r7
   82f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
   82f12:	4770      	bx	lr
   82f14:	e000e014 	.word	0xe000e014
   82f18:	20070004 	.word	0x20070004
   82f1c:	cccccccd 	.word	0xcccccccd
   82f20:	e000e010 	.word	0xe000e010

00082f24 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   82f24:	b580      	push	{r7, lr}
   82f26:	b082      	sub	sp, #8
   82f28:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
   82f2a:	f3ef 8305 	mrs	r3, IPSR
   82f2e:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   82f30:	687b      	ldr	r3, [r7, #4]
   82f32:	2b0f      	cmp	r3, #15
   82f34:	d90c      	bls.n	82f50 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   82f36:	4a0d      	ldr	r2, [pc, #52]	; (82f6c <vPortValidateInterruptPriority+0x48>)
   82f38:	687b      	ldr	r3, [r7, #4]
   82f3a:	4413      	add	r3, r2
   82f3c:	781b      	ldrb	r3, [r3, #0]
   82f3e:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   82f40:	4b0b      	ldr	r3, [pc, #44]	; (82f70 <vPortValidateInterruptPriority+0x4c>)
   82f42:	781b      	ldrb	r3, [r3, #0]
   82f44:	78fa      	ldrb	r2, [r7, #3]
   82f46:	429a      	cmp	r2, r3
   82f48:	d202      	bcs.n	82f50 <vPortValidateInterruptPriority+0x2c>
   82f4a:	4b0a      	ldr	r3, [pc, #40]	; (82f74 <vPortValidateInterruptPriority+0x50>)
   82f4c:	4798      	blx	r3
   82f4e:	e7fe      	b.n	82f4e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   82f50:	4b09      	ldr	r3, [pc, #36]	; (82f78 <vPortValidateInterruptPriority+0x54>)
   82f52:	681b      	ldr	r3, [r3, #0]
   82f54:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   82f58:	4b08      	ldr	r3, [pc, #32]	; (82f7c <vPortValidateInterruptPriority+0x58>)
   82f5a:	681b      	ldr	r3, [r3, #0]
   82f5c:	429a      	cmp	r2, r3
   82f5e:	d902      	bls.n	82f66 <vPortValidateInterruptPriority+0x42>
   82f60:	4b04      	ldr	r3, [pc, #16]	; (82f74 <vPortValidateInterruptPriority+0x50>)
   82f62:	4798      	blx	r3
   82f64:	e7fe      	b.n	82f64 <vPortValidateInterruptPriority+0x40>
	}
   82f66:	3708      	adds	r7, #8
   82f68:	46bd      	mov	sp, r7
   82f6a:	bd80      	pop	{r7, pc}
   82f6c:	e000e3f0 	.word	0xe000e3f0
   82f70:	20070550 	.word	0x20070550
   82f74:	00082e5d 	.word	0x00082e5d
   82f78:	e000ed0c 	.word	0xe000ed0c
   82f7c:	20070554 	.word	0x20070554

00082f80 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   82f80:	b580      	push	{r7, lr}
   82f82:	b086      	sub	sp, #24
   82f84:	af00      	add	r7, sp, #0
   82f86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   82f88:	2300      	movs	r3, #0
   82f8a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
   82f8c:	4b4f      	ldr	r3, [pc, #316]	; (830cc <pvPortMalloc+0x14c>)
   82f8e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   82f90:	4b4f      	ldr	r3, [pc, #316]	; (830d0 <pvPortMalloc+0x150>)
   82f92:	681b      	ldr	r3, [r3, #0]
   82f94:	2b00      	cmp	r3, #0
   82f96:	d101      	bne.n	82f9c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
   82f98:	4b4e      	ldr	r3, [pc, #312]	; (830d4 <pvPortMalloc+0x154>)
   82f9a:	4798      	blx	r3

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
   82f9c:	4b4e      	ldr	r3, [pc, #312]	; (830d8 <pvPortMalloc+0x158>)
   82f9e:	681a      	ldr	r2, [r3, #0]
   82fa0:	687b      	ldr	r3, [r7, #4]
   82fa2:	4013      	ands	r3, r2
   82fa4:	2b00      	cmp	r3, #0
   82fa6:	d17d      	bne.n	830a4 <pvPortMalloc+0x124>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
   82fa8:	687b      	ldr	r3, [r7, #4]
   82faa:	2b00      	cmp	r3, #0
   82fac:	d015      	beq.n	82fda <pvPortMalloc+0x5a>
			{
				xWantedSize += xHeapStructSize;
   82fae:	2308      	movs	r3, #8
   82fb0:	687a      	ldr	r2, [r7, #4]
   82fb2:	4413      	add	r3, r2
   82fb4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
   82fb6:	687b      	ldr	r3, [r7, #4]
   82fb8:	f003 0307 	and.w	r3, r3, #7
   82fbc:	2b00      	cmp	r3, #0
   82fbe:	d00c      	beq.n	82fda <pvPortMalloc+0x5a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   82fc0:	687b      	ldr	r3, [r7, #4]
   82fc2:	f023 0307 	bic.w	r3, r3, #7
   82fc6:	3308      	adds	r3, #8
   82fc8:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
   82fca:	687b      	ldr	r3, [r7, #4]
   82fcc:	f003 0307 	and.w	r3, r3, #7
   82fd0:	2b00      	cmp	r3, #0
   82fd2:	d002      	beq.n	82fda <pvPortMalloc+0x5a>
   82fd4:	4b41      	ldr	r3, [pc, #260]	; (830dc <pvPortMalloc+0x15c>)
   82fd6:	4798      	blx	r3
   82fd8:	e7fe      	b.n	82fd8 <pvPortMalloc+0x58>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
   82fda:	687b      	ldr	r3, [r7, #4]
   82fdc:	2b00      	cmp	r3, #0
   82fde:	d061      	beq.n	830a4 <pvPortMalloc+0x124>
   82fe0:	4b3f      	ldr	r3, [pc, #252]	; (830e0 <pvPortMalloc+0x160>)
   82fe2:	681b      	ldr	r3, [r3, #0]
   82fe4:	687a      	ldr	r2, [r7, #4]
   82fe6:	429a      	cmp	r2, r3
   82fe8:	d85c      	bhi.n	830a4 <pvPortMalloc+0x124>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
   82fea:	4b3e      	ldr	r3, [pc, #248]	; (830e4 <pvPortMalloc+0x164>)
   82fec:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
   82fee:	4b3d      	ldr	r3, [pc, #244]	; (830e4 <pvPortMalloc+0x164>)
   82ff0:	681b      	ldr	r3, [r3, #0]
   82ff2:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   82ff4:	e004      	b.n	83000 <pvPortMalloc+0x80>
				{
					pxPreviousBlock = pxBlock;
   82ff6:	697b      	ldr	r3, [r7, #20]
   82ff8:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
   82ffa:	697b      	ldr	r3, [r7, #20]
   82ffc:	681b      	ldr	r3, [r3, #0]
   82ffe:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   83000:	697b      	ldr	r3, [r7, #20]
   83002:	685a      	ldr	r2, [r3, #4]
   83004:	687b      	ldr	r3, [r7, #4]
   83006:	429a      	cmp	r2, r3
   83008:	d203      	bcs.n	83012 <pvPortMalloc+0x92>
   8300a:	697b      	ldr	r3, [r7, #20]
   8300c:	681b      	ldr	r3, [r3, #0]
   8300e:	2b00      	cmp	r3, #0
   83010:	d1f1      	bne.n	82ff6 <pvPortMalloc+0x76>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
   83012:	4b2f      	ldr	r3, [pc, #188]	; (830d0 <pvPortMalloc+0x150>)
   83014:	681b      	ldr	r3, [r3, #0]
   83016:	697a      	ldr	r2, [r7, #20]
   83018:	429a      	cmp	r2, r3
   8301a:	d043      	beq.n	830a4 <pvPortMalloc+0x124>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
   8301c:	693b      	ldr	r3, [r7, #16]
   8301e:	681a      	ldr	r2, [r3, #0]
   83020:	2308      	movs	r3, #8
   83022:	4413      	add	r3, r2
   83024:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   83026:	697b      	ldr	r3, [r7, #20]
   83028:	681a      	ldr	r2, [r3, #0]
   8302a:	693b      	ldr	r3, [r7, #16]
   8302c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   8302e:	697b      	ldr	r3, [r7, #20]
   83030:	685a      	ldr	r2, [r3, #4]
   83032:	687b      	ldr	r3, [r7, #4]
   83034:	1ad2      	subs	r2, r2, r3
   83036:	2308      	movs	r3, #8
   83038:	005b      	lsls	r3, r3, #1
   8303a:	429a      	cmp	r2, r3
   8303c:	d917      	bls.n	8306e <pvPortMalloc+0xee>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   8303e:	697a      	ldr	r2, [r7, #20]
   83040:	687b      	ldr	r3, [r7, #4]
   83042:	4413      	add	r3, r2
   83044:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   83046:	68bb      	ldr	r3, [r7, #8]
   83048:	f003 0307 	and.w	r3, r3, #7
   8304c:	2b00      	cmp	r3, #0
   8304e:	d002      	beq.n	83056 <pvPortMalloc+0xd6>
   83050:	4b22      	ldr	r3, [pc, #136]	; (830dc <pvPortMalloc+0x15c>)
   83052:	4798      	blx	r3
   83054:	e7fe      	b.n	83054 <pvPortMalloc+0xd4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   83056:	697b      	ldr	r3, [r7, #20]
   83058:	685a      	ldr	r2, [r3, #4]
   8305a:	687b      	ldr	r3, [r7, #4]
   8305c:	1ad2      	subs	r2, r2, r3
   8305e:	68bb      	ldr	r3, [r7, #8]
   83060:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
   83062:	697b      	ldr	r3, [r7, #20]
   83064:	687a      	ldr	r2, [r7, #4]
   83066:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   83068:	68b8      	ldr	r0, [r7, #8]
   8306a:	4b1f      	ldr	r3, [pc, #124]	; (830e8 <pvPortMalloc+0x168>)
   8306c:	4798      	blx	r3
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
   8306e:	4b1c      	ldr	r3, [pc, #112]	; (830e0 <pvPortMalloc+0x160>)
   83070:	681a      	ldr	r2, [r3, #0]
   83072:	697b      	ldr	r3, [r7, #20]
   83074:	685b      	ldr	r3, [r3, #4]
   83076:	1ad2      	subs	r2, r2, r3
   83078:	4b19      	ldr	r3, [pc, #100]	; (830e0 <pvPortMalloc+0x160>)
   8307a:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
   8307c:	4b18      	ldr	r3, [pc, #96]	; (830e0 <pvPortMalloc+0x160>)
   8307e:	681a      	ldr	r2, [r3, #0]
   83080:	4b1a      	ldr	r3, [pc, #104]	; (830ec <pvPortMalloc+0x16c>)
   83082:	681b      	ldr	r3, [r3, #0]
   83084:	429a      	cmp	r2, r3
   83086:	d203      	bcs.n	83090 <pvPortMalloc+0x110>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
   83088:	4b15      	ldr	r3, [pc, #84]	; (830e0 <pvPortMalloc+0x160>)
   8308a:	681a      	ldr	r2, [r3, #0]
   8308c:	4b17      	ldr	r3, [pc, #92]	; (830ec <pvPortMalloc+0x16c>)
   8308e:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
   83090:	697b      	ldr	r3, [r7, #20]
   83092:	685a      	ldr	r2, [r3, #4]
   83094:	4b10      	ldr	r3, [pc, #64]	; (830d8 <pvPortMalloc+0x158>)
   83096:	681b      	ldr	r3, [r3, #0]
   83098:	431a      	orrs	r2, r3
   8309a:	697b      	ldr	r3, [r7, #20]
   8309c:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
   8309e:	697b      	ldr	r3, [r7, #20]
   830a0:	2200      	movs	r2, #0
   830a2:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   830a4:	4b12      	ldr	r3, [pc, #72]	; (830f0 <pvPortMalloc+0x170>)
   830a6:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   830a8:	68fb      	ldr	r3, [r7, #12]
   830aa:	2b00      	cmp	r3, #0
   830ac:	d101      	bne.n	830b2 <pvPortMalloc+0x132>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   830ae:	4b11      	ldr	r3, [pc, #68]	; (830f4 <pvPortMalloc+0x174>)
   830b0:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   830b2:	68fb      	ldr	r3, [r7, #12]
   830b4:	f003 0307 	and.w	r3, r3, #7
   830b8:	2b00      	cmp	r3, #0
   830ba:	d002      	beq.n	830c2 <pvPortMalloc+0x142>
   830bc:	4b07      	ldr	r3, [pc, #28]	; (830dc <pvPortMalloc+0x15c>)
   830be:	4798      	blx	r3
   830c0:	e7fe      	b.n	830c0 <pvPortMalloc+0x140>
	return pvReturn;
   830c2:	68fb      	ldr	r3, [r7, #12]
}
   830c4:	4618      	mov	r0, r3
   830c6:	3718      	adds	r7, #24
   830c8:	46bd      	mov	sp, r7
   830ca:	bd80      	pop	{r7, pc}
   830cc:	00083ecd 	.word	0x00083ecd
   830d0:	2007a560 	.word	0x2007a560
   830d4:	0008319d 	.word	0x0008319d
   830d8:	2007a56c 	.word	0x2007a56c
   830dc:	00082e5d 	.word	0x00082e5d
   830e0:	2007a564 	.word	0x2007a564
   830e4:	2007a558 	.word	0x2007a558
   830e8:	00083261 	.word	0x00083261
   830ec:	2007a568 	.word	0x2007a568
   830f0:	00083ee9 	.word	0x00083ee9
   830f4:	00085afd 	.word	0x00085afd

000830f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   830f8:	b580      	push	{r7, lr}
   830fa:	b084      	sub	sp, #16
   830fc:	af00      	add	r7, sp, #0
   830fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   83100:	687b      	ldr	r3, [r7, #4]
   83102:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
   83104:	687b      	ldr	r3, [r7, #4]
   83106:	2b00      	cmp	r3, #0
   83108:	d038      	beq.n	8317c <vPortFree+0x84>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
   8310a:	2308      	movs	r3, #8
   8310c:	425b      	negs	r3, r3
   8310e:	68fa      	ldr	r2, [r7, #12]
   83110:	4413      	add	r3, r2
   83112:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
   83114:	68fb      	ldr	r3, [r7, #12]
   83116:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
   83118:	68bb      	ldr	r3, [r7, #8]
   8311a:	685a      	ldr	r2, [r3, #4]
   8311c:	4b19      	ldr	r3, [pc, #100]	; (83184 <vPortFree+0x8c>)
   8311e:	681b      	ldr	r3, [r3, #0]
   83120:	4013      	ands	r3, r2
   83122:	2b00      	cmp	r3, #0
   83124:	d102      	bne.n	8312c <vPortFree+0x34>
   83126:	4b18      	ldr	r3, [pc, #96]	; (83188 <vPortFree+0x90>)
   83128:	4798      	blx	r3
   8312a:	e7fe      	b.n	8312a <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
   8312c:	68bb      	ldr	r3, [r7, #8]
   8312e:	681b      	ldr	r3, [r3, #0]
   83130:	2b00      	cmp	r3, #0
   83132:	d002      	beq.n	8313a <vPortFree+0x42>
   83134:	4b14      	ldr	r3, [pc, #80]	; (83188 <vPortFree+0x90>)
   83136:	4798      	blx	r3
   83138:	e7fe      	b.n	83138 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
   8313a:	68bb      	ldr	r3, [r7, #8]
   8313c:	685a      	ldr	r2, [r3, #4]
   8313e:	4b11      	ldr	r3, [pc, #68]	; (83184 <vPortFree+0x8c>)
   83140:	681b      	ldr	r3, [r3, #0]
   83142:	4013      	ands	r3, r2
   83144:	2b00      	cmp	r3, #0
   83146:	d019      	beq.n	8317c <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
   83148:	68bb      	ldr	r3, [r7, #8]
   8314a:	681b      	ldr	r3, [r3, #0]
   8314c:	2b00      	cmp	r3, #0
   8314e:	d115      	bne.n	8317c <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
   83150:	68bb      	ldr	r3, [r7, #8]
   83152:	685a      	ldr	r2, [r3, #4]
   83154:	4b0b      	ldr	r3, [pc, #44]	; (83184 <vPortFree+0x8c>)
   83156:	681b      	ldr	r3, [r3, #0]
   83158:	43db      	mvns	r3, r3
   8315a:	401a      	ands	r2, r3
   8315c:	68bb      	ldr	r3, [r7, #8]
   8315e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
   83160:	4b0a      	ldr	r3, [pc, #40]	; (8318c <vPortFree+0x94>)
   83162:	4798      	blx	r3
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
   83164:	68bb      	ldr	r3, [r7, #8]
   83166:	685a      	ldr	r2, [r3, #4]
   83168:	4b09      	ldr	r3, [pc, #36]	; (83190 <vPortFree+0x98>)
   8316a:	681b      	ldr	r3, [r3, #0]
   8316c:	441a      	add	r2, r3
   8316e:	4b08      	ldr	r3, [pc, #32]	; (83190 <vPortFree+0x98>)
   83170:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   83172:	68b8      	ldr	r0, [r7, #8]
   83174:	4b07      	ldr	r3, [pc, #28]	; (83194 <vPortFree+0x9c>)
   83176:	4798      	blx	r3
				}
				( void ) xTaskResumeAll();
   83178:	4b07      	ldr	r3, [pc, #28]	; (83198 <vPortFree+0xa0>)
   8317a:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   8317c:	3710      	adds	r7, #16
   8317e:	46bd      	mov	sp, r7
   83180:	bd80      	pop	{r7, pc}
   83182:	bf00      	nop
   83184:	2007a56c 	.word	0x2007a56c
   83188:	00082e5d 	.word	0x00082e5d
   8318c:	00083ecd 	.word	0x00083ecd
   83190:	2007a564 	.word	0x2007a564
   83194:	00083261 	.word	0x00083261
   83198:	00083ee9 	.word	0x00083ee9

0008319c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   8319c:	b480      	push	{r7}
   8319e:	b085      	sub	sp, #20
   831a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
   831a2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
   831a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
   831a8:	4b27      	ldr	r3, [pc, #156]	; (83248 <prvHeapInit+0xac>)
   831aa:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
   831ac:	68fb      	ldr	r3, [r7, #12]
   831ae:	f003 0307 	and.w	r3, r3, #7
   831b2:	2b00      	cmp	r3, #0
   831b4:	d00c      	beq.n	831d0 <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
   831b6:	68fb      	ldr	r3, [r7, #12]
   831b8:	3307      	adds	r3, #7
   831ba:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   831bc:	68fb      	ldr	r3, [r7, #12]
   831be:	f023 0307 	bic.w	r3, r3, #7
   831c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
   831c4:	68ba      	ldr	r2, [r7, #8]
   831c6:	68fb      	ldr	r3, [r7, #12]
   831c8:	1ad2      	subs	r2, r2, r3
   831ca:	4b1f      	ldr	r3, [pc, #124]	; (83248 <prvHeapInit+0xac>)
   831cc:	4413      	add	r3, r2
   831ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
   831d0:	68fb      	ldr	r3, [r7, #12]
   831d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   831d4:	4b1d      	ldr	r3, [pc, #116]	; (8324c <prvHeapInit+0xb0>)
   831d6:	687a      	ldr	r2, [r7, #4]
   831d8:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   831da:	4b1c      	ldr	r3, [pc, #112]	; (8324c <prvHeapInit+0xb0>)
   831dc:	2200      	movs	r2, #0
   831de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
   831e0:	687a      	ldr	r2, [r7, #4]
   831e2:	68bb      	ldr	r3, [r7, #8]
   831e4:	4413      	add	r3, r2
   831e6:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
   831e8:	2308      	movs	r3, #8
   831ea:	68fa      	ldr	r2, [r7, #12]
   831ec:	1ad3      	subs	r3, r2, r3
   831ee:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   831f0:	68fb      	ldr	r3, [r7, #12]
   831f2:	f023 0307 	bic.w	r3, r3, #7
   831f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
   831f8:	68fa      	ldr	r2, [r7, #12]
   831fa:	4b15      	ldr	r3, [pc, #84]	; (83250 <prvHeapInit+0xb4>)
   831fc:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
   831fe:	4b14      	ldr	r3, [pc, #80]	; (83250 <prvHeapInit+0xb4>)
   83200:	681b      	ldr	r3, [r3, #0]
   83202:	2200      	movs	r2, #0
   83204:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
   83206:	4b12      	ldr	r3, [pc, #72]	; (83250 <prvHeapInit+0xb4>)
   83208:	681b      	ldr	r3, [r3, #0]
   8320a:	2200      	movs	r2, #0
   8320c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   8320e:	687b      	ldr	r3, [r7, #4]
   83210:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
   83212:	683b      	ldr	r3, [r7, #0]
   83214:	68fa      	ldr	r2, [r7, #12]
   83216:	1ad2      	subs	r2, r2, r3
   83218:	683b      	ldr	r3, [r7, #0]
   8321a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   8321c:	4b0c      	ldr	r3, [pc, #48]	; (83250 <prvHeapInit+0xb4>)
   8321e:	681a      	ldr	r2, [r3, #0]
   83220:	683b      	ldr	r3, [r7, #0]
   83222:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   83224:	683b      	ldr	r3, [r7, #0]
   83226:	685a      	ldr	r2, [r3, #4]
   83228:	4b0a      	ldr	r3, [pc, #40]	; (83254 <prvHeapInit+0xb8>)
   8322a:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   8322c:	683b      	ldr	r3, [r7, #0]
   8322e:	685a      	ldr	r2, [r3, #4]
   83230:	4b09      	ldr	r3, [pc, #36]	; (83258 <prvHeapInit+0xbc>)
   83232:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
   83234:	4b09      	ldr	r3, [pc, #36]	; (8325c <prvHeapInit+0xc0>)
   83236:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   8323a:	601a      	str	r2, [r3, #0]
}
   8323c:	3714      	adds	r7, #20
   8323e:	46bd      	mov	sp, r7
   83240:	f85d 7b04 	ldr.w	r7, [sp], #4
   83244:	4770      	bx	lr
   83246:	bf00      	nop
   83248:	20070558 	.word	0x20070558
   8324c:	2007a558 	.word	0x2007a558
   83250:	2007a560 	.word	0x2007a560
   83254:	2007a568 	.word	0x2007a568
   83258:	2007a564 	.word	0x2007a564
   8325c:	2007a56c 	.word	0x2007a56c

00083260 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
   83260:	b480      	push	{r7}
   83262:	b085      	sub	sp, #20
   83264:	af00      	add	r7, sp, #0
   83266:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   83268:	4b27      	ldr	r3, [pc, #156]	; (83308 <prvInsertBlockIntoFreeList+0xa8>)
   8326a:	60fb      	str	r3, [r7, #12]
   8326c:	e002      	b.n	83274 <prvInsertBlockIntoFreeList+0x14>
   8326e:	68fb      	ldr	r3, [r7, #12]
   83270:	681b      	ldr	r3, [r3, #0]
   83272:	60fb      	str	r3, [r7, #12]
   83274:	68fb      	ldr	r3, [r7, #12]
   83276:	681a      	ldr	r2, [r3, #0]
   83278:	687b      	ldr	r3, [r7, #4]
   8327a:	429a      	cmp	r2, r3
   8327c:	d3f7      	bcc.n	8326e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
   8327e:	68fb      	ldr	r3, [r7, #12]
   83280:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
   83282:	68fb      	ldr	r3, [r7, #12]
   83284:	685b      	ldr	r3, [r3, #4]
   83286:	68ba      	ldr	r2, [r7, #8]
   83288:	441a      	add	r2, r3
   8328a:	687b      	ldr	r3, [r7, #4]
   8328c:	429a      	cmp	r2, r3
   8328e:	d108      	bne.n	832a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   83290:	68fb      	ldr	r3, [r7, #12]
   83292:	685a      	ldr	r2, [r3, #4]
   83294:	687b      	ldr	r3, [r7, #4]
   83296:	685b      	ldr	r3, [r3, #4]
   83298:	441a      	add	r2, r3
   8329a:	68fb      	ldr	r3, [r7, #12]
   8329c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
   8329e:	68fb      	ldr	r3, [r7, #12]
   832a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
   832a2:	687b      	ldr	r3, [r7, #4]
   832a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
   832a6:	687b      	ldr	r3, [r7, #4]
   832a8:	685b      	ldr	r3, [r3, #4]
   832aa:	68ba      	ldr	r2, [r7, #8]
   832ac:	441a      	add	r2, r3
   832ae:	68fb      	ldr	r3, [r7, #12]
   832b0:	681b      	ldr	r3, [r3, #0]
   832b2:	429a      	cmp	r2, r3
   832b4:	d118      	bne.n	832e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   832b6:	68fb      	ldr	r3, [r7, #12]
   832b8:	681a      	ldr	r2, [r3, #0]
   832ba:	4b14      	ldr	r3, [pc, #80]	; (8330c <prvInsertBlockIntoFreeList+0xac>)
   832bc:	681b      	ldr	r3, [r3, #0]
   832be:	429a      	cmp	r2, r3
   832c0:	d00d      	beq.n	832de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   832c2:	687b      	ldr	r3, [r7, #4]
   832c4:	685a      	ldr	r2, [r3, #4]
   832c6:	68fb      	ldr	r3, [r7, #12]
   832c8:	681b      	ldr	r3, [r3, #0]
   832ca:	685b      	ldr	r3, [r3, #4]
   832cc:	441a      	add	r2, r3
   832ce:	687b      	ldr	r3, [r7, #4]
   832d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   832d2:	68fb      	ldr	r3, [r7, #12]
   832d4:	681b      	ldr	r3, [r3, #0]
   832d6:	681a      	ldr	r2, [r3, #0]
   832d8:	687b      	ldr	r3, [r7, #4]
   832da:	601a      	str	r2, [r3, #0]
   832dc:	e008      	b.n	832f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   832de:	4b0b      	ldr	r3, [pc, #44]	; (8330c <prvInsertBlockIntoFreeList+0xac>)
   832e0:	681a      	ldr	r2, [r3, #0]
   832e2:	687b      	ldr	r3, [r7, #4]
   832e4:	601a      	str	r2, [r3, #0]
   832e6:	e003      	b.n	832f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
   832e8:	68fb      	ldr	r3, [r7, #12]
   832ea:	681a      	ldr	r2, [r3, #0]
   832ec:	687b      	ldr	r3, [r7, #4]
   832ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   832f0:	68fa      	ldr	r2, [r7, #12]
   832f2:	687b      	ldr	r3, [r7, #4]
   832f4:	429a      	cmp	r2, r3
   832f6:	d002      	beq.n	832fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   832f8:	68fb      	ldr	r3, [r7, #12]
   832fa:	687a      	ldr	r2, [r7, #4]
   832fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   832fe:	3714      	adds	r7, #20
   83300:	46bd      	mov	sp, r7
   83302:	f85d 7b04 	ldr.w	r7, [sp], #4
   83306:	4770      	bx	lr
   83308:	2007a558 	.word	0x2007a558
   8330c:	2007a560 	.word	0x2007a560

00083310 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
   83310:	b580      	push	{r7, lr}
   83312:	b084      	sub	sp, #16
   83314:	af00      	add	r7, sp, #0
   83316:	6078      	str	r0, [r7, #4]
   83318:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   8331a:	687b      	ldr	r3, [r7, #4]
   8331c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
   8331e:	68fb      	ldr	r3, [r7, #12]
   83320:	2b00      	cmp	r3, #0
   83322:	d102      	bne.n	8332a <xQueueGenericReset+0x1a>
   83324:	4b26      	ldr	r3, [pc, #152]	; (833c0 <xQueueGenericReset+0xb0>)
   83326:	4798      	blx	r3
   83328:	e7fe      	b.n	83328 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
   8332a:	4b26      	ldr	r3, [pc, #152]	; (833c4 <xQueueGenericReset+0xb4>)
   8332c:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   8332e:	68fb      	ldr	r3, [r7, #12]
   83330:	681a      	ldr	r2, [r3, #0]
   83332:	68fb      	ldr	r3, [r7, #12]
   83334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   83336:	68f9      	ldr	r1, [r7, #12]
   83338:	6c09      	ldr	r1, [r1, #64]	; 0x40
   8333a:	fb01 f303 	mul.w	r3, r1, r3
   8333e:	441a      	add	r2, r3
   83340:	68fb      	ldr	r3, [r7, #12]
   83342:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
   83344:	68fb      	ldr	r3, [r7, #12]
   83346:	2200      	movs	r2, #0
   83348:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   8334a:	68fb      	ldr	r3, [r7, #12]
   8334c:	681a      	ldr	r2, [r3, #0]
   8334e:	68fb      	ldr	r3, [r7, #12]
   83350:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
   83352:	68fb      	ldr	r3, [r7, #12]
   83354:	681a      	ldr	r2, [r3, #0]
   83356:	68fb      	ldr	r3, [r7, #12]
   83358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8335a:	3b01      	subs	r3, #1
   8335c:	68f9      	ldr	r1, [r7, #12]
   8335e:	6c09      	ldr	r1, [r1, #64]	; 0x40
   83360:	fb01 f303 	mul.w	r3, r1, r3
   83364:	441a      	add	r2, r3
   83366:	68fb      	ldr	r3, [r7, #12]
   83368:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   8336a:	68fb      	ldr	r3, [r7, #12]
   8336c:	f04f 32ff 	mov.w	r2, #4294967295
   83370:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   83372:	68fb      	ldr	r3, [r7, #12]
   83374:	f04f 32ff 	mov.w	r2, #4294967295
   83378:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   8337a:	683b      	ldr	r3, [r7, #0]
   8337c:	2b00      	cmp	r3, #0
   8337e:	d10e      	bne.n	8339e <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   83380:	68fb      	ldr	r3, [r7, #12]
   83382:	691b      	ldr	r3, [r3, #16]
   83384:	2b00      	cmp	r3, #0
   83386:	d014      	beq.n	833b2 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   83388:	68fb      	ldr	r3, [r7, #12]
   8338a:	3310      	adds	r3, #16
   8338c:	4618      	mov	r0, r3
   8338e:	4b0e      	ldr	r3, [pc, #56]	; (833c8 <xQueueGenericReset+0xb8>)
   83390:	4798      	blx	r3
   83392:	4603      	mov	r3, r0
   83394:	2b01      	cmp	r3, #1
   83396:	d10c      	bne.n	833b2 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
   83398:	4b0c      	ldr	r3, [pc, #48]	; (833cc <xQueueGenericReset+0xbc>)
   8339a:	4798      	blx	r3
   8339c:	e009      	b.n	833b2 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   8339e:	68fb      	ldr	r3, [r7, #12]
   833a0:	3310      	adds	r3, #16
   833a2:	4618      	mov	r0, r3
   833a4:	4b0a      	ldr	r3, [pc, #40]	; (833d0 <xQueueGenericReset+0xc0>)
   833a6:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   833a8:	68fb      	ldr	r3, [r7, #12]
   833aa:	3324      	adds	r3, #36	; 0x24
   833ac:	4618      	mov	r0, r3
   833ae:	4b08      	ldr	r3, [pc, #32]	; (833d0 <xQueueGenericReset+0xc0>)
   833b0:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
   833b2:	4b08      	ldr	r3, [pc, #32]	; (833d4 <xQueueGenericReset+0xc4>)
   833b4:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
   833b6:	2301      	movs	r3, #1
}
   833b8:	4618      	mov	r0, r3
   833ba:	3710      	adds	r7, #16
   833bc:	46bd      	mov	sp, r7
   833be:	bd80      	pop	{r7, pc}
   833c0:	00082e5d 	.word	0x00082e5d
   833c4:	00082de1 	.word	0x00082de1
   833c8:	000843d1 	.word	0x000843d1
   833cc:	00082dc1 	.word	0x00082dc1
   833d0:	00082ad5 	.word	0x00082ad5
   833d4:	00082e25 	.word	0x00082e25

000833d8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
   833d8:	b580      	push	{r7, lr}
   833da:	b088      	sub	sp, #32
   833dc:	af00      	add	r7, sp, #0
   833de:	60f8      	str	r0, [r7, #12]
   833e0:	60b9      	str	r1, [r7, #8]
   833e2:	4613      	mov	r3, r2
   833e4:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
   833e6:	2300      	movs	r3, #0
   833e8:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( UBaseType_t ) 0 )
   833ea:	68fb      	ldr	r3, [r7, #12]
   833ec:	2b00      	cmp	r3, #0
   833ee:	d026      	beq.n	8343e <xQueueGenericCreate+0x66>
	{
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
   833f0:	204c      	movs	r0, #76	; 0x4c
   833f2:	4b18      	ldr	r3, [pc, #96]	; (83454 <xQueueGenericCreate+0x7c>)
   833f4:	4798      	blx	r3
   833f6:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
   833f8:	69bb      	ldr	r3, [r7, #24]
   833fa:	2b00      	cmp	r3, #0
   833fc:	d01f      	beq.n	8343e <xQueueGenericCreate+0x66>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   833fe:	68fb      	ldr	r3, [r7, #12]
   83400:	68ba      	ldr	r2, [r7, #8]
   83402:	fb02 f303 	mul.w	r3, r2, r3
   83406:	3301      	adds	r3, #1
   83408:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
   8340a:	6978      	ldr	r0, [r7, #20]
   8340c:	4b11      	ldr	r3, [pc, #68]	; (83454 <xQueueGenericCreate+0x7c>)
   8340e:	4798      	blx	r3
   83410:	4602      	mov	r2, r0
   83412:	69bb      	ldr	r3, [r7, #24]
   83414:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
   83416:	69bb      	ldr	r3, [r7, #24]
   83418:	681b      	ldr	r3, [r3, #0]
   8341a:	2b00      	cmp	r3, #0
   8341c:	d00c      	beq.n	83438 <xQueueGenericCreate+0x60>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   8341e:	69bb      	ldr	r3, [r7, #24]
   83420:	68fa      	ldr	r2, [r7, #12]
   83422:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   83424:	69bb      	ldr	r3, [r7, #24]
   83426:	68ba      	ldr	r2, [r7, #8]
   83428:	641a      	str	r2, [r3, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
   8342a:	69b8      	ldr	r0, [r7, #24]
   8342c:	2101      	movs	r1, #1
   8342e:	4b0a      	ldr	r3, [pc, #40]	; (83458 <xQueueGenericCreate+0x80>)
   83430:	4798      	blx	r3
					pxNewQueue->pxQueueSetContainer = NULL;
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
   83432:	69bb      	ldr	r3, [r7, #24]
   83434:	61fb      	str	r3, [r7, #28]
   83436:	e002      	b.n	8343e <xQueueGenericCreate+0x66>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   83438:	69b8      	ldr	r0, [r7, #24]
   8343a:	4b08      	ldr	r3, [pc, #32]	; (8345c <xQueueGenericCreate+0x84>)
   8343c:	4798      	blx	r3
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   8343e:	69fb      	ldr	r3, [r7, #28]
   83440:	2b00      	cmp	r3, #0
   83442:	d102      	bne.n	8344a <xQueueGenericCreate+0x72>
   83444:	4b06      	ldr	r3, [pc, #24]	; (83460 <xQueueGenericCreate+0x88>)
   83446:	4798      	blx	r3
   83448:	e7fe      	b.n	83448 <xQueueGenericCreate+0x70>

	return xReturn;
   8344a:	69fb      	ldr	r3, [r7, #28]
}
   8344c:	4618      	mov	r0, r3
   8344e:	3720      	adds	r7, #32
   83450:	46bd      	mov	sp, r7
   83452:	bd80      	pop	{r7, pc}
   83454:	00082f81 	.word	0x00082f81
   83458:	00083311 	.word	0x00083311
   8345c:	000830f9 	.word	0x000830f9
   83460:	00082e5d 	.word	0x00082e5d

00083464 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
   83464:	b580      	push	{r7, lr}
   83466:	b08a      	sub	sp, #40	; 0x28
   83468:	af00      	add	r7, sp, #0
   8346a:	60f8      	str	r0, [r7, #12]
   8346c:	60b9      	str	r1, [r7, #8]
   8346e:	607a      	str	r2, [r7, #4]
   83470:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
   83472:	2300      	movs	r3, #0
   83474:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   83476:	68fb      	ldr	r3, [r7, #12]
   83478:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   8347a:	6a3b      	ldr	r3, [r7, #32]
   8347c:	2b00      	cmp	r3, #0
   8347e:	d102      	bne.n	83486 <xQueueGenericSend+0x22>
   83480:	4b5b      	ldr	r3, [pc, #364]	; (835f0 <xQueueGenericSend+0x18c>)
   83482:	4798      	blx	r3
   83484:	e7fe      	b.n	83484 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   83486:	68bb      	ldr	r3, [r7, #8]
   83488:	2b00      	cmp	r3, #0
   8348a:	d103      	bne.n	83494 <xQueueGenericSend+0x30>
   8348c:	6a3b      	ldr	r3, [r7, #32]
   8348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83490:	2b00      	cmp	r3, #0
   83492:	d101      	bne.n	83498 <xQueueGenericSend+0x34>
   83494:	2301      	movs	r3, #1
   83496:	e000      	b.n	8349a <xQueueGenericSend+0x36>
   83498:	2300      	movs	r3, #0
   8349a:	2b00      	cmp	r3, #0
   8349c:	d102      	bne.n	834a4 <xQueueGenericSend+0x40>
   8349e:	4b54      	ldr	r3, [pc, #336]	; (835f0 <xQueueGenericSend+0x18c>)
   834a0:	4798      	blx	r3
   834a2:	e7fe      	b.n	834a2 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   834a4:	683b      	ldr	r3, [r7, #0]
   834a6:	2b02      	cmp	r3, #2
   834a8:	d103      	bne.n	834b2 <xQueueGenericSend+0x4e>
   834aa:	6a3b      	ldr	r3, [r7, #32]
   834ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   834ae:	2b01      	cmp	r3, #1
   834b0:	d101      	bne.n	834b6 <xQueueGenericSend+0x52>
   834b2:	2301      	movs	r3, #1
   834b4:	e000      	b.n	834b8 <xQueueGenericSend+0x54>
   834b6:	2300      	movs	r3, #0
   834b8:	2b00      	cmp	r3, #0
   834ba:	d102      	bne.n	834c2 <xQueueGenericSend+0x5e>
   834bc:	4b4c      	ldr	r3, [pc, #304]	; (835f0 <xQueueGenericSend+0x18c>)
   834be:	4798      	blx	r3
   834c0:	e7fe      	b.n	834c0 <xQueueGenericSend+0x5c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   834c2:	4b4c      	ldr	r3, [pc, #304]	; (835f4 <xQueueGenericSend+0x190>)
   834c4:	4798      	blx	r3
   834c6:	4603      	mov	r3, r0
   834c8:	2b00      	cmp	r3, #0
   834ca:	d102      	bne.n	834d2 <xQueueGenericSend+0x6e>
   834cc:	687b      	ldr	r3, [r7, #4]
   834ce:	2b00      	cmp	r3, #0
   834d0:	d101      	bne.n	834d6 <xQueueGenericSend+0x72>
   834d2:	2301      	movs	r3, #1
   834d4:	e000      	b.n	834d8 <xQueueGenericSend+0x74>
   834d6:	2300      	movs	r3, #0
   834d8:	2b00      	cmp	r3, #0
   834da:	d102      	bne.n	834e2 <xQueueGenericSend+0x7e>
   834dc:	4b44      	ldr	r3, [pc, #272]	; (835f0 <xQueueGenericSend+0x18c>)
   834de:	4798      	blx	r3
   834e0:	e7fe      	b.n	834e0 <xQueueGenericSend+0x7c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   834e2:	4b45      	ldr	r3, [pc, #276]	; (835f8 <xQueueGenericSend+0x194>)
   834e4:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   834e6:	6a3b      	ldr	r3, [r7, #32]
   834e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   834ea:	6a3b      	ldr	r3, [r7, #32]
   834ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   834ee:	429a      	cmp	r2, r3
   834f0:	d302      	bcc.n	834f8 <xQueueGenericSend+0x94>
   834f2:	683b      	ldr	r3, [r7, #0]
   834f4:	2b02      	cmp	r3, #2
   834f6:	d11d      	bne.n	83534 <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   834f8:	6a38      	ldr	r0, [r7, #32]
   834fa:	68b9      	ldr	r1, [r7, #8]
   834fc:	683a      	ldr	r2, [r7, #0]
   834fe:	4b3f      	ldr	r3, [pc, #252]	; (835fc <xQueueGenericSend+0x198>)
   83500:	4798      	blx	r3
   83502:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   83504:	6a3b      	ldr	r3, [r7, #32]
   83506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83508:	2b00      	cmp	r3, #0
   8350a:	d00a      	beq.n	83522 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   8350c:	6a3b      	ldr	r3, [r7, #32]
   8350e:	3324      	adds	r3, #36	; 0x24
   83510:	4618      	mov	r0, r3
   83512:	4b3b      	ldr	r3, [pc, #236]	; (83600 <xQueueGenericSend+0x19c>)
   83514:	4798      	blx	r3
   83516:	4603      	mov	r3, r0
   83518:	2b01      	cmp	r3, #1
   8351a:	d107      	bne.n	8352c <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
   8351c:	4b39      	ldr	r3, [pc, #228]	; (83604 <xQueueGenericSend+0x1a0>)
   8351e:	4798      	blx	r3
   83520:	e004      	b.n	8352c <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
   83522:	69fb      	ldr	r3, [r7, #28]
   83524:	2b00      	cmp	r3, #0
   83526:	d001      	beq.n	8352c <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
   83528:	4b36      	ldr	r3, [pc, #216]	; (83604 <xQueueGenericSend+0x1a0>)
   8352a:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
   8352c:	4b36      	ldr	r3, [pc, #216]	; (83608 <xQueueGenericSend+0x1a4>)
   8352e:	4798      	blx	r3
				return pdPASS;
   83530:	2301      	movs	r3, #1
   83532:	e059      	b.n	835e8 <xQueueGenericSend+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   83534:	687b      	ldr	r3, [r7, #4]
   83536:	2b00      	cmp	r3, #0
   83538:	d103      	bne.n	83542 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8353a:	4b33      	ldr	r3, [pc, #204]	; (83608 <xQueueGenericSend+0x1a4>)
   8353c:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   8353e:	2300      	movs	r3, #0
   83540:	e052      	b.n	835e8 <xQueueGenericSend+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
   83542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83544:	2b00      	cmp	r3, #0
   83546:	d106      	bne.n	83556 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   83548:	f107 0314 	add.w	r3, r7, #20
   8354c:	4618      	mov	r0, r3
   8354e:	4b2f      	ldr	r3, [pc, #188]	; (8360c <xQueueGenericSend+0x1a8>)
   83550:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   83552:	2301      	movs	r3, #1
   83554:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   83556:	4b2c      	ldr	r3, [pc, #176]	; (83608 <xQueueGenericSend+0x1a4>)
   83558:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8355a:	4b2d      	ldr	r3, [pc, #180]	; (83610 <xQueueGenericSend+0x1ac>)
   8355c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8355e:	4b26      	ldr	r3, [pc, #152]	; (835f8 <xQueueGenericSend+0x194>)
   83560:	4798      	blx	r3
   83562:	6a3b      	ldr	r3, [r7, #32]
   83564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83566:	f1b3 3fff 	cmp.w	r3, #4294967295
   8356a:	d102      	bne.n	83572 <xQueueGenericSend+0x10e>
   8356c:	6a3b      	ldr	r3, [r7, #32]
   8356e:	2200      	movs	r2, #0
   83570:	645a      	str	r2, [r3, #68]	; 0x44
   83572:	6a3b      	ldr	r3, [r7, #32]
   83574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   83576:	f1b3 3fff 	cmp.w	r3, #4294967295
   8357a:	d102      	bne.n	83582 <xQueueGenericSend+0x11e>
   8357c:	6a3b      	ldr	r3, [r7, #32]
   8357e:	2200      	movs	r2, #0
   83580:	649a      	str	r2, [r3, #72]	; 0x48
   83582:	4b21      	ldr	r3, [pc, #132]	; (83608 <xQueueGenericSend+0x1a4>)
   83584:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   83586:	f107 0214 	add.w	r2, r7, #20
   8358a:	1d3b      	adds	r3, r7, #4
   8358c:	4610      	mov	r0, r2
   8358e:	4619      	mov	r1, r3
   83590:	4b20      	ldr	r3, [pc, #128]	; (83614 <xQueueGenericSend+0x1b0>)
   83592:	4798      	blx	r3
   83594:	4603      	mov	r3, r0
   83596:	2b00      	cmp	r3, #0
   83598:	d11e      	bne.n	835d8 <xQueueGenericSend+0x174>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   8359a:	6a38      	ldr	r0, [r7, #32]
   8359c:	4b1e      	ldr	r3, [pc, #120]	; (83618 <xQueueGenericSend+0x1b4>)
   8359e:	4798      	blx	r3
   835a0:	4603      	mov	r3, r0
   835a2:	2b00      	cmp	r3, #0
   835a4:	d012      	beq.n	835cc <xQueueGenericSend+0x168>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   835a6:	6a3b      	ldr	r3, [r7, #32]
   835a8:	f103 0210 	add.w	r2, r3, #16
   835ac:	687b      	ldr	r3, [r7, #4]
   835ae:	4610      	mov	r0, r2
   835b0:	4619      	mov	r1, r3
   835b2:	4b1a      	ldr	r3, [pc, #104]	; (8361c <xQueueGenericSend+0x1b8>)
   835b4:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   835b6:	6a38      	ldr	r0, [r7, #32]
   835b8:	4b19      	ldr	r3, [pc, #100]	; (83620 <xQueueGenericSend+0x1bc>)
   835ba:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   835bc:	4b19      	ldr	r3, [pc, #100]	; (83624 <xQueueGenericSend+0x1c0>)
   835be:	4798      	blx	r3
   835c0:	4603      	mov	r3, r0
   835c2:	2b00      	cmp	r3, #0
   835c4:	d10f      	bne.n	835e6 <xQueueGenericSend+0x182>
				{
					portYIELD_WITHIN_API();
   835c6:	4b0f      	ldr	r3, [pc, #60]	; (83604 <xQueueGenericSend+0x1a0>)
   835c8:	4798      	blx	r3
   835ca:	e00c      	b.n	835e6 <xQueueGenericSend+0x182>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   835cc:	6a38      	ldr	r0, [r7, #32]
   835ce:	4b14      	ldr	r3, [pc, #80]	; (83620 <xQueueGenericSend+0x1bc>)
   835d0:	4798      	blx	r3
				( void ) xTaskResumeAll();
   835d2:	4b14      	ldr	r3, [pc, #80]	; (83624 <xQueueGenericSend+0x1c0>)
   835d4:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
   835d6:	e784      	b.n	834e2 <xQueueGenericSend+0x7e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   835d8:	6a38      	ldr	r0, [r7, #32]
   835da:	4b11      	ldr	r3, [pc, #68]	; (83620 <xQueueGenericSend+0x1bc>)
   835dc:	4798      	blx	r3
			( void ) xTaskResumeAll();
   835de:	4b11      	ldr	r3, [pc, #68]	; (83624 <xQueueGenericSend+0x1c0>)
   835e0:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   835e2:	2300      	movs	r3, #0
   835e4:	e000      	b.n	835e8 <xQueueGenericSend+0x184>
		}
	}
   835e6:	e77c      	b.n	834e2 <xQueueGenericSend+0x7e>
}
   835e8:	4618      	mov	r0, r3
   835ea:	3728      	adds	r7, #40	; 0x28
   835ec:	46bd      	mov	sp, r7
   835ee:	bd80      	pop	{r7, pc}
   835f0:	00082e5d 	.word	0x00082e5d
   835f4:	000848a9 	.word	0x000848a9
   835f8:	00082de1 	.word	0x00082de1
   835fc:	00083921 	.word	0x00083921
   83600:	000843d1 	.word	0x000843d1
   83604:	00082dc1 	.word	0x00082dc1
   83608:	00082e25 	.word	0x00082e25
   8360c:	00084491 	.word	0x00084491
   83610:	00083ecd 	.word	0x00083ecd
   83614:	000844c9 	.word	0x000844c9
   83618:	00083b31 	.word	0x00083b31
   8361c:	000842b1 	.word	0x000842b1
   83620:	00083a55 	.word	0x00083a55
   83624:	00083ee9 	.word	0x00083ee9

00083628 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
   83628:	b580      	push	{r7, lr}
   8362a:	b088      	sub	sp, #32
   8362c:	af00      	add	r7, sp, #0
   8362e:	60f8      	str	r0, [r7, #12]
   83630:	60b9      	str	r1, [r7, #8]
   83632:	607a      	str	r2, [r7, #4]
   83634:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   83636:	68fb      	ldr	r3, [r7, #12]
   83638:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   8363a:	69bb      	ldr	r3, [r7, #24]
   8363c:	2b00      	cmp	r3, #0
   8363e:	d102      	bne.n	83646 <xQueueGenericSendFromISR+0x1e>
   83640:	4b33      	ldr	r3, [pc, #204]	; (83710 <xQueueGenericSendFromISR+0xe8>)
   83642:	4798      	blx	r3
   83644:	e7fe      	b.n	83644 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   83646:	68bb      	ldr	r3, [r7, #8]
   83648:	2b00      	cmp	r3, #0
   8364a:	d103      	bne.n	83654 <xQueueGenericSendFromISR+0x2c>
   8364c:	69bb      	ldr	r3, [r7, #24]
   8364e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83650:	2b00      	cmp	r3, #0
   83652:	d101      	bne.n	83658 <xQueueGenericSendFromISR+0x30>
   83654:	2301      	movs	r3, #1
   83656:	e000      	b.n	8365a <xQueueGenericSendFromISR+0x32>
   83658:	2300      	movs	r3, #0
   8365a:	2b00      	cmp	r3, #0
   8365c:	d102      	bne.n	83664 <xQueueGenericSendFromISR+0x3c>
   8365e:	4b2c      	ldr	r3, [pc, #176]	; (83710 <xQueueGenericSendFromISR+0xe8>)
   83660:	4798      	blx	r3
   83662:	e7fe      	b.n	83662 <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   83664:	683b      	ldr	r3, [r7, #0]
   83666:	2b02      	cmp	r3, #2
   83668:	d103      	bne.n	83672 <xQueueGenericSendFromISR+0x4a>
   8366a:	69bb      	ldr	r3, [r7, #24]
   8366c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8366e:	2b01      	cmp	r3, #1
   83670:	d101      	bne.n	83676 <xQueueGenericSendFromISR+0x4e>
   83672:	2301      	movs	r3, #1
   83674:	e000      	b.n	83678 <xQueueGenericSendFromISR+0x50>
   83676:	2300      	movs	r3, #0
   83678:	2b00      	cmp	r3, #0
   8367a:	d102      	bne.n	83682 <xQueueGenericSendFromISR+0x5a>
   8367c:	4b24      	ldr	r3, [pc, #144]	; (83710 <xQueueGenericSendFromISR+0xe8>)
   8367e:	4798      	blx	r3
   83680:	e7fe      	b.n	83680 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   83682:	4b24      	ldr	r3, [pc, #144]	; (83714 <xQueueGenericSendFromISR+0xec>)
   83684:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   83686:	4b22      	ldr	r3, [pc, #136]	; (83710 <xQueueGenericSendFromISR+0xe8>)
   83688:	4798      	blx	r3
   8368a:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   8368c:	69bb      	ldr	r3, [r7, #24]
   8368e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   83690:	69bb      	ldr	r3, [r7, #24]
   83692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   83694:	429a      	cmp	r2, r3
   83696:	d302      	bcc.n	8369e <xQueueGenericSendFromISR+0x76>
   83698:	683b      	ldr	r3, [r7, #0]
   8369a:	2b02      	cmp	r3, #2
   8369c:	d12d      	bne.n	836fa <xQueueGenericSendFromISR+0xd2>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			if( prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition ) != pdFALSE )
   8369e:	69b8      	ldr	r0, [r7, #24]
   836a0:	68b9      	ldr	r1, [r7, #8]
   836a2:	683a      	ldr	r2, [r7, #0]
   836a4:	4b1c      	ldr	r3, [pc, #112]	; (83718 <xQueueGenericSendFromISR+0xf0>)
   836a6:	4798      	blx	r3
   836a8:	4603      	mov	r3, r0
   836aa:	2b00      	cmp	r3, #0
   836ac:	d005      	beq.n	836ba <xQueueGenericSendFromISR+0x92>
			{
				/* This is a special case that can only be executed if a task
				holds multiple mutexes and then gives the mutexes back in an
				order that is different to that in which they were taken. */
				if( pxHigherPriorityTaskWoken != NULL )
   836ae:	687b      	ldr	r3, [r7, #4]
   836b0:	2b00      	cmp	r3, #0
   836b2:	d002      	beq.n	836ba <xQueueGenericSendFromISR+0x92>
				{
					*pxHigherPriorityTaskWoken = pdTRUE;
   836b4:	687b      	ldr	r3, [r7, #4]
   836b6:	2201      	movs	r2, #1
   836b8:	601a      	str	r2, [r3, #0]
				}
			}

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   836ba:	69bb      	ldr	r3, [r7, #24]
   836bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   836be:	f1b3 3fff 	cmp.w	r3, #4294967295
   836c2:	d112      	bne.n	836ea <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   836c4:	69bb      	ldr	r3, [r7, #24]
   836c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   836c8:	2b00      	cmp	r3, #0
   836ca:	d013      	beq.n	836f4 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   836cc:	69bb      	ldr	r3, [r7, #24]
   836ce:	3324      	adds	r3, #36	; 0x24
   836d0:	4618      	mov	r0, r3
   836d2:	4b12      	ldr	r3, [pc, #72]	; (8371c <xQueueGenericSendFromISR+0xf4>)
   836d4:	4798      	blx	r3
   836d6:	4603      	mov	r3, r0
   836d8:	2b00      	cmp	r3, #0
   836da:	d00b      	beq.n	836f4 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   836dc:	687b      	ldr	r3, [r7, #4]
   836de:	2b00      	cmp	r3, #0
   836e0:	d008      	beq.n	836f4 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   836e2:	687b      	ldr	r3, [r7, #4]
   836e4:	2201      	movs	r2, #1
   836e6:	601a      	str	r2, [r3, #0]
   836e8:	e004      	b.n	836f4 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   836ea:	69bb      	ldr	r3, [r7, #24]
   836ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   836ee:	1c5a      	adds	r2, r3, #1
   836f0:	69bb      	ldr	r3, [r7, #24]
   836f2:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
   836f4:	2301      	movs	r3, #1
   836f6:	61fb      	str	r3, [r7, #28]
   836f8:	e001      	b.n	836fe <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   836fa:	2300      	movs	r3, #0
   836fc:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   836fe:	6978      	ldr	r0, [r7, #20]
   83700:	4b07      	ldr	r3, [pc, #28]	; (83720 <xQueueGenericSendFromISR+0xf8>)
   83702:	4798      	blx	r3

	return xReturn;
   83704:	69fb      	ldr	r3, [r7, #28]
}
   83706:	4618      	mov	r0, r3
   83708:	3720      	adds	r7, #32
   8370a:	46bd      	mov	sp, r7
   8370c:	bd80      	pop	{r7, pc}
   8370e:	bf00      	nop
   83710:	00082e5d 	.word	0x00082e5d
   83714:	00082f25 	.word	0x00082f25
   83718:	00083921 	.word	0x00083921
   8371c:	000843d1 	.word	0x000843d1
   83720:	00082e71 	.word	0x00082e71

00083724 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
   83724:	b580      	push	{r7, lr}
   83726:	b08a      	sub	sp, #40	; 0x28
   83728:	af00      	add	r7, sp, #0
   8372a:	60f8      	str	r0, [r7, #12]
   8372c:	60b9      	str	r1, [r7, #8]
   8372e:	607a      	str	r2, [r7, #4]
   83730:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
   83732:	2300      	movs	r3, #0
   83734:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   83736:	68fb      	ldr	r3, [r7, #12]
   83738:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   8373a:	6a3b      	ldr	r3, [r7, #32]
   8373c:	2b00      	cmp	r3, #0
   8373e:	d102      	bne.n	83746 <xQueueGenericReceive+0x22>
   83740:	4b67      	ldr	r3, [pc, #412]	; (838e0 <xQueueGenericReceive+0x1bc>)
   83742:	4798      	blx	r3
   83744:	e7fe      	b.n	83744 <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   83746:	68bb      	ldr	r3, [r7, #8]
   83748:	2b00      	cmp	r3, #0
   8374a:	d103      	bne.n	83754 <xQueueGenericReceive+0x30>
   8374c:	6a3b      	ldr	r3, [r7, #32]
   8374e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83750:	2b00      	cmp	r3, #0
   83752:	d101      	bne.n	83758 <xQueueGenericReceive+0x34>
   83754:	2301      	movs	r3, #1
   83756:	e000      	b.n	8375a <xQueueGenericReceive+0x36>
   83758:	2300      	movs	r3, #0
   8375a:	2b00      	cmp	r3, #0
   8375c:	d102      	bne.n	83764 <xQueueGenericReceive+0x40>
   8375e:	4b60      	ldr	r3, [pc, #384]	; (838e0 <xQueueGenericReceive+0x1bc>)
   83760:	4798      	blx	r3
   83762:	e7fe      	b.n	83762 <xQueueGenericReceive+0x3e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   83764:	4b5f      	ldr	r3, [pc, #380]	; (838e4 <xQueueGenericReceive+0x1c0>)
   83766:	4798      	blx	r3
   83768:	4603      	mov	r3, r0
   8376a:	2b00      	cmp	r3, #0
   8376c:	d102      	bne.n	83774 <xQueueGenericReceive+0x50>
   8376e:	687b      	ldr	r3, [r7, #4]
   83770:	2b00      	cmp	r3, #0
   83772:	d101      	bne.n	83778 <xQueueGenericReceive+0x54>
   83774:	2301      	movs	r3, #1
   83776:	e000      	b.n	8377a <xQueueGenericReceive+0x56>
   83778:	2300      	movs	r3, #0
   8377a:	2b00      	cmp	r3, #0
   8377c:	d102      	bne.n	83784 <xQueueGenericReceive+0x60>
   8377e:	4b58      	ldr	r3, [pc, #352]	; (838e0 <xQueueGenericReceive+0x1bc>)
   83780:	4798      	blx	r3
   83782:	e7fe      	b.n	83782 <xQueueGenericReceive+0x5e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   83784:	4b58      	ldr	r3, [pc, #352]	; (838e8 <xQueueGenericReceive+0x1c4>)
   83786:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   83788:	6a3b      	ldr	r3, [r7, #32]
   8378a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8378c:	2b00      	cmp	r3, #0
   8378e:	d03b      	beq.n	83808 <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
   83790:	6a3b      	ldr	r3, [r7, #32]
   83792:	68db      	ldr	r3, [r3, #12]
   83794:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   83796:	6a38      	ldr	r0, [r7, #32]
   83798:	68b9      	ldr	r1, [r7, #8]
   8379a:	4b54      	ldr	r3, [pc, #336]	; (838ec <xQueueGenericReceive+0x1c8>)
   8379c:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   8379e:	683b      	ldr	r3, [r7, #0]
   837a0:	2b00      	cmp	r3, #0
   837a2:	d11c      	bne.n	837de <xQueueGenericReceive+0xba>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
   837a4:	6a3b      	ldr	r3, [r7, #32]
   837a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   837a8:	1e5a      	subs	r2, r3, #1
   837aa:	6a3b      	ldr	r3, [r7, #32]
   837ac:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   837ae:	6a3b      	ldr	r3, [r7, #32]
   837b0:	681b      	ldr	r3, [r3, #0]
   837b2:	2b00      	cmp	r3, #0
   837b4:	d104      	bne.n	837c0 <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
   837b6:	4b4e      	ldr	r3, [pc, #312]	; (838f0 <xQueueGenericReceive+0x1cc>)
   837b8:	4798      	blx	r3
   837ba:	4602      	mov	r2, r0
   837bc:	6a3b      	ldr	r3, [r7, #32]
   837be:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   837c0:	6a3b      	ldr	r3, [r7, #32]
   837c2:	691b      	ldr	r3, [r3, #16]
   837c4:	2b00      	cmp	r3, #0
   837c6:	d01b      	beq.n	83800 <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   837c8:	6a3b      	ldr	r3, [r7, #32]
   837ca:	3310      	adds	r3, #16
   837cc:	4618      	mov	r0, r3
   837ce:	4b49      	ldr	r3, [pc, #292]	; (838f4 <xQueueGenericReceive+0x1d0>)
   837d0:	4798      	blx	r3
   837d2:	4603      	mov	r3, r0
   837d4:	2b01      	cmp	r3, #1
   837d6:	d113      	bne.n	83800 <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
   837d8:	4b47      	ldr	r3, [pc, #284]	; (838f8 <xQueueGenericReceive+0x1d4>)
   837da:	4798      	blx	r3
   837dc:	e010      	b.n	83800 <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
   837de:	6a3b      	ldr	r3, [r7, #32]
   837e0:	69fa      	ldr	r2, [r7, #28]
   837e2:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   837e4:	6a3b      	ldr	r3, [r7, #32]
   837e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   837e8:	2b00      	cmp	r3, #0
   837ea:	d009      	beq.n	83800 <xQueueGenericReceive+0xdc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   837ec:	6a3b      	ldr	r3, [r7, #32]
   837ee:	3324      	adds	r3, #36	; 0x24
   837f0:	4618      	mov	r0, r3
   837f2:	4b40      	ldr	r3, [pc, #256]	; (838f4 <xQueueGenericReceive+0x1d0>)
   837f4:	4798      	blx	r3
   837f6:	4603      	mov	r3, r0
   837f8:	2b00      	cmp	r3, #0
   837fa:	d001      	beq.n	83800 <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
   837fc:	4b3e      	ldr	r3, [pc, #248]	; (838f8 <xQueueGenericReceive+0x1d4>)
   837fe:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
   83800:	4b3e      	ldr	r3, [pc, #248]	; (838fc <xQueueGenericReceive+0x1d8>)
   83802:	4798      	blx	r3
				return pdPASS;
   83804:	2301      	movs	r3, #1
   83806:	e066      	b.n	838d6 <xQueueGenericReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   83808:	687b      	ldr	r3, [r7, #4]
   8380a:	2b00      	cmp	r3, #0
   8380c:	d103      	bne.n	83816 <xQueueGenericReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8380e:	4b3b      	ldr	r3, [pc, #236]	; (838fc <xQueueGenericReceive+0x1d8>)
   83810:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   83812:	2300      	movs	r3, #0
   83814:	e05f      	b.n	838d6 <xQueueGenericReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
   83816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83818:	2b00      	cmp	r3, #0
   8381a:	d106      	bne.n	8382a <xQueueGenericReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8381c:	f107 0314 	add.w	r3, r7, #20
   83820:	4618      	mov	r0, r3
   83822:	4b37      	ldr	r3, [pc, #220]	; (83900 <xQueueGenericReceive+0x1dc>)
   83824:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   83826:	2301      	movs	r3, #1
   83828:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   8382a:	4b34      	ldr	r3, [pc, #208]	; (838fc <xQueueGenericReceive+0x1d8>)
   8382c:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8382e:	4b35      	ldr	r3, [pc, #212]	; (83904 <xQueueGenericReceive+0x1e0>)
   83830:	4798      	blx	r3
		prvLockQueue( pxQueue );
   83832:	4b2d      	ldr	r3, [pc, #180]	; (838e8 <xQueueGenericReceive+0x1c4>)
   83834:	4798      	blx	r3
   83836:	6a3b      	ldr	r3, [r7, #32]
   83838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8383a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8383e:	d102      	bne.n	83846 <xQueueGenericReceive+0x122>
   83840:	6a3b      	ldr	r3, [r7, #32]
   83842:	2200      	movs	r2, #0
   83844:	645a      	str	r2, [r3, #68]	; 0x44
   83846:	6a3b      	ldr	r3, [r7, #32]
   83848:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   8384a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8384e:	d102      	bne.n	83856 <xQueueGenericReceive+0x132>
   83850:	6a3b      	ldr	r3, [r7, #32]
   83852:	2200      	movs	r2, #0
   83854:	649a      	str	r2, [r3, #72]	; 0x48
   83856:	4b29      	ldr	r3, [pc, #164]	; (838fc <xQueueGenericReceive+0x1d8>)
   83858:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8385a:	f107 0214 	add.w	r2, r7, #20
   8385e:	1d3b      	adds	r3, r7, #4
   83860:	4610      	mov	r0, r2
   83862:	4619      	mov	r1, r3
   83864:	4b28      	ldr	r3, [pc, #160]	; (83908 <xQueueGenericReceive+0x1e4>)
   83866:	4798      	blx	r3
   83868:	4603      	mov	r3, r0
   8386a:	2b00      	cmp	r3, #0
   8386c:	d12b      	bne.n	838c6 <xQueueGenericReceive+0x1a2>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   8386e:	6a38      	ldr	r0, [r7, #32]
   83870:	4b26      	ldr	r3, [pc, #152]	; (8390c <xQueueGenericReceive+0x1e8>)
   83872:	4798      	blx	r3
   83874:	4603      	mov	r3, r0
   83876:	2b00      	cmp	r3, #0
   83878:	d01f      	beq.n	838ba <xQueueGenericReceive+0x196>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8387a:	6a3b      	ldr	r3, [r7, #32]
   8387c:	681b      	ldr	r3, [r3, #0]
   8387e:	2b00      	cmp	r3, #0
   83880:	d108      	bne.n	83894 <xQueueGenericReceive+0x170>
					{
						taskENTER_CRITICAL();
   83882:	4b19      	ldr	r3, [pc, #100]	; (838e8 <xQueueGenericReceive+0x1c4>)
   83884:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   83886:	6a3b      	ldr	r3, [r7, #32]
   83888:	685b      	ldr	r3, [r3, #4]
   8388a:	4618      	mov	r0, r3
   8388c:	4b20      	ldr	r3, [pc, #128]	; (83910 <xQueueGenericReceive+0x1ec>)
   8388e:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
   83890:	4b1a      	ldr	r3, [pc, #104]	; (838fc <xQueueGenericReceive+0x1d8>)
   83892:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   83894:	6a3b      	ldr	r3, [r7, #32]
   83896:	f103 0224 	add.w	r2, r3, #36	; 0x24
   8389a:	687b      	ldr	r3, [r7, #4]
   8389c:	4610      	mov	r0, r2
   8389e:	4619      	mov	r1, r3
   838a0:	4b1c      	ldr	r3, [pc, #112]	; (83914 <xQueueGenericReceive+0x1f0>)
   838a2:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   838a4:	6a38      	ldr	r0, [r7, #32]
   838a6:	4b1c      	ldr	r3, [pc, #112]	; (83918 <xQueueGenericReceive+0x1f4>)
   838a8:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   838aa:	4b1c      	ldr	r3, [pc, #112]	; (8391c <xQueueGenericReceive+0x1f8>)
   838ac:	4798      	blx	r3
   838ae:	4603      	mov	r3, r0
   838b0:	2b00      	cmp	r3, #0
   838b2:	d10f      	bne.n	838d4 <xQueueGenericReceive+0x1b0>
				{
					portYIELD_WITHIN_API();
   838b4:	4b10      	ldr	r3, [pc, #64]	; (838f8 <xQueueGenericReceive+0x1d4>)
   838b6:	4798      	blx	r3
   838b8:	e00c      	b.n	838d4 <xQueueGenericReceive+0x1b0>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   838ba:	6a38      	ldr	r0, [r7, #32]
   838bc:	4b16      	ldr	r3, [pc, #88]	; (83918 <xQueueGenericReceive+0x1f4>)
   838be:	4798      	blx	r3
				( void ) xTaskResumeAll();
   838c0:	4b16      	ldr	r3, [pc, #88]	; (8391c <xQueueGenericReceive+0x1f8>)
   838c2:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
   838c4:	e75e      	b.n	83784 <xQueueGenericReceive+0x60>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   838c6:	6a38      	ldr	r0, [r7, #32]
   838c8:	4b13      	ldr	r3, [pc, #76]	; (83918 <xQueueGenericReceive+0x1f4>)
   838ca:	4798      	blx	r3
			( void ) xTaskResumeAll();
   838cc:	4b13      	ldr	r3, [pc, #76]	; (8391c <xQueueGenericReceive+0x1f8>)
   838ce:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   838d0:	2300      	movs	r3, #0
   838d2:	e000      	b.n	838d6 <xQueueGenericReceive+0x1b2>
		}
	}
   838d4:	e756      	b.n	83784 <xQueueGenericReceive+0x60>
}
   838d6:	4618      	mov	r0, r3
   838d8:	3728      	adds	r7, #40	; 0x28
   838da:	46bd      	mov	sp, r7
   838dc:	bd80      	pop	{r7, pc}
   838de:	bf00      	nop
   838e0:	00082e5d 	.word	0x00082e5d
   838e4:	000848a9 	.word	0x000848a9
   838e8:	00082de1 	.word	0x00082de1
   838ec:	00083a05 	.word	0x00083a05
   838f0:	00084abd 	.word	0x00084abd
   838f4:	000843d1 	.word	0x000843d1
   838f8:	00082dc1 	.word	0x00082dc1
   838fc:	00082e25 	.word	0x00082e25
   83900:	00084491 	.word	0x00084491
   83904:	00083ecd 	.word	0x00083ecd
   83908:	000844c9 	.word	0x000844c9
   8390c:	00083afd 	.word	0x00083afd
   83910:	000848e5 	.word	0x000848e5
   83914:	000842b1 	.word	0x000842b1
   83918:	00083a55 	.word	0x00083a55
   8391c:	00083ee9 	.word	0x00083ee9

00083920 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   83920:	b580      	push	{r7, lr}
   83922:	b086      	sub	sp, #24
   83924:	af00      	add	r7, sp, #0
   83926:	60f8      	str	r0, [r7, #12]
   83928:	60b9      	str	r1, [r7, #8]
   8392a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   8392c:	2300      	movs	r3, #0
   8392e:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   83930:	68fb      	ldr	r3, [r7, #12]
   83932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83934:	2b00      	cmp	r3, #0
   83936:	d10d      	bne.n	83954 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   83938:	68fb      	ldr	r3, [r7, #12]
   8393a:	681b      	ldr	r3, [r3, #0]
   8393c:	2b00      	cmp	r3, #0
   8393e:	d152      	bne.n	839e6 <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   83940:	68fb      	ldr	r3, [r7, #12]
   83942:	685b      	ldr	r3, [r3, #4]
   83944:	4618      	mov	r0, r3
   83946:	4b2d      	ldr	r3, [pc, #180]	; (839fc <prvCopyDataToQueue+0xdc>)
   83948:	4798      	blx	r3
   8394a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
   8394c:	68fb      	ldr	r3, [r7, #12]
   8394e:	2200      	movs	r2, #0
   83950:	605a      	str	r2, [r3, #4]
   83952:	e048      	b.n	839e6 <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   83954:	687b      	ldr	r3, [r7, #4]
   83956:	2b00      	cmp	r3, #0
   83958:	d11a      	bne.n	83990 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   8395a:	68fb      	ldr	r3, [r7, #12]
   8395c:	689a      	ldr	r2, [r3, #8]
   8395e:	68fb      	ldr	r3, [r7, #12]
   83960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83962:	4610      	mov	r0, r2
   83964:	68b9      	ldr	r1, [r7, #8]
   83966:	461a      	mov	r2, r3
   83968:	4b25      	ldr	r3, [pc, #148]	; (83a00 <prvCopyDataToQueue+0xe0>)
   8396a:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   8396c:	68fb      	ldr	r3, [r7, #12]
   8396e:	689a      	ldr	r2, [r3, #8]
   83970:	68fb      	ldr	r3, [r7, #12]
   83972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83974:	441a      	add	r2, r3
   83976:	68fb      	ldr	r3, [r7, #12]
   83978:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   8397a:	68fb      	ldr	r3, [r7, #12]
   8397c:	689a      	ldr	r2, [r3, #8]
   8397e:	68fb      	ldr	r3, [r7, #12]
   83980:	685b      	ldr	r3, [r3, #4]
   83982:	429a      	cmp	r2, r3
   83984:	d32f      	bcc.n	839e6 <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   83986:	68fb      	ldr	r3, [r7, #12]
   83988:	681a      	ldr	r2, [r3, #0]
   8398a:	68fb      	ldr	r3, [r7, #12]
   8398c:	609a      	str	r2, [r3, #8]
   8398e:	e02a      	b.n	839e6 <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   83990:	68fb      	ldr	r3, [r7, #12]
   83992:	68da      	ldr	r2, [r3, #12]
   83994:	68fb      	ldr	r3, [r7, #12]
   83996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83998:	4610      	mov	r0, r2
   8399a:	68b9      	ldr	r1, [r7, #8]
   8399c:	461a      	mov	r2, r3
   8399e:	4b18      	ldr	r3, [pc, #96]	; (83a00 <prvCopyDataToQueue+0xe0>)
   839a0:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   839a2:	68fb      	ldr	r3, [r7, #12]
   839a4:	68da      	ldr	r2, [r3, #12]
   839a6:	68fb      	ldr	r3, [r7, #12]
   839a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   839aa:	425b      	negs	r3, r3
   839ac:	441a      	add	r2, r3
   839ae:	68fb      	ldr	r3, [r7, #12]
   839b0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   839b2:	68fb      	ldr	r3, [r7, #12]
   839b4:	68da      	ldr	r2, [r3, #12]
   839b6:	68fb      	ldr	r3, [r7, #12]
   839b8:	681b      	ldr	r3, [r3, #0]
   839ba:	429a      	cmp	r2, r3
   839bc:	d207      	bcs.n	839ce <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   839be:	68fb      	ldr	r3, [r7, #12]
   839c0:	685a      	ldr	r2, [r3, #4]
   839c2:	68fb      	ldr	r3, [r7, #12]
   839c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   839c6:	425b      	negs	r3, r3
   839c8:	441a      	add	r2, r3
   839ca:	68fb      	ldr	r3, [r7, #12]
   839cc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   839ce:	687b      	ldr	r3, [r7, #4]
   839d0:	2b02      	cmp	r3, #2
   839d2:	d108      	bne.n	839e6 <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   839d4:	68fb      	ldr	r3, [r7, #12]
   839d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   839d8:	2b00      	cmp	r3, #0
   839da:	d004      	beq.n	839e6 <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
   839dc:	68fb      	ldr	r3, [r7, #12]
   839de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   839e0:	1e5a      	subs	r2, r3, #1
   839e2:	68fb      	ldr	r3, [r7, #12]
   839e4:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
   839e6:	68fb      	ldr	r3, [r7, #12]
   839e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   839ea:	1c5a      	adds	r2, r3, #1
   839ec:	68fb      	ldr	r3, [r7, #12]
   839ee:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   839f0:	697b      	ldr	r3, [r7, #20]
}
   839f2:	4618      	mov	r0, r3
   839f4:	3718      	adds	r7, #24
   839f6:	46bd      	mov	sp, r7
   839f8:	bd80      	pop	{r7, pc}
   839fa:	bf00      	nop
   839fc:	000849d9 	.word	0x000849d9
   83a00:	00086299 	.word	0x00086299

00083a04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   83a04:	b580      	push	{r7, lr}
   83a06:	b082      	sub	sp, #8
   83a08:	af00      	add	r7, sp, #0
   83a0a:	6078      	str	r0, [r7, #4]
   83a0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   83a0e:	687b      	ldr	r3, [r7, #4]
   83a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83a12:	2b00      	cmp	r3, #0
   83a14:	d019      	beq.n	83a4a <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   83a16:	687b      	ldr	r3, [r7, #4]
   83a18:	68da      	ldr	r2, [r3, #12]
   83a1a:	687b      	ldr	r3, [r7, #4]
   83a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83a1e:	441a      	add	r2, r3
   83a20:	687b      	ldr	r3, [r7, #4]
   83a22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   83a24:	687b      	ldr	r3, [r7, #4]
   83a26:	68da      	ldr	r2, [r3, #12]
   83a28:	687b      	ldr	r3, [r7, #4]
   83a2a:	685b      	ldr	r3, [r3, #4]
   83a2c:	429a      	cmp	r2, r3
   83a2e:	d303      	bcc.n	83a38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   83a30:	687b      	ldr	r3, [r7, #4]
   83a32:	681a      	ldr	r2, [r3, #0]
   83a34:	687b      	ldr	r3, [r7, #4]
   83a36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   83a38:	687b      	ldr	r3, [r7, #4]
   83a3a:	68da      	ldr	r2, [r3, #12]
   83a3c:	687b      	ldr	r3, [r7, #4]
   83a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83a40:	6838      	ldr	r0, [r7, #0]
   83a42:	4611      	mov	r1, r2
   83a44:	461a      	mov	r2, r3
   83a46:	4b02      	ldr	r3, [pc, #8]	; (83a50 <prvCopyDataFromQueue+0x4c>)
   83a48:	4798      	blx	r3
	}
}
   83a4a:	3708      	adds	r7, #8
   83a4c:	46bd      	mov	sp, r7
   83a4e:	bd80      	pop	{r7, pc}
   83a50:	00086299 	.word	0x00086299

00083a54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   83a54:	b580      	push	{r7, lr}
   83a56:	b082      	sub	sp, #8
   83a58:	af00      	add	r7, sp, #0
   83a5a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   83a5c:	4b23      	ldr	r3, [pc, #140]	; (83aec <prvUnlockQueue+0x98>)
   83a5e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   83a60:	e014      	b.n	83a8c <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   83a62:	687b      	ldr	r3, [r7, #4]
   83a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83a66:	2b00      	cmp	r3, #0
   83a68:	d00a      	beq.n	83a80 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   83a6a:	687b      	ldr	r3, [r7, #4]
   83a6c:	3324      	adds	r3, #36	; 0x24
   83a6e:	4618      	mov	r0, r3
   83a70:	4b1f      	ldr	r3, [pc, #124]	; (83af0 <prvUnlockQueue+0x9c>)
   83a72:	4798      	blx	r3
   83a74:	4603      	mov	r3, r0
   83a76:	2b00      	cmp	r3, #0
   83a78:	d003      	beq.n	83a82 <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
   83a7a:	4b1e      	ldr	r3, [pc, #120]	; (83af4 <prvUnlockQueue+0xa0>)
   83a7c:	4798      	blx	r3
   83a7e:	e000      	b.n	83a82 <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   83a80:	e008      	b.n	83a94 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
   83a82:	687b      	ldr	r3, [r7, #4]
   83a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   83a86:	1e5a      	subs	r2, r3, #1
   83a88:	687b      	ldr	r3, [r7, #4]
   83a8a:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   83a8c:	687b      	ldr	r3, [r7, #4]
   83a8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   83a90:	2b00      	cmp	r3, #0
   83a92:	dce6      	bgt.n	83a62 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
   83a94:	687b      	ldr	r3, [r7, #4]
   83a96:	f04f 32ff 	mov.w	r2, #4294967295
   83a9a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   83a9c:	4b16      	ldr	r3, [pc, #88]	; (83af8 <prvUnlockQueue+0xa4>)
   83a9e:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   83aa0:	4b12      	ldr	r3, [pc, #72]	; (83aec <prvUnlockQueue+0x98>)
   83aa2:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   83aa4:	e014      	b.n	83ad0 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   83aa6:	687b      	ldr	r3, [r7, #4]
   83aa8:	691b      	ldr	r3, [r3, #16]
   83aaa:	2b00      	cmp	r3, #0
   83aac:	d00f      	beq.n	83ace <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   83aae:	687b      	ldr	r3, [r7, #4]
   83ab0:	3310      	adds	r3, #16
   83ab2:	4618      	mov	r0, r3
   83ab4:	4b0e      	ldr	r3, [pc, #56]	; (83af0 <prvUnlockQueue+0x9c>)
   83ab6:	4798      	blx	r3
   83ab8:	4603      	mov	r3, r0
   83aba:	2b00      	cmp	r3, #0
   83abc:	d001      	beq.n	83ac2 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
   83abe:	4b0d      	ldr	r3, [pc, #52]	; (83af4 <prvUnlockQueue+0xa0>)
   83ac0:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
   83ac2:	687b      	ldr	r3, [r7, #4]
   83ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83ac6:	1e5a      	subs	r2, r3, #1
   83ac8:	687b      	ldr	r3, [r7, #4]
   83aca:	645a      	str	r2, [r3, #68]	; 0x44
   83acc:	e000      	b.n	83ad0 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
   83ace:	e003      	b.n	83ad8 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   83ad0:	687b      	ldr	r3, [r7, #4]
   83ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83ad4:	2b00      	cmp	r3, #0
   83ad6:	dce6      	bgt.n	83aa6 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   83ad8:	687b      	ldr	r3, [r7, #4]
   83ada:	f04f 32ff 	mov.w	r2, #4294967295
   83ade:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   83ae0:	4b05      	ldr	r3, [pc, #20]	; (83af8 <prvUnlockQueue+0xa4>)
   83ae2:	4798      	blx	r3
}
   83ae4:	3708      	adds	r7, #8
   83ae6:	46bd      	mov	sp, r7
   83ae8:	bd80      	pop	{r7, pc}
   83aea:	bf00      	nop
   83aec:	00082de1 	.word	0x00082de1
   83af0:	000843d1 	.word	0x000843d1
   83af4:	00084579 	.word	0x00084579
   83af8:	00082e25 	.word	0x00082e25

00083afc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   83afc:	b580      	push	{r7, lr}
   83afe:	b084      	sub	sp, #16
   83b00:	af00      	add	r7, sp, #0
   83b02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   83b04:	4b08      	ldr	r3, [pc, #32]	; (83b28 <prvIsQueueEmpty+0x2c>)
   83b06:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   83b08:	687b      	ldr	r3, [r7, #4]
   83b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   83b0c:	2b00      	cmp	r3, #0
   83b0e:	d102      	bne.n	83b16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
   83b10:	2301      	movs	r3, #1
   83b12:	60fb      	str	r3, [r7, #12]
   83b14:	e001      	b.n	83b1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
   83b16:	2300      	movs	r3, #0
   83b18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   83b1a:	4b04      	ldr	r3, [pc, #16]	; (83b2c <prvIsQueueEmpty+0x30>)
   83b1c:	4798      	blx	r3

	return xReturn;
   83b1e:	68fb      	ldr	r3, [r7, #12]
}
   83b20:	4618      	mov	r0, r3
   83b22:	3710      	adds	r7, #16
   83b24:	46bd      	mov	sp, r7
   83b26:	bd80      	pop	{r7, pc}
   83b28:	00082de1 	.word	0x00082de1
   83b2c:	00082e25 	.word	0x00082e25

00083b30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   83b30:	b580      	push	{r7, lr}
   83b32:	b084      	sub	sp, #16
   83b34:	af00      	add	r7, sp, #0
   83b36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   83b38:	4b09      	ldr	r3, [pc, #36]	; (83b60 <prvIsQueueFull+0x30>)
   83b3a:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   83b3c:	687b      	ldr	r3, [r7, #4]
   83b3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   83b40:	687b      	ldr	r3, [r7, #4]
   83b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   83b44:	429a      	cmp	r2, r3
   83b46:	d102      	bne.n	83b4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
   83b48:	2301      	movs	r3, #1
   83b4a:	60fb      	str	r3, [r7, #12]
   83b4c:	e001      	b.n	83b52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   83b4e:	2300      	movs	r3, #0
   83b50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   83b52:	4b04      	ldr	r3, [pc, #16]	; (83b64 <prvIsQueueFull+0x34>)
   83b54:	4798      	blx	r3

	return xReturn;
   83b56:	68fb      	ldr	r3, [r7, #12]
}
   83b58:	4618      	mov	r0, r3
   83b5a:	3710      	adds	r7, #16
   83b5c:	46bd      	mov	sp, r7
   83b5e:	bd80      	pop	{r7, pc}
   83b60:	00082de1 	.word	0x00082de1
   83b64:	00082e25 	.word	0x00082e25

00083b68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
   83b68:	b580      	push	{r7, lr}
   83b6a:	b084      	sub	sp, #16
   83b6c:	af00      	add	r7, sp, #0
   83b6e:	6078      	str	r0, [r7, #4]
   83b70:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   83b72:	687b      	ldr	r3, [r7, #4]
   83b74:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   83b76:	4b12      	ldr	r3, [pc, #72]	; (83bc0 <vQueueWaitForMessageRestricted+0x58>)
   83b78:	4798      	blx	r3
   83b7a:	68fb      	ldr	r3, [r7, #12]
   83b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   83b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
   83b82:	d102      	bne.n	83b8a <vQueueWaitForMessageRestricted+0x22>
   83b84:	68fb      	ldr	r3, [r7, #12]
   83b86:	2200      	movs	r2, #0
   83b88:	645a      	str	r2, [r3, #68]	; 0x44
   83b8a:	68fb      	ldr	r3, [r7, #12]
   83b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   83b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
   83b92:	d102      	bne.n	83b9a <vQueueWaitForMessageRestricted+0x32>
   83b94:	68fb      	ldr	r3, [r7, #12]
   83b96:	2200      	movs	r2, #0
   83b98:	649a      	str	r2, [r3, #72]	; 0x48
   83b9a:	4b0a      	ldr	r3, [pc, #40]	; (83bc4 <vQueueWaitForMessageRestricted+0x5c>)
   83b9c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   83b9e:	68fb      	ldr	r3, [r7, #12]
   83ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   83ba2:	2b00      	cmp	r3, #0
   83ba4:	d105      	bne.n	83bb2 <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   83ba6:	68fb      	ldr	r3, [r7, #12]
   83ba8:	3324      	adds	r3, #36	; 0x24
   83baa:	4618      	mov	r0, r3
   83bac:	6839      	ldr	r1, [r7, #0]
   83bae:	4b06      	ldr	r3, [pc, #24]	; (83bc8 <vQueueWaitForMessageRestricted+0x60>)
   83bb0:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   83bb2:	68f8      	ldr	r0, [r7, #12]
   83bb4:	4b05      	ldr	r3, [pc, #20]	; (83bcc <vQueueWaitForMessageRestricted+0x64>)
   83bb6:	4798      	blx	r3
	}
   83bb8:	3710      	adds	r7, #16
   83bba:	46bd      	mov	sp, r7
   83bbc:	bd80      	pop	{r7, pc}
   83bbe:	bf00      	nop
   83bc0:	00082de1 	.word	0x00082de1
   83bc4:	00082e25 	.word	0x00082e25
   83bc8:	00084351 	.word	0x00084351
   83bcc:	00083a55 	.word	0x00083a55

00083bd0 <xTaskGenericCreate>:
static void prvResetNextTaskUnblockTime( void );

/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   83bd0:	b590      	push	{r4, r7, lr}
   83bd2:	b08b      	sub	sp, #44	; 0x2c
   83bd4:	af02      	add	r7, sp, #8
   83bd6:	60f8      	str	r0, [r7, #12]
   83bd8:	60b9      	str	r1, [r7, #8]
   83bda:	603b      	str	r3, [r7, #0]
   83bdc:	4613      	mov	r3, r2
   83bde:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;

	configASSERT( pxTaskCode );
   83be0:	68fb      	ldr	r3, [r7, #12]
   83be2:	2b00      	cmp	r3, #0
   83be4:	d102      	bne.n	83bec <xTaskGenericCreate+0x1c>
   83be6:	4b4b      	ldr	r3, [pc, #300]	; (83d14 <xTaskGenericCreate+0x144>)
   83be8:	4798      	blx	r3
   83bea:	e7fe      	b.n	83bea <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   83bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   83bee:	2b04      	cmp	r3, #4
   83bf0:	d902      	bls.n	83bf8 <xTaskGenericCreate+0x28>
   83bf2:	4b48      	ldr	r3, [pc, #288]	; (83d14 <xTaskGenericCreate+0x144>)
   83bf4:	4798      	blx	r3
   83bf6:	e7fe      	b.n	83bf6 <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
   83bf8:	88fb      	ldrh	r3, [r7, #6]
   83bfa:	4618      	mov	r0, r3
   83bfc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
   83bfe:	4b46      	ldr	r3, [pc, #280]	; (83d18 <xTaskGenericCreate+0x148>)
   83c00:	4798      	blx	r3
   83c02:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
   83c04:	69bb      	ldr	r3, [r7, #24]
   83c06:	2b00      	cmp	r3, #0
   83c08:	d06d      	beq.n	83ce6 <xTaskGenericCreate+0x116>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
   83c0a:	69bb      	ldr	r3, [r7, #24]
   83c0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83c0e:	88fb      	ldrh	r3, [r7, #6]
   83c10:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   83c14:	3b01      	subs	r3, #1
   83c16:	009b      	lsls	r3, r3, #2
   83c18:	4413      	add	r3, r2
   83c1a:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
   83c1c:	697b      	ldr	r3, [r7, #20]
   83c1e:	f023 0307 	bic.w	r3, r3, #7
   83c22:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   83c24:	697b      	ldr	r3, [r7, #20]
   83c26:	f003 0307 	and.w	r3, r3, #7
   83c2a:	2b00      	cmp	r3, #0
   83c2c:	d002      	beq.n	83c34 <xTaskGenericCreate+0x64>
   83c2e:	4b39      	ldr	r3, [pc, #228]	; (83d14 <xTaskGenericCreate+0x144>)
   83c30:	4798      	blx	r3
   83c32:	e7fe      	b.n	83c32 <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
   83c34:	88fb      	ldrh	r3, [r7, #6]
   83c36:	9300      	str	r3, [sp, #0]
   83c38:	69b8      	ldr	r0, [r7, #24]
   83c3a:	68b9      	ldr	r1, [r7, #8]
   83c3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   83c3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   83c40:	4c36      	ldr	r4, [pc, #216]	; (83d1c <xTaskGenericCreate+0x14c>)
   83c42:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   83c44:	6978      	ldr	r0, [r7, #20]
   83c46:	68f9      	ldr	r1, [r7, #12]
   83c48:	683a      	ldr	r2, [r7, #0]
   83c4a:	4b35      	ldr	r3, [pc, #212]	; (83d20 <xTaskGenericCreate+0x150>)
   83c4c:	4798      	blx	r3
   83c4e:	4602      	mov	r2, r0
   83c50:	69bb      	ldr	r3, [r7, #24]
   83c52:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
   83c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   83c56:	2b00      	cmp	r3, #0
   83c58:	d002      	beq.n	83c60 <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   83c5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   83c5c:	69ba      	ldr	r2, [r7, #24]
   83c5e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
   83c60:	4b30      	ldr	r3, [pc, #192]	; (83d24 <xTaskGenericCreate+0x154>)
   83c62:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   83c64:	4b30      	ldr	r3, [pc, #192]	; (83d28 <xTaskGenericCreate+0x158>)
   83c66:	681b      	ldr	r3, [r3, #0]
   83c68:	1c5a      	adds	r2, r3, #1
   83c6a:	4b2f      	ldr	r3, [pc, #188]	; (83d28 <xTaskGenericCreate+0x158>)
   83c6c:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   83c6e:	4b2f      	ldr	r3, [pc, #188]	; (83d2c <xTaskGenericCreate+0x15c>)
   83c70:	681b      	ldr	r3, [r3, #0]
   83c72:	2b00      	cmp	r3, #0
   83c74:	d109      	bne.n	83c8a <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   83c76:	4b2d      	ldr	r3, [pc, #180]	; (83d2c <xTaskGenericCreate+0x15c>)
   83c78:	69ba      	ldr	r2, [r7, #24]
   83c7a:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   83c7c:	4b2a      	ldr	r3, [pc, #168]	; (83d28 <xTaskGenericCreate+0x158>)
   83c7e:	681b      	ldr	r3, [r3, #0]
   83c80:	2b01      	cmp	r3, #1
   83c82:	d10f      	bne.n	83ca4 <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
   83c84:	4b2a      	ldr	r3, [pc, #168]	; (83d30 <xTaskGenericCreate+0x160>)
   83c86:	4798      	blx	r3
   83c88:	e00c      	b.n	83ca4 <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   83c8a:	4b2a      	ldr	r3, [pc, #168]	; (83d34 <xTaskGenericCreate+0x164>)
   83c8c:	681b      	ldr	r3, [r3, #0]
   83c8e:	2b00      	cmp	r3, #0
   83c90:	d108      	bne.n	83ca4 <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   83c92:	4b26      	ldr	r3, [pc, #152]	; (83d2c <xTaskGenericCreate+0x15c>)
   83c94:	681b      	ldr	r3, [r3, #0]
   83c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   83c9a:	429a      	cmp	r2, r3
   83c9c:	d802      	bhi.n	83ca4 <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
   83c9e:	4b23      	ldr	r3, [pc, #140]	; (83d2c <xTaskGenericCreate+0x15c>)
   83ca0:	69ba      	ldr	r2, [r7, #24]
   83ca2:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
   83ca4:	4b24      	ldr	r3, [pc, #144]	; (83d38 <xTaskGenericCreate+0x168>)
   83ca6:	681b      	ldr	r3, [r3, #0]
   83ca8:	1c5a      	adds	r2, r3, #1
   83caa:	4b23      	ldr	r3, [pc, #140]	; (83d38 <xTaskGenericCreate+0x168>)
   83cac:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
   83cae:	69bb      	ldr	r3, [r7, #24]
   83cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83cb2:	2201      	movs	r2, #1
   83cb4:	409a      	lsls	r2, r3
   83cb6:	4b21      	ldr	r3, [pc, #132]	; (83d3c <xTaskGenericCreate+0x16c>)
   83cb8:	681b      	ldr	r3, [r3, #0]
   83cba:	431a      	orrs	r2, r3
   83cbc:	4b1f      	ldr	r3, [pc, #124]	; (83d3c <xTaskGenericCreate+0x16c>)
   83cbe:	601a      	str	r2, [r3, #0]
   83cc0:	69bb      	ldr	r3, [r7, #24]
   83cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83cc4:	4613      	mov	r3, r2
   83cc6:	009b      	lsls	r3, r3, #2
   83cc8:	4413      	add	r3, r2
   83cca:	009b      	lsls	r3, r3, #2
   83ccc:	4a1c      	ldr	r2, [pc, #112]	; (83d40 <xTaskGenericCreate+0x170>)
   83cce:	441a      	add	r2, r3
   83cd0:	69bb      	ldr	r3, [r7, #24]
   83cd2:	3304      	adds	r3, #4
   83cd4:	4610      	mov	r0, r2
   83cd6:	4619      	mov	r1, r3
   83cd8:	4b1a      	ldr	r3, [pc, #104]	; (83d44 <xTaskGenericCreate+0x174>)
   83cda:	4798      	blx	r3

			xReturn = pdPASS;
   83cdc:	2301      	movs	r3, #1
   83cde:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   83ce0:	4b19      	ldr	r3, [pc, #100]	; (83d48 <xTaskGenericCreate+0x178>)
   83ce2:	4798      	blx	r3
   83ce4:	e002      	b.n	83cec <xTaskGenericCreate+0x11c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   83ce6:	f04f 33ff 	mov.w	r3, #4294967295
   83cea:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
   83cec:	69fb      	ldr	r3, [r7, #28]
   83cee:	2b01      	cmp	r3, #1
   83cf0:	d10b      	bne.n	83d0a <xTaskGenericCreate+0x13a>
	{
		if( xSchedulerRunning != pdFALSE )
   83cf2:	4b10      	ldr	r3, [pc, #64]	; (83d34 <xTaskGenericCreate+0x164>)
   83cf4:	681b      	ldr	r3, [r3, #0]
   83cf6:	2b00      	cmp	r3, #0
   83cf8:	d007      	beq.n	83d0a <xTaskGenericCreate+0x13a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   83cfa:	4b0c      	ldr	r3, [pc, #48]	; (83d2c <xTaskGenericCreate+0x15c>)
   83cfc:	681b      	ldr	r3, [r3, #0]
   83cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   83d02:	429a      	cmp	r2, r3
   83d04:	d201      	bcs.n	83d0a <xTaskGenericCreate+0x13a>
			{
				taskYIELD_IF_USING_PREEMPTION();
   83d06:	4b11      	ldr	r3, [pc, #68]	; (83d4c <xTaskGenericCreate+0x17c>)
   83d08:	4798      	blx	r3
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
   83d0a:	69fb      	ldr	r3, [r7, #28]
}
   83d0c:	4618      	mov	r0, r3
   83d0e:	3724      	adds	r7, #36	; 0x24
   83d10:	46bd      	mov	sp, r7
   83d12:	bd90      	pop	{r4, r7, pc}
   83d14:	00082e5d 	.word	0x00082e5d
   83d18:	000847cd 	.word	0x000847cd
   83d1c:	000845b9 	.word	0x000845b9
   83d20:	00082c39 	.word	0x00082c39
   83d24:	00082de1 	.word	0x00082de1
   83d28:	2007a648 	.word	0x2007a648
   83d2c:	2007a570 	.word	0x2007a570
   83d30:	00084651 	.word	0x00084651
   83d34:	2007a654 	.word	0x2007a654
   83d38:	2007a664 	.word	0x2007a664
   83d3c:	2007a650 	.word	0x2007a650
   83d40:	2007a574 	.word	0x2007a574
   83d44:	00082b2d 	.word	0x00082b2d
   83d48:	00082e25 	.word	0x00082e25
   83d4c:	00082dc1 	.word	0x00082dc1

00083d50 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   83d50:	b580      	push	{r7, lr}
   83d52:	b086      	sub	sp, #24
   83d54:	af00      	add	r7, sp, #0
   83d56:	6078      	str	r0, [r7, #4]
   83d58:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   83d5a:	2300      	movs	r3, #0
   83d5c:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   83d5e:	687b      	ldr	r3, [r7, #4]
   83d60:	2b00      	cmp	r3, #0
   83d62:	d102      	bne.n	83d6a <vTaskDelayUntil+0x1a>
   83d64:	4b2f      	ldr	r3, [pc, #188]	; (83e24 <vTaskDelayUntil+0xd4>)
   83d66:	4798      	blx	r3
   83d68:	e7fe      	b.n	83d68 <vTaskDelayUntil+0x18>
		configASSERT( ( xTimeIncrement > 0U ) );
   83d6a:	683b      	ldr	r3, [r7, #0]
   83d6c:	2b00      	cmp	r3, #0
   83d6e:	d102      	bne.n	83d76 <vTaskDelayUntil+0x26>
   83d70:	4b2c      	ldr	r3, [pc, #176]	; (83e24 <vTaskDelayUntil+0xd4>)
   83d72:	4798      	blx	r3
   83d74:	e7fe      	b.n	83d74 <vTaskDelayUntil+0x24>
		configASSERT( uxSchedulerSuspended == 0 );
   83d76:	4b2c      	ldr	r3, [pc, #176]	; (83e28 <vTaskDelayUntil+0xd8>)
   83d78:	681b      	ldr	r3, [r3, #0]
   83d7a:	2b00      	cmp	r3, #0
   83d7c:	d002      	beq.n	83d84 <vTaskDelayUntil+0x34>
   83d7e:	4b29      	ldr	r3, [pc, #164]	; (83e24 <vTaskDelayUntil+0xd4>)
   83d80:	4798      	blx	r3
   83d82:	e7fe      	b.n	83d82 <vTaskDelayUntil+0x32>

		vTaskSuspendAll();
   83d84:	4b29      	ldr	r3, [pc, #164]	; (83e2c <vTaskDelayUntil+0xdc>)
   83d86:	4798      	blx	r3
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   83d88:	4b29      	ldr	r3, [pc, #164]	; (83e30 <vTaskDelayUntil+0xe0>)
   83d8a:	681b      	ldr	r3, [r3, #0]
   83d8c:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   83d8e:	687b      	ldr	r3, [r7, #4]
   83d90:	681a      	ldr	r2, [r3, #0]
   83d92:	683b      	ldr	r3, [r7, #0]
   83d94:	4413      	add	r3, r2
   83d96:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   83d98:	687b      	ldr	r3, [r7, #4]
   83d9a:	681a      	ldr	r2, [r3, #0]
   83d9c:	693b      	ldr	r3, [r7, #16]
   83d9e:	429a      	cmp	r2, r3
   83da0:	d90b      	bls.n	83dba <vTaskDelayUntil+0x6a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   83da2:	687b      	ldr	r3, [r7, #4]
   83da4:	681a      	ldr	r2, [r3, #0]
   83da6:	68fb      	ldr	r3, [r7, #12]
   83da8:	429a      	cmp	r2, r3
   83daa:	d911      	bls.n	83dd0 <vTaskDelayUntil+0x80>
   83dac:	68fa      	ldr	r2, [r7, #12]
   83dae:	693b      	ldr	r3, [r7, #16]
   83db0:	429a      	cmp	r2, r3
   83db2:	d90d      	bls.n	83dd0 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
   83db4:	2301      	movs	r3, #1
   83db6:	617b      	str	r3, [r7, #20]
   83db8:	e00a      	b.n	83dd0 <vTaskDelayUntil+0x80>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   83dba:	687b      	ldr	r3, [r7, #4]
   83dbc:	681a      	ldr	r2, [r3, #0]
   83dbe:	68fb      	ldr	r3, [r7, #12]
   83dc0:	429a      	cmp	r2, r3
   83dc2:	d803      	bhi.n	83dcc <vTaskDelayUntil+0x7c>
   83dc4:	68fa      	ldr	r2, [r7, #12]
   83dc6:	693b      	ldr	r3, [r7, #16]
   83dc8:	429a      	cmp	r2, r3
   83dca:	d901      	bls.n	83dd0 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
   83dcc:	2301      	movs	r3, #1
   83dce:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   83dd0:	687b      	ldr	r3, [r7, #4]
   83dd2:	68fa      	ldr	r2, [r7, #12]
   83dd4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   83dd6:	697b      	ldr	r3, [r7, #20]
   83dd8:	2b00      	cmp	r3, #0
   83dda:	d017      	beq.n	83e0c <vTaskDelayUntil+0xbc>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   83ddc:	4b15      	ldr	r3, [pc, #84]	; (83e34 <vTaskDelayUntil+0xe4>)
   83dde:	681b      	ldr	r3, [r3, #0]
   83de0:	3304      	adds	r3, #4
   83de2:	4618      	mov	r0, r3
   83de4:	4b14      	ldr	r3, [pc, #80]	; (83e38 <vTaskDelayUntil+0xe8>)
   83de6:	4798      	blx	r3
   83de8:	4603      	mov	r3, r0
   83dea:	2b00      	cmp	r3, #0
   83dec:	d10b      	bne.n	83e06 <vTaskDelayUntil+0xb6>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   83dee:	4b11      	ldr	r3, [pc, #68]	; (83e34 <vTaskDelayUntil+0xe4>)
   83df0:	681b      	ldr	r3, [r3, #0]
   83df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83df4:	2201      	movs	r2, #1
   83df6:	fa02 f303 	lsl.w	r3, r2, r3
   83dfa:	43da      	mvns	r2, r3
   83dfc:	4b0f      	ldr	r3, [pc, #60]	; (83e3c <vTaskDelayUntil+0xec>)
   83dfe:	681b      	ldr	r3, [r3, #0]
   83e00:	401a      	ands	r2, r3
   83e02:	4b0e      	ldr	r3, [pc, #56]	; (83e3c <vTaskDelayUntil+0xec>)
   83e04:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   83e06:	68f8      	ldr	r0, [r7, #12]
   83e08:	4b0d      	ldr	r3, [pc, #52]	; (83e40 <vTaskDelayUntil+0xf0>)
   83e0a:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   83e0c:	4b0d      	ldr	r3, [pc, #52]	; (83e44 <vTaskDelayUntil+0xf4>)
   83e0e:	4798      	blx	r3
   83e10:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   83e12:	68bb      	ldr	r3, [r7, #8]
   83e14:	2b00      	cmp	r3, #0
   83e16:	d101      	bne.n	83e1c <vTaskDelayUntil+0xcc>
		{
			portYIELD_WITHIN_API();
   83e18:	4b0b      	ldr	r3, [pc, #44]	; (83e48 <vTaskDelayUntil+0xf8>)
   83e1a:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   83e1c:	3718      	adds	r7, #24
   83e1e:	46bd      	mov	sp, r7
   83e20:	bd80      	pop	{r7, pc}
   83e22:	bf00      	nop
   83e24:	00082e5d 	.word	0x00082e5d
   83e28:	2007a668 	.word	0x2007a668
   83e2c:	00083ecd 	.word	0x00083ecd
   83e30:	2007a64c 	.word	0x2007a64c
   83e34:	2007a570 	.word	0x2007a570
   83e38:	00082be5 	.word	0x00082be5
   83e3c:	2007a650 	.word	0x2007a650
   83e40:	0008475d 	.word	0x0008475d
   83e44:	00083ee9 	.word	0x00083ee9
   83e48:	00082dc1 	.word	0x00082dc1

00083e4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   83e4c:	b590      	push	{r4, r7, lr}
   83e4e:	b087      	sub	sp, #28
   83e50:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
   83e52:	2300      	movs	r3, #0
   83e54:	9300      	str	r3, [sp, #0]
   83e56:	2300      	movs	r3, #0
   83e58:	9301      	str	r3, [sp, #4]
   83e5a:	2300      	movs	r3, #0
   83e5c:	9302      	str	r3, [sp, #8]
   83e5e:	2300      	movs	r3, #0
   83e60:	9303      	str	r3, [sp, #12]
   83e62:	4812      	ldr	r0, [pc, #72]	; (83eac <vTaskStartScheduler+0x60>)
   83e64:	4912      	ldr	r1, [pc, #72]	; (83eb0 <vTaskStartScheduler+0x64>)
   83e66:	2282      	movs	r2, #130	; 0x82
   83e68:	2300      	movs	r3, #0
   83e6a:	4c12      	ldr	r4, [pc, #72]	; (83eb4 <vTaskStartScheduler+0x68>)
   83e6c:	47a0      	blx	r4
   83e6e:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   83e70:	687b      	ldr	r3, [r7, #4]
   83e72:	2b01      	cmp	r3, #1
   83e74:	d102      	bne.n	83e7c <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
   83e76:	4b10      	ldr	r3, [pc, #64]	; (83eb8 <vTaskStartScheduler+0x6c>)
   83e78:	4798      	blx	r3
   83e7a:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   83e7c:	687b      	ldr	r3, [r7, #4]
   83e7e:	2b01      	cmp	r3, #1
   83e80:	d10a      	bne.n	83e98 <vTaskStartScheduler+0x4c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
   83e82:	4b0e      	ldr	r3, [pc, #56]	; (83ebc <vTaskStartScheduler+0x70>)
   83e84:	4798      	blx	r3
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
   83e86:	4b0e      	ldr	r3, [pc, #56]	; (83ec0 <vTaskStartScheduler+0x74>)
   83e88:	2201      	movs	r2, #1
   83e8a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
   83e8c:	4b0d      	ldr	r3, [pc, #52]	; (83ec4 <vTaskStartScheduler+0x78>)
   83e8e:	2200      	movs	r2, #0
   83e90:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   83e92:	4b0d      	ldr	r3, [pc, #52]	; (83ec8 <vTaskStartScheduler+0x7c>)
   83e94:	4798      	blx	r3
   83e96:	e005      	b.n	83ea4 <vTaskStartScheduler+0x58>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
   83e98:	687b      	ldr	r3, [r7, #4]
   83e9a:	2b00      	cmp	r3, #0
   83e9c:	d102      	bne.n	83ea4 <vTaskStartScheduler+0x58>
   83e9e:	4b07      	ldr	r3, [pc, #28]	; (83ebc <vTaskStartScheduler+0x70>)
   83ea0:	4798      	blx	r3
   83ea2:	e7fe      	b.n	83ea2 <vTaskStartScheduler+0x56>
	}
}
   83ea4:	370c      	adds	r7, #12
   83ea6:	46bd      	mov	sp, r7
   83ea8:	bd90      	pop	{r4, r7, pc}
   83eaa:	bf00      	nop
   83eac:	00084591 	.word	0x00084591
   83eb0:	00086670 	.word	0x00086670
   83eb4:	00083bd1 	.word	0x00083bd1
   83eb8:	00084ae5 	.word	0x00084ae5
   83ebc:	00082e5d 	.word	0x00082e5d
   83ec0:	2007a654 	.word	0x2007a654
   83ec4:	2007a64c 	.word	0x2007a64c
   83ec8:	00082cf9 	.word	0x00082cf9

00083ecc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   83ecc:	b480      	push	{r7}
   83ece:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   83ed0:	4b04      	ldr	r3, [pc, #16]	; (83ee4 <vTaskSuspendAll+0x18>)
   83ed2:	681b      	ldr	r3, [r3, #0]
   83ed4:	1c5a      	adds	r2, r3, #1
   83ed6:	4b03      	ldr	r3, [pc, #12]	; (83ee4 <vTaskSuspendAll+0x18>)
   83ed8:	601a      	str	r2, [r3, #0]
}
   83eda:	46bd      	mov	sp, r7
   83edc:	f85d 7b04 	ldr.w	r7, [sp], #4
   83ee0:	4770      	bx	lr
   83ee2:	bf00      	nop
   83ee4:	2007a668 	.word	0x2007a668

00083ee8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   83ee8:	b580      	push	{r7, lr}
   83eea:	b082      	sub	sp, #8
   83eec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
   83eee:	2300      	movs	r3, #0
   83ef0:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   83ef2:	4b37      	ldr	r3, [pc, #220]	; (83fd0 <xTaskResumeAll+0xe8>)
   83ef4:	681b      	ldr	r3, [r3, #0]
   83ef6:	2b00      	cmp	r3, #0
   83ef8:	d102      	bne.n	83f00 <xTaskResumeAll+0x18>
   83efa:	4b36      	ldr	r3, [pc, #216]	; (83fd4 <xTaskResumeAll+0xec>)
   83efc:	4798      	blx	r3
   83efe:	e7fe      	b.n	83efe <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   83f00:	4b35      	ldr	r3, [pc, #212]	; (83fd8 <xTaskResumeAll+0xf0>)
   83f02:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   83f04:	4b32      	ldr	r3, [pc, #200]	; (83fd0 <xTaskResumeAll+0xe8>)
   83f06:	681b      	ldr	r3, [r3, #0]
   83f08:	1e5a      	subs	r2, r3, #1
   83f0a:	4b31      	ldr	r3, [pc, #196]	; (83fd0 <xTaskResumeAll+0xe8>)
   83f0c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   83f0e:	4b30      	ldr	r3, [pc, #192]	; (83fd0 <xTaskResumeAll+0xe8>)
   83f10:	681b      	ldr	r3, [r3, #0]
   83f12:	2b00      	cmp	r3, #0
   83f14:	d155      	bne.n	83fc2 <xTaskResumeAll+0xda>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   83f16:	4b31      	ldr	r3, [pc, #196]	; (83fdc <xTaskResumeAll+0xf4>)
   83f18:	681b      	ldr	r3, [r3, #0]
   83f1a:	2b00      	cmp	r3, #0
   83f1c:	d051      	beq.n	83fc2 <xTaskResumeAll+0xda>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   83f1e:	e02e      	b.n	83f7e <xTaskResumeAll+0x96>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
   83f20:	4b2f      	ldr	r3, [pc, #188]	; (83fe0 <xTaskResumeAll+0xf8>)
   83f22:	68db      	ldr	r3, [r3, #12]
   83f24:	68db      	ldr	r3, [r3, #12]
   83f26:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   83f28:	683b      	ldr	r3, [r7, #0]
   83f2a:	3318      	adds	r3, #24
   83f2c:	4618      	mov	r0, r3
   83f2e:	4b2d      	ldr	r3, [pc, #180]	; (83fe4 <xTaskResumeAll+0xfc>)
   83f30:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   83f32:	683b      	ldr	r3, [r7, #0]
   83f34:	3304      	adds	r3, #4
   83f36:	4618      	mov	r0, r3
   83f38:	4b2a      	ldr	r3, [pc, #168]	; (83fe4 <xTaskResumeAll+0xfc>)
   83f3a:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
   83f3c:	683b      	ldr	r3, [r7, #0]
   83f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83f40:	2201      	movs	r2, #1
   83f42:	409a      	lsls	r2, r3
   83f44:	4b28      	ldr	r3, [pc, #160]	; (83fe8 <xTaskResumeAll+0x100>)
   83f46:	681b      	ldr	r3, [r3, #0]
   83f48:	431a      	orrs	r2, r3
   83f4a:	4b27      	ldr	r3, [pc, #156]	; (83fe8 <xTaskResumeAll+0x100>)
   83f4c:	601a      	str	r2, [r3, #0]
   83f4e:	683b      	ldr	r3, [r7, #0]
   83f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83f52:	4613      	mov	r3, r2
   83f54:	009b      	lsls	r3, r3, #2
   83f56:	4413      	add	r3, r2
   83f58:	009b      	lsls	r3, r3, #2
   83f5a:	4a24      	ldr	r2, [pc, #144]	; (83fec <xTaskResumeAll+0x104>)
   83f5c:	441a      	add	r2, r3
   83f5e:	683b      	ldr	r3, [r7, #0]
   83f60:	3304      	adds	r3, #4
   83f62:	4610      	mov	r0, r2
   83f64:	4619      	mov	r1, r3
   83f66:	4b22      	ldr	r3, [pc, #136]	; (83ff0 <xTaskResumeAll+0x108>)
   83f68:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   83f6a:	683b      	ldr	r3, [r7, #0]
   83f6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83f6e:	4b21      	ldr	r3, [pc, #132]	; (83ff4 <xTaskResumeAll+0x10c>)
   83f70:	681b      	ldr	r3, [r3, #0]
   83f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83f74:	429a      	cmp	r2, r3
   83f76:	d302      	bcc.n	83f7e <xTaskResumeAll+0x96>
					{
						xYieldPending = pdTRUE;
   83f78:	4b1f      	ldr	r3, [pc, #124]	; (83ff8 <xTaskResumeAll+0x110>)
   83f7a:	2201      	movs	r2, #1
   83f7c:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   83f7e:	4b18      	ldr	r3, [pc, #96]	; (83fe0 <xTaskResumeAll+0xf8>)
   83f80:	681b      	ldr	r3, [r3, #0]
   83f82:	2b00      	cmp	r3, #0
   83f84:	d1cc      	bne.n	83f20 <xTaskResumeAll+0x38>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
   83f86:	4b1d      	ldr	r3, [pc, #116]	; (83ffc <xTaskResumeAll+0x114>)
   83f88:	681b      	ldr	r3, [r3, #0]
   83f8a:	2b00      	cmp	r3, #0
   83f8c:	d011      	beq.n	83fb2 <xTaskResumeAll+0xca>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   83f8e:	e00c      	b.n	83faa <xTaskResumeAll+0xc2>
					{
						if( xTaskIncrementTick() != pdFALSE )
   83f90:	4b1b      	ldr	r3, [pc, #108]	; (84000 <xTaskResumeAll+0x118>)
   83f92:	4798      	blx	r3
   83f94:	4603      	mov	r3, r0
   83f96:	2b00      	cmp	r3, #0
   83f98:	d002      	beq.n	83fa0 <xTaskResumeAll+0xb8>
						{
							xYieldPending = pdTRUE;
   83f9a:	4b17      	ldr	r3, [pc, #92]	; (83ff8 <xTaskResumeAll+0x110>)
   83f9c:	2201      	movs	r2, #1
   83f9e:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
   83fa0:	4b16      	ldr	r3, [pc, #88]	; (83ffc <xTaskResumeAll+0x114>)
   83fa2:	681b      	ldr	r3, [r3, #0]
   83fa4:	1e5a      	subs	r2, r3, #1
   83fa6:	4b15      	ldr	r3, [pc, #84]	; (83ffc <xTaskResumeAll+0x114>)
   83fa8:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   83faa:	4b14      	ldr	r3, [pc, #80]	; (83ffc <xTaskResumeAll+0x114>)
   83fac:	681b      	ldr	r3, [r3, #0]
   83fae:	2b00      	cmp	r3, #0
   83fb0:	d1ee      	bne.n	83f90 <xTaskResumeAll+0xa8>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
   83fb2:	4b11      	ldr	r3, [pc, #68]	; (83ff8 <xTaskResumeAll+0x110>)
   83fb4:	681b      	ldr	r3, [r3, #0]
   83fb6:	2b01      	cmp	r3, #1
   83fb8:	d103      	bne.n	83fc2 <xTaskResumeAll+0xda>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   83fba:	2301      	movs	r3, #1
   83fbc:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   83fbe:	4b11      	ldr	r3, [pc, #68]	; (84004 <xTaskResumeAll+0x11c>)
   83fc0:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   83fc2:	4b11      	ldr	r3, [pc, #68]	; (84008 <xTaskResumeAll+0x120>)
   83fc4:	4798      	blx	r3

	return xAlreadyYielded;
   83fc6:	687b      	ldr	r3, [r7, #4]
}
   83fc8:	4618      	mov	r0, r3
   83fca:	3708      	adds	r7, #8
   83fcc:	46bd      	mov	sp, r7
   83fce:	bd80      	pop	{r7, pc}
   83fd0:	2007a668 	.word	0x2007a668
   83fd4:	00082e5d 	.word	0x00082e5d
   83fd8:	00082de1 	.word	0x00082de1
   83fdc:	2007a648 	.word	0x2007a648
   83fe0:	2007a608 	.word	0x2007a608
   83fe4:	00082be5 	.word	0x00082be5
   83fe8:	2007a650 	.word	0x2007a650
   83fec:	2007a574 	.word	0x2007a574
   83ff0:	00082b2d 	.word	0x00082b2d
   83ff4:	2007a570 	.word	0x2007a570
   83ff8:	2007a65c 	.word	0x2007a65c
   83ffc:	2007a658 	.word	0x2007a658
   84000:	00084039 	.word	0x00084039
   84004:	00082dc1 	.word	0x00082dc1
   84008:	00082e25 	.word	0x00082e25

0008400c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   8400c:	b580      	push	{r7, lr}
   8400e:	b082      	sub	sp, #8
   84010:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   84012:	4b06      	ldr	r3, [pc, #24]	; (8402c <xTaskGetTickCount+0x20>)
   84014:	4798      	blx	r3
	{
		xTicks = xTickCount;
   84016:	4b06      	ldr	r3, [pc, #24]	; (84030 <xTaskGetTickCount+0x24>)
   84018:	681b      	ldr	r3, [r3, #0]
   8401a:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
   8401c:	4b05      	ldr	r3, [pc, #20]	; (84034 <xTaskGetTickCount+0x28>)
   8401e:	4798      	blx	r3

	return xTicks;
   84020:	687b      	ldr	r3, [r7, #4]
}
   84022:	4618      	mov	r0, r3
   84024:	3708      	adds	r7, #8
   84026:	46bd      	mov	sp, r7
   84028:	bd80      	pop	{r7, pc}
   8402a:	bf00      	nop
   8402c:	00082de1 	.word	0x00082de1
   84030:	2007a64c 	.word	0x2007a64c
   84034:	00082e25 	.word	0x00082e25

00084038 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   84038:	b580      	push	{r7, lr}
   8403a:	b086      	sub	sp, #24
   8403c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   8403e:	2300      	movs	r3, #0
   84040:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   84042:	4b4d      	ldr	r3, [pc, #308]	; (84178 <xTaskIncrementTick+0x140>)
   84044:	681b      	ldr	r3, [r3, #0]
   84046:	2b00      	cmp	r3, #0
   84048:	f040 8086 	bne.w	84158 <xTaskIncrementTick+0x120>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
   8404c:	4b4b      	ldr	r3, [pc, #300]	; (8417c <xTaskIncrementTick+0x144>)
   8404e:	681b      	ldr	r3, [r3, #0]
   84050:	1c5a      	adds	r2, r3, #1
   84052:	4b4a      	ldr	r3, [pc, #296]	; (8417c <xTaskIncrementTick+0x144>)
   84054:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   84056:	4b49      	ldr	r3, [pc, #292]	; (8417c <xTaskIncrementTick+0x144>)
   84058:	681b      	ldr	r3, [r3, #0]
   8405a:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
   8405c:	693b      	ldr	r3, [r7, #16]
   8405e:	2b00      	cmp	r3, #0
   84060:	d118      	bne.n	84094 <xTaskIncrementTick+0x5c>
			{
				taskSWITCH_DELAYED_LISTS();
   84062:	4b47      	ldr	r3, [pc, #284]	; (84180 <xTaskIncrementTick+0x148>)
   84064:	681b      	ldr	r3, [r3, #0]
   84066:	681b      	ldr	r3, [r3, #0]
   84068:	2b00      	cmp	r3, #0
   8406a:	d002      	beq.n	84072 <xTaskIncrementTick+0x3a>
   8406c:	4b45      	ldr	r3, [pc, #276]	; (84184 <xTaskIncrementTick+0x14c>)
   8406e:	4798      	blx	r3
   84070:	e7fe      	b.n	84070 <xTaskIncrementTick+0x38>
   84072:	4b43      	ldr	r3, [pc, #268]	; (84180 <xTaskIncrementTick+0x148>)
   84074:	681b      	ldr	r3, [r3, #0]
   84076:	60fb      	str	r3, [r7, #12]
   84078:	4b43      	ldr	r3, [pc, #268]	; (84188 <xTaskIncrementTick+0x150>)
   8407a:	681a      	ldr	r2, [r3, #0]
   8407c:	4b40      	ldr	r3, [pc, #256]	; (84180 <xTaskIncrementTick+0x148>)
   8407e:	601a      	str	r2, [r3, #0]
   84080:	4b41      	ldr	r3, [pc, #260]	; (84188 <xTaskIncrementTick+0x150>)
   84082:	68fa      	ldr	r2, [r7, #12]
   84084:	601a      	str	r2, [r3, #0]
   84086:	4b41      	ldr	r3, [pc, #260]	; (8418c <xTaskIncrementTick+0x154>)
   84088:	681b      	ldr	r3, [r3, #0]
   8408a:	1c5a      	adds	r2, r3, #1
   8408c:	4b3f      	ldr	r3, [pc, #252]	; (8418c <xTaskIncrementTick+0x154>)
   8408e:	601a      	str	r2, [r3, #0]
   84090:	4b3f      	ldr	r3, [pc, #252]	; (84190 <xTaskIncrementTick+0x158>)
   84092:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
   84094:	4b3f      	ldr	r3, [pc, #252]	; (84194 <xTaskIncrementTick+0x15c>)
   84096:	681b      	ldr	r3, [r3, #0]
   84098:	693a      	ldr	r2, [r7, #16]
   8409a:	429a      	cmp	r2, r3
   8409c:	d34d      	bcc.n	8413a <xTaskIncrementTick+0x102>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   8409e:	4b38      	ldr	r3, [pc, #224]	; (84180 <xTaskIncrementTick+0x148>)
   840a0:	681b      	ldr	r3, [r3, #0]
   840a2:	681b      	ldr	r3, [r3, #0]
   840a4:	2b00      	cmp	r3, #0
   840a6:	d101      	bne.n	840ac <xTaskIncrementTick+0x74>
   840a8:	2301      	movs	r3, #1
   840aa:	e000      	b.n	840ae <xTaskIncrementTick+0x76>
   840ac:	2300      	movs	r3, #0
   840ae:	2b00      	cmp	r3, #0
   840b0:	d004      	beq.n	840bc <xTaskIncrementTick+0x84>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
   840b2:	4b38      	ldr	r3, [pc, #224]	; (84194 <xTaskIncrementTick+0x15c>)
   840b4:	f04f 32ff 	mov.w	r2, #4294967295
   840b8:	601a      	str	r2, [r3, #0]
						break;
   840ba:	e03e      	b.n	8413a <xTaskIncrementTick+0x102>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   840bc:	4b30      	ldr	r3, [pc, #192]	; (84180 <xTaskIncrementTick+0x148>)
   840be:	681b      	ldr	r3, [r3, #0]
   840c0:	68db      	ldr	r3, [r3, #12]
   840c2:	68db      	ldr	r3, [r3, #12]
   840c4:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   840c6:	68bb      	ldr	r3, [r7, #8]
   840c8:	685b      	ldr	r3, [r3, #4]
   840ca:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
   840cc:	693a      	ldr	r2, [r7, #16]
   840ce:	687b      	ldr	r3, [r7, #4]
   840d0:	429a      	cmp	r2, r3
   840d2:	d203      	bcs.n	840dc <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
   840d4:	4b2f      	ldr	r3, [pc, #188]	; (84194 <xTaskIncrementTick+0x15c>)
   840d6:	687a      	ldr	r2, [r7, #4]
   840d8:	601a      	str	r2, [r3, #0]
							break;
   840da:	e02e      	b.n	8413a <xTaskIncrementTick+0x102>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   840dc:	68bb      	ldr	r3, [r7, #8]
   840de:	3304      	adds	r3, #4
   840e0:	4618      	mov	r0, r3
   840e2:	4b2d      	ldr	r3, [pc, #180]	; (84198 <xTaskIncrementTick+0x160>)
   840e4:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   840e6:	68bb      	ldr	r3, [r7, #8]
   840e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   840ea:	2b00      	cmp	r3, #0
   840ec:	d004      	beq.n	840f8 <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   840ee:	68bb      	ldr	r3, [r7, #8]
   840f0:	3318      	adds	r3, #24
   840f2:	4618      	mov	r0, r3
   840f4:	4b28      	ldr	r3, [pc, #160]	; (84198 <xTaskIncrementTick+0x160>)
   840f6:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
   840f8:	68bb      	ldr	r3, [r7, #8]
   840fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   840fc:	2201      	movs	r2, #1
   840fe:	409a      	lsls	r2, r3
   84100:	4b26      	ldr	r3, [pc, #152]	; (8419c <xTaskIncrementTick+0x164>)
   84102:	681b      	ldr	r3, [r3, #0]
   84104:	431a      	orrs	r2, r3
   84106:	4b25      	ldr	r3, [pc, #148]	; (8419c <xTaskIncrementTick+0x164>)
   84108:	601a      	str	r2, [r3, #0]
   8410a:	68bb      	ldr	r3, [r7, #8]
   8410c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8410e:	4613      	mov	r3, r2
   84110:	009b      	lsls	r3, r3, #2
   84112:	4413      	add	r3, r2
   84114:	009b      	lsls	r3, r3, #2
   84116:	4a22      	ldr	r2, [pc, #136]	; (841a0 <xTaskIncrementTick+0x168>)
   84118:	441a      	add	r2, r3
   8411a:	68bb      	ldr	r3, [r7, #8]
   8411c:	3304      	adds	r3, #4
   8411e:	4610      	mov	r0, r2
   84120:	4619      	mov	r1, r3
   84122:	4b20      	ldr	r3, [pc, #128]	; (841a4 <xTaskIncrementTick+0x16c>)
   84124:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   84126:	68bb      	ldr	r3, [r7, #8]
   84128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8412a:	4b1f      	ldr	r3, [pc, #124]	; (841a8 <xTaskIncrementTick+0x170>)
   8412c:	681b      	ldr	r3, [r3, #0]
   8412e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84130:	429a      	cmp	r2, r3
   84132:	d301      	bcc.n	84138 <xTaskIncrementTick+0x100>
							{
								xSwitchRequired = pdTRUE;
   84134:	2301      	movs	r3, #1
   84136:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
   84138:	e7b1      	b.n	8409e <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   8413a:	4b1b      	ldr	r3, [pc, #108]	; (841a8 <xTaskIncrementTick+0x170>)
   8413c:	681b      	ldr	r3, [r3, #0]
   8413e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84140:	4917      	ldr	r1, [pc, #92]	; (841a0 <xTaskIncrementTick+0x168>)
   84142:	4613      	mov	r3, r2
   84144:	009b      	lsls	r3, r3, #2
   84146:	4413      	add	r3, r2
   84148:	009b      	lsls	r3, r3, #2
   8414a:	440b      	add	r3, r1
   8414c:	681b      	ldr	r3, [r3, #0]
   8414e:	2b01      	cmp	r3, #1
   84150:	d907      	bls.n	84162 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
   84152:	2301      	movs	r3, #1
   84154:	617b      	str	r3, [r7, #20]
   84156:	e004      	b.n	84162 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   84158:	4b14      	ldr	r3, [pc, #80]	; (841ac <xTaskIncrementTick+0x174>)
   8415a:	681b      	ldr	r3, [r3, #0]
   8415c:	1c5a      	adds	r2, r3, #1
   8415e:	4b13      	ldr	r3, [pc, #76]	; (841ac <xTaskIncrementTick+0x174>)
   84160:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   84162:	4b13      	ldr	r3, [pc, #76]	; (841b0 <xTaskIncrementTick+0x178>)
   84164:	681b      	ldr	r3, [r3, #0]
   84166:	2b00      	cmp	r3, #0
   84168:	d001      	beq.n	8416e <xTaskIncrementTick+0x136>
		{
			xSwitchRequired = pdTRUE;
   8416a:	2301      	movs	r3, #1
   8416c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   8416e:	697b      	ldr	r3, [r7, #20]
}
   84170:	4618      	mov	r0, r3
   84172:	3718      	adds	r7, #24
   84174:	46bd      	mov	sp, r7
   84176:	bd80      	pop	{r7, pc}
   84178:	2007a668 	.word	0x2007a668
   8417c:	2007a64c 	.word	0x2007a64c
   84180:	2007a600 	.word	0x2007a600
   84184:	00082e5d 	.word	0x00082e5d
   84188:	2007a604 	.word	0x2007a604
   8418c:	2007a660 	.word	0x2007a660
   84190:	00084861 	.word	0x00084861
   84194:	2007000c 	.word	0x2007000c
   84198:	00082be5 	.word	0x00082be5
   8419c:	2007a650 	.word	0x2007a650
   841a0:	2007a574 	.word	0x2007a574
   841a4:	00082b2d 	.word	0x00082b2d
   841a8:	2007a570 	.word	0x2007a570
   841ac:	2007a658 	.word	0x2007a658
   841b0:	2007a65c 	.word	0x2007a65c

000841b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   841b4:	b580      	push	{r7, lr}
   841b6:	b084      	sub	sp, #16
   841b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   841ba:	4b34      	ldr	r3, [pc, #208]	; (8428c <vTaskSwitchContext+0xd8>)
   841bc:	681b      	ldr	r3, [r3, #0]
   841be:	2b00      	cmp	r3, #0
   841c0:	d003      	beq.n	841ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   841c2:	4b33      	ldr	r3, [pc, #204]	; (84290 <vTaskSwitchContext+0xdc>)
   841c4:	2201      	movs	r2, #1
   841c6:	601a      	str	r2, [r3, #0]
   841c8:	e05c      	b.n	84284 <vTaskSwitchContext+0xd0>
	}
	else
	{
		xYieldPending = pdFALSE;
   841ca:	4b31      	ldr	r3, [pc, #196]	; (84290 <vTaskSwitchContext+0xdc>)
   841cc:	2200      	movs	r2, #0
   841ce:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
   841d0:	4b30      	ldr	r3, [pc, #192]	; (84294 <vTaskSwitchContext+0xe0>)
   841d2:	681b      	ldr	r3, [r3, #0]
   841d4:	681a      	ldr	r2, [r3, #0]
   841d6:	4b2f      	ldr	r3, [pc, #188]	; (84294 <vTaskSwitchContext+0xe0>)
   841d8:	681b      	ldr	r3, [r3, #0]
   841da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   841dc:	429a      	cmp	r2, r3
   841de:	d808      	bhi.n	841f2 <vTaskSwitchContext+0x3e>
   841e0:	4b2c      	ldr	r3, [pc, #176]	; (84294 <vTaskSwitchContext+0xe0>)
   841e2:	681a      	ldr	r2, [r3, #0]
   841e4:	4b2b      	ldr	r3, [pc, #172]	; (84294 <vTaskSwitchContext+0xe0>)
   841e6:	681b      	ldr	r3, [r3, #0]
   841e8:	3334      	adds	r3, #52	; 0x34
   841ea:	4610      	mov	r0, r2
   841ec:	4619      	mov	r1, r3
   841ee:	4b2a      	ldr	r3, [pc, #168]	; (84298 <vTaskSwitchContext+0xe4>)
   841f0:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
   841f2:	4b28      	ldr	r3, [pc, #160]	; (84294 <vTaskSwitchContext+0xe0>)
   841f4:	681b      	ldr	r3, [r3, #0]
   841f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   841f8:	4618      	mov	r0, r3
   841fa:	4928      	ldr	r1, [pc, #160]	; (8429c <vTaskSwitchContext+0xe8>)
   841fc:	2214      	movs	r2, #20
   841fe:	4b28      	ldr	r3, [pc, #160]	; (842a0 <vTaskSwitchContext+0xec>)
   84200:	4798      	blx	r3
   84202:	4603      	mov	r3, r0
   84204:	2b00      	cmp	r3, #0
   84206:	d008      	beq.n	8421a <vTaskSwitchContext+0x66>
   84208:	4b22      	ldr	r3, [pc, #136]	; (84294 <vTaskSwitchContext+0xe0>)
   8420a:	681a      	ldr	r2, [r3, #0]
   8420c:	4b21      	ldr	r3, [pc, #132]	; (84294 <vTaskSwitchContext+0xe0>)
   8420e:	681b      	ldr	r3, [r3, #0]
   84210:	3334      	adds	r3, #52	; 0x34
   84212:	4610      	mov	r0, r2
   84214:	4619      	mov	r1, r3
   84216:	4b20      	ldr	r3, [pc, #128]	; (84298 <vTaskSwitchContext+0xe4>)
   84218:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
   8421a:	4b22      	ldr	r3, [pc, #136]	; (842a4 <vTaskSwitchContext+0xf0>)
   8421c:	681b      	ldr	r3, [r3, #0]
   8421e:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
   84220:	687b      	ldr	r3, [r7, #4]
   84222:	fab3 f383 	clz	r3, r3
   84226:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
   84228:	78fb      	ldrb	r3, [r7, #3]
   8422a:	f1c3 031f 	rsb	r3, r3, #31
   8422e:	60fb      	str	r3, [r7, #12]
   84230:	491d      	ldr	r1, [pc, #116]	; (842a8 <vTaskSwitchContext+0xf4>)
   84232:	68fa      	ldr	r2, [r7, #12]
   84234:	4613      	mov	r3, r2
   84236:	009b      	lsls	r3, r3, #2
   84238:	4413      	add	r3, r2
   8423a:	009b      	lsls	r3, r3, #2
   8423c:	440b      	add	r3, r1
   8423e:	681b      	ldr	r3, [r3, #0]
   84240:	2b00      	cmp	r3, #0
   84242:	d102      	bne.n	8424a <vTaskSwitchContext+0x96>
   84244:	4b19      	ldr	r3, [pc, #100]	; (842ac <vTaskSwitchContext+0xf8>)
   84246:	4798      	blx	r3
   84248:	e7fe      	b.n	84248 <vTaskSwitchContext+0x94>
   8424a:	68fa      	ldr	r2, [r7, #12]
   8424c:	4613      	mov	r3, r2
   8424e:	009b      	lsls	r3, r3, #2
   84250:	4413      	add	r3, r2
   84252:	009b      	lsls	r3, r3, #2
   84254:	4a14      	ldr	r2, [pc, #80]	; (842a8 <vTaskSwitchContext+0xf4>)
   84256:	4413      	add	r3, r2
   84258:	60bb      	str	r3, [r7, #8]
   8425a:	68bb      	ldr	r3, [r7, #8]
   8425c:	685b      	ldr	r3, [r3, #4]
   8425e:	685a      	ldr	r2, [r3, #4]
   84260:	68bb      	ldr	r3, [r7, #8]
   84262:	605a      	str	r2, [r3, #4]
   84264:	68bb      	ldr	r3, [r7, #8]
   84266:	685a      	ldr	r2, [r3, #4]
   84268:	68bb      	ldr	r3, [r7, #8]
   8426a:	3308      	adds	r3, #8
   8426c:	429a      	cmp	r2, r3
   8426e:	d104      	bne.n	8427a <vTaskSwitchContext+0xc6>
   84270:	68bb      	ldr	r3, [r7, #8]
   84272:	685b      	ldr	r3, [r3, #4]
   84274:	685a      	ldr	r2, [r3, #4]
   84276:	68bb      	ldr	r3, [r7, #8]
   84278:	605a      	str	r2, [r3, #4]
   8427a:	68bb      	ldr	r3, [r7, #8]
   8427c:	685b      	ldr	r3, [r3, #4]
   8427e:	68da      	ldr	r2, [r3, #12]
   84280:	4b04      	ldr	r3, [pc, #16]	; (84294 <vTaskSwitchContext+0xe0>)
   84282:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   84284:	3710      	adds	r7, #16
   84286:	46bd      	mov	sp, r7
   84288:	bd80      	pop	{r7, pc}
   8428a:	bf00      	nop
   8428c:	2007a668 	.word	0x2007a668
   84290:	2007a65c 	.word	0x2007a65c
   84294:	2007a570 	.word	0x2007a570
   84298:	00085b0d 	.word	0x00085b0d
   8429c:	00086678 	.word	0x00086678
   842a0:	00086231 	.word	0x00086231
   842a4:	2007a650 	.word	0x2007a650
   842a8:	2007a574 	.word	0x2007a574
   842ac:	00082e5d 	.word	0x00082e5d

000842b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   842b0:	b580      	push	{r7, lr}
   842b2:	b084      	sub	sp, #16
   842b4:	af00      	add	r7, sp, #0
   842b6:	6078      	str	r0, [r7, #4]
   842b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;

	configASSERT( pxEventList );
   842ba:	687b      	ldr	r3, [r7, #4]
   842bc:	2b00      	cmp	r3, #0
   842be:	d102      	bne.n	842c6 <vTaskPlaceOnEventList+0x16>
   842c0:	4b1a      	ldr	r3, [pc, #104]	; (8432c <vTaskPlaceOnEventList+0x7c>)
   842c2:	4798      	blx	r3
   842c4:	e7fe      	b.n	842c4 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   842c6:	4b1a      	ldr	r3, [pc, #104]	; (84330 <vTaskPlaceOnEventList+0x80>)
   842c8:	681b      	ldr	r3, [r3, #0]
   842ca:	3318      	adds	r3, #24
   842cc:	6878      	ldr	r0, [r7, #4]
   842ce:	4619      	mov	r1, r3
   842d0:	4b18      	ldr	r3, [pc, #96]	; (84334 <vTaskPlaceOnEventList+0x84>)
   842d2:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   842d4:	4b16      	ldr	r3, [pc, #88]	; (84330 <vTaskPlaceOnEventList+0x80>)
   842d6:	681b      	ldr	r3, [r3, #0]
   842d8:	3304      	adds	r3, #4
   842da:	4618      	mov	r0, r3
   842dc:	4b16      	ldr	r3, [pc, #88]	; (84338 <vTaskPlaceOnEventList+0x88>)
   842de:	4798      	blx	r3
   842e0:	4603      	mov	r3, r0
   842e2:	2b00      	cmp	r3, #0
   842e4:	d10b      	bne.n	842fe <vTaskPlaceOnEventList+0x4e>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   842e6:	4b12      	ldr	r3, [pc, #72]	; (84330 <vTaskPlaceOnEventList+0x80>)
   842e8:	681b      	ldr	r3, [r3, #0]
   842ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   842ec:	2201      	movs	r2, #1
   842ee:	fa02 f303 	lsl.w	r3, r2, r3
   842f2:	43da      	mvns	r2, r3
   842f4:	4b11      	ldr	r3, [pc, #68]	; (8433c <vTaskPlaceOnEventList+0x8c>)
   842f6:	681b      	ldr	r3, [r3, #0]
   842f8:	401a      	ands	r2, r3
   842fa:	4b10      	ldr	r3, [pc, #64]	; (8433c <vTaskPlaceOnEventList+0x8c>)
   842fc:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   842fe:	683b      	ldr	r3, [r7, #0]
   84300:	f1b3 3fff 	cmp.w	r3, #4294967295
   84304:	d107      	bne.n	84316 <vTaskPlaceOnEventList+0x66>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   84306:	4b0a      	ldr	r3, [pc, #40]	; (84330 <vTaskPlaceOnEventList+0x80>)
   84308:	681b      	ldr	r3, [r3, #0]
   8430a:	3304      	adds	r3, #4
   8430c:	480c      	ldr	r0, [pc, #48]	; (84340 <vTaskPlaceOnEventList+0x90>)
   8430e:	4619      	mov	r1, r3
   84310:	4b0c      	ldr	r3, [pc, #48]	; (84344 <vTaskPlaceOnEventList+0x94>)
   84312:	4798      	blx	r3
   84314:	e007      	b.n	84326 <vTaskPlaceOnEventList+0x76>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
   84316:	4b0c      	ldr	r3, [pc, #48]	; (84348 <vTaskPlaceOnEventList+0x98>)
   84318:	681a      	ldr	r2, [r3, #0]
   8431a:	683b      	ldr	r3, [r7, #0]
   8431c:	4413      	add	r3, r2
   8431e:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   84320:	68f8      	ldr	r0, [r7, #12]
   84322:	4b0a      	ldr	r3, [pc, #40]	; (8434c <vTaskPlaceOnEventList+0x9c>)
   84324:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   84326:	3710      	adds	r7, #16
   84328:	46bd      	mov	sp, r7
   8432a:	bd80      	pop	{r7, pc}
   8432c:	00082e5d 	.word	0x00082e5d
   84330:	2007a570 	.word	0x2007a570
   84334:	00082b75 	.word	0x00082b75
   84338:	00082be5 	.word	0x00082be5
   8433c:	2007a650 	.word	0x2007a650
   84340:	2007a634 	.word	0x2007a634
   84344:	00082b2d 	.word	0x00082b2d
   84348:	2007a64c 	.word	0x2007a64c
   8434c:	0008475d 	.word	0x0008475d

00084350 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
   84350:	b580      	push	{r7, lr}
   84352:	b084      	sub	sp, #16
   84354:	af00      	add	r7, sp, #0
   84356:	6078      	str	r0, [r7, #4]
   84358:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
   8435a:	687b      	ldr	r3, [r7, #4]
   8435c:	2b00      	cmp	r3, #0
   8435e:	d102      	bne.n	84366 <vTaskPlaceOnEventListRestricted+0x16>
   84360:	4b14      	ldr	r3, [pc, #80]	; (843b4 <vTaskPlaceOnEventListRestricted+0x64>)
   84362:	4798      	blx	r3
   84364:	e7fe      	b.n	84364 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   84366:	4b14      	ldr	r3, [pc, #80]	; (843b8 <vTaskPlaceOnEventListRestricted+0x68>)
   84368:	681b      	ldr	r3, [r3, #0]
   8436a:	3318      	adds	r3, #24
   8436c:	6878      	ldr	r0, [r7, #4]
   8436e:	4619      	mov	r1, r3
   84370:	4b12      	ldr	r3, [pc, #72]	; (843bc <vTaskPlaceOnEventListRestricted+0x6c>)
   84372:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   84374:	4b10      	ldr	r3, [pc, #64]	; (843b8 <vTaskPlaceOnEventListRestricted+0x68>)
   84376:	681b      	ldr	r3, [r3, #0]
   84378:	3304      	adds	r3, #4
   8437a:	4618      	mov	r0, r3
   8437c:	4b10      	ldr	r3, [pc, #64]	; (843c0 <vTaskPlaceOnEventListRestricted+0x70>)
   8437e:	4798      	blx	r3
   84380:	4603      	mov	r3, r0
   84382:	2b00      	cmp	r3, #0
   84384:	d10b      	bne.n	8439e <vTaskPlaceOnEventListRestricted+0x4e>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   84386:	4b0c      	ldr	r3, [pc, #48]	; (843b8 <vTaskPlaceOnEventListRestricted+0x68>)
   84388:	681b      	ldr	r3, [r3, #0]
   8438a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8438c:	2201      	movs	r2, #1
   8438e:	fa02 f303 	lsl.w	r3, r2, r3
   84392:	43da      	mvns	r2, r3
   84394:	4b0b      	ldr	r3, [pc, #44]	; (843c4 <vTaskPlaceOnEventListRestricted+0x74>)
   84396:	681b      	ldr	r3, [r3, #0]
   84398:	401a      	ands	r2, r3
   8439a:	4b0a      	ldr	r3, [pc, #40]	; (843c4 <vTaskPlaceOnEventListRestricted+0x74>)
   8439c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   8439e:	4b0a      	ldr	r3, [pc, #40]	; (843c8 <vTaskPlaceOnEventListRestricted+0x78>)
   843a0:	681a      	ldr	r2, [r3, #0]
   843a2:	683b      	ldr	r3, [r7, #0]
   843a4:	4413      	add	r3, r2
   843a6:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   843a8:	68f8      	ldr	r0, [r7, #12]
   843aa:	4b08      	ldr	r3, [pc, #32]	; (843cc <vTaskPlaceOnEventListRestricted+0x7c>)
   843ac:	4798      	blx	r3
	}
   843ae:	3710      	adds	r7, #16
   843b0:	46bd      	mov	sp, r7
   843b2:	bd80      	pop	{r7, pc}
   843b4:	00082e5d 	.word	0x00082e5d
   843b8:	2007a570 	.word	0x2007a570
   843bc:	00082b2d 	.word	0x00082b2d
   843c0:	00082be5 	.word	0x00082be5
   843c4:	2007a650 	.word	0x2007a650
   843c8:	2007a64c 	.word	0x2007a64c
   843cc:	0008475d 	.word	0x0008475d

000843d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   843d0:	b580      	push	{r7, lr}
   843d2:	b084      	sub	sp, #16
   843d4:	af00      	add	r7, sp, #0
   843d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   843d8:	687b      	ldr	r3, [r7, #4]
   843da:	68db      	ldr	r3, [r3, #12]
   843dc:	68db      	ldr	r3, [r3, #12]
   843de:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
   843e0:	68bb      	ldr	r3, [r7, #8]
   843e2:	2b00      	cmp	r3, #0
   843e4:	d102      	bne.n	843ec <xTaskRemoveFromEventList+0x1c>
   843e6:	4b21      	ldr	r3, [pc, #132]	; (8446c <xTaskRemoveFromEventList+0x9c>)
   843e8:	4798      	blx	r3
   843ea:	e7fe      	b.n	843ea <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   843ec:	68bb      	ldr	r3, [r7, #8]
   843ee:	3318      	adds	r3, #24
   843f0:	4618      	mov	r0, r3
   843f2:	4b1f      	ldr	r3, [pc, #124]	; (84470 <xTaskRemoveFromEventList+0xa0>)
   843f4:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   843f6:	4b1f      	ldr	r3, [pc, #124]	; (84474 <xTaskRemoveFromEventList+0xa4>)
   843f8:	681b      	ldr	r3, [r3, #0]
   843fa:	2b00      	cmp	r3, #0
   843fc:	d11c      	bne.n	84438 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   843fe:	68bb      	ldr	r3, [r7, #8]
   84400:	3304      	adds	r3, #4
   84402:	4618      	mov	r0, r3
   84404:	4b1a      	ldr	r3, [pc, #104]	; (84470 <xTaskRemoveFromEventList+0xa0>)
   84406:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   84408:	68bb      	ldr	r3, [r7, #8]
   8440a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8440c:	2201      	movs	r2, #1
   8440e:	409a      	lsls	r2, r3
   84410:	4b19      	ldr	r3, [pc, #100]	; (84478 <xTaskRemoveFromEventList+0xa8>)
   84412:	681b      	ldr	r3, [r3, #0]
   84414:	431a      	orrs	r2, r3
   84416:	4b18      	ldr	r3, [pc, #96]	; (84478 <xTaskRemoveFromEventList+0xa8>)
   84418:	601a      	str	r2, [r3, #0]
   8441a:	68bb      	ldr	r3, [r7, #8]
   8441c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8441e:	4613      	mov	r3, r2
   84420:	009b      	lsls	r3, r3, #2
   84422:	4413      	add	r3, r2
   84424:	009b      	lsls	r3, r3, #2
   84426:	4a15      	ldr	r2, [pc, #84]	; (8447c <xTaskRemoveFromEventList+0xac>)
   84428:	441a      	add	r2, r3
   8442a:	68bb      	ldr	r3, [r7, #8]
   8442c:	3304      	adds	r3, #4
   8442e:	4610      	mov	r0, r2
   84430:	4619      	mov	r1, r3
   84432:	4b13      	ldr	r3, [pc, #76]	; (84480 <xTaskRemoveFromEventList+0xb0>)
   84434:	4798      	blx	r3
   84436:	e005      	b.n	84444 <xTaskRemoveFromEventList+0x74>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   84438:	68bb      	ldr	r3, [r7, #8]
   8443a:	3318      	adds	r3, #24
   8443c:	4811      	ldr	r0, [pc, #68]	; (84484 <xTaskRemoveFromEventList+0xb4>)
   8443e:	4619      	mov	r1, r3
   84440:	4b0f      	ldr	r3, [pc, #60]	; (84480 <xTaskRemoveFromEventList+0xb0>)
   84442:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   84444:	68bb      	ldr	r3, [r7, #8]
   84446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84448:	4b0f      	ldr	r3, [pc, #60]	; (84488 <xTaskRemoveFromEventList+0xb8>)
   8444a:	681b      	ldr	r3, [r3, #0]
   8444c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8444e:	429a      	cmp	r2, r3
   84450:	d905      	bls.n	8445e <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   84452:	2301      	movs	r3, #1
   84454:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   84456:	4b0d      	ldr	r3, [pc, #52]	; (8448c <xTaskRemoveFromEventList+0xbc>)
   84458:	2201      	movs	r2, #1
   8445a:	601a      	str	r2, [r3, #0]
   8445c:	e001      	b.n	84462 <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		xReturn = pdFALSE;
   8445e:	2300      	movs	r3, #0
   84460:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   84462:	68fb      	ldr	r3, [r7, #12]
}
   84464:	4618      	mov	r0, r3
   84466:	3710      	adds	r7, #16
   84468:	46bd      	mov	sp, r7
   8446a:	bd80      	pop	{r7, pc}
   8446c:	00082e5d 	.word	0x00082e5d
   84470:	00082be5 	.word	0x00082be5
   84474:	2007a668 	.word	0x2007a668
   84478:	2007a650 	.word	0x2007a650
   8447c:	2007a574 	.word	0x2007a574
   84480:	00082b2d 	.word	0x00082b2d
   84484:	2007a608 	.word	0x2007a608
   84488:	2007a570 	.word	0x2007a570
   8448c:	2007a65c 	.word	0x2007a65c

00084490 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   84490:	b580      	push	{r7, lr}
   84492:	b082      	sub	sp, #8
   84494:	af00      	add	r7, sp, #0
   84496:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   84498:	687b      	ldr	r3, [r7, #4]
   8449a:	2b00      	cmp	r3, #0
   8449c:	d102      	bne.n	844a4 <vTaskSetTimeOutState+0x14>
   8449e:	4b07      	ldr	r3, [pc, #28]	; (844bc <vTaskSetTimeOutState+0x2c>)
   844a0:	4798      	blx	r3
   844a2:	e7fe      	b.n	844a2 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   844a4:	4b06      	ldr	r3, [pc, #24]	; (844c0 <vTaskSetTimeOutState+0x30>)
   844a6:	681a      	ldr	r2, [r3, #0]
   844a8:	687b      	ldr	r3, [r7, #4]
   844aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   844ac:	4b05      	ldr	r3, [pc, #20]	; (844c4 <vTaskSetTimeOutState+0x34>)
   844ae:	681a      	ldr	r2, [r3, #0]
   844b0:	687b      	ldr	r3, [r7, #4]
   844b2:	605a      	str	r2, [r3, #4]
}
   844b4:	3708      	adds	r7, #8
   844b6:	46bd      	mov	sp, r7
   844b8:	bd80      	pop	{r7, pc}
   844ba:	bf00      	nop
   844bc:	00082e5d 	.word	0x00082e5d
   844c0:	2007a660 	.word	0x2007a660
   844c4:	2007a64c 	.word	0x2007a64c

000844c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   844c8:	b580      	push	{r7, lr}
   844ca:	b084      	sub	sp, #16
   844cc:	af00      	add	r7, sp, #0
   844ce:	6078      	str	r0, [r7, #4]
   844d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   844d2:	687b      	ldr	r3, [r7, #4]
   844d4:	2b00      	cmp	r3, #0
   844d6:	d102      	bne.n	844de <xTaskCheckForTimeOut+0x16>
   844d8:	4b21      	ldr	r3, [pc, #132]	; (84560 <xTaskCheckForTimeOut+0x98>)
   844da:	4798      	blx	r3
   844dc:	e7fe      	b.n	844dc <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
   844de:	683b      	ldr	r3, [r7, #0]
   844e0:	2b00      	cmp	r3, #0
   844e2:	d102      	bne.n	844ea <xTaskCheckForTimeOut+0x22>
   844e4:	4b1e      	ldr	r3, [pc, #120]	; (84560 <xTaskCheckForTimeOut+0x98>)
   844e6:	4798      	blx	r3
   844e8:	e7fe      	b.n	844e8 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
   844ea:	4b1e      	ldr	r3, [pc, #120]	; (84564 <xTaskCheckForTimeOut+0x9c>)
   844ec:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   844ee:	4b1e      	ldr	r3, [pc, #120]	; (84568 <xTaskCheckForTimeOut+0xa0>)
   844f0:	681b      	ldr	r3, [r3, #0]
   844f2:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   844f4:	683b      	ldr	r3, [r7, #0]
   844f6:	681b      	ldr	r3, [r3, #0]
   844f8:	f1b3 3fff 	cmp.w	r3, #4294967295
   844fc:	d102      	bne.n	84504 <xTaskCheckForTimeOut+0x3c>
			{
				xReturn = pdFALSE;
   844fe:	2300      	movs	r3, #0
   84500:	60fb      	str	r3, [r7, #12]
   84502:	e026      	b.n	84552 <xTaskCheckForTimeOut+0x8a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   84504:	687b      	ldr	r3, [r7, #4]
   84506:	681a      	ldr	r2, [r3, #0]
   84508:	4b18      	ldr	r3, [pc, #96]	; (8456c <xTaskCheckForTimeOut+0xa4>)
   8450a:	681b      	ldr	r3, [r3, #0]
   8450c:	429a      	cmp	r2, r3
   8450e:	d007      	beq.n	84520 <xTaskCheckForTimeOut+0x58>
   84510:	687b      	ldr	r3, [r7, #4]
   84512:	685a      	ldr	r2, [r3, #4]
   84514:	68bb      	ldr	r3, [r7, #8]
   84516:	429a      	cmp	r2, r3
   84518:	d802      	bhi.n	84520 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   8451a:	2301      	movs	r3, #1
   8451c:	60fb      	str	r3, [r7, #12]
   8451e:	e018      	b.n	84552 <xTaskCheckForTimeOut+0x8a>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
   84520:	687b      	ldr	r3, [r7, #4]
   84522:	685b      	ldr	r3, [r3, #4]
   84524:	68ba      	ldr	r2, [r7, #8]
   84526:	1ad2      	subs	r2, r2, r3
   84528:	683b      	ldr	r3, [r7, #0]
   8452a:	681b      	ldr	r3, [r3, #0]
   8452c:	429a      	cmp	r2, r3
   8452e:	d20e      	bcs.n	8454e <xTaskCheckForTimeOut+0x86>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
   84530:	683b      	ldr	r3, [r7, #0]
   84532:	681a      	ldr	r2, [r3, #0]
   84534:	687b      	ldr	r3, [r7, #4]
   84536:	6859      	ldr	r1, [r3, #4]
   84538:	68bb      	ldr	r3, [r7, #8]
   8453a:	1acb      	subs	r3, r1, r3
   8453c:	441a      	add	r2, r3
   8453e:	683b      	ldr	r3, [r7, #0]
   84540:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
   84542:	6878      	ldr	r0, [r7, #4]
   84544:	4b0a      	ldr	r3, [pc, #40]	; (84570 <xTaskCheckForTimeOut+0xa8>)
   84546:	4798      	blx	r3
			xReturn = pdFALSE;
   84548:	2300      	movs	r3, #0
   8454a:	60fb      	str	r3, [r7, #12]
   8454c:	e001      	b.n	84552 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			xReturn = pdTRUE;
   8454e:	2301      	movs	r3, #1
   84550:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   84552:	4b08      	ldr	r3, [pc, #32]	; (84574 <xTaskCheckForTimeOut+0xac>)
   84554:	4798      	blx	r3

	return xReturn;
   84556:	68fb      	ldr	r3, [r7, #12]
}
   84558:	4618      	mov	r0, r3
   8455a:	3710      	adds	r7, #16
   8455c:	46bd      	mov	sp, r7
   8455e:	bd80      	pop	{r7, pc}
   84560:	00082e5d 	.word	0x00082e5d
   84564:	00082de1 	.word	0x00082de1
   84568:	2007a64c 	.word	0x2007a64c
   8456c:	2007a660 	.word	0x2007a660
   84570:	00084491 	.word	0x00084491
   84574:	00082e25 	.word	0x00082e25

00084578 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   84578:	b480      	push	{r7}
   8457a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   8457c:	4b03      	ldr	r3, [pc, #12]	; (8458c <vTaskMissedYield+0x14>)
   8457e:	2201      	movs	r2, #1
   84580:	601a      	str	r2, [r3, #0]
}
   84582:	46bd      	mov	sp, r7
   84584:	f85d 7b04 	ldr.w	r7, [sp], #4
   84588:	4770      	bx	lr
   8458a:	bf00      	nop
   8458c:	2007a65c 	.word	0x2007a65c

00084590 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   84590:	b580      	push	{r7, lr}
   84592:	b082      	sub	sp, #8
   84594:	af00      	add	r7, sp, #0
   84596:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
   84598:	4b04      	ldr	r3, [pc, #16]	; (845ac <prvIdleTask+0x1c>)
   8459a:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   8459c:	4b04      	ldr	r3, [pc, #16]	; (845b0 <prvIdleTask+0x20>)
   8459e:	681b      	ldr	r3, [r3, #0]
   845a0:	2b01      	cmp	r3, #1
   845a2:	d901      	bls.n	845a8 <prvIdleTask+0x18>
			{
				taskYIELD();
   845a4:	4b03      	ldr	r3, [pc, #12]	; (845b4 <prvIdleTask+0x24>)
   845a6:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   845a8:	e7f6      	b.n	84598 <prvIdleTask+0x8>
   845aa:	bf00      	nop
   845ac:	000846d1 	.word	0x000846d1
   845b0:	2007a574 	.word	0x2007a574
   845b4:	00082dc1 	.word	0x00082dc1

000845b8 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   845b8:	b580      	push	{r7, lr}
   845ba:	b086      	sub	sp, #24
   845bc:	af00      	add	r7, sp, #0
   845be:	60f8      	str	r0, [r7, #12]
   845c0:	60b9      	str	r1, [r7, #8]
   845c2:	607a      	str	r2, [r7, #4]
   845c4:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   845c6:	2300      	movs	r3, #0
   845c8:	617b      	str	r3, [r7, #20]
   845ca:	e012      	b.n	845f2 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
   845cc:	68ba      	ldr	r2, [r7, #8]
   845ce:	697b      	ldr	r3, [r7, #20]
   845d0:	4413      	add	r3, r2
   845d2:	781a      	ldrb	r2, [r3, #0]
   845d4:	68f9      	ldr	r1, [r7, #12]
   845d6:	697b      	ldr	r3, [r7, #20]
   845d8:	440b      	add	r3, r1
   845da:	3330      	adds	r3, #48	; 0x30
   845dc:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
   845de:	68ba      	ldr	r2, [r7, #8]
   845e0:	697b      	ldr	r3, [r7, #20]
   845e2:	4413      	add	r3, r2
   845e4:	781b      	ldrb	r3, [r3, #0]
   845e6:	2b00      	cmp	r3, #0
   845e8:	d100      	bne.n	845ec <prvInitialiseTCBVariables+0x34>
		{
			break;
   845ea:	e005      	b.n	845f8 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   845ec:	697b      	ldr	r3, [r7, #20]
   845ee:	3301      	adds	r3, #1
   845f0:	617b      	str	r3, [r7, #20]
   845f2:	697b      	ldr	r3, [r7, #20]
   845f4:	2b09      	cmp	r3, #9
   845f6:	d9e9      	bls.n	845cc <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   845f8:	68fb      	ldr	r3, [r7, #12]
   845fa:	2200      	movs	r2, #0
   845fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   84600:	687b      	ldr	r3, [r7, #4]
   84602:	2b04      	cmp	r3, #4
   84604:	d901      	bls.n	8460a <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   84606:	2304      	movs	r3, #4
   84608:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
   8460a:	68fb      	ldr	r3, [r7, #12]
   8460c:	687a      	ldr	r2, [r7, #4]
   8460e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   84610:	68fb      	ldr	r3, [r7, #12]
   84612:	687a      	ldr	r2, [r7, #4]
   84614:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
   84616:	68fb      	ldr	r3, [r7, #12]
   84618:	2200      	movs	r2, #0
   8461a:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   8461c:	68fb      	ldr	r3, [r7, #12]
   8461e:	3304      	adds	r3, #4
   84620:	4618      	mov	r0, r3
   84622:	4b0a      	ldr	r3, [pc, #40]	; (8464c <prvInitialiseTCBVariables+0x94>)
   84624:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   84626:	68fb      	ldr	r3, [r7, #12]
   84628:	3318      	adds	r3, #24
   8462a:	4618      	mov	r0, r3
   8462c:	4b07      	ldr	r3, [pc, #28]	; (8464c <prvInitialiseTCBVariables+0x94>)
   8462e:	4798      	blx	r3

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   84630:	68fb      	ldr	r3, [r7, #12]
   84632:	68fa      	ldr	r2, [r7, #12]
   84634:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   84636:	687b      	ldr	r3, [r7, #4]
   84638:	f1c3 0205 	rsb	r2, r3, #5
   8463c:	68fb      	ldr	r3, [r7, #12]
   8463e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   84640:	68fb      	ldr	r3, [r7, #12]
   84642:	68fa      	ldr	r2, [r7, #12]
   84644:	625a      	str	r2, [r3, #36]	; 0x24
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
   84646:	3718      	adds	r7, #24
   84648:	46bd      	mov	sp, r7
   8464a:	bd80      	pop	{r7, pc}
   8464c:	00082b15 	.word	0x00082b15

00084650 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   84650:	b580      	push	{r7, lr}
   84652:	b082      	sub	sp, #8
   84654:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   84656:	2300      	movs	r3, #0
   84658:	607b      	str	r3, [r7, #4]
   8465a:	e00c      	b.n	84676 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   8465c:	687a      	ldr	r2, [r7, #4]
   8465e:	4613      	mov	r3, r2
   84660:	009b      	lsls	r3, r3, #2
   84662:	4413      	add	r3, r2
   84664:	009b      	lsls	r3, r3, #2
   84666:	4a11      	ldr	r2, [pc, #68]	; (846ac <prvInitialiseTaskLists+0x5c>)
   84668:	4413      	add	r3, r2
   8466a:	4618      	mov	r0, r3
   8466c:	4b10      	ldr	r3, [pc, #64]	; (846b0 <prvInitialiseTaskLists+0x60>)
   8466e:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   84670:	687b      	ldr	r3, [r7, #4]
   84672:	3301      	adds	r3, #1
   84674:	607b      	str	r3, [r7, #4]
   84676:	687b      	ldr	r3, [r7, #4]
   84678:	2b04      	cmp	r3, #4
   8467a:	d9ef      	bls.n	8465c <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   8467c:	480d      	ldr	r0, [pc, #52]	; (846b4 <prvInitialiseTaskLists+0x64>)
   8467e:	4b0c      	ldr	r3, [pc, #48]	; (846b0 <prvInitialiseTaskLists+0x60>)
   84680:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
   84682:	480d      	ldr	r0, [pc, #52]	; (846b8 <prvInitialiseTaskLists+0x68>)
   84684:	4b0a      	ldr	r3, [pc, #40]	; (846b0 <prvInitialiseTaskLists+0x60>)
   84686:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
   84688:	480c      	ldr	r0, [pc, #48]	; (846bc <prvInitialiseTaskLists+0x6c>)
   8468a:	4b09      	ldr	r3, [pc, #36]	; (846b0 <prvInitialiseTaskLists+0x60>)
   8468c:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   8468e:	480c      	ldr	r0, [pc, #48]	; (846c0 <prvInitialiseTaskLists+0x70>)
   84690:	4b07      	ldr	r3, [pc, #28]	; (846b0 <prvInitialiseTaskLists+0x60>)
   84692:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   84694:	480b      	ldr	r0, [pc, #44]	; (846c4 <prvInitialiseTaskLists+0x74>)
   84696:	4b06      	ldr	r3, [pc, #24]	; (846b0 <prvInitialiseTaskLists+0x60>)
   84698:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   8469a:	4b0b      	ldr	r3, [pc, #44]	; (846c8 <prvInitialiseTaskLists+0x78>)
   8469c:	4a05      	ldr	r2, [pc, #20]	; (846b4 <prvInitialiseTaskLists+0x64>)
   8469e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   846a0:	4b0a      	ldr	r3, [pc, #40]	; (846cc <prvInitialiseTaskLists+0x7c>)
   846a2:	4a05      	ldr	r2, [pc, #20]	; (846b8 <prvInitialiseTaskLists+0x68>)
   846a4:	601a      	str	r2, [r3, #0]
}
   846a6:	3708      	adds	r7, #8
   846a8:	46bd      	mov	sp, r7
   846aa:	bd80      	pop	{r7, pc}
   846ac:	2007a574 	.word	0x2007a574
   846b0:	00082ad5 	.word	0x00082ad5
   846b4:	2007a5d8 	.word	0x2007a5d8
   846b8:	2007a5ec 	.word	0x2007a5ec
   846bc:	2007a608 	.word	0x2007a608
   846c0:	2007a61c 	.word	0x2007a61c
   846c4:	2007a634 	.word	0x2007a634
   846c8:	2007a600 	.word	0x2007a600
   846cc:	2007a604 	.word	0x2007a604

000846d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   846d0:	b580      	push	{r7, lr}
   846d2:	b082      	sub	sp, #8
   846d4:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   846d6:	e028      	b.n	8472a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
   846d8:	4b17      	ldr	r3, [pc, #92]	; (84738 <prvCheckTasksWaitingTermination+0x68>)
   846da:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   846dc:	4b17      	ldr	r3, [pc, #92]	; (8473c <prvCheckTasksWaitingTermination+0x6c>)
   846de:	681b      	ldr	r3, [r3, #0]
   846e0:	2b00      	cmp	r3, #0
   846e2:	bf14      	ite	ne
   846e4:	2300      	movne	r3, #0
   846e6:	2301      	moveq	r3, #1
   846e8:	b2db      	uxtb	r3, r3
   846ea:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
   846ec:	4b14      	ldr	r3, [pc, #80]	; (84740 <prvCheckTasksWaitingTermination+0x70>)
   846ee:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   846f0:	687b      	ldr	r3, [r7, #4]
   846f2:	2b00      	cmp	r3, #0
   846f4:	d119      	bne.n	8472a <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
   846f6:	4b13      	ldr	r3, [pc, #76]	; (84744 <prvCheckTasksWaitingTermination+0x74>)
   846f8:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
   846fa:	4b10      	ldr	r3, [pc, #64]	; (8473c <prvCheckTasksWaitingTermination+0x6c>)
   846fc:	68db      	ldr	r3, [r3, #12]
   846fe:	68db      	ldr	r3, [r3, #12]
   84700:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   84702:	683b      	ldr	r3, [r7, #0]
   84704:	3304      	adds	r3, #4
   84706:	4618      	mov	r0, r3
   84708:	4b0f      	ldr	r3, [pc, #60]	; (84748 <prvCheckTasksWaitingTermination+0x78>)
   8470a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   8470c:	4b0f      	ldr	r3, [pc, #60]	; (8474c <prvCheckTasksWaitingTermination+0x7c>)
   8470e:	681b      	ldr	r3, [r3, #0]
   84710:	1e5a      	subs	r2, r3, #1
   84712:	4b0e      	ldr	r3, [pc, #56]	; (8474c <prvCheckTasksWaitingTermination+0x7c>)
   84714:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   84716:	4b0e      	ldr	r3, [pc, #56]	; (84750 <prvCheckTasksWaitingTermination+0x80>)
   84718:	681b      	ldr	r3, [r3, #0]
   8471a:	1e5a      	subs	r2, r3, #1
   8471c:	4b0c      	ldr	r3, [pc, #48]	; (84750 <prvCheckTasksWaitingTermination+0x80>)
   8471e:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
   84720:	4b0c      	ldr	r3, [pc, #48]	; (84754 <prvCheckTasksWaitingTermination+0x84>)
   84722:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
   84724:	6838      	ldr	r0, [r7, #0]
   84726:	4b0c      	ldr	r3, [pc, #48]	; (84758 <prvCheckTasksWaitingTermination+0x88>)
   84728:	4798      	blx	r3
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   8472a:	4b09      	ldr	r3, [pc, #36]	; (84750 <prvCheckTasksWaitingTermination+0x80>)
   8472c:	681b      	ldr	r3, [r3, #0]
   8472e:	2b00      	cmp	r3, #0
   84730:	d1d2      	bne.n	846d8 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
   84732:	3708      	adds	r7, #8
   84734:	46bd      	mov	sp, r7
   84736:	bd80      	pop	{r7, pc}
   84738:	00083ecd 	.word	0x00083ecd
   8473c:	2007a61c 	.word	0x2007a61c
   84740:	00083ee9 	.word	0x00083ee9
   84744:	00082de1 	.word	0x00082de1
   84748:	00082be5 	.word	0x00082be5
   8474c:	2007a648 	.word	0x2007a648
   84750:	2007a630 	.word	0x2007a630
   84754:	00082e25 	.word	0x00082e25
   84758:	0008483d 	.word	0x0008483d

0008475c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
   8475c:	b580      	push	{r7, lr}
   8475e:	b082      	sub	sp, #8
   84760:	af00      	add	r7, sp, #0
   84762:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   84764:	4b13      	ldr	r3, [pc, #76]	; (847b4 <prvAddCurrentTaskToDelayedList+0x58>)
   84766:	681b      	ldr	r3, [r3, #0]
   84768:	687a      	ldr	r2, [r7, #4]
   8476a:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
   8476c:	4b12      	ldr	r3, [pc, #72]	; (847b8 <prvAddCurrentTaskToDelayedList+0x5c>)
   8476e:	681b      	ldr	r3, [r3, #0]
   84770:	687a      	ldr	r2, [r7, #4]
   84772:	429a      	cmp	r2, r3
   84774:	d209      	bcs.n	8478a <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   84776:	4b11      	ldr	r3, [pc, #68]	; (847bc <prvAddCurrentTaskToDelayedList+0x60>)
   84778:	681a      	ldr	r2, [r3, #0]
   8477a:	4b0e      	ldr	r3, [pc, #56]	; (847b4 <prvAddCurrentTaskToDelayedList+0x58>)
   8477c:	681b      	ldr	r3, [r3, #0]
   8477e:	3304      	adds	r3, #4
   84780:	4610      	mov	r0, r2
   84782:	4619      	mov	r1, r3
   84784:	4b0e      	ldr	r3, [pc, #56]	; (847c0 <prvAddCurrentTaskToDelayedList+0x64>)
   84786:	4798      	blx	r3
   84788:	e010      	b.n	847ac <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   8478a:	4b0e      	ldr	r3, [pc, #56]	; (847c4 <prvAddCurrentTaskToDelayedList+0x68>)
   8478c:	681a      	ldr	r2, [r3, #0]
   8478e:	4b09      	ldr	r3, [pc, #36]	; (847b4 <prvAddCurrentTaskToDelayedList+0x58>)
   84790:	681b      	ldr	r3, [r3, #0]
   84792:	3304      	adds	r3, #4
   84794:	4610      	mov	r0, r2
   84796:	4619      	mov	r1, r3
   84798:	4b09      	ldr	r3, [pc, #36]	; (847c0 <prvAddCurrentTaskToDelayedList+0x64>)
   8479a:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   8479c:	4b0a      	ldr	r3, [pc, #40]	; (847c8 <prvAddCurrentTaskToDelayedList+0x6c>)
   8479e:	681b      	ldr	r3, [r3, #0]
   847a0:	687a      	ldr	r2, [r7, #4]
   847a2:	429a      	cmp	r2, r3
   847a4:	d202      	bcs.n	847ac <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
   847a6:	4b08      	ldr	r3, [pc, #32]	; (847c8 <prvAddCurrentTaskToDelayedList+0x6c>)
   847a8:	687a      	ldr	r2, [r7, #4]
   847aa:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   847ac:	3708      	adds	r7, #8
   847ae:	46bd      	mov	sp, r7
   847b0:	bd80      	pop	{r7, pc}
   847b2:	bf00      	nop
   847b4:	2007a570 	.word	0x2007a570
   847b8:	2007a64c 	.word	0x2007a64c
   847bc:	2007a604 	.word	0x2007a604
   847c0:	00082b75 	.word	0x00082b75
   847c4:	2007a600 	.word	0x2007a600
   847c8:	2007000c 	.word	0x2007000c

000847cc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
   847cc:	b580      	push	{r7, lr}
   847ce:	b084      	sub	sp, #16
   847d0:	af00      	add	r7, sp, #0
   847d2:	4603      	mov	r3, r0
   847d4:	6039      	str	r1, [r7, #0]
   847d6:	80fb      	strh	r3, [r7, #6]
TCB_t *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
   847d8:	2048      	movs	r0, #72	; 0x48
   847da:	4b15      	ldr	r3, [pc, #84]	; (84830 <prvAllocateTCBAndStack+0x64>)
   847dc:	4798      	blx	r3
   847de:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
   847e0:	68fb      	ldr	r3, [r7, #12]
   847e2:	2b00      	cmp	r3, #0
   847e4:	d01f      	beq.n	84826 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   847e6:	683b      	ldr	r3, [r7, #0]
   847e8:	2b00      	cmp	r3, #0
   847ea:	d106      	bne.n	847fa <prvAllocateTCBAndStack+0x2e>
   847ec:	88fb      	ldrh	r3, [r7, #6]
   847ee:	009b      	lsls	r3, r3, #2
   847f0:	4618      	mov	r0, r3
   847f2:	4b0f      	ldr	r3, [pc, #60]	; (84830 <prvAllocateTCBAndStack+0x64>)
   847f4:	4798      	blx	r3
   847f6:	4603      	mov	r3, r0
   847f8:	e000      	b.n	847fc <prvAllocateTCBAndStack+0x30>
   847fa:	683b      	ldr	r3, [r7, #0]
   847fc:	68fa      	ldr	r2, [r7, #12]
   847fe:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   84800:	68fb      	ldr	r3, [r7, #12]
   84802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84804:	2b00      	cmp	r3, #0
   84806:	d105      	bne.n	84814 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   84808:	68f8      	ldr	r0, [r7, #12]
   8480a:	4b0a      	ldr	r3, [pc, #40]	; (84834 <prvAllocateTCBAndStack+0x68>)
   8480c:	4798      	blx	r3
			pxNewTCB = NULL;
   8480e:	2300      	movs	r3, #0
   84810:	60fb      	str	r3, [r7, #12]
   84812:	e008      	b.n	84826 <prvAllocateTCBAndStack+0x5a>
		{
			/* Avoid dependency on memset() if it is not required. */
			#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
			{
				/* Just to help debugging. */
				( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
   84814:	68fb      	ldr	r3, [r7, #12]
   84816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   84818:	88fb      	ldrh	r3, [r7, #6]
   8481a:	009b      	lsls	r3, r3, #2
   8481c:	4610      	mov	r0, r2
   8481e:	21a5      	movs	r1, #165	; 0xa5
   84820:	461a      	mov	r2, r3
   84822:	4b05      	ldr	r3, [pc, #20]	; (84838 <prvAllocateTCBAndStack+0x6c>)
   84824:	4798      	blx	r3
			}
			#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
		}
	}

	return pxNewTCB;
   84826:	68fb      	ldr	r3, [r7, #12]
}
   84828:	4618      	mov	r0, r3
   8482a:	3710      	adds	r7, #16
   8482c:	46bd      	mov	sp, r7
   8482e:	bd80      	pop	{r7, pc}
   84830:	00082f81 	.word	0x00082f81
   84834:	000830f9 	.word	0x000830f9
   84838:	00086385 	.word	0x00086385

0008483c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   8483c:	b580      	push	{r7, lr}
   8483e:	b082      	sub	sp, #8
   84840:	af00      	add	r7, sp, #0
   84842:	6078      	str	r0, [r7, #4]
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
		vPortFreeAligned( pxTCB->pxStack );
   84844:	687b      	ldr	r3, [r7, #4]
   84846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84848:	4618      	mov	r0, r3
   8484a:	4b04      	ldr	r3, [pc, #16]	; (8485c <prvDeleteTCB+0x20>)
   8484c:	4798      	blx	r3
		vPortFree( pxTCB );
   8484e:	6878      	ldr	r0, [r7, #4]
   84850:	4b02      	ldr	r3, [pc, #8]	; (8485c <prvDeleteTCB+0x20>)
   84852:	4798      	blx	r3
	}
   84854:	3708      	adds	r7, #8
   84856:	46bd      	mov	sp, r7
   84858:	bd80      	pop	{r7, pc}
   8485a:	bf00      	nop
   8485c:	000830f9 	.word	0x000830f9

00084860 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   84860:	b480      	push	{r7}
   84862:	b083      	sub	sp, #12
   84864:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   84866:	4b0e      	ldr	r3, [pc, #56]	; (848a0 <prvResetNextTaskUnblockTime+0x40>)
   84868:	681b      	ldr	r3, [r3, #0]
   8486a:	681b      	ldr	r3, [r3, #0]
   8486c:	2b00      	cmp	r3, #0
   8486e:	d101      	bne.n	84874 <prvResetNextTaskUnblockTime+0x14>
   84870:	2301      	movs	r3, #1
   84872:	e000      	b.n	84876 <prvResetNextTaskUnblockTime+0x16>
   84874:	2300      	movs	r3, #0
   84876:	2b00      	cmp	r3, #0
   84878:	d004      	beq.n	84884 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   8487a:	4b0a      	ldr	r3, [pc, #40]	; (848a4 <prvResetNextTaskUnblockTime+0x44>)
   8487c:	f04f 32ff 	mov.w	r2, #4294967295
   84880:	601a      	str	r2, [r3, #0]
   84882:	e008      	b.n	84896 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   84884:	4b06      	ldr	r3, [pc, #24]	; (848a0 <prvResetNextTaskUnblockTime+0x40>)
   84886:	681b      	ldr	r3, [r3, #0]
   84888:	68db      	ldr	r3, [r3, #12]
   8488a:	68db      	ldr	r3, [r3, #12]
   8488c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
   8488e:	687b      	ldr	r3, [r7, #4]
   84890:	685a      	ldr	r2, [r3, #4]
   84892:	4b04      	ldr	r3, [pc, #16]	; (848a4 <prvResetNextTaskUnblockTime+0x44>)
   84894:	601a      	str	r2, [r3, #0]
	}
}
   84896:	370c      	adds	r7, #12
   84898:	46bd      	mov	sp, r7
   8489a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8489e:	4770      	bx	lr
   848a0:	2007a600 	.word	0x2007a600
   848a4:	2007000c 	.word	0x2007000c

000848a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   848a8:	b480      	push	{r7}
   848aa:	b083      	sub	sp, #12
   848ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   848ae:	4b0b      	ldr	r3, [pc, #44]	; (848dc <xTaskGetSchedulerState+0x34>)
   848b0:	681b      	ldr	r3, [r3, #0]
   848b2:	2b00      	cmp	r3, #0
   848b4:	d102      	bne.n	848bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   848b6:	2301      	movs	r3, #1
   848b8:	607b      	str	r3, [r7, #4]
   848ba:	e008      	b.n	848ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   848bc:	4b08      	ldr	r3, [pc, #32]	; (848e0 <xTaskGetSchedulerState+0x38>)
   848be:	681b      	ldr	r3, [r3, #0]
   848c0:	2b00      	cmp	r3, #0
   848c2:	d102      	bne.n	848ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
   848c4:	2302      	movs	r3, #2
   848c6:	607b      	str	r3, [r7, #4]
   848c8:	e001      	b.n	848ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   848ca:	2300      	movs	r3, #0
   848cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   848ce:	687b      	ldr	r3, [r7, #4]
	}
   848d0:	4618      	mov	r0, r3
   848d2:	370c      	adds	r7, #12
   848d4:	46bd      	mov	sp, r7
   848d6:	f85d 7b04 	ldr.w	r7, [sp], #4
   848da:	4770      	bx	lr
   848dc:	2007a654 	.word	0x2007a654
   848e0:	2007a668 	.word	0x2007a668

000848e4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   848e4:	b580      	push	{r7, lr}
   848e6:	b084      	sub	sp, #16
   848e8:	af00      	add	r7, sp, #0
   848ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   848ec:	687b      	ldr	r3, [r7, #4]
   848ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   848f0:	687b      	ldr	r3, [r7, #4]
   848f2:	2b00      	cmp	r3, #0
   848f4:	d062      	beq.n	849bc <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   848f6:	68fb      	ldr	r3, [r7, #12]
   848f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   848fa:	4b32      	ldr	r3, [pc, #200]	; (849c4 <vTaskPriorityInherit+0xe0>)
   848fc:	681b      	ldr	r3, [r3, #0]
   848fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84900:	429a      	cmp	r2, r3
   84902:	d25b      	bcs.n	849bc <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   84904:	68fb      	ldr	r3, [r7, #12]
   84906:	699b      	ldr	r3, [r3, #24]
   84908:	2b00      	cmp	r3, #0
   8490a:	db06      	blt.n	8491a <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   8490c:	4b2d      	ldr	r3, [pc, #180]	; (849c4 <vTaskPriorityInherit+0xe0>)
   8490e:	681b      	ldr	r3, [r3, #0]
   84910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84912:	f1c3 0205 	rsb	r2, r3, #5
   84916:	68fb      	ldr	r3, [r7, #12]
   84918:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   8491a:	68fb      	ldr	r3, [r7, #12]
   8491c:	6959      	ldr	r1, [r3, #20]
   8491e:	68fb      	ldr	r3, [r7, #12]
   84920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84922:	4613      	mov	r3, r2
   84924:	009b      	lsls	r3, r3, #2
   84926:	4413      	add	r3, r2
   84928:	009b      	lsls	r3, r3, #2
   8492a:	4a27      	ldr	r2, [pc, #156]	; (849c8 <vTaskPriorityInherit+0xe4>)
   8492c:	4413      	add	r3, r2
   8492e:	4299      	cmp	r1, r3
   84930:	d101      	bne.n	84936 <vTaskPriorityInherit+0x52>
   84932:	2301      	movs	r3, #1
   84934:	e000      	b.n	84938 <vTaskPriorityInherit+0x54>
   84936:	2300      	movs	r3, #0
   84938:	2b00      	cmp	r3, #0
   8493a:	d03a      	beq.n	849b2 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   8493c:	68fb      	ldr	r3, [r7, #12]
   8493e:	3304      	adds	r3, #4
   84940:	4618      	mov	r0, r3
   84942:	4b22      	ldr	r3, [pc, #136]	; (849cc <vTaskPriorityInherit+0xe8>)
   84944:	4798      	blx	r3
   84946:	4603      	mov	r3, r0
   84948:	2b00      	cmp	r3, #0
   8494a:	d115      	bne.n	84978 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   8494c:	68fb      	ldr	r3, [r7, #12]
   8494e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84950:	491d      	ldr	r1, [pc, #116]	; (849c8 <vTaskPriorityInherit+0xe4>)
   84952:	4613      	mov	r3, r2
   84954:	009b      	lsls	r3, r3, #2
   84956:	4413      	add	r3, r2
   84958:	009b      	lsls	r3, r3, #2
   8495a:	440b      	add	r3, r1
   8495c:	681b      	ldr	r3, [r3, #0]
   8495e:	2b00      	cmp	r3, #0
   84960:	d10a      	bne.n	84978 <vTaskPriorityInherit+0x94>
   84962:	68fb      	ldr	r3, [r7, #12]
   84964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84966:	2201      	movs	r2, #1
   84968:	fa02 f303 	lsl.w	r3, r2, r3
   8496c:	43da      	mvns	r2, r3
   8496e:	4b18      	ldr	r3, [pc, #96]	; (849d0 <vTaskPriorityInherit+0xec>)
   84970:	681b      	ldr	r3, [r3, #0]
   84972:	401a      	ands	r2, r3
   84974:	4b16      	ldr	r3, [pc, #88]	; (849d0 <vTaskPriorityInherit+0xec>)
   84976:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   84978:	4b12      	ldr	r3, [pc, #72]	; (849c4 <vTaskPriorityInherit+0xe0>)
   8497a:	681b      	ldr	r3, [r3, #0]
   8497c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8497e:	68fb      	ldr	r3, [r7, #12]
   84980:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
   84982:	68fb      	ldr	r3, [r7, #12]
   84984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84986:	2201      	movs	r2, #1
   84988:	409a      	lsls	r2, r3
   8498a:	4b11      	ldr	r3, [pc, #68]	; (849d0 <vTaskPriorityInherit+0xec>)
   8498c:	681b      	ldr	r3, [r3, #0]
   8498e:	431a      	orrs	r2, r3
   84990:	4b0f      	ldr	r3, [pc, #60]	; (849d0 <vTaskPriorityInherit+0xec>)
   84992:	601a      	str	r2, [r3, #0]
   84994:	68fb      	ldr	r3, [r7, #12]
   84996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84998:	4613      	mov	r3, r2
   8499a:	009b      	lsls	r3, r3, #2
   8499c:	4413      	add	r3, r2
   8499e:	009b      	lsls	r3, r3, #2
   849a0:	4a09      	ldr	r2, [pc, #36]	; (849c8 <vTaskPriorityInherit+0xe4>)
   849a2:	441a      	add	r2, r3
   849a4:	68fb      	ldr	r3, [r7, #12]
   849a6:	3304      	adds	r3, #4
   849a8:	4610      	mov	r0, r2
   849aa:	4619      	mov	r1, r3
   849ac:	4b09      	ldr	r3, [pc, #36]	; (849d4 <vTaskPriorityInherit+0xf0>)
   849ae:	4798      	blx	r3
   849b0:	e004      	b.n	849bc <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   849b2:	4b04      	ldr	r3, [pc, #16]	; (849c4 <vTaskPriorityInherit+0xe0>)
   849b4:	681b      	ldr	r3, [r3, #0]
   849b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   849b8:	68fb      	ldr	r3, [r7, #12]
   849ba:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   849bc:	3710      	adds	r7, #16
   849be:	46bd      	mov	sp, r7
   849c0:	bd80      	pop	{r7, pc}
   849c2:	bf00      	nop
   849c4:	2007a570 	.word	0x2007a570
   849c8:	2007a574 	.word	0x2007a574
   849cc:	00082be5 	.word	0x00082be5
   849d0:	2007a650 	.word	0x2007a650
   849d4:	00082b2d 	.word	0x00082b2d

000849d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   849d8:	b580      	push	{r7, lr}
   849da:	b084      	sub	sp, #16
   849dc:	af00      	add	r7, sp, #0
   849de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   849e0:	687b      	ldr	r3, [r7, #4]
   849e2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   849e4:	2300      	movs	r3, #0
   849e6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   849e8:	687b      	ldr	r3, [r7, #4]
   849ea:	2b00      	cmp	r3, #0
   849ec:	d056      	beq.n	84a9c <xTaskPriorityDisinherit+0xc4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
   849ee:	68bb      	ldr	r3, [r7, #8]
   849f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   849f2:	2b00      	cmp	r3, #0
   849f4:	d102      	bne.n	849fc <xTaskPriorityDisinherit+0x24>
   849f6:	4b2c      	ldr	r3, [pc, #176]	; (84aa8 <xTaskPriorityDisinherit+0xd0>)
   849f8:	4798      	blx	r3
   849fa:	e7fe      	b.n	849fa <xTaskPriorityDisinherit+0x22>
			( pxTCB->uxMutexesHeld )--;
   849fc:	68bb      	ldr	r3, [r7, #8]
   849fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   84a00:	1e5a      	subs	r2, r3, #1
   84a02:	68bb      	ldr	r3, [r7, #8]
   84a04:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   84a06:	68bb      	ldr	r3, [r7, #8]
   84a08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84a0a:	68bb      	ldr	r3, [r7, #8]
   84a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   84a0e:	429a      	cmp	r2, r3
   84a10:	d044      	beq.n	84a9c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   84a12:	68bb      	ldr	r3, [r7, #8]
   84a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   84a16:	2b00      	cmp	r3, #0
   84a18:	d140      	bne.n	84a9c <xTaskPriorityDisinherit+0xc4>
				{
					/* The holding task must be the running task to be able to give
					the mutex back.  Remove the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   84a1a:	68bb      	ldr	r3, [r7, #8]
   84a1c:	3304      	adds	r3, #4
   84a1e:	4618      	mov	r0, r3
   84a20:	4b22      	ldr	r3, [pc, #136]	; (84aac <xTaskPriorityDisinherit+0xd4>)
   84a22:	4798      	blx	r3
   84a24:	4603      	mov	r3, r0
   84a26:	2b00      	cmp	r3, #0
   84a28:	d115      	bne.n	84a56 <xTaskPriorityDisinherit+0x7e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   84a2a:	68bb      	ldr	r3, [r7, #8]
   84a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84a2e:	4920      	ldr	r1, [pc, #128]	; (84ab0 <xTaskPriorityDisinherit+0xd8>)
   84a30:	4613      	mov	r3, r2
   84a32:	009b      	lsls	r3, r3, #2
   84a34:	4413      	add	r3, r2
   84a36:	009b      	lsls	r3, r3, #2
   84a38:	440b      	add	r3, r1
   84a3a:	681b      	ldr	r3, [r3, #0]
   84a3c:	2b00      	cmp	r3, #0
   84a3e:	d10a      	bne.n	84a56 <xTaskPriorityDisinherit+0x7e>
   84a40:	68bb      	ldr	r3, [r7, #8]
   84a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84a44:	2201      	movs	r2, #1
   84a46:	fa02 f303 	lsl.w	r3, r2, r3
   84a4a:	43da      	mvns	r2, r3
   84a4c:	4b19      	ldr	r3, [pc, #100]	; (84ab4 <xTaskPriorityDisinherit+0xdc>)
   84a4e:	681b      	ldr	r3, [r3, #0]
   84a50:	401a      	ands	r2, r3
   84a52:	4b18      	ldr	r3, [pc, #96]	; (84ab4 <xTaskPriorityDisinherit+0xdc>)
   84a54:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the new
					ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   84a56:	68bb      	ldr	r3, [r7, #8]
   84a58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   84a5a:	68bb      	ldr	r3, [r7, #8]
   84a5c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   84a5e:	68bb      	ldr	r3, [r7, #8]
   84a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84a62:	f1c3 0205 	rsb	r2, r3, #5
   84a66:	68bb      	ldr	r3, [r7, #8]
   84a68:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   84a6a:	68bb      	ldr	r3, [r7, #8]
   84a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   84a6e:	2201      	movs	r2, #1
   84a70:	409a      	lsls	r2, r3
   84a72:	4b10      	ldr	r3, [pc, #64]	; (84ab4 <xTaskPriorityDisinherit+0xdc>)
   84a74:	681b      	ldr	r3, [r3, #0]
   84a76:	431a      	orrs	r2, r3
   84a78:	4b0e      	ldr	r3, [pc, #56]	; (84ab4 <xTaskPriorityDisinherit+0xdc>)
   84a7a:	601a      	str	r2, [r3, #0]
   84a7c:	68bb      	ldr	r3, [r7, #8]
   84a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   84a80:	4613      	mov	r3, r2
   84a82:	009b      	lsls	r3, r3, #2
   84a84:	4413      	add	r3, r2
   84a86:	009b      	lsls	r3, r3, #2
   84a88:	4a09      	ldr	r2, [pc, #36]	; (84ab0 <xTaskPriorityDisinherit+0xd8>)
   84a8a:	441a      	add	r2, r3
   84a8c:	68bb      	ldr	r3, [r7, #8]
   84a8e:	3304      	adds	r3, #4
   84a90:	4610      	mov	r0, r2
   84a92:	4619      	mov	r1, r3
   84a94:	4b08      	ldr	r3, [pc, #32]	; (84ab8 <xTaskPriorityDisinherit+0xe0>)
   84a96:	4798      	blx	r3

					/* Return true to indicate that a context switch is required.
					This is only actually required in the corner case whereby
					multiple mutexes were held and the mutexes were given back
					in an order different to that in which they were taken. */
					xReturn = pdTRUE;
   84a98:	2301      	movs	r3, #1
   84a9a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   84a9c:	68fb      	ldr	r3, [r7, #12]
	}
   84a9e:	4618      	mov	r0, r3
   84aa0:	3710      	adds	r7, #16
   84aa2:	46bd      	mov	sp, r7
   84aa4:	bd80      	pop	{r7, pc}
   84aa6:	bf00      	nop
   84aa8:	00082e5d 	.word	0x00082e5d
   84aac:	00082be5 	.word	0x00082be5
   84ab0:	2007a574 	.word	0x2007a574
   84ab4:	2007a650 	.word	0x2007a650
   84ab8:	00082b2d 	.word	0x00082b2d

00084abc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
   84abc:	b480      	push	{r7}
   84abe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   84ac0:	4b07      	ldr	r3, [pc, #28]	; (84ae0 <pvTaskIncrementMutexHeldCount+0x24>)
   84ac2:	681b      	ldr	r3, [r3, #0]
   84ac4:	2b00      	cmp	r3, #0
   84ac6:	d004      	beq.n	84ad2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   84ac8:	4b05      	ldr	r3, [pc, #20]	; (84ae0 <pvTaskIncrementMutexHeldCount+0x24>)
   84aca:	681b      	ldr	r3, [r3, #0]
   84acc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   84ace:	3201      	adds	r2, #1
   84ad0:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
   84ad2:	4b03      	ldr	r3, [pc, #12]	; (84ae0 <pvTaskIncrementMutexHeldCount+0x24>)
   84ad4:	681b      	ldr	r3, [r3, #0]
	}
   84ad6:	4618      	mov	r0, r3
   84ad8:	46bd      	mov	sp, r7
   84ada:	f85d 7b04 	ldr.w	r7, [sp], #4
   84ade:	4770      	bx	lr
   84ae0:	2007a570 	.word	0x2007a570

00084ae4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   84ae4:	b590      	push	{r4, r7, lr}
   84ae6:	b087      	sub	sp, #28
   84ae8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
   84aea:	2300      	movs	r3, #0
   84aec:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   84aee:	4b10      	ldr	r3, [pc, #64]	; (84b30 <xTimerCreateTimerTask+0x4c>)
   84af0:	4798      	blx	r3

	if( xTimerQueue != NULL )
   84af2:	4b10      	ldr	r3, [pc, #64]	; (84b34 <xTimerCreateTimerTask+0x50>)
   84af4:	681b      	ldr	r3, [r3, #0]
   84af6:	2b00      	cmp	r3, #0
   84af8:	d00f      	beq.n	84b1a <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   84afa:	2302      	movs	r3, #2
   84afc:	9300      	str	r3, [sp, #0]
   84afe:	2300      	movs	r3, #0
   84b00:	9301      	str	r3, [sp, #4]
   84b02:	2300      	movs	r3, #0
   84b04:	9302      	str	r3, [sp, #8]
   84b06:	2300      	movs	r3, #0
   84b08:	9303      	str	r3, [sp, #12]
   84b0a:	480b      	ldr	r0, [pc, #44]	; (84b38 <xTimerCreateTimerTask+0x54>)
   84b0c:	490b      	ldr	r1, [pc, #44]	; (84b3c <xTimerCreateTimerTask+0x58>)
   84b0e:	f44f 7282 	mov.w	r2, #260	; 0x104
   84b12:	2300      	movs	r3, #0
   84b14:	4c0a      	ldr	r4, [pc, #40]	; (84b40 <xTimerCreateTimerTask+0x5c>)
   84b16:	47a0      	blx	r4
   84b18:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   84b1a:	687b      	ldr	r3, [r7, #4]
   84b1c:	2b00      	cmp	r3, #0
   84b1e:	d102      	bne.n	84b26 <xTimerCreateTimerTask+0x42>
   84b20:	4b08      	ldr	r3, [pc, #32]	; (84b44 <xTimerCreateTimerTask+0x60>)
   84b22:	4798      	blx	r3
   84b24:	e7fe      	b.n	84b24 <xTimerCreateTimerTask+0x40>
	return xReturn;
   84b26:	687b      	ldr	r3, [r7, #4]
}
   84b28:	4618      	mov	r0, r3
   84b2a:	370c      	adds	r7, #12
   84b2c:	46bd      	mov	sp, r7
   84b2e:	bd90      	pop	{r4, r7, pc}
   84b30:	00085019 	.word	0x00085019
   84b34:	2007a69c 	.word	0x2007a69c
   84b38:	00084c61 	.word	0x00084c61
   84b3c:	0008668c 	.word	0x0008668c
   84b40:	00083bd1 	.word	0x00083bd1
   84b44:	00082e5d 	.word	0x00082e5d

00084b48 <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   84b48:	b590      	push	{r4, r7, lr}
   84b4a:	b089      	sub	sp, #36	; 0x24
   84b4c:	af00      	add	r7, sp, #0
   84b4e:	60f8      	str	r0, [r7, #12]
   84b50:	60b9      	str	r1, [r7, #8]
   84b52:	607a      	str	r2, [r7, #4]
   84b54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   84b56:	2300      	movs	r3, #0
   84b58:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   84b5a:	4b1d      	ldr	r3, [pc, #116]	; (84bd0 <xTimerGenericCommand+0x88>)
   84b5c:	681b      	ldr	r3, [r3, #0]
   84b5e:	2b00      	cmp	r3, #0
   84b60:	d030      	beq.n	84bc4 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   84b62:	68bb      	ldr	r3, [r7, #8]
   84b64:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   84b66:	687b      	ldr	r3, [r7, #4]
   84b68:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
   84b6a:	68fb      	ldr	r3, [r7, #12]
   84b6c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   84b6e:	68bb      	ldr	r3, [r7, #8]
   84b70:	2b05      	cmp	r3, #5
   84b72:	dc1c      	bgt.n	84bae <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   84b74:	4b17      	ldr	r3, [pc, #92]	; (84bd4 <xTimerGenericCommand+0x8c>)
   84b76:	4798      	blx	r3
   84b78:	4603      	mov	r3, r0
   84b7a:	2b02      	cmp	r3, #2
   84b7c:	d10b      	bne.n	84b96 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   84b7e:	4b14      	ldr	r3, [pc, #80]	; (84bd0 <xTimerGenericCommand+0x88>)
   84b80:	681a      	ldr	r2, [r3, #0]
   84b82:	f107 0310 	add.w	r3, r7, #16
   84b86:	4610      	mov	r0, r2
   84b88:	4619      	mov	r1, r3
   84b8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   84b8c:	2300      	movs	r3, #0
   84b8e:	4c12      	ldr	r4, [pc, #72]	; (84bd8 <xTimerGenericCommand+0x90>)
   84b90:	47a0      	blx	r4
   84b92:	61f8      	str	r0, [r7, #28]
   84b94:	e016      	b.n	84bc4 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   84b96:	4b0e      	ldr	r3, [pc, #56]	; (84bd0 <xTimerGenericCommand+0x88>)
   84b98:	681a      	ldr	r2, [r3, #0]
   84b9a:	f107 0310 	add.w	r3, r7, #16
   84b9e:	4610      	mov	r0, r2
   84ba0:	4619      	mov	r1, r3
   84ba2:	2200      	movs	r2, #0
   84ba4:	2300      	movs	r3, #0
   84ba6:	4c0c      	ldr	r4, [pc, #48]	; (84bd8 <xTimerGenericCommand+0x90>)
   84ba8:	47a0      	blx	r4
   84baa:	61f8      	str	r0, [r7, #28]
   84bac:	e00a      	b.n	84bc4 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   84bae:	4b08      	ldr	r3, [pc, #32]	; (84bd0 <xTimerGenericCommand+0x88>)
   84bb0:	681a      	ldr	r2, [r3, #0]
   84bb2:	f107 0310 	add.w	r3, r7, #16
   84bb6:	4610      	mov	r0, r2
   84bb8:	4619      	mov	r1, r3
   84bba:	683a      	ldr	r2, [r7, #0]
   84bbc:	2300      	movs	r3, #0
   84bbe:	4c07      	ldr	r4, [pc, #28]	; (84bdc <xTimerGenericCommand+0x94>)
   84bc0:	47a0      	blx	r4
   84bc2:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   84bc4:	69fb      	ldr	r3, [r7, #28]
}
   84bc6:	4618      	mov	r0, r3
   84bc8:	3724      	adds	r7, #36	; 0x24
   84bca:	46bd      	mov	sp, r7
   84bcc:	bd90      	pop	{r4, r7, pc}
   84bce:	bf00      	nop
   84bd0:	2007a69c 	.word	0x2007a69c
   84bd4:	000848a9 	.word	0x000848a9
   84bd8:	00083465 	.word	0x00083465
   84bdc:	00083629 	.word	0x00083629

00084be0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   84be0:	b590      	push	{r4, r7, lr}
   84be2:	b087      	sub	sp, #28
   84be4:	af02      	add	r7, sp, #8
   84be6:	6078      	str	r0, [r7, #4]
   84be8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   84bea:	4b18      	ldr	r3, [pc, #96]	; (84c4c <prvProcessExpiredTimer+0x6c>)
   84bec:	681b      	ldr	r3, [r3, #0]
   84bee:	68db      	ldr	r3, [r3, #12]
   84bf0:	68db      	ldr	r3, [r3, #12]
   84bf2:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   84bf4:	68fb      	ldr	r3, [r7, #12]
   84bf6:	3304      	adds	r3, #4
   84bf8:	4618      	mov	r0, r3
   84bfa:	4b15      	ldr	r3, [pc, #84]	; (84c50 <prvProcessExpiredTimer+0x70>)
   84bfc:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   84bfe:	68fb      	ldr	r3, [r7, #12]
   84c00:	69db      	ldr	r3, [r3, #28]
   84c02:	2b01      	cmp	r3, #1
   84c04:	d11b      	bne.n	84c3e <prvProcessExpiredTimer+0x5e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   84c06:	68fb      	ldr	r3, [r7, #12]
   84c08:	699a      	ldr	r2, [r3, #24]
   84c0a:	687b      	ldr	r3, [r7, #4]
   84c0c:	4413      	add	r3, r2
   84c0e:	68f8      	ldr	r0, [r7, #12]
   84c10:	4619      	mov	r1, r3
   84c12:	683a      	ldr	r2, [r7, #0]
   84c14:	687b      	ldr	r3, [r7, #4]
   84c16:	4c0f      	ldr	r4, [pc, #60]	; (84c54 <prvProcessExpiredTimer+0x74>)
   84c18:	47a0      	blx	r4
   84c1a:	4603      	mov	r3, r0
   84c1c:	2b01      	cmp	r3, #1
   84c1e:	d10e      	bne.n	84c3e <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   84c20:	2300      	movs	r3, #0
   84c22:	9300      	str	r3, [sp, #0]
   84c24:	68f8      	ldr	r0, [r7, #12]
   84c26:	2100      	movs	r1, #0
   84c28:	687a      	ldr	r2, [r7, #4]
   84c2a:	2300      	movs	r3, #0
   84c2c:	4c0a      	ldr	r4, [pc, #40]	; (84c58 <prvProcessExpiredTimer+0x78>)
   84c2e:	47a0      	blx	r4
   84c30:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
   84c32:	68bb      	ldr	r3, [r7, #8]
   84c34:	2b00      	cmp	r3, #0
   84c36:	d102      	bne.n	84c3e <prvProcessExpiredTimer+0x5e>
   84c38:	4b08      	ldr	r3, [pc, #32]	; (84c5c <prvProcessExpiredTimer+0x7c>)
   84c3a:	4798      	blx	r3
   84c3c:	e7fe      	b.n	84c3c <prvProcessExpiredTimer+0x5c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   84c3e:	68fb      	ldr	r3, [r7, #12]
   84c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   84c42:	68f8      	ldr	r0, [r7, #12]
   84c44:	4798      	blx	r3
}
   84c46:	3714      	adds	r7, #20
   84c48:	46bd      	mov	sp, r7
   84c4a:	bd90      	pop	{r4, r7, pc}
   84c4c:	2007a694 	.word	0x2007a694
   84c50:	00082be5 	.word	0x00082be5
   84c54:	00084da5 	.word	0x00084da5
   84c58:	00084b49 	.word	0x00084b49
   84c5c:	00082e5d 	.word	0x00082e5d

00084c60 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   84c60:	b580      	push	{r7, lr}
   84c62:	b084      	sub	sp, #16
   84c64:	af00      	add	r7, sp, #0
   84c66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   84c68:	f107 0308 	add.w	r3, r7, #8
   84c6c:	4618      	mov	r0, r3
   84c6e:	4b05      	ldr	r3, [pc, #20]	; (84c84 <prvTimerTask+0x24>)
   84c70:	4798      	blx	r3
   84c72:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   84c74:	68bb      	ldr	r3, [r7, #8]
   84c76:	68f8      	ldr	r0, [r7, #12]
   84c78:	4619      	mov	r1, r3
   84c7a:	4b03      	ldr	r3, [pc, #12]	; (84c88 <prvTimerTask+0x28>)
   84c7c:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   84c7e:	4b03      	ldr	r3, [pc, #12]	; (84c8c <prvTimerTask+0x2c>)
   84c80:	4798      	blx	r3
	}
   84c82:	e7f1      	b.n	84c68 <prvTimerTask+0x8>
   84c84:	00084d15 	.word	0x00084d15
   84c88:	00084c91 	.word	0x00084c91
   84c8c:	00084e2d 	.word	0x00084e2d

00084c90 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
   84c90:	b580      	push	{r7, lr}
   84c92:	b084      	sub	sp, #16
   84c94:	af00      	add	r7, sp, #0
   84c96:	6078      	str	r0, [r7, #4]
   84c98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   84c9a:	4b17      	ldr	r3, [pc, #92]	; (84cf8 <prvProcessTimerOrBlockTask+0x68>)
   84c9c:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   84c9e:	f107 0308 	add.w	r3, r7, #8
   84ca2:	4618      	mov	r0, r3
   84ca4:	4b15      	ldr	r3, [pc, #84]	; (84cfc <prvProcessTimerOrBlockTask+0x6c>)
   84ca6:	4798      	blx	r3
   84ca8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   84caa:	68bb      	ldr	r3, [r7, #8]
   84cac:	2b00      	cmp	r3, #0
   84cae:	d11e      	bne.n	84cee <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   84cb0:	683b      	ldr	r3, [r7, #0]
   84cb2:	2b00      	cmp	r3, #0
   84cb4:	d10a      	bne.n	84ccc <prvProcessTimerOrBlockTask+0x3c>
   84cb6:	687a      	ldr	r2, [r7, #4]
   84cb8:	68fb      	ldr	r3, [r7, #12]
   84cba:	429a      	cmp	r2, r3
   84cbc:	d806      	bhi.n	84ccc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
   84cbe:	4b10      	ldr	r3, [pc, #64]	; (84d00 <prvProcessTimerOrBlockTask+0x70>)
   84cc0:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   84cc2:	6878      	ldr	r0, [r7, #4]
   84cc4:	68f9      	ldr	r1, [r7, #12]
   84cc6:	4b0f      	ldr	r3, [pc, #60]	; (84d04 <prvProcessTimerOrBlockTask+0x74>)
   84cc8:	4798      	blx	r3
   84cca:	e012      	b.n	84cf2 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   84ccc:	4b0e      	ldr	r3, [pc, #56]	; (84d08 <prvProcessTimerOrBlockTask+0x78>)
   84cce:	681a      	ldr	r2, [r3, #0]
   84cd0:	6879      	ldr	r1, [r7, #4]
   84cd2:	68fb      	ldr	r3, [r7, #12]
   84cd4:	1acb      	subs	r3, r1, r3
   84cd6:	4610      	mov	r0, r2
   84cd8:	4619      	mov	r1, r3
   84cda:	4b0c      	ldr	r3, [pc, #48]	; (84d0c <prvProcessTimerOrBlockTask+0x7c>)
   84cdc:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   84cde:	4b08      	ldr	r3, [pc, #32]	; (84d00 <prvProcessTimerOrBlockTask+0x70>)
   84ce0:	4798      	blx	r3
   84ce2:	4603      	mov	r3, r0
   84ce4:	2b00      	cmp	r3, #0
   84ce6:	d104      	bne.n	84cf2 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   84ce8:	4b09      	ldr	r3, [pc, #36]	; (84d10 <prvProcessTimerOrBlockTask+0x80>)
   84cea:	4798      	blx	r3
   84cec:	e001      	b.n	84cf2 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   84cee:	4b04      	ldr	r3, [pc, #16]	; (84d00 <prvProcessTimerOrBlockTask+0x70>)
   84cf0:	4798      	blx	r3
		}
	}
}
   84cf2:	3710      	adds	r7, #16
   84cf4:	46bd      	mov	sp, r7
   84cf6:	bd80      	pop	{r7, pc}
   84cf8:	00083ecd 	.word	0x00083ecd
   84cfc:	00084d5d 	.word	0x00084d5d
   84d00:	00083ee9 	.word	0x00083ee9
   84d04:	00084be1 	.word	0x00084be1
   84d08:	2007a69c 	.word	0x2007a69c
   84d0c:	00083b69 	.word	0x00083b69
   84d10:	00082dc1 	.word	0x00082dc1

00084d14 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   84d14:	b480      	push	{r7}
   84d16:	b085      	sub	sp, #20
   84d18:	af00      	add	r7, sp, #0
   84d1a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   84d1c:	4b0e      	ldr	r3, [pc, #56]	; (84d58 <prvGetNextExpireTime+0x44>)
   84d1e:	681b      	ldr	r3, [r3, #0]
   84d20:	681b      	ldr	r3, [r3, #0]
   84d22:	2b00      	cmp	r3, #0
   84d24:	bf14      	ite	ne
   84d26:	2300      	movne	r3, #0
   84d28:	2301      	moveq	r3, #1
   84d2a:	b2db      	uxtb	r3, r3
   84d2c:	461a      	mov	r2, r3
   84d2e:	687b      	ldr	r3, [r7, #4]
   84d30:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   84d32:	687b      	ldr	r3, [r7, #4]
   84d34:	681b      	ldr	r3, [r3, #0]
   84d36:	2b00      	cmp	r3, #0
   84d38:	d105      	bne.n	84d46 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   84d3a:	4b07      	ldr	r3, [pc, #28]	; (84d58 <prvGetNextExpireTime+0x44>)
   84d3c:	681b      	ldr	r3, [r3, #0]
   84d3e:	68db      	ldr	r3, [r3, #12]
   84d40:	681b      	ldr	r3, [r3, #0]
   84d42:	60fb      	str	r3, [r7, #12]
   84d44:	e001      	b.n	84d4a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   84d46:	2300      	movs	r3, #0
   84d48:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   84d4a:	68fb      	ldr	r3, [r7, #12]
}
   84d4c:	4618      	mov	r0, r3
   84d4e:	3714      	adds	r7, #20
   84d50:	46bd      	mov	sp, r7
   84d52:	f85d 7b04 	ldr.w	r7, [sp], #4
   84d56:	4770      	bx	lr
   84d58:	2007a694 	.word	0x2007a694

00084d5c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   84d5c:	b580      	push	{r7, lr}
   84d5e:	b084      	sub	sp, #16
   84d60:	af00      	add	r7, sp, #0
   84d62:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   84d64:	4b0c      	ldr	r3, [pc, #48]	; (84d98 <prvSampleTimeNow+0x3c>)
   84d66:	4798      	blx	r3
   84d68:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
   84d6a:	4b0c      	ldr	r3, [pc, #48]	; (84d9c <prvSampleTimeNow+0x40>)
   84d6c:	681b      	ldr	r3, [r3, #0]
   84d6e:	68fa      	ldr	r2, [r7, #12]
   84d70:	429a      	cmp	r2, r3
   84d72:	d205      	bcs.n	84d80 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
   84d74:	4b0a      	ldr	r3, [pc, #40]	; (84da0 <prvSampleTimeNow+0x44>)
   84d76:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
   84d78:	687b      	ldr	r3, [r7, #4]
   84d7a:	2201      	movs	r2, #1
   84d7c:	601a      	str	r2, [r3, #0]
   84d7e:	e002      	b.n	84d86 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   84d80:	687b      	ldr	r3, [r7, #4]
   84d82:	2200      	movs	r2, #0
   84d84:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   84d86:	4b05      	ldr	r3, [pc, #20]	; (84d9c <prvSampleTimeNow+0x40>)
   84d88:	68fa      	ldr	r2, [r7, #12]
   84d8a:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   84d8c:	68fb      	ldr	r3, [r7, #12]
}
   84d8e:	4618      	mov	r0, r3
   84d90:	3710      	adds	r7, #16
   84d92:	46bd      	mov	sp, r7
   84d94:	bd80      	pop	{r7, pc}
   84d96:	bf00      	nop
   84d98:	0008400d 	.word	0x0008400d
   84d9c:	2007a6a0 	.word	0x2007a6a0
   84da0:	00084f59 	.word	0x00084f59

00084da4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   84da4:	b580      	push	{r7, lr}
   84da6:	b086      	sub	sp, #24
   84da8:	af00      	add	r7, sp, #0
   84daa:	60f8      	str	r0, [r7, #12]
   84dac:	60b9      	str	r1, [r7, #8]
   84dae:	607a      	str	r2, [r7, #4]
   84db0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   84db2:	2300      	movs	r3, #0
   84db4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   84db6:	68fb      	ldr	r3, [r7, #12]
   84db8:	68ba      	ldr	r2, [r7, #8]
   84dba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   84dbc:	68fb      	ldr	r3, [r7, #12]
   84dbe:	68fa      	ldr	r2, [r7, #12]
   84dc0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   84dc2:	68ba      	ldr	r2, [r7, #8]
   84dc4:	687b      	ldr	r3, [r7, #4]
   84dc6:	429a      	cmp	r2, r3
   84dc8:	d812      	bhi.n	84df0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
   84dca:	687a      	ldr	r2, [r7, #4]
   84dcc:	683b      	ldr	r3, [r7, #0]
   84dce:	1ad2      	subs	r2, r2, r3
   84dd0:	68fb      	ldr	r3, [r7, #12]
   84dd2:	699b      	ldr	r3, [r3, #24]
   84dd4:	429a      	cmp	r2, r3
   84dd6:	d302      	bcc.n	84dde <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   84dd8:	2301      	movs	r3, #1
   84dda:	617b      	str	r3, [r7, #20]
   84ddc:	e01b      	b.n	84e16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   84dde:	4b10      	ldr	r3, [pc, #64]	; (84e20 <prvInsertTimerInActiveList+0x7c>)
   84de0:	681a      	ldr	r2, [r3, #0]
   84de2:	68fb      	ldr	r3, [r7, #12]
   84de4:	3304      	adds	r3, #4
   84de6:	4610      	mov	r0, r2
   84de8:	4619      	mov	r1, r3
   84dea:	4b0e      	ldr	r3, [pc, #56]	; (84e24 <prvInsertTimerInActiveList+0x80>)
   84dec:	4798      	blx	r3
   84dee:	e012      	b.n	84e16 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   84df0:	687a      	ldr	r2, [r7, #4]
   84df2:	683b      	ldr	r3, [r7, #0]
   84df4:	429a      	cmp	r2, r3
   84df6:	d206      	bcs.n	84e06 <prvInsertTimerInActiveList+0x62>
   84df8:	68ba      	ldr	r2, [r7, #8]
   84dfa:	683b      	ldr	r3, [r7, #0]
   84dfc:	429a      	cmp	r2, r3
   84dfe:	d302      	bcc.n	84e06 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   84e00:	2301      	movs	r3, #1
   84e02:	617b      	str	r3, [r7, #20]
   84e04:	e007      	b.n	84e16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   84e06:	4b08      	ldr	r3, [pc, #32]	; (84e28 <prvInsertTimerInActiveList+0x84>)
   84e08:	681a      	ldr	r2, [r3, #0]
   84e0a:	68fb      	ldr	r3, [r7, #12]
   84e0c:	3304      	adds	r3, #4
   84e0e:	4610      	mov	r0, r2
   84e10:	4619      	mov	r1, r3
   84e12:	4b04      	ldr	r3, [pc, #16]	; (84e24 <prvInsertTimerInActiveList+0x80>)
   84e14:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
   84e16:	697b      	ldr	r3, [r7, #20]
}
   84e18:	4618      	mov	r0, r3
   84e1a:	3718      	adds	r7, #24
   84e1c:	46bd      	mov	sp, r7
   84e1e:	bd80      	pop	{r7, pc}
   84e20:	2007a698 	.word	0x2007a698
   84e24:	00082b75 	.word	0x00082b75
   84e28:	2007a694 	.word	0x2007a694

00084e2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   84e2c:	b590      	push	{r4, r7, lr}
   84e2e:	b08b      	sub	sp, #44	; 0x2c
   84e30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   84e32:	e070      	b.n	84f16 <prvProcessReceivedCommands+0xea>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   84e34:	68bb      	ldr	r3, [r7, #8]
   84e36:	2b00      	cmp	r3, #0
   84e38:	db6d      	blt.n	84f16 <prvProcessReceivedCommands+0xea>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   84e3a:	693b      	ldr	r3, [r7, #16]
   84e3c:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   84e3e:	69fb      	ldr	r3, [r7, #28]
   84e40:	695b      	ldr	r3, [r3, #20]
   84e42:	2b00      	cmp	r3, #0
   84e44:	d004      	beq.n	84e50 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   84e46:	69fb      	ldr	r3, [r7, #28]
   84e48:	3304      	adds	r3, #4
   84e4a:	4618      	mov	r0, r3
   84e4c:	4b3a      	ldr	r3, [pc, #232]	; (84f38 <prvProcessReceivedCommands+0x10c>)
   84e4e:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   84e50:	1d3b      	adds	r3, r7, #4
   84e52:	4618      	mov	r0, r3
   84e54:	4b39      	ldr	r3, [pc, #228]	; (84f3c <prvProcessReceivedCommands+0x110>)
   84e56:	4798      	blx	r3
   84e58:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
   84e5a:	68bb      	ldr	r3, [r7, #8]
   84e5c:	2b09      	cmp	r3, #9
   84e5e:	d859      	bhi.n	84f14 <prvProcessReceivedCommands+0xe8>
   84e60:	a201      	add	r2, pc, #4	; (adr r2, 84e68 <prvProcessReceivedCommands+0x3c>)
   84e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   84e66:	bf00      	nop
   84e68:	00084e91 	.word	0x00084e91
   84e6c:	00084e91 	.word	0x00084e91
   84e70:	00084e91 	.word	0x00084e91
   84e74:	00084f15 	.word	0x00084f15
   84e78:	00084ee3 	.word	0x00084ee3
   84e7c:	00084f0d 	.word	0x00084f0d
   84e80:	00084e91 	.word	0x00084e91
   84e84:	00084e91 	.word	0x00084e91
   84e88:	00084f15 	.word	0x00084f15
   84e8c:	00084ee3 	.word	0x00084ee3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
   84e90:	68fa      	ldr	r2, [r7, #12]
   84e92:	69fb      	ldr	r3, [r7, #28]
   84e94:	699b      	ldr	r3, [r3, #24]
   84e96:	441a      	add	r2, r3
   84e98:	68fb      	ldr	r3, [r7, #12]
   84e9a:	69f8      	ldr	r0, [r7, #28]
   84e9c:	4611      	mov	r1, r2
   84e9e:	69ba      	ldr	r2, [r7, #24]
   84ea0:	4c27      	ldr	r4, [pc, #156]	; (84f40 <prvProcessReceivedCommands+0x114>)
   84ea2:	47a0      	blx	r4
   84ea4:	4603      	mov	r3, r0
   84ea6:	2b01      	cmp	r3, #1
   84ea8:	d11a      	bne.n	84ee0 <prvProcessReceivedCommands+0xb4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   84eaa:	69fb      	ldr	r3, [r7, #28]
   84eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   84eae:	69f8      	ldr	r0, [r7, #28]
   84eb0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   84eb2:	69fb      	ldr	r3, [r7, #28]
   84eb4:	69db      	ldr	r3, [r3, #28]
   84eb6:	2b01      	cmp	r3, #1
   84eb8:	d112      	bne.n	84ee0 <prvProcessReceivedCommands+0xb4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   84eba:	68fa      	ldr	r2, [r7, #12]
   84ebc:	69fb      	ldr	r3, [r7, #28]
   84ebe:	699b      	ldr	r3, [r3, #24]
   84ec0:	4413      	add	r3, r2
   84ec2:	2200      	movs	r2, #0
   84ec4:	9200      	str	r2, [sp, #0]
   84ec6:	69f8      	ldr	r0, [r7, #28]
   84ec8:	2100      	movs	r1, #0
   84eca:	461a      	mov	r2, r3
   84ecc:	2300      	movs	r3, #0
   84ece:	4c1d      	ldr	r4, [pc, #116]	; (84f44 <prvProcessReceivedCommands+0x118>)
   84ed0:	47a0      	blx	r4
   84ed2:	6178      	str	r0, [r7, #20]
							configASSERT( xResult );
   84ed4:	697b      	ldr	r3, [r7, #20]
   84ed6:	2b00      	cmp	r3, #0
   84ed8:	d102      	bne.n	84ee0 <prvProcessReceivedCommands+0xb4>
   84eda:	4b1b      	ldr	r3, [pc, #108]	; (84f48 <prvProcessReceivedCommands+0x11c>)
   84edc:	4798      	blx	r3
   84ede:	e7fe      	b.n	84ede <prvProcessReceivedCommands+0xb2>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   84ee0:	e019      	b.n	84f16 <prvProcessReceivedCommands+0xea>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   84ee2:	68fa      	ldr	r2, [r7, #12]
   84ee4:	69fb      	ldr	r3, [r7, #28]
   84ee6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   84ee8:	69fb      	ldr	r3, [r7, #28]
   84eea:	699b      	ldr	r3, [r3, #24]
   84eec:	2b00      	cmp	r3, #0
   84eee:	d102      	bne.n	84ef6 <prvProcessReceivedCommands+0xca>
   84ef0:	4b15      	ldr	r3, [pc, #84]	; (84f48 <prvProcessReceivedCommands+0x11c>)
   84ef2:	4798      	blx	r3
   84ef4:	e7fe      	b.n	84ef4 <prvProcessReceivedCommands+0xc8>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   84ef6:	69fb      	ldr	r3, [r7, #28]
   84ef8:	699a      	ldr	r2, [r3, #24]
   84efa:	69bb      	ldr	r3, [r7, #24]
   84efc:	4413      	add	r3, r2
   84efe:	69f8      	ldr	r0, [r7, #28]
   84f00:	4619      	mov	r1, r3
   84f02:	69ba      	ldr	r2, [r7, #24]
   84f04:	69bb      	ldr	r3, [r7, #24]
   84f06:	4c0e      	ldr	r4, [pc, #56]	; (84f40 <prvProcessReceivedCommands+0x114>)
   84f08:	47a0      	blx	r4
					break;
   84f0a:	e004      	b.n	84f16 <prvProcessReceivedCommands+0xea>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
   84f0c:	69f8      	ldr	r0, [r7, #28]
   84f0e:	4b0f      	ldr	r3, [pc, #60]	; (84f4c <prvProcessReceivedCommands+0x120>)
   84f10:	4798      	blx	r3
					break;
   84f12:	e000      	b.n	84f16 <prvProcessReceivedCommands+0xea>

				default	:
					/* Don't expect to get here. */
					break;
   84f14:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   84f16:	4b0e      	ldr	r3, [pc, #56]	; (84f50 <prvProcessReceivedCommands+0x124>)
   84f18:	681a      	ldr	r2, [r3, #0]
   84f1a:	f107 0308 	add.w	r3, r7, #8
   84f1e:	4610      	mov	r0, r2
   84f20:	4619      	mov	r1, r3
   84f22:	2200      	movs	r2, #0
   84f24:	2300      	movs	r3, #0
   84f26:	4c0b      	ldr	r4, [pc, #44]	; (84f54 <prvProcessReceivedCommands+0x128>)
   84f28:	47a0      	blx	r4
   84f2a:	4603      	mov	r3, r0
   84f2c:	2b00      	cmp	r3, #0
   84f2e:	d181      	bne.n	84e34 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   84f30:	3724      	adds	r7, #36	; 0x24
   84f32:	46bd      	mov	sp, r7
   84f34:	bd90      	pop	{r4, r7, pc}
   84f36:	bf00      	nop
   84f38:	00082be5 	.word	0x00082be5
   84f3c:	00084d5d 	.word	0x00084d5d
   84f40:	00084da5 	.word	0x00084da5
   84f44:	00084b49 	.word	0x00084b49
   84f48:	00082e5d 	.word	0x00082e5d
   84f4c:	000830f9 	.word	0x000830f9
   84f50:	2007a69c 	.word	0x2007a69c
   84f54:	00083725 	.word	0x00083725

00084f58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   84f58:	b590      	push	{r4, r7, lr}
   84f5a:	b089      	sub	sp, #36	; 0x24
   84f5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   84f5e:	e03d      	b.n	84fdc <prvSwitchTimerLists+0x84>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   84f60:	4b27      	ldr	r3, [pc, #156]	; (85000 <prvSwitchTimerLists+0xa8>)
   84f62:	681b      	ldr	r3, [r3, #0]
   84f64:	68db      	ldr	r3, [r3, #12]
   84f66:	681b      	ldr	r3, [r3, #0]
   84f68:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   84f6a:	4b25      	ldr	r3, [pc, #148]	; (85000 <prvSwitchTimerLists+0xa8>)
   84f6c:	681b      	ldr	r3, [r3, #0]
   84f6e:	68db      	ldr	r3, [r3, #12]
   84f70:	68db      	ldr	r3, [r3, #12]
   84f72:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   84f74:	693b      	ldr	r3, [r7, #16]
   84f76:	3304      	adds	r3, #4
   84f78:	4618      	mov	r0, r3
   84f7a:	4b22      	ldr	r3, [pc, #136]	; (85004 <prvSwitchTimerLists+0xac>)
   84f7c:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   84f7e:	693b      	ldr	r3, [r7, #16]
   84f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   84f82:	6938      	ldr	r0, [r7, #16]
   84f84:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   84f86:	693b      	ldr	r3, [r7, #16]
   84f88:	69db      	ldr	r3, [r3, #28]
   84f8a:	2b01      	cmp	r3, #1
   84f8c:	d126      	bne.n	84fdc <prvSwitchTimerLists+0x84>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   84f8e:	693b      	ldr	r3, [r7, #16]
   84f90:	699a      	ldr	r2, [r3, #24]
   84f92:	697b      	ldr	r3, [r7, #20]
   84f94:	4413      	add	r3, r2
   84f96:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
   84f98:	68fa      	ldr	r2, [r7, #12]
   84f9a:	697b      	ldr	r3, [r7, #20]
   84f9c:	429a      	cmp	r2, r3
   84f9e:	d90e      	bls.n	84fbe <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   84fa0:	693b      	ldr	r3, [r7, #16]
   84fa2:	68fa      	ldr	r2, [r7, #12]
   84fa4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   84fa6:	693b      	ldr	r3, [r7, #16]
   84fa8:	693a      	ldr	r2, [r7, #16]
   84faa:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   84fac:	4b14      	ldr	r3, [pc, #80]	; (85000 <prvSwitchTimerLists+0xa8>)
   84fae:	681a      	ldr	r2, [r3, #0]
   84fb0:	693b      	ldr	r3, [r7, #16]
   84fb2:	3304      	adds	r3, #4
   84fb4:	4610      	mov	r0, r2
   84fb6:	4619      	mov	r1, r3
   84fb8:	4b13      	ldr	r3, [pc, #76]	; (85008 <prvSwitchTimerLists+0xb0>)
   84fba:	4798      	blx	r3
   84fbc:	e00e      	b.n	84fdc <prvSwitchTimerLists+0x84>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   84fbe:	2300      	movs	r3, #0
   84fc0:	9300      	str	r3, [sp, #0]
   84fc2:	6938      	ldr	r0, [r7, #16]
   84fc4:	2100      	movs	r1, #0
   84fc6:	697a      	ldr	r2, [r7, #20]
   84fc8:	2300      	movs	r3, #0
   84fca:	4c10      	ldr	r4, [pc, #64]	; (8500c <prvSwitchTimerLists+0xb4>)
   84fcc:	47a0      	blx	r4
   84fce:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
   84fd0:	68bb      	ldr	r3, [r7, #8]
   84fd2:	2b00      	cmp	r3, #0
   84fd4:	d102      	bne.n	84fdc <prvSwitchTimerLists+0x84>
   84fd6:	4b0e      	ldr	r3, [pc, #56]	; (85010 <prvSwitchTimerLists+0xb8>)
   84fd8:	4798      	blx	r3
   84fda:	e7fe      	b.n	84fda <prvSwitchTimerLists+0x82>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   84fdc:	4b08      	ldr	r3, [pc, #32]	; (85000 <prvSwitchTimerLists+0xa8>)
   84fde:	681b      	ldr	r3, [r3, #0]
   84fe0:	681b      	ldr	r3, [r3, #0]
   84fe2:	2b00      	cmp	r3, #0
   84fe4:	d1bc      	bne.n	84f60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   84fe6:	4b06      	ldr	r3, [pc, #24]	; (85000 <prvSwitchTimerLists+0xa8>)
   84fe8:	681b      	ldr	r3, [r3, #0]
   84fea:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
   84fec:	4b09      	ldr	r3, [pc, #36]	; (85014 <prvSwitchTimerLists+0xbc>)
   84fee:	681a      	ldr	r2, [r3, #0]
   84ff0:	4b03      	ldr	r3, [pc, #12]	; (85000 <prvSwitchTimerLists+0xa8>)
   84ff2:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   84ff4:	4b07      	ldr	r3, [pc, #28]	; (85014 <prvSwitchTimerLists+0xbc>)
   84ff6:	687a      	ldr	r2, [r7, #4]
   84ff8:	601a      	str	r2, [r3, #0]
}
   84ffa:	371c      	adds	r7, #28
   84ffc:	46bd      	mov	sp, r7
   84ffe:	bd90      	pop	{r4, r7, pc}
   85000:	2007a694 	.word	0x2007a694
   85004:	00082be5 	.word	0x00082be5
   85008:	00082b75 	.word	0x00082b75
   8500c:	00084b49 	.word	0x00084b49
   85010:	00082e5d 	.word	0x00082e5d
   85014:	2007a698 	.word	0x2007a698

00085018 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   85018:	b580      	push	{r7, lr}
   8501a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   8501c:	4b11      	ldr	r3, [pc, #68]	; (85064 <prvCheckForValidListAndQueue+0x4c>)
   8501e:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   85020:	4b11      	ldr	r3, [pc, #68]	; (85068 <prvCheckForValidListAndQueue+0x50>)
   85022:	681b      	ldr	r3, [r3, #0]
   85024:	2b00      	cmp	r3, #0
   85026:	d11a      	bne.n	8505e <prvCheckForValidListAndQueue+0x46>
		{
			vListInitialise( &xActiveTimerList1 );
   85028:	4810      	ldr	r0, [pc, #64]	; (8506c <prvCheckForValidListAndQueue+0x54>)
   8502a:	4b11      	ldr	r3, [pc, #68]	; (85070 <prvCheckForValidListAndQueue+0x58>)
   8502c:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
   8502e:	4811      	ldr	r0, [pc, #68]	; (85074 <prvCheckForValidListAndQueue+0x5c>)
   85030:	4b0f      	ldr	r3, [pc, #60]	; (85070 <prvCheckForValidListAndQueue+0x58>)
   85032:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
   85034:	4b10      	ldr	r3, [pc, #64]	; (85078 <prvCheckForValidListAndQueue+0x60>)
   85036:	4a0d      	ldr	r2, [pc, #52]	; (8506c <prvCheckForValidListAndQueue+0x54>)
   85038:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   8503a:	4b10      	ldr	r3, [pc, #64]	; (8507c <prvCheckForValidListAndQueue+0x64>)
   8503c:	4a0d      	ldr	r2, [pc, #52]	; (85074 <prvCheckForValidListAndQueue+0x5c>)
   8503e:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   85040:	2005      	movs	r0, #5
   85042:	210c      	movs	r1, #12
   85044:	2200      	movs	r2, #0
   85046:	4b0e      	ldr	r3, [pc, #56]	; (85080 <prvCheckForValidListAndQueue+0x68>)
   85048:	4798      	blx	r3
   8504a:	4602      	mov	r2, r0
   8504c:	4b06      	ldr	r3, [pc, #24]	; (85068 <prvCheckForValidListAndQueue+0x50>)
   8504e:	601a      	str	r2, [r3, #0]
			configASSERT( xTimerQueue );
   85050:	4b05      	ldr	r3, [pc, #20]	; (85068 <prvCheckForValidListAndQueue+0x50>)
   85052:	681b      	ldr	r3, [r3, #0]
   85054:	2b00      	cmp	r3, #0
   85056:	d102      	bne.n	8505e <prvCheckForValidListAndQueue+0x46>
   85058:	4b0a      	ldr	r3, [pc, #40]	; (85084 <prvCheckForValidListAndQueue+0x6c>)
   8505a:	4798      	blx	r3
   8505c:	e7fe      	b.n	8505c <prvCheckForValidListAndQueue+0x44>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   8505e:	4b0a      	ldr	r3, [pc, #40]	; (85088 <prvCheckForValidListAndQueue+0x70>)
   85060:	4798      	blx	r3
}
   85062:	bd80      	pop	{r7, pc}
   85064:	00082de1 	.word	0x00082de1
   85068:	2007a69c 	.word	0x2007a69c
   8506c:	2007a66c 	.word	0x2007a66c
   85070:	00082ad5 	.word	0x00082ad5
   85074:	2007a680 	.word	0x2007a680
   85078:	2007a694 	.word	0x2007a694
   8507c:	2007a698 	.word	0x2007a698
   85080:	000833d9 	.word	0x000833d9
   85084:	00082e5d 	.word	0x00082e5d
   85088:	00082e25 	.word	0x00082e25

0008508c <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   8508c:	b480      	push	{r7}
   8508e:	b083      	sub	sp, #12
   85090:	af00      	add	r7, sp, #0
   85092:	4603      	mov	r3, r0
   85094:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   85096:	4b08      	ldr	r3, [pc, #32]	; (850b8 <NVIC_EnableIRQ+0x2c>)
   85098:	f997 2007 	ldrsb.w	r2, [r7, #7]
   8509c:	0952      	lsrs	r2, r2, #5
   8509e:	79f9      	ldrb	r1, [r7, #7]
   850a0:	f001 011f 	and.w	r1, r1, #31
   850a4:	2001      	movs	r0, #1
   850a6:	fa00 f101 	lsl.w	r1, r0, r1
   850aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   850ae:	370c      	adds	r7, #12
   850b0:	46bd      	mov	sp, r7
   850b2:	f85d 7b04 	ldr.w	r7, [sp], #4
   850b6:	4770      	bx	lr
   850b8:	e000e100 	.word	0xe000e100

000850bc <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   850bc:	b480      	push	{r7}
   850be:	b083      	sub	sp, #12
   850c0:	af00      	add	r7, sp, #0
   850c2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   850c4:	687b      	ldr	r3, [r7, #4]
   850c6:	2b07      	cmp	r3, #7
   850c8:	d825      	bhi.n	85116 <osc_get_rate+0x5a>
   850ca:	a201      	add	r2, pc, #4	; (adr r2, 850d0 <osc_get_rate+0x14>)
   850cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   850d0:	000850f1 	.word	0x000850f1
   850d4:	000850f7 	.word	0x000850f7
   850d8:	000850fd 	.word	0x000850fd
   850dc:	00085103 	.word	0x00085103
   850e0:	00085107 	.word	0x00085107
   850e4:	0008510b 	.word	0x0008510b
   850e8:	0008510f 	.word	0x0008510f
   850ec:	00085113 	.word	0x00085113
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   850f0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   850f4:	e010      	b.n	85118 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   850f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   850fa:	e00d      	b.n	85118 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   850fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   85100:	e00a      	b.n	85118 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   85102:	4b08      	ldr	r3, [pc, #32]	; (85124 <osc_get_rate+0x68>)
   85104:	e008      	b.n	85118 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   85106:	4b08      	ldr	r3, [pc, #32]	; (85128 <osc_get_rate+0x6c>)
   85108:	e006      	b.n	85118 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   8510a:	4b08      	ldr	r3, [pc, #32]	; (8512c <osc_get_rate+0x70>)
   8510c:	e004      	b.n	85118 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   8510e:	4b07      	ldr	r3, [pc, #28]	; (8512c <osc_get_rate+0x70>)
   85110:	e002      	b.n	85118 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   85112:	4b06      	ldr	r3, [pc, #24]	; (8512c <osc_get_rate+0x70>)
   85114:	e000      	b.n	85118 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   85116:	2300      	movs	r3, #0
}
   85118:	4618      	mov	r0, r3
   8511a:	370c      	adds	r7, #12
   8511c:	46bd      	mov	sp, r7
   8511e:	f85d 7b04 	ldr.w	r7, [sp], #4
   85122:	4770      	bx	lr
   85124:	003d0900 	.word	0x003d0900
   85128:	007a1200 	.word	0x007a1200
   8512c:	00b71b00 	.word	0x00b71b00

00085130 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   85130:	b580      	push	{r7, lr}
   85132:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   85134:	2006      	movs	r0, #6
   85136:	4b04      	ldr	r3, [pc, #16]	; (85148 <sysclk_get_main_hz+0x18>)
   85138:	4798      	blx	r3
   8513a:	4602      	mov	r2, r0
   8513c:	4613      	mov	r3, r2
   8513e:	00db      	lsls	r3, r3, #3
   85140:	1a9b      	subs	r3, r3, r2
   85142:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   85144:	4618      	mov	r0, r3
   85146:	bd80      	pop	{r7, pc}
   85148:	000850bd 	.word	0x000850bd

0008514c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   8514c:	b580      	push	{r7, lr}
   8514e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   85150:	4b02      	ldr	r3, [pc, #8]	; (8515c <sysclk_get_cpu_hz+0x10>)
   85152:	4798      	blx	r3
   85154:	4603      	mov	r3, r0
   85156:	085b      	lsrs	r3, r3, #1
}
   85158:	4618      	mov	r0, r3
   8515a:	bd80      	pop	{r7, pc}
   8515c:	00085131 	.word	0x00085131

00085160 <CAN1_Handler>:

/************************************************************************/
/* Default Interrupt Handler for CAN1								    */
/************************************************************************/
void CAN1_Handler(void)
{
   85160:	b580      	push	{r7, lr}
   85162:	b082      	sub	sp, #8
   85164:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	/* Save the state of the can1_mailbox object */	
	save_can_object(&can1_mailbox, &temp_mailbox_C1);	//Doesn't erase the CAN message.
   85166:	481d      	ldr	r0, [pc, #116]	; (851dc <CAN1_Handler+0x7c>)
   85168:	491d      	ldr	r1, [pc, #116]	; (851e0 <CAN1_Handler+0x80>)
   8516a:	4b1e      	ldr	r3, [pc, #120]	; (851e4 <CAN1_Handler+0x84>)
   8516c:	4798      	blx	r3
	
	ul_status = can_get_status(CAN1);
   8516e:	481e      	ldr	r0, [pc, #120]	; (851e8 <CAN1_Handler+0x88>)
   85170:	4b1e      	ldr	r3, [pc, #120]	; (851ec <CAN1_Handler+0x8c>)
   85172:	4798      	blx	r3
   85174:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   85176:	683b      	ldr	r3, [r7, #0]
   85178:	b2db      	uxtb	r3, r3
   8517a:	2b00      	cmp	r3, #0
   8517c:	d02b      	beq.n	851d6 <CAN1_Handler+0x76>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   8517e:	2300      	movs	r3, #0
   85180:	71fb      	strb	r3, [r7, #7]
   85182:	e025      	b.n	851d0 <CAN1_Handler+0x70>
			ul_status = can_mailbox_get_status(CAN1, i);
   85184:	79fb      	ldrb	r3, [r7, #7]
   85186:	4818      	ldr	r0, [pc, #96]	; (851e8 <CAN1_Handler+0x88>)
   85188:	4619      	mov	r1, r3
   8518a:	4b19      	ldr	r3, [pc, #100]	; (851f0 <CAN1_Handler+0x90>)
   8518c:	4798      	blx	r3
   8518e:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   85190:	683b      	ldr	r3, [r7, #0]
   85192:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   85196:	2b00      	cmp	r3, #0
   85198:	d017      	beq.n	851ca <CAN1_Handler+0x6a>
				can1_mailbox.ul_mb_idx = i;
   8519a:	79fa      	ldrb	r2, [r7, #7]
   8519c:	4b0f      	ldr	r3, [pc, #60]	; (851dc <CAN1_Handler+0x7c>)
   8519e:	601a      	str	r2, [r3, #0]
				can1_mailbox.ul_status = ul_status;
   851a0:	4b0e      	ldr	r3, [pc, #56]	; (851dc <CAN1_Handler+0x7c>)
   851a2:	683a      	ldr	r2, [r7, #0]
   851a4:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN1, &can1_mailbox);
   851a6:	4810      	ldr	r0, [pc, #64]	; (851e8 <CAN1_Handler+0x88>)
   851a8:	490c      	ldr	r1, [pc, #48]	; (851dc <CAN1_Handler+0x7c>)
   851aa:	4b12      	ldr	r3, [pc, #72]	; (851f4 <CAN1_Handler+0x94>)
   851ac:	4798      	blx	r3
				
				store_can_msg(&can1_mailbox, i);			// Save CAN Message to the appropriate global register.
   851ae:	79fb      	ldrb	r3, [r7, #7]
   851b0:	480a      	ldr	r0, [pc, #40]	; (851dc <CAN1_Handler+0x7c>)
   851b2:	4619      	mov	r1, r3
   851b4:	4b10      	ldr	r3, [pc, #64]	; (851f8 <CAN1_Handler+0x98>)
   851b6:	4798      	blx	r3
				
				/* Decode CAN Message */
				debug_can_msg(&can1_mailbox, CAN1);
   851b8:	4808      	ldr	r0, [pc, #32]	; (851dc <CAN1_Handler+0x7c>)
   851ba:	490b      	ldr	r1, [pc, #44]	; (851e8 <CAN1_Handler+0x88>)
   851bc:	4b0f      	ldr	r3, [pc, #60]	; (851fc <CAN1_Handler+0x9c>)
   851be:	4798      	blx	r3
				/*assert(g_ul_recv_status); ***Implement assert here.*/
				
				/* Restore the can1 mailbox object */
				restore_can_object(&can1_mailbox, &temp_mailbox_C1);
   851c0:	4806      	ldr	r0, [pc, #24]	; (851dc <CAN1_Handler+0x7c>)
   851c2:	4907      	ldr	r1, [pc, #28]	; (851e0 <CAN1_Handler+0x80>)
   851c4:	4b0e      	ldr	r3, [pc, #56]	; (85200 <CAN1_Handler+0xa0>)
   851c6:	4798      	blx	r3
				break;
   851c8:	e005      	b.n	851d6 <CAN1_Handler+0x76>
	/* Save the state of the can1_mailbox object */	
	save_can_object(&can1_mailbox, &temp_mailbox_C1);	//Doesn't erase the CAN message.
	
	ul_status = can_get_status(CAN1);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   851ca:	79fb      	ldrb	r3, [r7, #7]
   851cc:	3301      	adds	r3, #1
   851ce:	71fb      	strb	r3, [r7, #7]
   851d0:	79fb      	ldrb	r3, [r7, #7]
   851d2:	2b07      	cmp	r3, #7
   851d4:	d9d6      	bls.n	85184 <CAN1_Handler+0x24>
				restore_can_object(&can1_mailbox, &temp_mailbox_C1);
				break;
			}
		}
	}
}
   851d6:	3708      	adds	r7, #8
   851d8:	46bd      	mov	sp, r7
   851da:	bd80      	pop	{r7, pc}
   851dc:	2007a6b8 	.word	0x2007a6b8
   851e0:	2007a6ec 	.word	0x2007a6ec
   851e4:	00085689 	.word	0x00085689
   851e8:	400b8000 	.word	0x400b8000
   851ec:	000818a9 	.word	0x000818a9
   851f0:	000818ed 	.word	0x000818ed
   851f4:	00081a6d 	.word	0x00081a6d
   851f8:	000853cd 	.word	0x000853cd
   851fc:	000852a5 	.word	0x000852a5
   85200:	000856f9 	.word	0x000856f9

00085204 <CAN0_Handler>:
/************************************************************************/
/* Default Interrupt Handler for CAN0								    */
/************************************************************************/
void CAN0_Handler(void)
{
   85204:	b580      	push	{r7, lr}
   85206:	b082      	sub	sp, #8
   85208:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	/* Save the state of the can0_mailbox object */
	save_can_object(&can0_mailbox, &temp_mailbox_C0);
   8520a:	481c      	ldr	r0, [pc, #112]	; (8527c <CAN0_Handler+0x78>)
   8520c:	491c      	ldr	r1, [pc, #112]	; (85280 <CAN0_Handler+0x7c>)
   8520e:	4b1d      	ldr	r3, [pc, #116]	; (85284 <CAN0_Handler+0x80>)
   85210:	4798      	blx	r3

	ul_status = can_get_status(CAN0);
   85212:	481d      	ldr	r0, [pc, #116]	; (85288 <CAN0_Handler+0x84>)
   85214:	4b1d      	ldr	r3, [pc, #116]	; (8528c <CAN0_Handler+0x88>)
   85216:	4798      	blx	r3
   85218:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   8521a:	683b      	ldr	r3, [r7, #0]
   8521c:	b2db      	uxtb	r3, r3
   8521e:	2b00      	cmp	r3, #0
   85220:	d029      	beq.n	85276 <CAN0_Handler+0x72>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   85222:	2300      	movs	r3, #0
   85224:	71fb      	strb	r3, [r7, #7]
   85226:	e023      	b.n	85270 <CAN0_Handler+0x6c>
			ul_status = can_mailbox_get_status(CAN0, i);
   85228:	79fb      	ldrb	r3, [r7, #7]
   8522a:	4817      	ldr	r0, [pc, #92]	; (85288 <CAN0_Handler+0x84>)
   8522c:	4619      	mov	r1, r3
   8522e:	4b18      	ldr	r3, [pc, #96]	; (85290 <CAN0_Handler+0x8c>)
   85230:	4798      	blx	r3
   85232:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   85234:	683b      	ldr	r3, [r7, #0]
   85236:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   8523a:	2b00      	cmp	r3, #0
   8523c:	d015      	beq.n	8526a <CAN0_Handler+0x66>
				can0_mailbox.ul_mb_idx = i;
   8523e:	79fa      	ldrb	r2, [r7, #7]
   85240:	4b0e      	ldr	r3, [pc, #56]	; (8527c <CAN0_Handler+0x78>)
   85242:	601a      	str	r2, [r3, #0]
				can0_mailbox.ul_status = ul_status;
   85244:	4b0d      	ldr	r3, [pc, #52]	; (8527c <CAN0_Handler+0x78>)
   85246:	683a      	ldr	r2, [r7, #0]
   85248:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN0, &can0_mailbox);
   8524a:	480f      	ldr	r0, [pc, #60]	; (85288 <CAN0_Handler+0x84>)
   8524c:	490b      	ldr	r1, [pc, #44]	; (8527c <CAN0_Handler+0x78>)
   8524e:	4b11      	ldr	r3, [pc, #68]	; (85294 <CAN0_Handler+0x90>)
   85250:	4798      	blx	r3
				g_ul_recv_status = 1;
   85252:	4b11      	ldr	r3, [pc, #68]	; (85298 <CAN0_Handler+0x94>)
   85254:	2201      	movs	r2, #1
   85256:	601a      	str	r2, [r3, #0]
				
				// Decode CAN Message
				debug_can_msg(&can0_mailbox, CAN0);
   85258:	4808      	ldr	r0, [pc, #32]	; (8527c <CAN0_Handler+0x78>)
   8525a:	490b      	ldr	r1, [pc, #44]	; (85288 <CAN0_Handler+0x84>)
   8525c:	4b0f      	ldr	r3, [pc, #60]	; (8529c <CAN0_Handler+0x98>)
   8525e:	4798      	blx	r3
				//assert(g_ul_recv_status); ***implement assert here.
				
				/* Restore the can0 mailbox object */
				restore_can_object(&can0_mailbox, &temp_mailbox_C0);
   85260:	4806      	ldr	r0, [pc, #24]	; (8527c <CAN0_Handler+0x78>)
   85262:	4907      	ldr	r1, [pc, #28]	; (85280 <CAN0_Handler+0x7c>)
   85264:	4b0e      	ldr	r3, [pc, #56]	; (852a0 <CAN0_Handler+0x9c>)
   85266:	4798      	blx	r3
				break;
   85268:	e005      	b.n	85276 <CAN0_Handler+0x72>
	/* Save the state of the can0_mailbox object */
	save_can_object(&can0_mailbox, &temp_mailbox_C0);

	ul_status = can_get_status(CAN0);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   8526a:	79fb      	ldrb	r3, [r7, #7]
   8526c:	3301      	adds	r3, #1
   8526e:	71fb      	strb	r3, [r7, #7]
   85270:	79fb      	ldrb	r3, [r7, #7]
   85272:	2b07      	cmp	r3, #7
   85274:	d9d8      	bls.n	85228 <CAN0_Handler+0x24>
				restore_can_object(&can0_mailbox, &temp_mailbox_C0);
				break;
			}
		}
	}
}
   85276:	3708      	adds	r7, #8
   85278:	46bd      	mov	sp, r7
   8527a:	bd80      	pop	{r7, pc}
   8527c:	2007a718 	.word	0x2007a718
   85280:	2007a740 	.word	0x2007a740
   85284:	00085689 	.word	0x00085689
   85288:	400b4000 	.word	0x400b4000
   8528c:	000818a9 	.word	0x000818a9
   85290:	000818ed 	.word	0x000818ed
   85294:	00081a6d 	.word	0x00081a6d
   85298:	2007a6a4 	.word	0x2007a6a4
   8529c:	000852a5 	.word	0x000852a5
   852a0:	000856f9 	.word	0x000856f9

000852a4 <debug_can_msg>:
/* depending on the CAN message which was received.						*/
/*																		*/
/************************************************************************/

void debug_can_msg(can_mb_conf_t *p_mailbox, Can* controller)
{
   852a4:	b580      	push	{r7, lr}
   852a6:	b086      	sub	sp, #24
   852a8:	af00      	add	r7, sp, #0
   852aa:	6078      	str	r0, [r7, #4]
   852ac:	6039      	str	r1, [r7, #0]
	//assert(g_ul_recv_status);		// Only decode if a message was received.	***Asserts here.
	//assert(controller);				// CAN0 or CAN1 are nonzero.
	uint32_t ul_data_incom = p_mailbox->ul_datal;
   852ae:	687b      	ldr	r3, [r7, #4]
   852b0:	699b      	ldr	r3, [r3, #24]
   852b2:	617b      	str	r3, [r7, #20]
	uint32_t uh_data_incom = p_mailbox->ul_datah;
   852b4:	687b      	ldr	r3, [r7, #4]
   852b6:	69db      	ldr	r3, [r3, #28]
   852b8:	613b      	str	r3, [r7, #16]
	float temp;
	
	if ((ul_data_incom == MSG_ACK) & (controller == CAN1))
   852ba:	697b      	ldr	r3, [r7, #20]
   852bc:	f1b3 3fab 	cmp.w	r3, #2880154539	; 0xabababab
   852c0:	bf14      	ite	ne
   852c2:	2300      	movne	r3, #0
   852c4:	2301      	moveq	r3, #1
   852c6:	b2da      	uxtb	r2, r3
   852c8:	6839      	ldr	r1, [r7, #0]
   852ca:	4b3a      	ldr	r3, [pc, #232]	; (853b4 <debug_can_msg+0x110>)
   852cc:	4299      	cmp	r1, r3
   852ce:	bf14      	ite	ne
   852d0:	2300      	movne	r3, #0
   852d2:	2301      	moveq	r3, #1
   852d4:	b2db      	uxtb	r3, r3
   852d6:	4013      	ands	r3, r2
   852d8:	b2db      	uxtb	r3, r3
   852da:	2b00      	cmp	r3, #0
   852dc:	d002      	beq.n	852e4 <debug_can_msg+0x40>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates the reception of a return message.
   852de:	2057      	movs	r0, #87	; 0x57
   852e0:	4b35      	ldr	r3, [pc, #212]	; (853b8 <debug_can_msg+0x114>)
   852e2:	4798      	blx	r3
	}
	
	if ((ul_data_incom == HK_RETURNED) & (controller == CAN1))
   852e4:	697b      	ldr	r3, [r7, #20]
   852e6:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
   852ea:	bf14      	ite	ne
   852ec:	2300      	movne	r3, #0
   852ee:	2301      	moveq	r3, #1
   852f0:	b2da      	uxtb	r2, r3
   852f2:	6839      	ldr	r1, [r7, #0]
   852f4:	4b2f      	ldr	r3, [pc, #188]	; (853b4 <debug_can_msg+0x110>)
   852f6:	4299      	cmp	r1, r3
   852f8:	bf14      	ite	ne
   852fa:	2300      	movne	r3, #0
   852fc:	2301      	moveq	r3, #1
   852fe:	b2db      	uxtb	r3, r3
   85300:	4013      	ands	r3, r2
   85302:	b2db      	uxtb	r3, r3
   85304:	2b00      	cmp	r3, #0
   85306:	d002      	beq.n	8530e <debug_can_msg+0x6a>
	{
		pio_toggle_pin(LED1_GPIO);	// LED1 indicates the reception of housekeeping.
   85308:	2055      	movs	r0, #85	; 0x55
   8530a:	4b2b      	ldr	r3, [pc, #172]	; (853b8 <debug_can_msg+0x114>)
   8530c:	4798      	blx	r3
	}
	
	if ((uh_data_incom == DATA_RETURNED) & (controller == CAN1) & (glob_drf == 0))
   8530e:	693b      	ldr	r3, [r7, #16]
   85310:	2b55      	cmp	r3, #85	; 0x55
   85312:	bf14      	ite	ne
   85314:	2300      	movne	r3, #0
   85316:	2301      	moveq	r3, #1
   85318:	b2da      	uxtb	r2, r3
   8531a:	6839      	ldr	r1, [r7, #0]
   8531c:	4b25      	ldr	r3, [pc, #148]	; (853b4 <debug_can_msg+0x110>)
   8531e:	4299      	cmp	r1, r3
   85320:	bf14      	ite	ne
   85322:	2300      	movne	r3, #0
   85324:	2301      	moveq	r3, #1
   85326:	b2db      	uxtb	r3, r3
   85328:	4013      	ands	r3, r2
   8532a:	b2db      	uxtb	r3, r3
   8532c:	461a      	mov	r2, r3
   8532e:	4b23      	ldr	r3, [pc, #140]	; (853bc <debug_can_msg+0x118>)
   85330:	781b      	ldrb	r3, [r3, #0]
   85332:	2b00      	cmp	r3, #0
   85334:	bf14      	ite	ne
   85336:	2300      	movne	r3, #0
   85338:	2301      	moveq	r3, #1
   8533a:	b2db      	uxtb	r3, r3
   8533c:	4013      	ands	r3, r2
   8533e:	2b00      	cmp	r3, #0
   85340:	d014      	beq.n	8536c <debug_can_msg+0xc8>
	{
		pio_toggle_pin(LED2_GPIO);	// LED2 indicates the reception of data.
   85342:	2056      	movs	r0, #86	; 0x56
   85344:	4b1c      	ldr	r3, [pc, #112]	; (853b8 <debug_can_msg+0x114>)
   85346:	4798      	blx	r3
		
		ul_data_incom = ul_data_incom >> 2;
   85348:	697b      	ldr	r3, [r7, #20]
   8534a:	089b      	lsrs	r3, r3, #2
   8534c:	617b      	str	r3, [r7, #20]
		
		temp = (float)ul_data_incom;
   8534e:	4b1c      	ldr	r3, [pc, #112]	; (853c0 <debug_can_msg+0x11c>)
   85350:	6978      	ldr	r0, [r7, #20]
   85352:	4798      	blx	r3
   85354:	4603      	mov	r3, r0
   85356:	60fb      	str	r3, [r7, #12]
		
		temp = temp * 0.03125;
   85358:	4b1a      	ldr	r3, [pc, #104]	; (853c4 <debug_can_msg+0x120>)
   8535a:	68f8      	ldr	r0, [r7, #12]
   8535c:	f04f 5174 	mov.w	r1, #1023410176	; 0x3d000000
   85360:	4798      	blx	r3
   85362:	4603      	mov	r3, r0
   85364:	60fb      	str	r3, [r7, #12]
		
		temp = temp;
		
		glob_drf = 1;
   85366:	4b15      	ldr	r3, [pc, #84]	; (853bc <debug_can_msg+0x118>)
   85368:	2201      	movs	r2, #1
   8536a:	701a      	strb	r2, [r3, #0]
	}
	
	if ((uh_data_incom == MESSAGE_RETURNED) & (controller == CAN1) & (glob_comf == 0))
   8536c:	693b      	ldr	r3, [r7, #16]
   8536e:	2b00      	cmp	r3, #0
   85370:	bf14      	ite	ne
   85372:	2300      	movne	r3, #0
   85374:	2301      	moveq	r3, #1
   85376:	b2da      	uxtb	r2, r3
   85378:	6839      	ldr	r1, [r7, #0]
   8537a:	4b0e      	ldr	r3, [pc, #56]	; (853b4 <debug_can_msg+0x110>)
   8537c:	4299      	cmp	r1, r3
   8537e:	bf14      	ite	ne
   85380:	2300      	movne	r3, #0
   85382:	2301      	moveq	r3, #1
   85384:	b2db      	uxtb	r3, r3
   85386:	4013      	ands	r3, r2
   85388:	b2db      	uxtb	r3, r3
   8538a:	461a      	mov	r2, r3
   8538c:	4b0e      	ldr	r3, [pc, #56]	; (853c8 <debug_can_msg+0x124>)
   8538e:	781b      	ldrb	r3, [r3, #0]
   85390:	2b00      	cmp	r3, #0
   85392:	bf14      	ite	ne
   85394:	2300      	movne	r3, #0
   85396:	2301      	moveq	r3, #1
   85398:	b2db      	uxtb	r3, r3
   8539a:	4013      	ands	r3, r2
   8539c:	2b00      	cmp	r3, #0
   8539e:	d005      	beq.n	853ac <debug_can_msg+0x108>
	{
		pio_toggle_pin(LED2_GPIO);	// LED2 indicates the reception of a message
   853a0:	2056      	movs	r0, #86	; 0x56
   853a2:	4b05      	ldr	r3, [pc, #20]	; (853b8 <debug_can_msg+0x114>)
   853a4:	4798      	blx	r3
		glob_comf = 1;
   853a6:	4b08      	ldr	r3, [pc, #32]	; (853c8 <debug_can_msg+0x124>)
   853a8:	2201      	movs	r2, #1
   853aa:	701a      	strb	r2, [r3, #0]
	}

	return;
   853ac:	bf00      	nop
}
   853ae:	3718      	adds	r7, #24
   853b0:	46bd      	mov	sp, r7
   853b2:	bd80      	pop	{r7, pc}
   853b4:	400b8000 	.word	0x400b8000
   853b8:	00081e6d 	.word	0x00081e6d
   853bc:	2007a6d8 	.word	0x2007a6d8
   853c0:	00085d65 	.word	0x00085d65
   853c4:	00085e15 	.word	0x00085e15
   853c8:	2007a770 	.word	0x2007a770

000853cc <store_can_msg>:
/* 																		*/
/* These registers are then available to tasks through an API call.		*/
/************************************************************************/

void store_can_msg(can_mb_conf_t *p_mailbox, uint8_t mb)
{
   853cc:	b480      	push	{r7}
   853ce:	b085      	sub	sp, #20
   853d0:	af00      	add	r7, sp, #0
   853d2:	6078      	str	r0, [r7, #4]
   853d4:	460b      	mov	r3, r1
   853d6:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data_incom = p_mailbox->ul_datal;
   853d8:	687b      	ldr	r3, [r7, #4]
   853da:	699b      	ldr	r3, [r3, #24]
   853dc:	60fb      	str	r3, [r7, #12]
	uint32_t uh_data_incom = p_mailbox->ul_datah;
   853de:	687b      	ldr	r3, [r7, #4]
   853e0:	69db      	ldr	r3, [r3, #28]
   853e2:	60bb      	str	r3, [r7, #8]

	/* UPDATE THE GLOBAL CAN REGS		*/
	switch(mb)
   853e4:	78fb      	ldrb	r3, [r7, #3]
   853e6:	2b07      	cmp	r3, #7
   853e8:	d82b      	bhi.n	85442 <store_can_msg+0x76>
   853ea:	a201      	add	r2, pc, #4	; (adr r2, 853f0 <store_can_msg+0x24>)
   853ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   853f0:	00085411 	.word	0x00085411
   853f4:	00085443 	.word	0x00085443
   853f8:	00085443 	.word	0x00085443
   853fc:	00085443 	.word	0x00085443
   85400:	00085443 	.word	0x00085443
   85404:	0008541d 	.word	0x0008541d
   85408:	00085429 	.word	0x00085429
   8540c:	00085435 	.word	0x00085435
	{		
	case 0 :
		can_glob_data_reg[0] = ul_data_incom;		// Global CAN Data Registers.
   85410:	4b0f      	ldr	r3, [pc, #60]	; (85450 <store_can_msg+0x84>)
   85412:	68fa      	ldr	r2, [r7, #12]
   85414:	601a      	str	r2, [r3, #0]
		can_glob_data_reg[1] = uh_data_incom;
   85416:	4b0e      	ldr	r3, [pc, #56]	; (85450 <store_can_msg+0x84>)
   85418:	68ba      	ldr	r2, [r7, #8]
   8541a:	605a      	str	r2, [r3, #4]
	
	case 5 :
		can_glob_msg_reg[0] = ul_data_incom;		// Global CAN Message Registers.
   8541c:	4b0d      	ldr	r3, [pc, #52]	; (85454 <store_can_msg+0x88>)
   8541e:	68fa      	ldr	r2, [r7, #12]
   85420:	601a      	str	r2, [r3, #0]
		can_glob_msg_reg[1] = uh_data_incom;
   85422:	4b0c      	ldr	r3, [pc, #48]	; (85454 <store_can_msg+0x88>)
   85424:	68ba      	ldr	r2, [r7, #8]
   85426:	605a      	str	r2, [r3, #4]
	
	case 6 :
		can_glob_hk_reg[0] = ul_data_incom;			// Global CAN Housekeeping Resgiters.
   85428:	4b0b      	ldr	r3, [pc, #44]	; (85458 <store_can_msg+0x8c>)
   8542a:	68fa      	ldr	r2, [r7, #12]
   8542c:	601a      	str	r2, [r3, #0]
		can_glob_hk_reg[1] = uh_data_incom;
   8542e:	4b0a      	ldr	r3, [pc, #40]	; (85458 <store_can_msg+0x8c>)
   85430:	68ba      	ldr	r2, [r7, #8]
   85432:	605a      	str	r2, [r3, #4]
	
	case 7 :
		can_glob_com_reg[0] = ul_data_incom;		// Global CAN Communications Registers.
   85434:	4b09      	ldr	r3, [pc, #36]	; (8545c <store_can_msg+0x90>)
   85436:	68fa      	ldr	r2, [r7, #12]
   85438:	601a      	str	r2, [r3, #0]
		can_glob_com_reg[1] = uh_data_incom;
   8543a:	4b08      	ldr	r3, [pc, #32]	; (8545c <store_can_msg+0x90>)
   8543c:	68ba      	ldr	r2, [r7, #8]
   8543e:	605a      	str	r2, [r3, #4]

	default :
		return;
   85440:	bf00      	nop
   85442:	bf00      	nop
	}
	return;
}
   85444:	3714      	adds	r7, #20
   85446:	46bd      	mov	sp, r7
   85448:	f85d 7b04 	ldr.w	r7, [sp], #4
   8544c:	4770      	bx	lr
   8544e:	bf00      	nop
   85450:	2007a6e4 	.word	0x2007a6e4
   85454:	2007a70c 	.word	0x2007a70c
   85458:	2007a6a8 	.word	0x2007a6a8
   8545c:	2007a768 	.word	0x2007a768

00085460 <reset_mailbox_conf>:
/************************************************************************/
/* RESET MAILBOX CONFIGURE STRUCTURE                                    */
/************************************************************************/

void reset_mailbox_conf(can_mb_conf_t *p_mailbox)
{
   85460:	b480      	push	{r7}
   85462:	b083      	sub	sp, #12
   85464:	af00      	add	r7, sp, #0
   85466:	6078      	str	r0, [r7, #4]
	p_mailbox->ul_mb_idx = 0;
   85468:	687b      	ldr	r3, [r7, #4]
   8546a:	2200      	movs	r2, #0
   8546c:	601a      	str	r2, [r3, #0]
	p_mailbox->uc_obj_type = 0;
   8546e:	687b      	ldr	r3, [r7, #4]
   85470:	2200      	movs	r2, #0
   85472:	711a      	strb	r2, [r3, #4]
	p_mailbox->uc_id_ver = 0;
   85474:	687b      	ldr	r3, [r7, #4]
   85476:	2200      	movs	r2, #0
   85478:	715a      	strb	r2, [r3, #5]
	p_mailbox->uc_length = 0;
   8547a:	687b      	ldr	r3, [r7, #4]
   8547c:	2200      	movs	r2, #0
   8547e:	719a      	strb	r2, [r3, #6]
	p_mailbox->uc_tx_prio = 0;
   85480:	687b      	ldr	r3, [r7, #4]
   85482:	2200      	movs	r2, #0
   85484:	71da      	strb	r2, [r3, #7]
	p_mailbox->ul_status = 0;
   85486:	687b      	ldr	r3, [r7, #4]
   85488:	2200      	movs	r2, #0
   8548a:	609a      	str	r2, [r3, #8]
	p_mailbox->ul_id_msk = 0;
   8548c:	687b      	ldr	r3, [r7, #4]
   8548e:	2200      	movs	r2, #0
   85490:	60da      	str	r2, [r3, #12]
	p_mailbox->ul_id = 0;
   85492:	687b      	ldr	r3, [r7, #4]
   85494:	2200      	movs	r2, #0
   85496:	611a      	str	r2, [r3, #16]
	p_mailbox->ul_fid = 0;
   85498:	687b      	ldr	r3, [r7, #4]
   8549a:	2200      	movs	r2, #0
   8549c:	615a      	str	r2, [r3, #20]
	p_mailbox->ul_datal = 0;
   8549e:	687b      	ldr	r3, [r7, #4]
   854a0:	2200      	movs	r2, #0
   854a2:	619a      	str	r2, [r3, #24]
	p_mailbox->ul_datah = 0;
   854a4:	687b      	ldr	r3, [r7, #4]
   854a6:	2200      	movs	r2, #0
   854a8:	61da      	str	r2, [r3, #28]
}
   854aa:	370c      	adds	r7, #12
   854ac:	46bd      	mov	sp, r7
   854ae:	f85d 7b04 	ldr.w	r7, [sp], #4
   854b2:	4770      	bx	lr

000854b4 <send_can_command>:
/*																		*/
/*	This function does not alter the can0_mailbox object.				*/
/************************************************************************/

uint32_t send_can_command(uint32_t low, uint32_t high, uint32_t ID, uint32_t PRIORITY)
{	
   854b4:	b580      	push	{r7, lr}
   854b6:	b08c      	sub	sp, #48	; 0x30
   854b8:	af00      	add	r7, sp, #0
   854ba:	60f8      	str	r0, [r7, #12]
   854bc:	60b9      	str	r1, [r7, #8]
   854be:	607a      	str	r2, [r7, #4]
   854c0:	603b      	str	r3, [r7, #0]
	*/
	
	
	/* Save current can0_mailbox object */
	can_temp_t temp_mailbox;
	save_can_object(&can0_mailbox, &temp_mailbox);
   854c2:	f107 0310 	add.w	r3, r7, #16
   854c6:	481e      	ldr	r0, [pc, #120]	; (85540 <send_can_command+0x8c>)
   854c8:	4619      	mov	r1, r3
   854ca:	4b1e      	ldr	r3, [pc, #120]	; (85544 <send_can_command+0x90>)
   854cc:	4798      	blx	r3
	
	/* Init CAN0 Mailbox 7 to Transmit Mailbox. */	
	/* CAN0 MB7 == COMMAND/MSG MB				*/
	reset_mailbox_conf(&can0_mailbox);
   854ce:	481c      	ldr	r0, [pc, #112]	; (85540 <send_can_command+0x8c>)
   854d0:	4b1d      	ldr	r3, [pc, #116]	; (85548 <send_can_command+0x94>)
   854d2:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 7;			//Mailbox Number 7
   854d4:	4b1a      	ldr	r3, [pc, #104]	; (85540 <send_can_command+0x8c>)
   854d6:	2207      	movs	r2, #7
   854d8:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   854da:	4b19      	ldr	r3, [pc, #100]	; (85540 <send_can_command+0x8c>)
   854dc:	2203      	movs	r2, #3
   854de:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = PRIORITY;		//Transmission Priority (Can be Changed dynamically)
   854e0:	683b      	ldr	r3, [r7, #0]
   854e2:	b2da      	uxtb	r2, r3
   854e4:	4b16      	ldr	r3, [pc, #88]	; (85540 <send_can_command+0x8c>)
   854e6:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   854e8:	4b15      	ldr	r3, [pc, #84]	; (85540 <send_can_command+0x8c>)
   854ea:	2200      	movs	r2, #0
   854ec:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   854ee:	4b14      	ldr	r3, [pc, #80]	; (85540 <send_can_command+0x8c>)
   854f0:	2200      	movs	r2, #0
   854f2:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   854f4:	4815      	ldr	r0, [pc, #84]	; (8554c <send_can_command+0x98>)
   854f6:	4912      	ldr	r1, [pc, #72]	; (85540 <send_can_command+0x8c>)
   854f8:	4b15      	ldr	r3, [pc, #84]	; (85550 <send_can_command+0x9c>)
   854fa:	4798      	blx	r3

	/* Write transmit information into mailbox. */
	can0_mailbox.ul_id = CAN_MID_MIDvA(ID);			// ID of the message being sent,
   854fc:	687b      	ldr	r3, [r7, #4]
   854fe:	049a      	lsls	r2, r3, #18
   85500:	4b14      	ldr	r3, [pc, #80]	; (85554 <send_can_command+0xa0>)
   85502:	4013      	ands	r3, r2
   85504:	4a0e      	ldr	r2, [pc, #56]	; (85540 <send_can_command+0x8c>)
   85506:	6113      	str	r3, [r2, #16]
	can0_mailbox.ul_datal = low;					// shifted over to the standard frame position.
   85508:	4b0d      	ldr	r3, [pc, #52]	; (85540 <send_can_command+0x8c>)
   8550a:	68fa      	ldr	r2, [r7, #12]
   8550c:	619a      	str	r2, [r3, #24]
	can0_mailbox.ul_datah = high;
   8550e:	4b0c      	ldr	r3, [pc, #48]	; (85540 <send_can_command+0x8c>)
   85510:	68ba      	ldr	r2, [r7, #8]
   85512:	61da      	str	r2, [r3, #28]
	can0_mailbox.uc_length = MAX_CAN_FRAME_DATA_LEN;
   85514:	4b0a      	ldr	r3, [pc, #40]	; (85540 <send_can_command+0x8c>)
   85516:	2208      	movs	r2, #8
   85518:	719a      	strb	r2, [r3, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   8551a:	480c      	ldr	r0, [pc, #48]	; (8554c <send_can_command+0x98>)
   8551c:	4908      	ldr	r1, [pc, #32]	; (85540 <send_can_command+0x8c>)
   8551e:	4b0e      	ldr	r3, [pc, #56]	; (85558 <send_can_command+0xa4>)
   85520:	4798      	blx	r3

	/* Send out the information in the mailbox. */
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB7);
   85522:	480a      	ldr	r0, [pc, #40]	; (8554c <send_can_command+0x98>)
   85524:	2180      	movs	r1, #128	; 0x80
   85526:	4b0d      	ldr	r3, [pc, #52]	; (8555c <send_can_command+0xa8>)
   85528:	4798      	blx	r3
	
	/* Restore the can0_mailbox object */
	restore_can_object(&can0_mailbox, &temp_mailbox);
   8552a:	f107 0310 	add.w	r3, r7, #16
   8552e:	4804      	ldr	r0, [pc, #16]	; (85540 <send_can_command+0x8c>)
   85530:	4619      	mov	r1, r3
   85532:	4b0b      	ldr	r3, [pc, #44]	; (85560 <send_can_command+0xac>)
   85534:	4798      	blx	r3
	
	return 1;
   85536:	2301      	movs	r3, #1
}
   85538:	4618      	mov	r0, r3
   8553a:	3730      	adds	r7, #48	; 0x30
   8553c:	46bd      	mov	sp, r7
   8553e:	bd80      	pop	{r7, pc}
   85540:	2007a718 	.word	0x2007a718
   85544:	00085689 	.word	0x00085689
   85548:	00085461 	.word	0x00085461
   8554c:	400b4000 	.word	0x400b4000
   85550:	0008194d 	.word	0x0008194d
   85554:	1ffc0000 	.word	0x1ffc0000
   85558:	00081b31 	.word	0x00081b31
   8555c:	000818c1 	.word	0x000818c1
   85560:	000856f9 	.word	0x000856f9

00085564 <read_can_data>:
/*		The function returns 1 is the operation was successful, 		*/
/*		otherwise it returns 0.
/************************************************************************/

uint32_t read_can_data(uint32_t* message_high, uint32_t* message_low, uint32_t access_code)
{
   85564:	b480      	push	{r7}
   85566:	b085      	sub	sp, #20
   85568:	af00      	add	r7, sp, #0
   8556a:	60f8      	str	r0, [r7, #12]
   8556c:	60b9      	str	r1, [r7, #8]
   8556e:	607a      	str	r2, [r7, #4]
	// *** Implement an assert here on access_code.

	if (access_code == 1234)
   85570:	687a      	ldr	r2, [r7, #4]
   85572:	f240 43d2 	movw	r3, #1234	; 0x4d2
   85576:	429a      	cmp	r2, r3
   85578:	d109      	bne.n	8558e <read_can_data+0x2a>
	{
		*message_high = can_glob_data_reg[1];
   8557a:	4b08      	ldr	r3, [pc, #32]	; (8559c <read_can_data+0x38>)
   8557c:	685a      	ldr	r2, [r3, #4]
   8557e:	68fb      	ldr	r3, [r7, #12]
   85580:	601a      	str	r2, [r3, #0]
		*message_low = can_glob_data_reg[0];
   85582:	4b06      	ldr	r3, [pc, #24]	; (8559c <read_can_data+0x38>)
   85584:	681a      	ldr	r2, [r3, #0]
   85586:	68bb      	ldr	r3, [r7, #8]
   85588:	601a      	str	r2, [r3, #0]
		return 1;
   8558a:	2301      	movs	r3, #1
   8558c:	e000      	b.n	85590 <read_can_data+0x2c>
	}

	return 0;
   8558e:	2300      	movs	r3, #0
}
   85590:	4618      	mov	r0, r3
   85592:	3714      	adds	r7, #20
   85594:	46bd      	mov	sp, r7
   85596:	f85d 7b04 	ldr.w	r7, [sp], #4
   8559a:	4770      	bx	lr
   8559c:	2007a6e4 	.word	0x2007a6e4

000855a0 <read_can_msg>:
/*		The function returns 1 is the operation was successful, 		*/
/*		otherwise it returns 0.
/************************************************************************/

uint32_t read_can_msg(uint32_t* message_high, uint32_t* message_low, uint32_t access_code)
{
   855a0:	b480      	push	{r7}
   855a2:	b085      	sub	sp, #20
   855a4:	af00      	add	r7, sp, #0
   855a6:	60f8      	str	r0, [r7, #12]
   855a8:	60b9      	str	r1, [r7, #8]
   855aa:	607a      	str	r2, [r7, #4]
	// *** Implement an assert here on access_code.

	if (access_code == 1234)
   855ac:	687a      	ldr	r2, [r7, #4]
   855ae:	f240 43d2 	movw	r3, #1234	; 0x4d2
   855b2:	429a      	cmp	r2, r3
   855b4:	d109      	bne.n	855ca <read_can_msg+0x2a>
	{
		*message_high = can_glob_msg_reg[1];
   855b6:	4b08      	ldr	r3, [pc, #32]	; (855d8 <read_can_msg+0x38>)
   855b8:	685a      	ldr	r2, [r3, #4]
   855ba:	68fb      	ldr	r3, [r7, #12]
   855bc:	601a      	str	r2, [r3, #0]
		*message_low = can_glob_msg_reg[0];
   855be:	4b06      	ldr	r3, [pc, #24]	; (855d8 <read_can_msg+0x38>)
   855c0:	681a      	ldr	r2, [r3, #0]
   855c2:	68bb      	ldr	r3, [r7, #8]
   855c4:	601a      	str	r2, [r3, #0]
		return 1;
   855c6:	2301      	movs	r3, #1
   855c8:	e000      	b.n	855cc <read_can_msg+0x2c>
	}

	return 0;
   855ca:	2300      	movs	r3, #0
}
   855cc:	4618      	mov	r0, r3
   855ce:	3714      	adds	r7, #20
   855d0:	46bd      	mov	sp, r7
   855d2:	f85d 7b04 	ldr.w	r7, [sp], #4
   855d6:	4770      	bx	lr
   855d8:	2007a70c 	.word	0x2007a70c

000855dc <request_housekeeping>:
/*																		*/
/*	This function does not alter the can0_mailbox object.				*/
/************************************************************************/

uint32_t request_housekeeping(uint32_t ID)
{
   855dc:	b580      	push	{r7, lr}
   855de:	b08a      	sub	sp, #40	; 0x28
   855e0:	af00      	add	r7, sp, #0
   855e2:	6078      	str	r0, [r7, #4]
	/* Save current can0_mailbox object */
	can_temp_t temp_mailbox;
	save_can_object(&can0_mailbox, &temp_mailbox);
   855e4:	f107 0308 	add.w	r3, r7, #8
   855e8:	481e      	ldr	r0, [pc, #120]	; (85664 <request_housekeeping+0x88>)
   855ea:	4619      	mov	r1, r3
   855ec:	4b1e      	ldr	r3, [pc, #120]	; (85668 <request_housekeeping+0x8c>)
   855ee:	4798      	blx	r3
	
	/* Init CAN0 Mailbox 6 to Housekeeping Request Mailbox. */	
	reset_mailbox_conf(&can0_mailbox);
   855f0:	481c      	ldr	r0, [pc, #112]	; (85664 <request_housekeeping+0x88>)
   855f2:	4b1e      	ldr	r3, [pc, #120]	; (8566c <request_housekeeping+0x90>)
   855f4:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 6;			//Mailbox Number 6
   855f6:	4b1b      	ldr	r3, [pc, #108]	; (85664 <request_housekeeping+0x88>)
   855f8:	2206      	movs	r2, #6
   855fa:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   855fc:	4b19      	ldr	r3, [pc, #100]	; (85664 <request_housekeeping+0x88>)
   855fe:	2203      	movs	r2, #3
   85600:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = HK_REQUEST_PRIO;		//Transmission Priority (Can be Changed dynamically)
   85602:	4b18      	ldr	r3, [pc, #96]	; (85664 <request_housekeeping+0x88>)
   85604:	2214      	movs	r2, #20
   85606:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   85608:	4b16      	ldr	r3, [pc, #88]	; (85664 <request_housekeeping+0x88>)
   8560a:	2200      	movs	r2, #0
   8560c:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   8560e:	4b15      	ldr	r3, [pc, #84]	; (85664 <request_housekeeping+0x88>)
   85610:	2200      	movs	r2, #0
   85612:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   85614:	4816      	ldr	r0, [pc, #88]	; (85670 <request_housekeeping+0x94>)
   85616:	4913      	ldr	r1, [pc, #76]	; (85664 <request_housekeeping+0x88>)
   85618:	4b16      	ldr	r3, [pc, #88]	; (85674 <request_housekeeping+0x98>)
   8561a:	4798      	blx	r3

	/* Write transmit information into mailbox. */
	can0_mailbox.ul_id = CAN_MID_MIDvA(ID);			// ID of the message being sent,
   8561c:	687b      	ldr	r3, [r7, #4]
   8561e:	049a      	lsls	r2, r3, #18
   85620:	4b15      	ldr	r3, [pc, #84]	; (85678 <request_housekeeping+0x9c>)
   85622:	4013      	ands	r3, r2
   85624:	4a0f      	ldr	r2, [pc, #60]	; (85664 <request_housekeeping+0x88>)
   85626:	6113      	str	r3, [r2, #16]
	can0_mailbox.ul_datal = HK_REQUEST;				// shifted over to the standard frame position.
   85628:	4b0e      	ldr	r3, [pc, #56]	; (85664 <request_housekeeping+0x88>)
   8562a:	f04f 320f 	mov.w	r2, #252645135	; 0xf0f0f0f
   8562e:	619a      	str	r2, [r3, #24]
	can0_mailbox.ul_datah = HK_REQUEST;
   85630:	4b0c      	ldr	r3, [pc, #48]	; (85664 <request_housekeeping+0x88>)
   85632:	f04f 320f 	mov.w	r2, #252645135	; 0xf0f0f0f
   85636:	61da      	str	r2, [r3, #28]
	can0_mailbox.uc_length = MAX_CAN_FRAME_DATA_LEN;
   85638:	4b0a      	ldr	r3, [pc, #40]	; (85664 <request_housekeeping+0x88>)
   8563a:	2208      	movs	r2, #8
   8563c:	719a      	strb	r2, [r3, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   8563e:	480c      	ldr	r0, [pc, #48]	; (85670 <request_housekeeping+0x94>)
   85640:	4908      	ldr	r1, [pc, #32]	; (85664 <request_housekeeping+0x88>)
   85642:	4b0e      	ldr	r3, [pc, #56]	; (8567c <request_housekeeping+0xa0>)
   85644:	4798      	blx	r3

	/* Send out the information in the mailbox. */
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB6);
   85646:	480a      	ldr	r0, [pc, #40]	; (85670 <request_housekeeping+0x94>)
   85648:	2140      	movs	r1, #64	; 0x40
   8564a:	4b0d      	ldr	r3, [pc, #52]	; (85680 <request_housekeeping+0xa4>)
   8564c:	4798      	blx	r3
	
	/* Restore the can0_mailbox object */
	restore_can_object(&can0_mailbox, &temp_mailbox);
   8564e:	f107 0308 	add.w	r3, r7, #8
   85652:	4804      	ldr	r0, [pc, #16]	; (85664 <request_housekeeping+0x88>)
   85654:	4619      	mov	r1, r3
   85656:	4b0b      	ldr	r3, [pc, #44]	; (85684 <request_housekeeping+0xa8>)
   85658:	4798      	blx	r3
		
	return 1;
   8565a:	2301      	movs	r3, #1
}
   8565c:	4618      	mov	r0, r3
   8565e:	3728      	adds	r7, #40	; 0x28
   85660:	46bd      	mov	sp, r7
   85662:	bd80      	pop	{r7, pc}
   85664:	2007a718 	.word	0x2007a718
   85668:	00085689 	.word	0x00085689
   8566c:	00085461 	.word	0x00085461
   85670:	400b4000 	.word	0x400b4000
   85674:	0008194d 	.word	0x0008194d
   85678:	1ffc0000 	.word	0x1ffc0000
   8567c:	00081b31 	.word	0x00081b31
   85680:	000818c1 	.word	0x000818c1
   85684:	000856f9 	.word	0x000856f9

00085688 <save_can_object>:
/*	This function will take in a mailbox object as the original pointer */
/*  and save each of it's elements in a temporary can structure.        */
/************************************************************************/

void save_can_object(can_mb_conf_t *original, can_temp_t *temp)
{
   85688:	b480      	push	{r7}
   8568a:	b083      	sub	sp, #12
   8568c:	af00      	add	r7, sp, #0
   8568e:	6078      	str	r0, [r7, #4]
   85690:	6039      	str	r1, [r7, #0]
	/*This function takes in a mailbox object as the original pointer*/
	
	temp->ul_mb_idx		= original->ul_mb_idx;
   85692:	687b      	ldr	r3, [r7, #4]
   85694:	681a      	ldr	r2, [r3, #0]
   85696:	683b      	ldr	r3, [r7, #0]
   85698:	601a      	str	r2, [r3, #0]
	temp->uc_obj_type	= original->uc_obj_type;
   8569a:	687b      	ldr	r3, [r7, #4]
   8569c:	791a      	ldrb	r2, [r3, #4]
   8569e:	683b      	ldr	r3, [r7, #0]
   856a0:	711a      	strb	r2, [r3, #4]
	temp->uc_id_ver		= original->uc_id_ver;
   856a2:	687b      	ldr	r3, [r7, #4]
   856a4:	795a      	ldrb	r2, [r3, #5]
   856a6:	683b      	ldr	r3, [r7, #0]
   856a8:	715a      	strb	r2, [r3, #5]
	temp->uc_length		= original->uc_length;
   856aa:	687b      	ldr	r3, [r7, #4]
   856ac:	799a      	ldrb	r2, [r3, #6]
   856ae:	683b      	ldr	r3, [r7, #0]
   856b0:	719a      	strb	r2, [r3, #6]
	temp->uc_tx_prio	= original->uc_tx_prio;
   856b2:	687b      	ldr	r3, [r7, #4]
   856b4:	79da      	ldrb	r2, [r3, #7]
   856b6:	683b      	ldr	r3, [r7, #0]
   856b8:	71da      	strb	r2, [r3, #7]
	temp->ul_status		= original->ul_status;
   856ba:	687b      	ldr	r3, [r7, #4]
   856bc:	689a      	ldr	r2, [r3, #8]
   856be:	683b      	ldr	r3, [r7, #0]
   856c0:	609a      	str	r2, [r3, #8]
	temp->ul_id_msk		= original->ul_id_msk;
   856c2:	687b      	ldr	r3, [r7, #4]
   856c4:	68da      	ldr	r2, [r3, #12]
   856c6:	683b      	ldr	r3, [r7, #0]
   856c8:	60da      	str	r2, [r3, #12]
	temp->ul_id			= original->ul_id;
   856ca:	687b      	ldr	r3, [r7, #4]
   856cc:	691a      	ldr	r2, [r3, #16]
   856ce:	683b      	ldr	r3, [r7, #0]
   856d0:	611a      	str	r2, [r3, #16]
	temp->ul_fid		= original->ul_fid;
   856d2:	687b      	ldr	r3, [r7, #4]
   856d4:	695a      	ldr	r2, [r3, #20]
   856d6:	683b      	ldr	r3, [r7, #0]
   856d8:	615a      	str	r2, [r3, #20]
	temp->ul_datal		= original->ul_datal;
   856da:	687b      	ldr	r3, [r7, #4]
   856dc:	699a      	ldr	r2, [r3, #24]
   856de:	683b      	ldr	r3, [r7, #0]
   856e0:	619a      	str	r2, [r3, #24]
	temp->ul_datah		= original->ul_datah;
   856e2:	687b      	ldr	r3, [r7, #4]
   856e4:	69da      	ldr	r2, [r3, #28]
   856e6:	683b      	ldr	r3, [r7, #0]
   856e8:	61da      	str	r2, [r3, #28]
	
	return;
   856ea:	bf00      	nop
}
   856ec:	370c      	adds	r7, #12
   856ee:	46bd      	mov	sp, r7
   856f0:	f85d 7b04 	ldr.w	r7, [sp], #4
   856f4:	4770      	bx	lr
   856f6:	bf00      	nop

000856f8 <restore_can_object>:
/*	This function will take in a mailbox object as the original pointer */
/*  and restore each of it's elements from a temporary can structure.   */
/************************************************************************/

void restore_can_object(can_mb_conf_t *original, can_temp_t *temp)
{
   856f8:	b480      	push	{r7}
   856fa:	b083      	sub	sp, #12
   856fc:	af00      	add	r7, sp, #0
   856fe:	6078      	str	r0, [r7, #4]
   85700:	6039      	str	r1, [r7, #0]
	/*This function takes in a mailbox object as the original pointer*/	
	
	original->ul_mb_idx		= temp->ul_mb_idx; 
   85702:	683b      	ldr	r3, [r7, #0]
   85704:	681a      	ldr	r2, [r3, #0]
   85706:	687b      	ldr	r3, [r7, #4]
   85708:	601a      	str	r2, [r3, #0]
	original->uc_obj_type	= temp->uc_obj_type;
   8570a:	683b      	ldr	r3, [r7, #0]
   8570c:	791a      	ldrb	r2, [r3, #4]
   8570e:	687b      	ldr	r3, [r7, #4]
   85710:	711a      	strb	r2, [r3, #4]
	original->uc_id_ver		= temp->uc_id_ver;
   85712:	683b      	ldr	r3, [r7, #0]
   85714:	795a      	ldrb	r2, [r3, #5]
   85716:	687b      	ldr	r3, [r7, #4]
   85718:	715a      	strb	r2, [r3, #5]
	original->uc_length		= temp->uc_length;
   8571a:	683b      	ldr	r3, [r7, #0]
   8571c:	799a      	ldrb	r2, [r3, #6]
   8571e:	687b      	ldr	r3, [r7, #4]
   85720:	719a      	strb	r2, [r3, #6]
	original->uc_tx_prio	= temp->uc_tx_prio;
   85722:	683b      	ldr	r3, [r7, #0]
   85724:	79da      	ldrb	r2, [r3, #7]
   85726:	687b      	ldr	r3, [r7, #4]
   85728:	71da      	strb	r2, [r3, #7]
	original->ul_status		= temp->ul_status;
   8572a:	683b      	ldr	r3, [r7, #0]
   8572c:	689a      	ldr	r2, [r3, #8]
   8572e:	687b      	ldr	r3, [r7, #4]
   85730:	609a      	str	r2, [r3, #8]
	original->ul_id_msk		= temp->ul_id_msk;
   85732:	683b      	ldr	r3, [r7, #0]
   85734:	68da      	ldr	r2, [r3, #12]
   85736:	687b      	ldr	r3, [r7, #4]
   85738:	60da      	str	r2, [r3, #12]
	original->ul_id			= temp->ul_id;
   8573a:	683b      	ldr	r3, [r7, #0]
   8573c:	691a      	ldr	r2, [r3, #16]
   8573e:	687b      	ldr	r3, [r7, #4]
   85740:	611a      	str	r2, [r3, #16]
	original->ul_fid		= temp->ul_fid;
   85742:	683b      	ldr	r3, [r7, #0]
   85744:	695a      	ldr	r2, [r3, #20]
   85746:	687b      	ldr	r3, [r7, #4]
   85748:	615a      	str	r2, [r3, #20]
	original->ul_datal		= temp->ul_datal;
   8574a:	683b      	ldr	r3, [r7, #0]
   8574c:	699a      	ldr	r2, [r3, #24]
   8574e:	687b      	ldr	r3, [r7, #4]
   85750:	619a      	str	r2, [r3, #24]
	original->ul_datah		= temp->ul_datah;
   85752:	683b      	ldr	r3, [r7, #0]
   85754:	69da      	ldr	r2, [r3, #28]
   85756:	687b      	ldr	r3, [r7, #4]
   85758:	61da      	str	r2, [r3, #28]
	
	return;
   8575a:	bf00      	nop
}
   8575c:	370c      	adds	r7, #12
   8575e:	46bd      	mov	sp, r7
   85760:	f85d 7b04 	ldr.w	r7, [sp], #4
   85764:	4770      	bx	lr
   85766:	bf00      	nop

00085768 <can_initialize>:
/*	Initialzies and enables CAN0 & CAN1 transceivers and clocks.	     */
/*	CAN0/CAN1 mailboxes are reset and interrupts are disabled.			 */
/*																		 */
/*************************************************************************/
void can_initialize(void)
{
   85768:	b580      	push	{r7, lr}
   8576a:	b084      	sub	sp, #16
   8576c:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk;
	uint32_t x = 1, i = 0;
   8576e:	2301      	movs	r3, #1
   85770:	60bb      	str	r3, [r7, #8]
   85772:	2300      	movs	r3, #0
   85774:	60fb      	str	r3, [r7, #12]

	/* Initialize CAN0 Transceiver. */
	sn65hvd234_set_rs(&can0_transceiver, PIN_CAN0_TR_RS_IDX);
   85776:	483d      	ldr	r0, [pc, #244]	; (8586c <can_initialize+0x104>)
   85778:	2134      	movs	r1, #52	; 0x34
   8577a:	4b3d      	ldr	r3, [pc, #244]	; (85870 <can_initialize+0x108>)
   8577c:	4798      	blx	r3
	sn65hvd234_set_en(&can0_transceiver, PIN_CAN0_TR_EN_IDX);
   8577e:	483b      	ldr	r0, [pc, #236]	; (8586c <can_initialize+0x104>)
   85780:	2135      	movs	r1, #53	; 0x35
   85782:	4b3c      	ldr	r3, [pc, #240]	; (85874 <can_initialize+0x10c>)
   85784:	4798      	blx	r3
	/* Enable CAN0 Transceiver. */
	sn65hvd234_disable_low_power(&can0_transceiver);
   85786:	4839      	ldr	r0, [pc, #228]	; (8586c <can_initialize+0x104>)
   85788:	4b3b      	ldr	r3, [pc, #236]	; (85878 <can_initialize+0x110>)
   8578a:	4798      	blx	r3
	sn65hvd234_enable(&can0_transceiver);
   8578c:	4837      	ldr	r0, [pc, #220]	; (8586c <can_initialize+0x104>)
   8578e:	4b3b      	ldr	r3, [pc, #236]	; (8587c <can_initialize+0x114>)
   85790:	4798      	blx	r3

	/* Initialize CAN1 Transceiver. */
	sn65hvd234_set_rs(&can1_transceiver, PIN_CAN1_TR_RS_IDX);
   85792:	483b      	ldr	r0, [pc, #236]	; (85880 <can_initialize+0x118>)
   85794:	218f      	movs	r1, #143	; 0x8f
   85796:	4b36      	ldr	r3, [pc, #216]	; (85870 <can_initialize+0x108>)
   85798:	4798      	blx	r3
	sn65hvd234_set_en(&can1_transceiver, PIN_CAN1_TR_EN_IDX);
   8579a:	4839      	ldr	r0, [pc, #228]	; (85880 <can_initialize+0x118>)
   8579c:	2190      	movs	r1, #144	; 0x90
   8579e:	4b35      	ldr	r3, [pc, #212]	; (85874 <can_initialize+0x10c>)
   857a0:	4798      	blx	r3
	/* Enable CAN1 Transceiver. */
	sn65hvd234_disable_low_power(&can1_transceiver);
   857a2:	4837      	ldr	r0, [pc, #220]	; (85880 <can_initialize+0x118>)
   857a4:	4b34      	ldr	r3, [pc, #208]	; (85878 <can_initialize+0x110>)
   857a6:	4798      	blx	r3
	sn65hvd234_enable(&can1_transceiver);
   857a8:	4835      	ldr	r0, [pc, #212]	; (85880 <can_initialize+0x118>)
   857aa:	4b34      	ldr	r3, [pc, #208]	; (8587c <can_initialize+0x114>)
   857ac:	4798      	blx	r3

	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
   857ae:	202b      	movs	r0, #43	; 0x2b
   857b0:	4b34      	ldr	r3, [pc, #208]	; (85884 <can_initialize+0x11c>)
   857b2:	4798      	blx	r3
	pmc_enable_periph_clk(ID_CAN1);
   857b4:	202c      	movs	r0, #44	; 0x2c
   857b6:	4b33      	ldr	r3, [pc, #204]	; (85884 <can_initialize+0x11c>)
   857b8:	4798      	blx	r3

	ul_sysclk = sysclk_get_cpu_hz();
   857ba:	4b33      	ldr	r3, [pc, #204]	; (85888 <can_initialize+0x120>)
   857bc:	4798      	blx	r3
   857be:	6078      	str	r0, [r7, #4]
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   857c0:	4832      	ldr	r0, [pc, #200]	; (8588c <can_initialize+0x124>)
   857c2:	6879      	ldr	r1, [r7, #4]
   857c4:	22fa      	movs	r2, #250	; 0xfa
   857c6:	4b32      	ldr	r3, [pc, #200]	; (85890 <can_initialize+0x128>)
   857c8:	4798      	blx	r3
   857ca:	4603      	mov	r3, r0
   857cc:	2b00      	cmp	r3, #0
   857ce:	d049      	beq.n	85864 <can_initialize+0xfc>
			can_init(CAN1, ul_sysclk, CAN_BPS_250K)) 
   857d0:	4830      	ldr	r0, [pc, #192]	; (85894 <can_initialize+0x12c>)
   857d2:	6879      	ldr	r1, [r7, #4]
   857d4:	22fa      	movs	r2, #250	; 0xfa
   857d6:	4b2e      	ldr	r3, [pc, #184]	; (85890 <can_initialize+0x128>)
   857d8:	4798      	blx	r3
   857da:	4603      	mov	r3, r0
	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
	pmc_enable_periph_clk(ID_CAN1);

	ul_sysclk = sysclk_get_cpu_hz();
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   857dc:	2b00      	cmp	r3, #0
   857de:	d041      	beq.n	85864 <can_initialize+0xfc>
			can_init(CAN1, ul_sysclk, CAN_BPS_250K)) 
	{
		/* Disable all CAN0 & CAN1 interrupts. */
		can_disable_interrupt(CAN0, CAN_DISABLE_ALL_INTERRUPT_MASK);
   857e0:	482a      	ldr	r0, [pc, #168]	; (8588c <can_initialize+0x124>)
   857e2:	f04f 31ff 	mov.w	r1, #4294967295
   857e6:	4b2c      	ldr	r3, [pc, #176]	; (85898 <can_initialize+0x130>)
   857e8:	4798      	blx	r3
		can_disable_interrupt(CAN1, CAN_DISABLE_ALL_INTERRUPT_MASK);
   857ea:	482a      	ldr	r0, [pc, #168]	; (85894 <can_initialize+0x12c>)
   857ec:	f04f 31ff 	mov.w	r1, #4294967295
   857f0:	4b29      	ldr	r3, [pc, #164]	; (85898 <can_initialize+0x130>)
   857f2:	4798      	blx	r3
			
		NVIC_EnableIRQ(CAN0_IRQn);
   857f4:	202b      	movs	r0, #43	; 0x2b
   857f6:	4b29      	ldr	r3, [pc, #164]	; (8589c <can_initialize+0x134>)
   857f8:	4798      	blx	r3
		NVIC_EnableIRQ(CAN1_IRQn);
   857fa:	202c      	movs	r0, #44	; 0x2c
   857fc:	4b27      	ldr	r3, [pc, #156]	; (8589c <can_initialize+0x134>)
   857fe:	4798      	blx	r3
		
		can_reset_all_mailbox(CAN0);
   85800:	4822      	ldr	r0, [pc, #136]	; (8588c <can_initialize+0x124>)
   85802:	4b27      	ldr	r3, [pc, #156]	; (858a0 <can_initialize+0x138>)
   85804:	4798      	blx	r3
		can_reset_all_mailbox(CAN1);
   85806:	4823      	ldr	r0, [pc, #140]	; (85894 <can_initialize+0x12c>)
   85808:	4b25      	ldr	r3, [pc, #148]	; (858a0 <can_initialize+0x138>)
   8580a:	4798      	blx	r3
		
		/* Initialize the CAN0 & CAN1 mailboxes */
		x = can_init_mailboxes(x); // Prevent Random PC jumps to this point.
   8580c:	68b8      	ldr	r0, [r7, #8]
   8580e:	4b25      	ldr	r3, [pc, #148]	; (858a4 <can_initialize+0x13c>)
   85810:	4798      	blx	r3
   85812:	60b8      	str	r0, [r7, #8]
		//configASSERT(x);
		
		/* Initialize the data reception flag	*/
		glob_drf = 0;
   85814:	4b24      	ldr	r3, [pc, #144]	; (858a8 <can_initialize+0x140>)
   85816:	2200      	movs	r2, #0
   85818:	701a      	strb	r2, [r3, #0]
		
		/* Initialize the message reception flag */
		glob_comf = 0;
   8581a:	4b24      	ldr	r3, [pc, #144]	; (858ac <can_initialize+0x144>)
   8581c:	2200      	movs	r2, #0
   8581e:	701a      	strb	r2, [r3, #0]
		
		/* Initialize the global can regs		*/
		for (i = 0; i < 8; i++)
   85820:	2300      	movs	r3, #0
   85822:	60fb      	str	r3, [r7, #12]
   85824:	e01b      	b.n	8585e <can_initialize+0xf6>
		{
			can_glob_com_reg[i] = 0;
   85826:	4b22      	ldr	r3, [pc, #136]	; (858b0 <can_initialize+0x148>)
   85828:	68fa      	ldr	r2, [r7, #12]
   8582a:	2100      	movs	r1, #0
   8582c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			can_glob_data_reg[i] = 0;
   85830:	4b20      	ldr	r3, [pc, #128]	; (858b4 <can_initialize+0x14c>)
   85832:	68fa      	ldr	r2, [r7, #12]
   85834:	2100      	movs	r1, #0
   85836:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			can_glob_hk_reg[i] = 0;
   8583a:	4b1f      	ldr	r3, [pc, #124]	; (858b8 <can_initialize+0x150>)
   8583c:	68fa      	ldr	r2, [r7, #12]
   8583e:	2100      	movs	r1, #0
   85840:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			glob_stored_data[i] = 0;
   85844:	4b1d      	ldr	r3, [pc, #116]	; (858bc <can_initialize+0x154>)
   85846:	68fa      	ldr	r2, [r7, #12]
   85848:	2100      	movs	r1, #0
   8584a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			glob_stored_message[i] = 0;
   8584e:	4b1c      	ldr	r3, [pc, #112]	; (858c0 <can_initialize+0x158>)
   85850:	68fa      	ldr	r2, [r7, #12]
   85852:	2100      	movs	r1, #0
   85854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		
		/* Initialize the message reception flag */
		glob_comf = 0;
		
		/* Initialize the global can regs		*/
		for (i = 0; i < 8; i++)
   85858:	68fb      	ldr	r3, [r7, #12]
   8585a:	3301      	adds	r3, #1
   8585c:	60fb      	str	r3, [r7, #12]
   8585e:	68fb      	ldr	r3, [r7, #12]
   85860:	2b07      	cmp	r3, #7
   85862:	d9e0      	bls.n	85826 <can_initialize+0xbe>
			can_glob_hk_reg[i] = 0;
			glob_stored_data[i] = 0;
			glob_stored_message[i] = 0;
		}
	}
	return;
   85864:	bf00      	nop
}
   85866:	3710      	adds	r7, #16
   85868:	46bd      	mov	sp, r7
   8586a:	bd80      	pop	{r7, pc}
   8586c:	2007a760 	.word	0x2007a760
   85870:	000815e9 	.word	0x000815e9
   85874:	00081605 	.word	0x00081605
   85878:	0008163d 	.word	0x0008163d
   8587c:	00081621 	.word	0x00081621
   85880:	2007a6dc 	.word	0x2007a6dc
   85884:	00082459 	.word	0x00082459
   85888:	0008514d 	.word	0x0008514d
   8588c:	400b4000 	.word	0x400b4000
   85890:	000817a9 	.word	0x000817a9
   85894:	400b8000 	.word	0x400b8000
   85898:	0008188d 	.word	0x0008188d
   8589c:	0008508d 	.word	0x0008508d
   858a0:	00081be9 	.word	0x00081be9
   858a4:	000858c5 	.word	0x000858c5
   858a8:	2007a6d8 	.word	0x2007a6d8
   858ac:	2007a770 	.word	0x2007a770
   858b0:	2007a768 	.word	0x2007a768
   858b4:	2007a6e4 	.word	0x2007a6e4
   858b8:	2007a6a8 	.word	0x2007a6a8
   858bc:	2007a6b0 	.word	0x2007a6b0
   858c0:	2007a738 	.word	0x2007a738

000858c4 <can_init_mailboxes>:
/*	This function initializes the different CAN mailbboxes.			    */
/* 																        */
/************************************************************************/

uint32_t can_init_mailboxes(uint32_t x)
{
   858c4:	b580      	push	{r7, lr}
   858c6:	b082      	sub	sp, #8
   858c8:	af00      	add	r7, sp, #0
   858ca:	6078      	str	r0, [r7, #4]
	/* Init CAN0 Mailbox 7 to Transmit Mailbox. */	
	/* CAN0 MB7 == COMMAND/MSG MB				*/
	//configASSERT(x);	//Check if this function was called naturally.
	
	reset_mailbox_conf(&can0_mailbox);
   858cc:	484a      	ldr	r0, [pc, #296]	; (859f8 <can_init_mailboxes+0x134>)
   858ce:	4b4b      	ldr	r3, [pc, #300]	; (859fc <can_init_mailboxes+0x138>)
   858d0:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 7;			//Mailbox Number 7
   858d2:	4b49      	ldr	r3, [pc, #292]	; (859f8 <can_init_mailboxes+0x134>)
   858d4:	2207      	movs	r2, #7
   858d6:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   858d8:	4b47      	ldr	r3, [pc, #284]	; (859f8 <can_init_mailboxes+0x134>)
   858da:	2203      	movs	r2, #3
   858dc:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 5;		//Transmission Priority (Can be Changed dynamically)
   858de:	4b46      	ldr	r3, [pc, #280]	; (859f8 <can_init_mailboxes+0x134>)
   858e0:	2205      	movs	r2, #5
   858e2:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   858e4:	4b44      	ldr	r3, [pc, #272]	; (859f8 <can_init_mailboxes+0x134>)
   858e6:	2200      	movs	r2, #0
   858e8:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   858ea:	4b43      	ldr	r3, [pc, #268]	; (859f8 <can_init_mailboxes+0x134>)
   858ec:	2200      	movs	r2, #0
   858ee:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   858f0:	4843      	ldr	r0, [pc, #268]	; (85a00 <can_init_mailboxes+0x13c>)
   858f2:	4941      	ldr	r1, [pc, #260]	; (859f8 <can_init_mailboxes+0x134>)
   858f4:	4b43      	ldr	r3, [pc, #268]	; (85a04 <can_init_mailboxes+0x140>)
   858f6:	4798      	blx	r3
	
	/* Init CAN1 Mailbox 0 to Data Reception Mailbox. */
	reset_mailbox_conf(&can1_mailbox);
   858f8:	4843      	ldr	r0, [pc, #268]	; (85a08 <can_init_mailboxes+0x144>)
   858fa:	4b40      	ldr	r3, [pc, #256]	; (859fc <can_init_mailboxes+0x138>)
   858fc:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 0;				// Mailbox 0
   858fe:	4b42      	ldr	r3, [pc, #264]	; (85a08 <can_init_mailboxes+0x144>)
   85900:	2200      	movs	r2, #0
   85902:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   85904:	4b40      	ldr	r3, [pc, #256]	; (85a08 <can_init_mailboxes+0x144>)
   85906:	2201      	movs	r2, #1
   85908:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MID_MIDvA_Msk | CAN_MID_MIDvB_Msk;	  // Compare the full 11 bits of the ID in both standard and extended.
   8590a:	4b3f      	ldr	r3, [pc, #252]	; (85a08 <can_init_mailboxes+0x144>)
   8590c:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   85910:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(CAN1_MB0);					  // The ID of CAN1 MB0 is currently CAN1_MB0 (standard).
   85912:	4b3d      	ldr	r3, [pc, #244]	; (85a08 <can_init_mailboxes+0x144>)
   85914:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
   85918:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   8591a:	483c      	ldr	r0, [pc, #240]	; (85a0c <can_init_mailboxes+0x148>)
   8591c:	493a      	ldr	r1, [pc, #232]	; (85a08 <can_init_mailboxes+0x144>)
   8591e:	4b39      	ldr	r3, [pc, #228]	; (85a04 <can_init_mailboxes+0x140>)
   85920:	4798      	blx	r3
	
	/* Init CAN1 Mailbox 5 to Message Reception Mailbox. */
	reset_mailbox_conf(&can1_mailbox);
   85922:	4839      	ldr	r0, [pc, #228]	; (85a08 <can_init_mailboxes+0x144>)
   85924:	4b35      	ldr	r3, [pc, #212]	; (859fc <can_init_mailboxes+0x138>)
   85926:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 5;				// Mailbox 5
   85928:	4b37      	ldr	r3, [pc, #220]	; (85a08 <can_init_mailboxes+0x144>)
   8592a:	2205      	movs	r2, #5
   8592c:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   8592e:	4b36      	ldr	r3, [pc, #216]	; (85a08 <can_init_mailboxes+0x144>)
   85930:	2201      	movs	r2, #1
   85932:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MID_MIDvA_Msk | CAN_MID_MIDvB_Msk;	  // Compare the full 11 bits of the ID in both standard and extended.
   85934:	4b34      	ldr	r3, [pc, #208]	; (85a08 <can_init_mailboxes+0x144>)
   85936:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   8593a:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(CAN1_MB5);					  // The ID of CAN1 MB0 is currently CAN1_MB0 (standard).
   8593c:	4b32      	ldr	r3, [pc, #200]	; (85a08 <can_init_mailboxes+0x144>)
   8593e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
   85942:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   85944:	4831      	ldr	r0, [pc, #196]	; (85a0c <can_init_mailboxes+0x148>)
   85946:	4930      	ldr	r1, [pc, #192]	; (85a08 <can_init_mailboxes+0x144>)
   85948:	4b2e      	ldr	r3, [pc, #184]	; (85a04 <can_init_mailboxes+0x140>)
   8594a:	4798      	blx	r3
	
	/* Init CAN1 Mailbox 6 to HK Reception Mailbox. */
	reset_mailbox_conf(&can1_mailbox);
   8594c:	482e      	ldr	r0, [pc, #184]	; (85a08 <can_init_mailboxes+0x144>)
   8594e:	4b2b      	ldr	r3, [pc, #172]	; (859fc <can_init_mailboxes+0x138>)
   85950:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 6;				// Mailbox 6
   85952:	4b2d      	ldr	r3, [pc, #180]	; (85a08 <can_init_mailboxes+0x144>)
   85954:	2206      	movs	r2, #6
   85956:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   85958:	4b2b      	ldr	r3, [pc, #172]	; (85a08 <can_init_mailboxes+0x144>)
   8595a:	2201      	movs	r2, #1
   8595c:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MID_MIDvA_Msk | CAN_MID_MIDvB_Msk;	  // Compare the full 11 bits of the ID in both standard and extended.
   8595e:	4b2a      	ldr	r3, [pc, #168]	; (85a08 <can_init_mailboxes+0x144>)
   85960:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   85964:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(CAN1_MB6);					  // The ID of CAN1 MB6 is currently CAN1_MB6 (standard).
   85966:	4b28      	ldr	r3, [pc, #160]	; (85a08 <can_init_mailboxes+0x144>)
   85968:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   8596c:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   8596e:	4827      	ldr	r0, [pc, #156]	; (85a0c <can_init_mailboxes+0x148>)
   85970:	4925      	ldr	r1, [pc, #148]	; (85a08 <can_init_mailboxes+0x144>)
   85972:	4b24      	ldr	r3, [pc, #144]	; (85a04 <can_init_mailboxes+0x140>)
   85974:	4798      	blx	r3
		
	/* Init CAN1 Mailbox 7 to Command Reception Mailbox. */
	reset_mailbox_conf(&can1_mailbox);
   85976:	4824      	ldr	r0, [pc, #144]	; (85a08 <can_init_mailboxes+0x144>)
   85978:	4b20      	ldr	r3, [pc, #128]	; (859fc <can_init_mailboxes+0x138>)
   8597a:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 7;				// Mailbox 7
   8597c:	4b22      	ldr	r3, [pc, #136]	; (85a08 <can_init_mailboxes+0x144>)
   8597e:	2207      	movs	r2, #7
   85980:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   85982:	4b21      	ldr	r3, [pc, #132]	; (85a08 <can_init_mailboxes+0x144>)
   85984:	2201      	movs	r2, #1
   85986:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MID_MIDvA_Msk | CAN_MID_MIDvB_Msk;	  // Compare the full 11 bits of the ID in both standard and extended.
   85988:	4b1f      	ldr	r3, [pc, #124]	; (85a08 <can_init_mailboxes+0x144>)
   8598a:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   8598e:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(CAN1_MB7);					  // The ID of CAN1 MB7 is currently CAN1_MB7 (standard).
   85990:	4b1d      	ldr	r3, [pc, #116]	; (85a08 <can_init_mailboxes+0x144>)
   85992:	f44f 0288 	mov.w	r2, #4456448	; 0x440000
   85996:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   85998:	481c      	ldr	r0, [pc, #112]	; (85a0c <can_init_mailboxes+0x148>)
   8599a:	491b      	ldr	r1, [pc, #108]	; (85a08 <can_init_mailboxes+0x144>)
   8599c:	4b19      	ldr	r3, [pc, #100]	; (85a04 <can_init_mailboxes+0x140>)
   8599e:	4798      	blx	r3
	
	can_enable_interrupt(CAN1, CAN_IER_MB0);
   859a0:	481a      	ldr	r0, [pc, #104]	; (85a0c <can_init_mailboxes+0x148>)
   859a2:	2101      	movs	r1, #1
   859a4:	4b1a      	ldr	r3, [pc, #104]	; (85a10 <can_init_mailboxes+0x14c>)
   859a6:	4798      	blx	r3
	can_enable_interrupt(CAN1, CAN_IER_MB5);
   859a8:	4818      	ldr	r0, [pc, #96]	; (85a0c <can_init_mailboxes+0x148>)
   859aa:	2120      	movs	r1, #32
   859ac:	4b18      	ldr	r3, [pc, #96]	; (85a10 <can_init_mailboxes+0x14c>)
   859ae:	4798      	blx	r3
	can_enable_interrupt(CAN1, CAN_IER_MB6);
   859b0:	4816      	ldr	r0, [pc, #88]	; (85a0c <can_init_mailboxes+0x148>)
   859b2:	2140      	movs	r1, #64	; 0x40
   859b4:	4b16      	ldr	r3, [pc, #88]	; (85a10 <can_init_mailboxes+0x14c>)
   859b6:	4798      	blx	r3
	can_enable_interrupt(CAN1, CAN_IER_MB7);
   859b8:	4814      	ldr	r0, [pc, #80]	; (85a0c <can_init_mailboxes+0x148>)
   859ba:	2180      	movs	r1, #128	; 0x80
   859bc:	4b14      	ldr	r3, [pc, #80]	; (85a10 <can_init_mailboxes+0x14c>)
   859be:	4798      	blx	r3
	
	/* Init CAN0 Mailbox 6 to Housekeeping Request Mailbox. */	
	reset_mailbox_conf(&can0_mailbox);
   859c0:	480d      	ldr	r0, [pc, #52]	; (859f8 <can_init_mailboxes+0x134>)
   859c2:	4b0e      	ldr	r3, [pc, #56]	; (859fc <can_init_mailboxes+0x138>)
   859c4:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 6;			//Mailbox Number 6
   859c6:	4b0c      	ldr	r3, [pc, #48]	; (859f8 <can_init_mailboxes+0x134>)
   859c8:	2206      	movs	r2, #6
   859ca:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   859cc:	4b0a      	ldr	r3, [pc, #40]	; (859f8 <can_init_mailboxes+0x134>)
   859ce:	2203      	movs	r2, #3
   859d0:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = HK_REQUEST_PRIO;		//Transmission Priority (Can be Changed dynamically)
   859d2:	4b09      	ldr	r3, [pc, #36]	; (859f8 <can_init_mailboxes+0x134>)
   859d4:	2214      	movs	r2, #20
   859d6:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   859d8:	4b07      	ldr	r3, [pc, #28]	; (859f8 <can_init_mailboxes+0x134>)
   859da:	2200      	movs	r2, #0
   859dc:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   859de:	4b06      	ldr	r3, [pc, #24]	; (859f8 <can_init_mailboxes+0x134>)
   859e0:	2200      	movs	r2, #0
   859e2:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   859e4:	4806      	ldr	r0, [pc, #24]	; (85a00 <can_init_mailboxes+0x13c>)
   859e6:	4904      	ldr	r1, [pc, #16]	; (859f8 <can_init_mailboxes+0x134>)
   859e8:	4b06      	ldr	r3, [pc, #24]	; (85a04 <can_init_mailboxes+0x140>)
   859ea:	4798      	blx	r3

	return 1;
   859ec:	2301      	movs	r3, #1
}
   859ee:	4618      	mov	r0, r3
   859f0:	3708      	adds	r7, #8
   859f2:	46bd      	mov	sp, r7
   859f4:	bd80      	pop	{r7, pc}
   859f6:	bf00      	nop
   859f8:	2007a718 	.word	0x2007a718
   859fc:	00085461 	.word	0x00085461
   85a00:	400b4000 	.word	0x400b4000
   85a04:	0008194d 	.word	0x0008194d
   85a08:	2007a6b8 	.word	0x2007a6b8
   85a0c:	400b8000 	.word	0x400b8000
   85a10:	00081871 	.word	0x00081871

00085a14 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
   85a14:	b480      	push	{r7}
   85a16:	b085      	sub	sp, #20
   85a18:	af00      	add	r7, sp, #0
   85a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
   85a1c:	687b      	ldr	r3, [r7, #4]
   85a1e:	f003 0307 	and.w	r3, r3, #7
   85a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
   85a24:	4b0c      	ldr	r3, [pc, #48]	; (85a58 <NVIC_SetPriorityGrouping+0x44>)
   85a26:	68db      	ldr	r3, [r3, #12]
   85a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
   85a2a:	68ba      	ldr	r2, [r7, #8]
   85a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
   85a30:	4013      	ands	r3, r2
   85a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
   85a34:	68fb      	ldr	r3, [r7, #12]
   85a36:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
   85a38:	68bb      	ldr	r3, [r7, #8]
   85a3a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
   85a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   85a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   85a44:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
   85a46:	4b04      	ldr	r3, [pc, #16]	; (85a58 <NVIC_SetPriorityGrouping+0x44>)
   85a48:	68ba      	ldr	r2, [r7, #8]
   85a4a:	60da      	str	r2, [r3, #12]
}
   85a4c:	3714      	adds	r7, #20
   85a4e:	46bd      	mov	sp, r7
   85a50:	f85d 7b04 	ldr.w	r7, [sp], #4
   85a54:	4770      	bx	lr
   85a56:	bf00      	nop
   85a58:	e000ed00 	.word	0xe000ed00

00085a5c <main>:
/*		This is the function that is called when the reset handler		*/
/*		is triggered.													*/
/************************************************************************/

int main(void)
{
   85a5c:	b580      	push	{r7, lr}
   85a5e:	af00      	add	r7, sp, #0
	/* Prepare the hardware */
	prvSetupHardware();
   85a60:	4b07      	ldr	r3, [pc, #28]	; (85a80 <main+0x24>)
   85a62:	4798      	blx	r3
	
	/* Initialize Mutexes */
	prvInitializeMutexes();
   85a64:	4b07      	ldr	r3, [pc, #28]	; (85a84 <main+0x28>)
   85a66:	4798      	blx	r3

	/* Create Tasks */
	my_blink();
   85a68:	4b07      	ldr	r3, [pc, #28]	; (85a88 <main+0x2c>)
   85a6a:	4798      	blx	r3
	housekeep();
   85a6c:	4b07      	ldr	r3, [pc, #28]	; (85a8c <main+0x30>)
   85a6e:	4798      	blx	r3
	command_loop();
   85a70:	4b07      	ldr	r3, [pc, #28]	; (85a90 <main+0x34>)
   85a72:	4798      	blx	r3
	data_test();
   85a74:	4b07      	ldr	r3, [pc, #28]	; (85a94 <main+0x38>)
   85a76:	4798      	blx	r3
	
	/* Start Scheduler */
	vTaskStartScheduler();
   85a78:	4b07      	ldr	r3, [pc, #28]	; (85a98 <main+0x3c>)
   85a7a:	4798      	blx	r3
	
	/* If all is well, the scheduler will now be running, and the following
	line will never be reached.  If the following line does execute, then
	there was insufficient FreeRTOS heap memory available for tasks	to be created.*/
	
	while (1);
   85a7c:	e7fe      	b.n	85a7c <main+0x20>
   85a7e:	bf00      	nop
   85a80:	00085a9d 	.word	0x00085a9d
   85a84:	00085add 	.word	0x00085add
   85a88:	00085b49 	.word	0x00085b49
   85a8c:	000805fd 	.word	0x000805fd
   85a90:	000803b9 	.word	0x000803b9
   85a94:	00080481 	.word	0x00080481
   85a98:	00083e4d 	.word	0x00083e4d

00085a9c <prvSetupHardware>:

/**
 * \brief Initializes the hardware.	
 */
static void prvSetupHardware(void)
{
   85a9c:	b580      	push	{r7, lr}
   85a9e:	af00      	add	r7, sp, #0
	extern void SystemCoreClockUpdate(void);

	/* ASF function to setup clocking. */
	sysclk_init();
   85aa0:	4b07      	ldr	r3, [pc, #28]	; (85ac0 <prvSetupHardware+0x24>)
   85aa2:	4798      	blx	r3

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
   85aa4:	2000      	movs	r0, #0
   85aa6:	4b07      	ldr	r3, [pc, #28]	; (85ac4 <prvSetupHardware+0x28>)
   85aa8:	4798      	blx	r3

	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();
   85aaa:	4b07      	ldr	r3, [pc, #28]	; (85ac8 <prvSetupHardware+0x2c>)
   85aac:	4798      	blx	r3

	/* Perform any configuration necessary to use the ParTest LED output
	functions. */
	vParTestInitialise();
   85aae:	4b07      	ldr	r3, [pc, #28]	; (85acc <prvSetupHardware+0x30>)
   85ab0:	4798      	blx	r3
	
	/* Initialize CAN-related registers and functions for tests and operation */
	can_initialize();
   85ab2:	4b07      	ldr	r3, [pc, #28]	; (85ad0 <prvSetupHardware+0x34>)
   85ab4:	4798      	blx	r3
	
	/* Initialize USART-related registers and functions. */
	usart_initialize();
   85ab6:	4b07      	ldr	r3, [pc, #28]	; (85ad4 <prvSetupHardware+0x38>)
   85ab8:	4798      	blx	r3
	
	/* Initilize SPI related registers and functions. */
	spi_initialize();
   85aba:	4b07      	ldr	r3, [pc, #28]	; (85ad8 <prvSetupHardware+0x3c>)
   85abc:	4798      	blx	r3
}
   85abe:	bd80      	pop	{r7, pc}
   85ac0:	00081469 	.word	0x00081469
   85ac4:	00085a15 	.word	0x00085a15
   85ac8:	000814d1 	.word	0x000814d1
   85acc:	000806b1 	.word	0x000806b1
   85ad0:	00085769 	.word	0x00085769
   85ad4:	000810e9 	.word	0x000810e9
   85ad8:	00080a41 	.word	0x00080a41

00085adc <prvInitializeMutexes>:
/*-----------------------------------------------------------*/

static void prvInitializeMutexes(void)
{	
   85adc:	b580      	push	{r7, lr}
   85ade:	af00      	add	r7, sp, #0
	Can1_Mutex = xSemaphoreCreateBinary();
   85ae0:	2001      	movs	r0, #1
   85ae2:	2100      	movs	r1, #0
   85ae4:	2203      	movs	r2, #3
   85ae6:	4b03      	ldr	r3, [pc, #12]	; (85af4 <prvInitializeMutexes+0x18>)
   85ae8:	4798      	blx	r3
   85aea:	4602      	mov	r2, r0
   85aec:	4b02      	ldr	r3, [pc, #8]	; (85af8 <prvInitializeMutexes+0x1c>)
   85aee:	601a      	str	r2, [r3, #0]
	return;
   85af0:	bf00      	nop
}
   85af2:	bd80      	pop	{r7, pc}
   85af4:	000833d9 	.word	0x000833d9
   85af8:	2007a714 	.word	0x2007a714

00085afc <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
   85afc:	b580      	push	{r7, lr}
   85afe:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
   85b00:	4b01      	ldr	r3, [pc, #4]	; (85b08 <vApplicationMallocFailedHook+0xc>)
   85b02:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   85b04:	e7fe      	b.n	85b04 <vApplicationMallocFailedHook+0x8>
   85b06:	bf00      	nop
   85b08:	00082e5d 	.word	0x00082e5d

00085b0c <vApplicationStackOverflowHook>:

/**
 * \brief 
 */
void vApplicationStackOverflowHook(TaskHandle_t pxTask, char *pcTaskName)
{
   85b0c:	b580      	push	{r7, lr}
   85b0e:	b082      	sub	sp, #8
   85b10:	af00      	add	r7, sp, #0
   85b12:	6078      	str	r0, [r7, #4]
   85b14:	6039      	str	r1, [r7, #0]
	(void)pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
   85b16:	4b01      	ldr	r3, [pc, #4]	; (85b1c <vApplicationStackOverflowHook+0x10>)
   85b18:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   85b1a:	e7fe      	b.n	85b1a <vApplicationStackOverflowHook+0xe>
   85b1c:	00082e5d 	.word	0x00082e5d

00085b20 <WDT_Handler>:

/**
 * \brief Clears watchdog timer status bit and restarts the counter.
 */
void WDT_Handler(void)
{
   85b20:	b580      	push	{r7, lr}
   85b22:	af00      	add	r7, sp, #0
	/* Clear status bit to acknowledge interrupt by dummy read. */
	wdt_get_status(WDT);
   85b24:	4804      	ldr	r0, [pc, #16]	; (85b38 <WDT_Handler+0x18>)
   85b26:	4b05      	ldr	r3, [pc, #20]	; (85b3c <WDT_Handler+0x1c>)
   85b28:	4798      	blx	r3
	gpio_toggle_pin(LED1_GPIO);
   85b2a:	2055      	movs	r0, #85	; 0x55
   85b2c:	4b04      	ldr	r3, [pc, #16]	; (85b40 <WDT_Handler+0x20>)
   85b2e:	4798      	blx	r3
	/* Restart the WDT counter. */
	wdt_restart(WDT);
   85b30:	4801      	ldr	r0, [pc, #4]	; (85b38 <WDT_Handler+0x18>)
   85b32:	4b04      	ldr	r3, [pc, #16]	; (85b44 <WDT_Handler+0x24>)
   85b34:	4798      	blx	r3
}
   85b36:	bd80      	pop	{r7, pc}
   85b38:	400e1a50 	.word	0x400e1a50
   85b3c:	000827ed 	.word	0x000827ed
   85b40:	00081e6d 	.word	0x00081e6d
   85b44:	000827c5 	.word	0x000827c5

00085b48 <my_blink>:

/**
 * \brief Toggles the state of the LED pin high/low.		
 */
void my_blink( void )
{		
   85b48:	b590      	push	{r4, r7, lr}
   85b4a:	b085      	sub	sp, #20
   85b4c:	af04      	add	r7, sp, #16
	/* Start the two tasks as described in the comments at the top of this file. */
		
	xTaskCreate( prvTurnOnTask,						/* The function that implements the task. */
   85b4e:	2301      	movs	r3, #1
   85b50:	9300      	str	r3, [sp, #0]
   85b52:	2300      	movs	r3, #0
   85b54:	9301      	str	r3, [sp, #4]
   85b56:	2300      	movs	r3, #0
   85b58:	9302      	str	r3, [sp, #8]
   85b5a:	2300      	movs	r3, #0
   85b5c:	9303      	str	r3, [sp, #12]
   85b5e:	480d      	ldr	r0, [pc, #52]	; (85b94 <my_blink+0x4c>)
   85b60:	490d      	ldr	r1, [pc, #52]	; (85b98 <my_blink+0x50>)
   85b62:	2282      	movs	r2, #130	; 0x82
   85b64:	f241 2334 	movw	r3, #4660	; 0x1234
   85b68:	4c0c      	ldr	r4, [pc, #48]	; (85b9c <my_blink+0x54>)
   85b6a:	47a0      	blx	r4
				configMINIMAL_STACK_SIZE, 			/* The size of the stack to allocate to the task. */
				( void * ) TurnOn_PARAMETER, 		/* The parameter passed to the task - just to check the functionality. */
				TurnOn_TASK_PRIORITY, 				/* The priority assigned to the task. */
				NULL );								/* The task handle is not required, so NULL is passed. */

	xTaskCreate( prvTurnOffTask, 
   85b6c:	2301      	movs	r3, #1
   85b6e:	9300      	str	r3, [sp, #0]
   85b70:	2300      	movs	r3, #0
   85b72:	9301      	str	r3, [sp, #4]
   85b74:	2300      	movs	r3, #0
   85b76:	9302      	str	r3, [sp, #8]
   85b78:	2300      	movs	r3, #0
   85b7a:	9303      	str	r3, [sp, #12]
   85b7c:	4808      	ldr	r0, [pc, #32]	; (85ba0 <my_blink+0x58>)
   85b7e:	4909      	ldr	r1, [pc, #36]	; (85ba4 <my_blink+0x5c>)
   85b80:	2282      	movs	r2, #130	; 0x82
   85b82:	f245 6378 	movw	r3, #22136	; 0x5678
   85b86:	4c05      	ldr	r4, [pc, #20]	; (85b9c <my_blink+0x54>)
   85b88:	47a0      	blx	r4
				 "OFF", 
				 configMINIMAL_STACK_SIZE, 
				 ( void * ) TurnOff_PARAMETER, 
				 TurnOn_TASK_PRIORITY, 
				 NULL );
	return;					 
   85b8a:	bf00      	nop
}
   85b8c:	3704      	adds	r7, #4
   85b8e:	46bd      	mov	sp, r7
   85b90:	bd90      	pop	{r4, r7, pc}
   85b92:	bf00      	nop
   85b94:	00085ba9 	.word	0x00085ba9
   85b98:	00086694 	.word	0x00086694
   85b9c:	00083bd1 	.word	0x00083bd1
   85ba0:	00085bd1 	.word	0x00085bd1
   85ba4:	00086698 	.word	0x00086698

00085ba8 <prvTurnOnTask>:
/**
 * \brief Sets LED pin to high.
 * @param *pvParameters:	
 */
static void prvTurnOnTask( void *pvParameters )
{
   85ba8:	b580      	push	{r7, lr}
   85baa:	b082      	sub	sp, #8
   85bac:	af00      	add	r7, sp, #0
   85bae:	6078      	str	r0, [r7, #4]
	// Check the task parameter is as expected. 
	configASSERT( ( ( unsigned long ) pvParameters ) == TurnOn_PARAMETER );
   85bb0:	687a      	ldr	r2, [r7, #4]
   85bb2:	f241 2334 	movw	r3, #4660	; 0x1234
   85bb6:	429a      	cmp	r2, r3
   85bb8:	d002      	beq.n	85bc0 <prvTurnOnTask+0x18>
   85bba:	4b03      	ldr	r3, [pc, #12]	; (85bc8 <prvTurnOnTask+0x20>)
   85bbc:	4798      	blx	r3
   85bbe:	e7fe      	b.n	85bbe <prvTurnOnTask+0x16>

	/* @non-terminating@ */
	for( ;; )
	{
		gpio_set_pin_high(LED0_GPIO);
   85bc0:	203b      	movs	r0, #59	; 0x3b
   85bc2:	4b02      	ldr	r3, [pc, #8]	; (85bcc <prvTurnOnTask+0x24>)
   85bc4:	4798      	blx	r3
	}
   85bc6:	e7fb      	b.n	85bc0 <prvTurnOnTask+0x18>
   85bc8:	00082e5d 	.word	0x00082e5d
   85bcc:	00081e05 	.word	0x00081e05

00085bd0 <prvTurnOffTask>:
/**
 * \brief Sets LED pin to low.
 * @param *pvParameters:
 */
static void prvTurnOffTask( void *pvParameters )
{
   85bd0:	b580      	push	{r7, lr}
   85bd2:	b082      	sub	sp, #8
   85bd4:	af00      	add	r7, sp, #0
   85bd6:	6078      	str	r0, [r7, #4]
	// Check the task parameter is as expected. 
	configASSERT( ( ( unsigned long ) pvParameters ) == TurnOff_PARAMETER );
   85bd8:	687a      	ldr	r2, [r7, #4]
   85bda:	f245 6378 	movw	r3, #22136	; 0x5678
   85bde:	429a      	cmp	r2, r3
   85be0:	d002      	beq.n	85be8 <prvTurnOffTask+0x18>
   85be2:	4b03      	ldr	r3, [pc, #12]	; (85bf0 <prvTurnOffTask+0x20>)
   85be4:	4798      	blx	r3
   85be6:	e7fe      	b.n	85be6 <prvTurnOffTask+0x16>

	/* @non-terminating@ */
	for( ;; )
	{
		gpio_set_pin_low(LED0_GPIO);
   85be8:	203b      	movs	r0, #59	; 0x3b
   85bea:	4b02      	ldr	r3, [pc, #8]	; (85bf4 <prvTurnOffTask+0x24>)
   85bec:	4798      	blx	r3
	}
   85bee:	e7fb      	b.n	85be8 <prvTurnOffTask+0x18>
   85bf0:	00082e5d 	.word	0x00082e5d
   85bf4:	00081e39 	.word	0x00081e39

00085bf8 <__aeabi_frsub>:
   85bf8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   85bfc:	e002      	b.n	85c04 <__addsf3>
   85bfe:	bf00      	nop

00085c00 <__aeabi_fsub>:
   85c00:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00085c04 <__addsf3>:
   85c04:	0042      	lsls	r2, r0, #1
   85c06:	bf1f      	itttt	ne
   85c08:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   85c0c:	ea92 0f03 	teqne	r2, r3
   85c10:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   85c14:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   85c18:	d06a      	beq.n	85cf0 <__addsf3+0xec>
   85c1a:	ea4f 6212 	mov.w	r2, r2, lsr #24
   85c1e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   85c22:	bfc1      	itttt	gt
   85c24:	18d2      	addgt	r2, r2, r3
   85c26:	4041      	eorgt	r1, r0
   85c28:	4048      	eorgt	r0, r1
   85c2a:	4041      	eorgt	r1, r0
   85c2c:	bfb8      	it	lt
   85c2e:	425b      	neglt	r3, r3
   85c30:	2b19      	cmp	r3, #25
   85c32:	bf88      	it	hi
   85c34:	4770      	bxhi	lr
   85c36:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   85c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   85c3e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   85c42:	bf18      	it	ne
   85c44:	4240      	negne	r0, r0
   85c46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85c4a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   85c4e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   85c52:	bf18      	it	ne
   85c54:	4249      	negne	r1, r1
   85c56:	ea92 0f03 	teq	r2, r3
   85c5a:	d03f      	beq.n	85cdc <__addsf3+0xd8>
   85c5c:	f1a2 0201 	sub.w	r2, r2, #1
   85c60:	fa41 fc03 	asr.w	ip, r1, r3
   85c64:	eb10 000c 	adds.w	r0, r0, ip
   85c68:	f1c3 0320 	rsb	r3, r3, #32
   85c6c:	fa01 f103 	lsl.w	r1, r1, r3
   85c70:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   85c74:	d502      	bpl.n	85c7c <__addsf3+0x78>
   85c76:	4249      	negs	r1, r1
   85c78:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   85c7c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   85c80:	d313      	bcc.n	85caa <__addsf3+0xa6>
   85c82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   85c86:	d306      	bcc.n	85c96 <__addsf3+0x92>
   85c88:	0840      	lsrs	r0, r0, #1
   85c8a:	ea4f 0131 	mov.w	r1, r1, rrx
   85c8e:	f102 0201 	add.w	r2, r2, #1
   85c92:	2afe      	cmp	r2, #254	; 0xfe
   85c94:	d251      	bcs.n	85d3a <__addsf3+0x136>
   85c96:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   85c9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   85c9e:	bf08      	it	eq
   85ca0:	f020 0001 	biceq.w	r0, r0, #1
   85ca4:	ea40 0003 	orr.w	r0, r0, r3
   85ca8:	4770      	bx	lr
   85caa:	0049      	lsls	r1, r1, #1
   85cac:	eb40 0000 	adc.w	r0, r0, r0
   85cb0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   85cb4:	f1a2 0201 	sub.w	r2, r2, #1
   85cb8:	d1ed      	bne.n	85c96 <__addsf3+0x92>
   85cba:	fab0 fc80 	clz	ip, r0
   85cbe:	f1ac 0c08 	sub.w	ip, ip, #8
   85cc2:	ebb2 020c 	subs.w	r2, r2, ip
   85cc6:	fa00 f00c 	lsl.w	r0, r0, ip
   85cca:	bfaa      	itet	ge
   85ccc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   85cd0:	4252      	neglt	r2, r2
   85cd2:	4318      	orrge	r0, r3
   85cd4:	bfbc      	itt	lt
   85cd6:	40d0      	lsrlt	r0, r2
   85cd8:	4318      	orrlt	r0, r3
   85cda:	4770      	bx	lr
   85cdc:	f092 0f00 	teq	r2, #0
   85ce0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   85ce4:	bf06      	itte	eq
   85ce6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   85cea:	3201      	addeq	r2, #1
   85cec:	3b01      	subne	r3, #1
   85cee:	e7b5      	b.n	85c5c <__addsf3+0x58>
   85cf0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   85cf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   85cf8:	bf18      	it	ne
   85cfa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   85cfe:	d021      	beq.n	85d44 <__addsf3+0x140>
   85d00:	ea92 0f03 	teq	r2, r3
   85d04:	d004      	beq.n	85d10 <__addsf3+0x10c>
   85d06:	f092 0f00 	teq	r2, #0
   85d0a:	bf08      	it	eq
   85d0c:	4608      	moveq	r0, r1
   85d0e:	4770      	bx	lr
   85d10:	ea90 0f01 	teq	r0, r1
   85d14:	bf1c      	itt	ne
   85d16:	2000      	movne	r0, #0
   85d18:	4770      	bxne	lr
   85d1a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   85d1e:	d104      	bne.n	85d2a <__addsf3+0x126>
   85d20:	0040      	lsls	r0, r0, #1
   85d22:	bf28      	it	cs
   85d24:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   85d28:	4770      	bx	lr
   85d2a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   85d2e:	bf3c      	itt	cc
   85d30:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   85d34:	4770      	bxcc	lr
   85d36:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   85d3a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   85d3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   85d42:	4770      	bx	lr
   85d44:	ea7f 6222 	mvns.w	r2, r2, asr #24
   85d48:	bf16      	itet	ne
   85d4a:	4608      	movne	r0, r1
   85d4c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   85d50:	4601      	movne	r1, r0
   85d52:	0242      	lsls	r2, r0, #9
   85d54:	bf06      	itte	eq
   85d56:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   85d5a:	ea90 0f01 	teqeq	r0, r1
   85d5e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   85d62:	4770      	bx	lr

00085d64 <__aeabi_ui2f>:
   85d64:	f04f 0300 	mov.w	r3, #0
   85d68:	e004      	b.n	85d74 <__aeabi_i2f+0x8>
   85d6a:	bf00      	nop

00085d6c <__aeabi_i2f>:
   85d6c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   85d70:	bf48      	it	mi
   85d72:	4240      	negmi	r0, r0
   85d74:	ea5f 0c00 	movs.w	ip, r0
   85d78:	bf08      	it	eq
   85d7a:	4770      	bxeq	lr
   85d7c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   85d80:	4601      	mov	r1, r0
   85d82:	f04f 0000 	mov.w	r0, #0
   85d86:	e01c      	b.n	85dc2 <__aeabi_l2f+0x2a>

00085d88 <__aeabi_ul2f>:
   85d88:	ea50 0201 	orrs.w	r2, r0, r1
   85d8c:	bf08      	it	eq
   85d8e:	4770      	bxeq	lr
   85d90:	f04f 0300 	mov.w	r3, #0
   85d94:	e00a      	b.n	85dac <__aeabi_l2f+0x14>
   85d96:	bf00      	nop

00085d98 <__aeabi_l2f>:
   85d98:	ea50 0201 	orrs.w	r2, r0, r1
   85d9c:	bf08      	it	eq
   85d9e:	4770      	bxeq	lr
   85da0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   85da4:	d502      	bpl.n	85dac <__aeabi_l2f+0x14>
   85da6:	4240      	negs	r0, r0
   85da8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85dac:	ea5f 0c01 	movs.w	ip, r1
   85db0:	bf02      	ittt	eq
   85db2:	4684      	moveq	ip, r0
   85db4:	4601      	moveq	r1, r0
   85db6:	2000      	moveq	r0, #0
   85db8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   85dbc:	bf08      	it	eq
   85dbe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   85dc2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   85dc6:	fabc f28c 	clz	r2, ip
   85dca:	3a08      	subs	r2, #8
   85dcc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   85dd0:	db10      	blt.n	85df4 <__aeabi_l2f+0x5c>
   85dd2:	fa01 fc02 	lsl.w	ip, r1, r2
   85dd6:	4463      	add	r3, ip
   85dd8:	fa00 fc02 	lsl.w	ip, r0, r2
   85ddc:	f1c2 0220 	rsb	r2, r2, #32
   85de0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   85de4:	fa20 f202 	lsr.w	r2, r0, r2
   85de8:	eb43 0002 	adc.w	r0, r3, r2
   85dec:	bf08      	it	eq
   85dee:	f020 0001 	biceq.w	r0, r0, #1
   85df2:	4770      	bx	lr
   85df4:	f102 0220 	add.w	r2, r2, #32
   85df8:	fa01 fc02 	lsl.w	ip, r1, r2
   85dfc:	f1c2 0220 	rsb	r2, r2, #32
   85e00:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   85e04:	fa21 f202 	lsr.w	r2, r1, r2
   85e08:	eb43 0002 	adc.w	r0, r3, r2
   85e0c:	bf08      	it	eq
   85e0e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   85e12:	4770      	bx	lr

00085e14 <__aeabi_fmul>:
   85e14:	f04f 0cff 	mov.w	ip, #255	; 0xff
   85e18:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   85e1c:	bf1e      	ittt	ne
   85e1e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   85e22:	ea92 0f0c 	teqne	r2, ip
   85e26:	ea93 0f0c 	teqne	r3, ip
   85e2a:	d06f      	beq.n	85f0c <__aeabi_fmul+0xf8>
   85e2c:	441a      	add	r2, r3
   85e2e:	ea80 0c01 	eor.w	ip, r0, r1
   85e32:	0240      	lsls	r0, r0, #9
   85e34:	bf18      	it	ne
   85e36:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   85e3a:	d01e      	beq.n	85e7a <__aeabi_fmul+0x66>
   85e3c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   85e40:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   85e44:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   85e48:	fba0 3101 	umull	r3, r1, r0, r1
   85e4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   85e50:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   85e54:	bf3e      	ittt	cc
   85e56:	0049      	lslcc	r1, r1, #1
   85e58:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   85e5c:	005b      	lslcc	r3, r3, #1
   85e5e:	ea40 0001 	orr.w	r0, r0, r1
   85e62:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   85e66:	2afd      	cmp	r2, #253	; 0xfd
   85e68:	d81d      	bhi.n	85ea6 <__aeabi_fmul+0x92>
   85e6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   85e6e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   85e72:	bf08      	it	eq
   85e74:	f020 0001 	biceq.w	r0, r0, #1
   85e78:	4770      	bx	lr
   85e7a:	f090 0f00 	teq	r0, #0
   85e7e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   85e82:	bf08      	it	eq
   85e84:	0249      	lsleq	r1, r1, #9
   85e86:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   85e8a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   85e8e:	3a7f      	subs	r2, #127	; 0x7f
   85e90:	bfc2      	ittt	gt
   85e92:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   85e96:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   85e9a:	4770      	bxgt	lr
   85e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   85ea0:	f04f 0300 	mov.w	r3, #0
   85ea4:	3a01      	subs	r2, #1
   85ea6:	dc5d      	bgt.n	85f64 <__aeabi_fmul+0x150>
   85ea8:	f112 0f19 	cmn.w	r2, #25
   85eac:	bfdc      	itt	le
   85eae:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   85eb2:	4770      	bxle	lr
   85eb4:	f1c2 0200 	rsb	r2, r2, #0
   85eb8:	0041      	lsls	r1, r0, #1
   85eba:	fa21 f102 	lsr.w	r1, r1, r2
   85ebe:	f1c2 0220 	rsb	r2, r2, #32
   85ec2:	fa00 fc02 	lsl.w	ip, r0, r2
   85ec6:	ea5f 0031 	movs.w	r0, r1, rrx
   85eca:	f140 0000 	adc.w	r0, r0, #0
   85ece:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   85ed2:	bf08      	it	eq
   85ed4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   85ed8:	4770      	bx	lr
   85eda:	f092 0f00 	teq	r2, #0
   85ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   85ee2:	bf02      	ittt	eq
   85ee4:	0040      	lsleq	r0, r0, #1
   85ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   85eea:	3a01      	subeq	r2, #1
   85eec:	d0f9      	beq.n	85ee2 <__aeabi_fmul+0xce>
   85eee:	ea40 000c 	orr.w	r0, r0, ip
   85ef2:	f093 0f00 	teq	r3, #0
   85ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   85efa:	bf02      	ittt	eq
   85efc:	0049      	lsleq	r1, r1, #1
   85efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   85f02:	3b01      	subeq	r3, #1
   85f04:	d0f9      	beq.n	85efa <__aeabi_fmul+0xe6>
   85f06:	ea41 010c 	orr.w	r1, r1, ip
   85f0a:	e78f      	b.n	85e2c <__aeabi_fmul+0x18>
   85f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   85f10:	ea92 0f0c 	teq	r2, ip
   85f14:	bf18      	it	ne
   85f16:	ea93 0f0c 	teqne	r3, ip
   85f1a:	d00a      	beq.n	85f32 <__aeabi_fmul+0x11e>
   85f1c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   85f20:	bf18      	it	ne
   85f22:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   85f26:	d1d8      	bne.n	85eda <__aeabi_fmul+0xc6>
   85f28:	ea80 0001 	eor.w	r0, r0, r1
   85f2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   85f30:	4770      	bx	lr
   85f32:	f090 0f00 	teq	r0, #0
   85f36:	bf17      	itett	ne
   85f38:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   85f3c:	4608      	moveq	r0, r1
   85f3e:	f091 0f00 	teqne	r1, #0
   85f42:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   85f46:	d014      	beq.n	85f72 <__aeabi_fmul+0x15e>
   85f48:	ea92 0f0c 	teq	r2, ip
   85f4c:	d101      	bne.n	85f52 <__aeabi_fmul+0x13e>
   85f4e:	0242      	lsls	r2, r0, #9
   85f50:	d10f      	bne.n	85f72 <__aeabi_fmul+0x15e>
   85f52:	ea93 0f0c 	teq	r3, ip
   85f56:	d103      	bne.n	85f60 <__aeabi_fmul+0x14c>
   85f58:	024b      	lsls	r3, r1, #9
   85f5a:	bf18      	it	ne
   85f5c:	4608      	movne	r0, r1
   85f5e:	d108      	bne.n	85f72 <__aeabi_fmul+0x15e>
   85f60:	ea80 0001 	eor.w	r0, r0, r1
   85f64:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   85f68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   85f6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   85f70:	4770      	bx	lr
   85f72:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   85f76:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   85f7a:	4770      	bx	lr

00085f7c <__aeabi_fdiv>:
   85f7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
   85f80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   85f84:	bf1e      	ittt	ne
   85f86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   85f8a:	ea92 0f0c 	teqne	r2, ip
   85f8e:	ea93 0f0c 	teqne	r3, ip
   85f92:	d069      	beq.n	86068 <__aeabi_fdiv+0xec>
   85f94:	eba2 0203 	sub.w	r2, r2, r3
   85f98:	ea80 0c01 	eor.w	ip, r0, r1
   85f9c:	0249      	lsls	r1, r1, #9
   85f9e:	ea4f 2040 	mov.w	r0, r0, lsl #9
   85fa2:	d037      	beq.n	86014 <__aeabi_fdiv+0x98>
   85fa4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   85fa8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   85fac:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   85fb0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   85fb4:	428b      	cmp	r3, r1
   85fb6:	bf38      	it	cc
   85fb8:	005b      	lslcc	r3, r3, #1
   85fba:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   85fbe:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   85fc2:	428b      	cmp	r3, r1
   85fc4:	bf24      	itt	cs
   85fc6:	1a5b      	subcs	r3, r3, r1
   85fc8:	ea40 000c 	orrcs.w	r0, r0, ip
   85fcc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   85fd0:	bf24      	itt	cs
   85fd2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   85fd6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   85fda:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   85fde:	bf24      	itt	cs
   85fe0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   85fe4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   85fe8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   85fec:	bf24      	itt	cs
   85fee:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   85ff2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   85ff6:	011b      	lsls	r3, r3, #4
   85ff8:	bf18      	it	ne
   85ffa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   85ffe:	d1e0      	bne.n	85fc2 <__aeabi_fdiv+0x46>
   86000:	2afd      	cmp	r2, #253	; 0xfd
   86002:	f63f af50 	bhi.w	85ea6 <__aeabi_fmul+0x92>
   86006:	428b      	cmp	r3, r1
   86008:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8600c:	bf08      	it	eq
   8600e:	f020 0001 	biceq.w	r0, r0, #1
   86012:	4770      	bx	lr
   86014:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   86018:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   8601c:	327f      	adds	r2, #127	; 0x7f
   8601e:	bfc2      	ittt	gt
   86020:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   86024:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   86028:	4770      	bxgt	lr
   8602a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8602e:	f04f 0300 	mov.w	r3, #0
   86032:	3a01      	subs	r2, #1
   86034:	e737      	b.n	85ea6 <__aeabi_fmul+0x92>
   86036:	f092 0f00 	teq	r2, #0
   8603a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8603e:	bf02      	ittt	eq
   86040:	0040      	lsleq	r0, r0, #1
   86042:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   86046:	3a01      	subeq	r2, #1
   86048:	d0f9      	beq.n	8603e <__aeabi_fdiv+0xc2>
   8604a:	ea40 000c 	orr.w	r0, r0, ip
   8604e:	f093 0f00 	teq	r3, #0
   86052:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   86056:	bf02      	ittt	eq
   86058:	0049      	lsleq	r1, r1, #1
   8605a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8605e:	3b01      	subeq	r3, #1
   86060:	d0f9      	beq.n	86056 <__aeabi_fdiv+0xda>
   86062:	ea41 010c 	orr.w	r1, r1, ip
   86066:	e795      	b.n	85f94 <__aeabi_fdiv+0x18>
   86068:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   8606c:	ea92 0f0c 	teq	r2, ip
   86070:	d108      	bne.n	86084 <__aeabi_fdiv+0x108>
   86072:	0242      	lsls	r2, r0, #9
   86074:	f47f af7d 	bne.w	85f72 <__aeabi_fmul+0x15e>
   86078:	ea93 0f0c 	teq	r3, ip
   8607c:	f47f af70 	bne.w	85f60 <__aeabi_fmul+0x14c>
   86080:	4608      	mov	r0, r1
   86082:	e776      	b.n	85f72 <__aeabi_fmul+0x15e>
   86084:	ea93 0f0c 	teq	r3, ip
   86088:	d104      	bne.n	86094 <__aeabi_fdiv+0x118>
   8608a:	024b      	lsls	r3, r1, #9
   8608c:	f43f af4c 	beq.w	85f28 <__aeabi_fmul+0x114>
   86090:	4608      	mov	r0, r1
   86092:	e76e      	b.n	85f72 <__aeabi_fmul+0x15e>
   86094:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   86098:	bf18      	it	ne
   8609a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   8609e:	d1ca      	bne.n	86036 <__aeabi_fdiv+0xba>
   860a0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   860a4:	f47f af5c 	bne.w	85f60 <__aeabi_fmul+0x14c>
   860a8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   860ac:	f47f af3c 	bne.w	85f28 <__aeabi_fmul+0x114>
   860b0:	e75f      	b.n	85f72 <__aeabi_fmul+0x15e>
   860b2:	bf00      	nop

000860b4 <__gesf2>:
   860b4:	f04f 3cff 	mov.w	ip, #4294967295
   860b8:	e006      	b.n	860c8 <__cmpsf2+0x4>
   860ba:	bf00      	nop

000860bc <__lesf2>:
   860bc:	f04f 0c01 	mov.w	ip, #1
   860c0:	e002      	b.n	860c8 <__cmpsf2+0x4>
   860c2:	bf00      	nop

000860c4 <__cmpsf2>:
   860c4:	f04f 0c01 	mov.w	ip, #1
   860c8:	f84d cd04 	str.w	ip, [sp, #-4]!
   860cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
   860d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   860d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   860d8:	bf18      	it	ne
   860da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   860de:	d011      	beq.n	86104 <__cmpsf2+0x40>
   860e0:	b001      	add	sp, #4
   860e2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   860e6:	bf18      	it	ne
   860e8:	ea90 0f01 	teqne	r0, r1
   860ec:	bf58      	it	pl
   860ee:	ebb2 0003 	subspl.w	r0, r2, r3
   860f2:	bf88      	it	hi
   860f4:	17c8      	asrhi	r0, r1, #31
   860f6:	bf38      	it	cc
   860f8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   860fc:	bf18      	it	ne
   860fe:	f040 0001 	orrne.w	r0, r0, #1
   86102:	4770      	bx	lr
   86104:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86108:	d102      	bne.n	86110 <__cmpsf2+0x4c>
   8610a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   8610e:	d105      	bne.n	8611c <__cmpsf2+0x58>
   86110:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   86114:	d1e4      	bne.n	860e0 <__cmpsf2+0x1c>
   86116:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   8611a:	d0e1      	beq.n	860e0 <__cmpsf2+0x1c>
   8611c:	f85d 0b04 	ldr.w	r0, [sp], #4
   86120:	4770      	bx	lr
   86122:	bf00      	nop

00086124 <__aeabi_cfrcmple>:
   86124:	4684      	mov	ip, r0
   86126:	4608      	mov	r0, r1
   86128:	4661      	mov	r1, ip
   8612a:	e7ff      	b.n	8612c <__aeabi_cfcmpeq>

0008612c <__aeabi_cfcmpeq>:
   8612c:	b50f      	push	{r0, r1, r2, r3, lr}
   8612e:	f7ff ffc9 	bl	860c4 <__cmpsf2>
   86132:	2800      	cmp	r0, #0
   86134:	bf48      	it	mi
   86136:	f110 0f00 	cmnmi.w	r0, #0
   8613a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0008613c <__aeabi_fcmpeq>:
   8613c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86140:	f7ff fff4 	bl	8612c <__aeabi_cfcmpeq>
   86144:	bf0c      	ite	eq
   86146:	2001      	moveq	r0, #1
   86148:	2000      	movne	r0, #0
   8614a:	f85d fb08 	ldr.w	pc, [sp], #8
   8614e:	bf00      	nop

00086150 <__aeabi_fcmplt>:
   86150:	f84d ed08 	str.w	lr, [sp, #-8]!
   86154:	f7ff ffea 	bl	8612c <__aeabi_cfcmpeq>
   86158:	bf34      	ite	cc
   8615a:	2001      	movcc	r0, #1
   8615c:	2000      	movcs	r0, #0
   8615e:	f85d fb08 	ldr.w	pc, [sp], #8
   86162:	bf00      	nop

00086164 <__aeabi_fcmple>:
   86164:	f84d ed08 	str.w	lr, [sp, #-8]!
   86168:	f7ff ffe0 	bl	8612c <__aeabi_cfcmpeq>
   8616c:	bf94      	ite	ls
   8616e:	2001      	movls	r0, #1
   86170:	2000      	movhi	r0, #0
   86172:	f85d fb08 	ldr.w	pc, [sp], #8
   86176:	bf00      	nop

00086178 <__aeabi_fcmpge>:
   86178:	f84d ed08 	str.w	lr, [sp, #-8]!
   8617c:	f7ff ffd2 	bl	86124 <__aeabi_cfrcmple>
   86180:	bf94      	ite	ls
   86182:	2001      	movls	r0, #1
   86184:	2000      	movhi	r0, #0
   86186:	f85d fb08 	ldr.w	pc, [sp], #8
   8618a:	bf00      	nop

0008618c <__aeabi_fcmpgt>:
   8618c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86190:	f7ff ffc8 	bl	86124 <__aeabi_cfrcmple>
   86194:	bf34      	ite	cc
   86196:	2001      	movcc	r0, #1
   86198:	2000      	movcs	r0, #0
   8619a:	f85d fb08 	ldr.w	pc, [sp], #8
   8619e:	bf00      	nop

000861a0 <__aeabi_f2uiz>:
   861a0:	0042      	lsls	r2, r0, #1
   861a2:	d20e      	bcs.n	861c2 <__aeabi_f2uiz+0x22>
   861a4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   861a8:	d30b      	bcc.n	861c2 <__aeabi_f2uiz+0x22>
   861aa:	f04f 039e 	mov.w	r3, #158	; 0x9e
   861ae:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   861b2:	d409      	bmi.n	861c8 <__aeabi_f2uiz+0x28>
   861b4:	ea4f 2300 	mov.w	r3, r0, lsl #8
   861b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   861bc:	fa23 f002 	lsr.w	r0, r3, r2
   861c0:	4770      	bx	lr
   861c2:	f04f 0000 	mov.w	r0, #0
   861c6:	4770      	bx	lr
   861c8:	f112 0f61 	cmn.w	r2, #97	; 0x61
   861cc:	d101      	bne.n	861d2 <__aeabi_f2uiz+0x32>
   861ce:	0242      	lsls	r2, r0, #9
   861d0:	d102      	bne.n	861d8 <__aeabi_f2uiz+0x38>
   861d2:	f04f 30ff 	mov.w	r0, #4294967295
   861d6:	4770      	bx	lr
   861d8:	f04f 0000 	mov.w	r0, #0
   861dc:	4770      	bx	lr
   861de:	bf00      	nop

000861e0 <__libc_init_array>:
   861e0:	b570      	push	{r4, r5, r6, lr}
   861e2:	4e0f      	ldr	r6, [pc, #60]	; (86220 <__libc_init_array+0x40>)
   861e4:	4d0f      	ldr	r5, [pc, #60]	; (86224 <__libc_init_array+0x44>)
   861e6:	1b76      	subs	r6, r6, r5
   861e8:	10b6      	asrs	r6, r6, #2
   861ea:	d007      	beq.n	861fc <__libc_init_array+0x1c>
   861ec:	3d04      	subs	r5, #4
   861ee:	2400      	movs	r4, #0
   861f0:	3401      	adds	r4, #1
   861f2:	f855 3f04 	ldr.w	r3, [r5, #4]!
   861f6:	4798      	blx	r3
   861f8:	42a6      	cmp	r6, r4
   861fa:	d1f9      	bne.n	861f0 <__libc_init_array+0x10>
   861fc:	4e0a      	ldr	r6, [pc, #40]	; (86228 <__libc_init_array+0x48>)
   861fe:	4d0b      	ldr	r5, [pc, #44]	; (8622c <__libc_init_array+0x4c>)
   86200:	f000 fa50 	bl	866a4 <_init>
   86204:	1b76      	subs	r6, r6, r5
   86206:	10b6      	asrs	r6, r6, #2
   86208:	d008      	beq.n	8621c <__libc_init_array+0x3c>
   8620a:	3d04      	subs	r5, #4
   8620c:	2400      	movs	r4, #0
   8620e:	3401      	adds	r4, #1
   86210:	f855 3f04 	ldr.w	r3, [r5, #4]!
   86214:	4798      	blx	r3
   86216:	42a6      	cmp	r6, r4
   86218:	d1f9      	bne.n	8620e <__libc_init_array+0x2e>
   8621a:	bd70      	pop	{r4, r5, r6, pc}
   8621c:	bd70      	pop	{r4, r5, r6, pc}
   8621e:	bf00      	nop
   86220:	000866b0 	.word	0x000866b0
   86224:	000866b0 	.word	0x000866b0
   86228:	000866b8 	.word	0x000866b8
   8622c:	000866b0 	.word	0x000866b0

00086230 <memcmp>:
   86230:	2a03      	cmp	r2, #3
   86232:	b470      	push	{r4, r5, r6}
   86234:	d928      	bls.n	86288 <memcmp+0x58>
   86236:	ea40 0301 	orr.w	r3, r0, r1
   8623a:	079b      	lsls	r3, r3, #30
   8623c:	d013      	beq.n	86266 <memcmp+0x36>
   8623e:	7805      	ldrb	r5, [r0, #0]
   86240:	780c      	ldrb	r4, [r1, #0]
   86242:	42a5      	cmp	r5, r4
   86244:	d124      	bne.n	86290 <memcmp+0x60>
   86246:	3a01      	subs	r2, #1
   86248:	2300      	movs	r3, #0
   8624a:	e005      	b.n	86258 <memcmp+0x28>
   8624c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   86250:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   86254:	42a5      	cmp	r5, r4
   86256:	d11b      	bne.n	86290 <memcmp+0x60>
   86258:	4293      	cmp	r3, r2
   8625a:	f103 0301 	add.w	r3, r3, #1
   8625e:	d1f5      	bne.n	8624c <memcmp+0x1c>
   86260:	2000      	movs	r0, #0
   86262:	bc70      	pop	{r4, r5, r6}
   86264:	4770      	bx	lr
   86266:	460c      	mov	r4, r1
   86268:	4603      	mov	r3, r0
   8626a:	6825      	ldr	r5, [r4, #0]
   8626c:	681e      	ldr	r6, [r3, #0]
   8626e:	4621      	mov	r1, r4
   86270:	42ae      	cmp	r6, r5
   86272:	4618      	mov	r0, r3
   86274:	f104 0404 	add.w	r4, r4, #4
   86278:	f103 0304 	add.w	r3, r3, #4
   8627c:	d104      	bne.n	86288 <memcmp+0x58>
   8627e:	3a04      	subs	r2, #4
   86280:	2a03      	cmp	r2, #3
   86282:	4618      	mov	r0, r3
   86284:	4621      	mov	r1, r4
   86286:	d8f0      	bhi.n	8626a <memcmp+0x3a>
   86288:	2a00      	cmp	r2, #0
   8628a:	d1d8      	bne.n	8623e <memcmp+0xe>
   8628c:	4610      	mov	r0, r2
   8628e:	e7e8      	b.n	86262 <memcmp+0x32>
   86290:	1b28      	subs	r0, r5, r4
   86292:	bc70      	pop	{r4, r5, r6}
   86294:	4770      	bx	lr
   86296:	bf00      	nop

00086298 <memcpy>:
   86298:	4684      	mov	ip, r0
   8629a:	ea41 0300 	orr.w	r3, r1, r0
   8629e:	f013 0303 	ands.w	r3, r3, #3
   862a2:	d149      	bne.n	86338 <memcpy+0xa0>
   862a4:	3a40      	subs	r2, #64	; 0x40
   862a6:	d323      	bcc.n	862f0 <memcpy+0x58>
   862a8:	680b      	ldr	r3, [r1, #0]
   862aa:	6003      	str	r3, [r0, #0]
   862ac:	684b      	ldr	r3, [r1, #4]
   862ae:	6043      	str	r3, [r0, #4]
   862b0:	688b      	ldr	r3, [r1, #8]
   862b2:	6083      	str	r3, [r0, #8]
   862b4:	68cb      	ldr	r3, [r1, #12]
   862b6:	60c3      	str	r3, [r0, #12]
   862b8:	690b      	ldr	r3, [r1, #16]
   862ba:	6103      	str	r3, [r0, #16]
   862bc:	694b      	ldr	r3, [r1, #20]
   862be:	6143      	str	r3, [r0, #20]
   862c0:	698b      	ldr	r3, [r1, #24]
   862c2:	6183      	str	r3, [r0, #24]
   862c4:	69cb      	ldr	r3, [r1, #28]
   862c6:	61c3      	str	r3, [r0, #28]
   862c8:	6a0b      	ldr	r3, [r1, #32]
   862ca:	6203      	str	r3, [r0, #32]
   862cc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   862ce:	6243      	str	r3, [r0, #36]	; 0x24
   862d0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   862d2:	6283      	str	r3, [r0, #40]	; 0x28
   862d4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   862d6:	62c3      	str	r3, [r0, #44]	; 0x2c
   862d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   862da:	6303      	str	r3, [r0, #48]	; 0x30
   862dc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   862de:	6343      	str	r3, [r0, #52]	; 0x34
   862e0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   862e2:	6383      	str	r3, [r0, #56]	; 0x38
   862e4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   862e6:	63c3      	str	r3, [r0, #60]	; 0x3c
   862e8:	3040      	adds	r0, #64	; 0x40
   862ea:	3140      	adds	r1, #64	; 0x40
   862ec:	3a40      	subs	r2, #64	; 0x40
   862ee:	d2db      	bcs.n	862a8 <memcpy+0x10>
   862f0:	3230      	adds	r2, #48	; 0x30
   862f2:	d30b      	bcc.n	8630c <memcpy+0x74>
   862f4:	680b      	ldr	r3, [r1, #0]
   862f6:	6003      	str	r3, [r0, #0]
   862f8:	684b      	ldr	r3, [r1, #4]
   862fa:	6043      	str	r3, [r0, #4]
   862fc:	688b      	ldr	r3, [r1, #8]
   862fe:	6083      	str	r3, [r0, #8]
   86300:	68cb      	ldr	r3, [r1, #12]
   86302:	60c3      	str	r3, [r0, #12]
   86304:	3010      	adds	r0, #16
   86306:	3110      	adds	r1, #16
   86308:	3a10      	subs	r2, #16
   8630a:	d2f3      	bcs.n	862f4 <memcpy+0x5c>
   8630c:	320c      	adds	r2, #12
   8630e:	d305      	bcc.n	8631c <memcpy+0x84>
   86310:	f851 3b04 	ldr.w	r3, [r1], #4
   86314:	f840 3b04 	str.w	r3, [r0], #4
   86318:	3a04      	subs	r2, #4
   8631a:	d2f9      	bcs.n	86310 <memcpy+0x78>
   8631c:	3204      	adds	r2, #4
   8631e:	d008      	beq.n	86332 <memcpy+0x9a>
   86320:	07d2      	lsls	r2, r2, #31
   86322:	bf1c      	itt	ne
   86324:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86328:	f800 3b01 	strbne.w	r3, [r0], #1
   8632c:	d301      	bcc.n	86332 <memcpy+0x9a>
   8632e:	880b      	ldrh	r3, [r1, #0]
   86330:	8003      	strh	r3, [r0, #0]
   86332:	4660      	mov	r0, ip
   86334:	4770      	bx	lr
   86336:	bf00      	nop
   86338:	2a08      	cmp	r2, #8
   8633a:	d313      	bcc.n	86364 <memcpy+0xcc>
   8633c:	078b      	lsls	r3, r1, #30
   8633e:	d0b1      	beq.n	862a4 <memcpy+0xc>
   86340:	f010 0303 	ands.w	r3, r0, #3
   86344:	d0ae      	beq.n	862a4 <memcpy+0xc>
   86346:	f1c3 0304 	rsb	r3, r3, #4
   8634a:	1ad2      	subs	r2, r2, r3
   8634c:	07db      	lsls	r3, r3, #31
   8634e:	bf1c      	itt	ne
   86350:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86354:	f800 3b01 	strbne.w	r3, [r0], #1
   86358:	d3a4      	bcc.n	862a4 <memcpy+0xc>
   8635a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8635e:	f820 3b02 	strh.w	r3, [r0], #2
   86362:	e79f      	b.n	862a4 <memcpy+0xc>
   86364:	3a04      	subs	r2, #4
   86366:	d3d9      	bcc.n	8631c <memcpy+0x84>
   86368:	3a01      	subs	r2, #1
   8636a:	f811 3b01 	ldrb.w	r3, [r1], #1
   8636e:	f800 3b01 	strb.w	r3, [r0], #1
   86372:	d2f9      	bcs.n	86368 <memcpy+0xd0>
   86374:	780b      	ldrb	r3, [r1, #0]
   86376:	7003      	strb	r3, [r0, #0]
   86378:	784b      	ldrb	r3, [r1, #1]
   8637a:	7043      	strb	r3, [r0, #1]
   8637c:	788b      	ldrb	r3, [r1, #2]
   8637e:	7083      	strb	r3, [r0, #2]
   86380:	4660      	mov	r0, ip
   86382:	4770      	bx	lr

00086384 <memset>:
   86384:	b4f0      	push	{r4, r5, r6, r7}
   86386:	0784      	lsls	r4, r0, #30
   86388:	d043      	beq.n	86412 <memset+0x8e>
   8638a:	1e54      	subs	r4, r2, #1
   8638c:	2a00      	cmp	r2, #0
   8638e:	d03e      	beq.n	8640e <memset+0x8a>
   86390:	b2cd      	uxtb	r5, r1
   86392:	4603      	mov	r3, r0
   86394:	e003      	b.n	8639e <memset+0x1a>
   86396:	1e62      	subs	r2, r4, #1
   86398:	2c00      	cmp	r4, #0
   8639a:	d038      	beq.n	8640e <memset+0x8a>
   8639c:	4614      	mov	r4, r2
   8639e:	f803 5b01 	strb.w	r5, [r3], #1
   863a2:	079a      	lsls	r2, r3, #30
   863a4:	d1f7      	bne.n	86396 <memset+0x12>
   863a6:	2c03      	cmp	r4, #3
   863a8:	d92a      	bls.n	86400 <memset+0x7c>
   863aa:	b2cd      	uxtb	r5, r1
   863ac:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   863b0:	2c0f      	cmp	r4, #15
   863b2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   863b6:	d915      	bls.n	863e4 <memset+0x60>
   863b8:	f1a4 0710 	sub.w	r7, r4, #16
   863bc:	093f      	lsrs	r7, r7, #4
   863be:	f103 0610 	add.w	r6, r3, #16
   863c2:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   863c6:	461a      	mov	r2, r3
   863c8:	6015      	str	r5, [r2, #0]
   863ca:	6055      	str	r5, [r2, #4]
   863cc:	6095      	str	r5, [r2, #8]
   863ce:	60d5      	str	r5, [r2, #12]
   863d0:	3210      	adds	r2, #16
   863d2:	42b2      	cmp	r2, r6
   863d4:	d1f8      	bne.n	863c8 <memset+0x44>
   863d6:	f004 040f 	and.w	r4, r4, #15
   863da:	3701      	adds	r7, #1
   863dc:	2c03      	cmp	r4, #3
   863de:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   863e2:	d90d      	bls.n	86400 <memset+0x7c>
   863e4:	461e      	mov	r6, r3
   863e6:	4622      	mov	r2, r4
   863e8:	3a04      	subs	r2, #4
   863ea:	2a03      	cmp	r2, #3
   863ec:	f846 5b04 	str.w	r5, [r6], #4
   863f0:	d8fa      	bhi.n	863e8 <memset+0x64>
   863f2:	1f22      	subs	r2, r4, #4
   863f4:	f022 0203 	bic.w	r2, r2, #3
   863f8:	3204      	adds	r2, #4
   863fa:	4413      	add	r3, r2
   863fc:	f004 0403 	and.w	r4, r4, #3
   86400:	b12c      	cbz	r4, 8640e <memset+0x8a>
   86402:	b2c9      	uxtb	r1, r1
   86404:	441c      	add	r4, r3
   86406:	f803 1b01 	strb.w	r1, [r3], #1
   8640a:	42a3      	cmp	r3, r4
   8640c:	d1fb      	bne.n	86406 <memset+0x82>
   8640e:	bcf0      	pop	{r4, r5, r6, r7}
   86410:	4770      	bx	lr
   86412:	4614      	mov	r4, r2
   86414:	4603      	mov	r3, r0
   86416:	e7c6      	b.n	863a6 <memset+0x22>

00086418 <register_fini>:
   86418:	4b02      	ldr	r3, [pc, #8]	; (86424 <register_fini+0xc>)
   8641a:	b113      	cbz	r3, 86422 <register_fini+0xa>
   8641c:	4802      	ldr	r0, [pc, #8]	; (86428 <register_fini+0x10>)
   8641e:	f000 b805 	b.w	8642c <atexit>
   86422:	4770      	bx	lr
   86424:	00000000 	.word	0x00000000
   86428:	00086439 	.word	0x00086439

0008642c <atexit>:
   8642c:	4601      	mov	r1, r0
   8642e:	2000      	movs	r0, #0
   86430:	4602      	mov	r2, r0
   86432:	4603      	mov	r3, r0
   86434:	f000 b818 	b.w	86468 <__register_exitproc>

00086438 <__libc_fini_array>:
   86438:	b538      	push	{r3, r4, r5, lr}
   8643a:	4d09      	ldr	r5, [pc, #36]	; (86460 <__libc_fini_array+0x28>)
   8643c:	4c09      	ldr	r4, [pc, #36]	; (86464 <__libc_fini_array+0x2c>)
   8643e:	1b64      	subs	r4, r4, r5
   86440:	10a4      	asrs	r4, r4, #2
   86442:	bf18      	it	ne
   86444:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   86448:	d005      	beq.n	86456 <__libc_fini_array+0x1e>
   8644a:	3c01      	subs	r4, #1
   8644c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   86450:	4798      	blx	r3
   86452:	2c00      	cmp	r4, #0
   86454:	d1f9      	bne.n	8644a <__libc_fini_array+0x12>
   86456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8645a:	f000 b92d 	b.w	866b8 <_fini>
   8645e:	bf00      	nop
   86460:	000866c4 	.word	0x000866c4
   86464:	000866c8 	.word	0x000866c8

00086468 <__register_exitproc>:
   86468:	b5f0      	push	{r4, r5, r6, r7, lr}
   8646a:	4c27      	ldr	r4, [pc, #156]	; (86508 <__register_exitproc+0xa0>)
   8646c:	b085      	sub	sp, #20
   8646e:	6826      	ldr	r6, [r4, #0]
   86470:	4607      	mov	r7, r0
   86472:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   86476:	2c00      	cmp	r4, #0
   86478:	d040      	beq.n	864fc <__register_exitproc+0x94>
   8647a:	6865      	ldr	r5, [r4, #4]
   8647c:	2d1f      	cmp	r5, #31
   8647e:	dd1e      	ble.n	864be <__register_exitproc+0x56>
   86480:	4822      	ldr	r0, [pc, #136]	; (8650c <__register_exitproc+0xa4>)
   86482:	b918      	cbnz	r0, 8648c <__register_exitproc+0x24>
   86484:	f04f 30ff 	mov.w	r0, #4294967295
   86488:	b005      	add	sp, #20
   8648a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8648c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   86490:	9103      	str	r1, [sp, #12]
   86492:	9202      	str	r2, [sp, #8]
   86494:	9301      	str	r3, [sp, #4]
   86496:	f3af 8000 	nop.w
   8649a:	9903      	ldr	r1, [sp, #12]
   8649c:	4604      	mov	r4, r0
   8649e:	9a02      	ldr	r2, [sp, #8]
   864a0:	9b01      	ldr	r3, [sp, #4]
   864a2:	2800      	cmp	r0, #0
   864a4:	d0ee      	beq.n	86484 <__register_exitproc+0x1c>
   864a6:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   864aa:	2000      	movs	r0, #0
   864ac:	6025      	str	r5, [r4, #0]
   864ae:	6060      	str	r0, [r4, #4]
   864b0:	4605      	mov	r5, r0
   864b2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   864b6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   864ba:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   864be:	b93f      	cbnz	r7, 864d0 <__register_exitproc+0x68>
   864c0:	1c6b      	adds	r3, r5, #1
   864c2:	2000      	movs	r0, #0
   864c4:	3502      	adds	r5, #2
   864c6:	6063      	str	r3, [r4, #4]
   864c8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   864cc:	b005      	add	sp, #20
   864ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   864d0:	2601      	movs	r6, #1
   864d2:	40ae      	lsls	r6, r5
   864d4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   864d8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   864dc:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   864e0:	2f02      	cmp	r7, #2
   864e2:	ea42 0206 	orr.w	r2, r2, r6
   864e6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   864ea:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   864ee:	d1e7      	bne.n	864c0 <__register_exitproc+0x58>
   864f0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   864f4:	431e      	orrs	r6, r3
   864f6:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   864fa:	e7e1      	b.n	864c0 <__register_exitproc+0x58>
   864fc:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   86500:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   86504:	e7b9      	b.n	8647a <__register_exitproc+0x12>
   86506:	bf00      	nop
   86508:	000866a0 	.word	0x000866a0
   8650c:	00000000 	.word	0x00000000
   86510:	00004e4f 	.word	0x00004e4f
   86514:	00004e4f 	.word	0x00004e4f
   86518:	00004e4f 	.word	0x00004e4f

0008651c <ulLED>:
   8651c:	00000057 00000056 0000003b 00000055     W...V...;...U...
   8652c:	00006b68 6d612069 64617320 00000000     hk..i am sad....
   8653c:	0067736d 59530d0a 4d455453 52412053     msg...SYSTEMS AR
   8654c:	4f4e2045 414e494d 53202c4c 0a2e5249     E NOMINAL, SIR..
   8655c:	0000000d 55530d0a 53595342 204d4554     ......SUBSYSTEM 
   8656c:	504d4554 54415245 20455255 00205349     TEMPERATURE IS .
   8657c:	0d0a4320 00000000 4f440d0a 554f5920      C........DO YOU
   8658c:	4e415720 20412054 43534942 3f544955      WANT A BISCUIT?
   8659c:	00000d0a 20410d0a 5353454d 20454741     ......A MESSAGE 
   865ac:	20534157 45434552 44455649 4f524620     WAS RECEIVED FRO
   865bc:	4f43204d 203a534d 00000000 00000d0a     M COMS: ........
   865cc:	0001c200 000000c0 00000800 00000000     ................
	...
   865e4:	54414857 4e414320 44204920 4f46204f     WHAT CAN I DO FO
   865f4:	4f592052 53202c55 0a3f5249 0000000d     R YOU, SIR?.....

00086604 <can_bit_time>:
   86604:	02020308 02094b03 43020303 0303030a     .....K.....C....
   86614:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
   86624:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
   86634:	05050510 06114504 47040505 06060512     .....E.....G....
   86644:	06134304 44040606 06060714 08154604     .C.....D.....F..
   86654:	47040606 07070716 08174404 46040708     ...G.....D.....F
   86664:	08080718 08194304 44040808 454c4449     .....C.....DIDLE
   86674:	00000000                                ....

00086678 <ucExpectedStackBytes.5295>:
   86678:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
   86688:	a5a5a5a5 20726d54 00637653 00004e4f     ....Tmr Svc.ON..
   86698:	0046464f 00000043                       OFF.C...

000866a0 <_global_impure_ptr>:
   866a0:	20070010                                ... 

000866a4 <_init>:
   866a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   866a6:	bf00      	nop
   866a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   866aa:	bc08      	pop	{r3}
   866ac:	469e      	mov	lr, r3
   866ae:	4770      	bx	lr

000866b0 <__init_array_start>:
   866b0:	00086419 	.word	0x00086419

000866b4 <__frame_dummy_init_array_entry>:
   866b4:	00080119                                ....

000866b8 <_fini>:
   866b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   866ba:	bf00      	nop
   866bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   866be:	bc08      	pop	{r3}
   866c0:	469e      	mov	lr, r3
   866c2:	4770      	bx	lr

000866c4 <__fini_array_start>:
   866c4:	000800f5 	.word	0x000800f5
