All files in this area are checked-out or copied from external sources:

**Basic Verilog sample code**  
`git submodule add https://github.com/pConst/basic_verilog`  
includes code for Altera's [Advanced Synthesis Cookbook](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/manual/stx_cookbook.pdf)  
as well as [PicoBlaze](https://en.wikipedia.org/wiki/PicoBlaze) and [PacoBlaze](http://bleyer.org/pacoblaze/)

**Small 8080 soft core with microcode**  
`git submodule add https://github.com/jblang/light8080`  
see <http://opencores.org/project,light8080>
