
---------- Begin Simulation Statistics ----------
final_tick                               159552900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 409033                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663836                       # Number of bytes of host memory used
host_op_rate                                   409836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   244.48                       # Real time elapsed on the host
host_tick_rate                              652623095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159553                       # Number of seconds simulated
sim_ticks                                159552900000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.595529                       # CPI: cycles per instruction
system.cpu.discardedOps                        189342                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27100208                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626751                       # IPC: instructions per cycle
system.cpu.numCycles                        159552900                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132452692                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       223208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        463410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       498906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14030                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1000460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14044                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485840                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735548                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81002                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103769                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101792                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906026                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65388                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51513434                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51513434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51513945                       # number of overall hits
system.cpu.dcache.overall_hits::total        51513945                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       545280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         545280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       553188                       # number of overall misses
system.cpu.dcache.overall_misses::total        553188                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34083388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34083388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34083388000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34083388000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067133                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010474                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010474                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010625                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010625                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62506.213322                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62506.213322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61612.666941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61612.666941                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       106850                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3185                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.547881                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       413339                       # number of writebacks
system.cpu.dcache.writebacks::total            413339                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52323                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       500862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       500862                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31426924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31426924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32257059999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32257059999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009469                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009469                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63751.856653                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63751.856653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64403.089072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64403.089072                       # average overall mshr miss latency
system.cpu.dcache.replacements                 498814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40849162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40849162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       260473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        260473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13316262000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13316262000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51123.387069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51123.387069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           80                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       260393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       260393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12792153000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12792153000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49126.332121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49126.332121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10664272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10664272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       284807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       284807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20767126000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20767126000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72916.487305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72916.487305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18634771000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18634771000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80127.496087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80127.496087                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    830135999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    830135999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105014.041619                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105014.041619                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.598418                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014883                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            500862                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.850727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.598418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1560                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208769698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208769698                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685709                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474937                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024748                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277821                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277821                       # number of overall hits
system.cpu.icache.overall_hits::total        10277821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69310000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69310000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69310000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69310000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278515                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278515                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278515                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278515                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99870.317003                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99870.317003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99870.317003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99870.317003                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67922000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67922000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97870.317003                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97870.317003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97870.317003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97870.317003                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277821                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69310000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69310000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99870.317003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99870.317003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67922000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67922000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97870.317003                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97870.317003                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.930647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.540346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.930647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279209                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279209                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 159552900000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               261304                       # number of demand (read+write) hits
system.l2.demand_hits::total                   261337                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              261304                       # number of overall hits
system.l2.overall_hits::total                  261337                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             239558                       # number of demand (read+write) misses
system.l2.demand_misses::total                 240219                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            239558                       # number of overall misses
system.l2.overall_misses::total                240219                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65110000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25259062000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25324172000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65110000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25259062000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25324172000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           500862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               501556                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          500862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              501556                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.478291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.478948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.478291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.478948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98502.269289                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105440.277511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105421.186501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98502.269289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105440.277511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105421.186501                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              151016                       # number of writebacks
system.l2.writebacks::total                    151016                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        239553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            240214                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       239553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           240214                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51890000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20467597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20519487000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51890000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20467597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20519487000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.478281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.478938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.478281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.478938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78502.269289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85440.787634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85421.694822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78502.269289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85440.787634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85421.694822                       # average overall mshr miss latency
system.l2.replacements                         230391                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       413339                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           413339                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       413339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       413339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6849                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6849                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             81877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81877                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          150687                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              150687                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16210879000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16210879000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.647938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107579.811132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107579.811132                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       150687                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         150687                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13197139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13197139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.647938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.647938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87579.811132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87579.811132                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98502.269289                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98502.269289                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51890000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51890000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78502.269289                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78502.269289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        179427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            179427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        88871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           88871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9048183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9048183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       268298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        268298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.331240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.331240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101812.548525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101812.548525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        88866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        88866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7270458000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7270458000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.331221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.331221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81813.719533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81813.719533                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16126.643313                       # Cycle average of tags in use
system.l2.tags.total_refs                      993543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    246775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.026109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     258.312832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.209328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15848.121154                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984292                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5898                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2247569                       # Number of tag accesses
system.l2.tags.data_accesses                  2247569                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    151012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    239257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010848305000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8898                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8898                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              661109                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      240214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151016                       # Number of write requests accepted
system.mem_ctrls.readBursts                    240214                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151016                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    296                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                240214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151016                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  189287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.961452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.894882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.293359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8812     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18      0.20%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           60      0.67%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8898                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.968645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.936851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4684     52.64%     52.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.11%     53.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3835     43.10%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              272      3.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8898                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   18944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15373696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9665024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     96.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  159537476000                       # Total gap between requests
system.mem_ctrls.avgGap                     407784.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15312448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9663168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265140.903111131163                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95970978.904175356030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60564038.635461971164                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       239553                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       151016                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17945250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8147145750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3775102800000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27148.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34009.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24998032.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15331392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15373696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9665024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9665024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       239553                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         240214                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       151016                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        151016                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     96089711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         96354852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60575671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60575671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60575671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     96089711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156930523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               239918                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              150987                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9504                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3666628500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1199590000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8165091000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15282.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34032.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140312                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              89820                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       160773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   155.610208                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.049738                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.635777                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       117461     73.06%     73.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19405     12.07%     85.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5152      3.20%     88.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1500      0.93%     89.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9179      5.71%     94.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          695      0.43%     95.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          521      0.32%     95.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          540      0.34%     96.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6320      3.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       160773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15354752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9663168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               96.236120                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.564039                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       571392780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       303702465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      854950740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     393473160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12594588240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37177497600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29960947200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81856552185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.037069                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77500241000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5327660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  76724999000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       576526440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       306431070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      858063780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     394678980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12594588240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36803599830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30275808480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   81809696820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.743402                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78318912750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5327660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  75906327250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151016                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72180                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150687                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150687                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89527                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       703624                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 703624                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25038720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25038720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            240214                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  240214    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              240214                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1067474000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1302484500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            268992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       564355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          164850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232564                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       268298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1500538                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1502016                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     58508864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               58559040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          230391                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9665024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           731947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137699                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 717838     98.07%     98.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14095      1.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             731947                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159552900000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1827318000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502590995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
