<root><simulation><result_generated_time />2023-05-16 18:36:29<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/45</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [100, 1, 1], 'O': [200, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], []], [[], [('C', 4), ('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('OY', 25)], [('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 25)], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 3), ('C', 4)], [('C', 4), ('K', 4), ('K', 4), ('OX', 25), ('OY', 3)], []]<I />[[('OX', 3), ('C', 4), ('C', 4), ('K', 4), ('K', 4)], [('OX', 25), ('OY', 3)], []]<O />[[('OX', 3), ('C', 4), ('C', 4)], [('K', 4), ('K', 4), ('OX', 25), ('OY', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 3, 75, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [4.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 65536, 65536], 'I': [384, 2880000, 2880000], 'O': [24, 5760000, 5760000], 'O_partial': [24, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.75, 0.09, 0.0], 'O': [0.05, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.26, 0.0], 'I': [0.75, 0.26, 0.0], 'O': [0.05, 0.26, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [384, 2880000, 2880000], 'O': [24, 1440000, 5760000], 'O_partial': [24, 0, 0], 'O_final': [0, 1440000, 5760000]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 100, 1, 1], 'O': [800, 200, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [100, 100, 1, 1], 'O': [200, 200, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[614400, 614400], [614400, 8192], [8192, 0]]<I />[[5760000, 360000], [360000, 360000], [360000, 0]]<O />[[(10800000, 11520000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(10800000, 11520000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[76800, 76800], [9600, 128], [32, 0]]<I />[[720000, 45000], [5625, 5625], [1406, 0]]<O />[[(1350000, 1440000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([1350000, 1440000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />12902400</mac_count></basic_info><energy><total_energy />101387349.3<mem_energy_breakdown><W />[53.8, 1022.6, 42.6]<I />[258.3, 1114.8, 1872.9]<O />[1008.8, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />645120.0<total />101376000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6886<utilization_without_data_loading />0.7551<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.8814<mac_utilize_temporal_without_data_loading />0.9665</mac_array_utilization><latency><latency_cycle_with_data_loading />65353<latency_cycle_without_data_loading />59598<ideal_computing_cycle />57600<data_loading><load_cycle_total />5755<load_cycle_individual />{'W': [2, 128, 0], 'I': [75, 5625, 0]}<load_cycle_combined />{'W': 128, 'I': 5625}</data_loading><mem_stalling><mem_stall_cycle_total />1998<mem_stall_cycle_individual />{'W': [[-57599], [-57588, -47990], [-57600, -57600]], 'I': [[-57599], [-3108, 1998], [-57600, -57600]], 'O': [[-57600], [-57600, -46800], [-46350, -54788]]}<mem_stall_cycle_shared />{'W': [[-57599], [-57588, 1998], [0, 0]], 'I': [[-57599], [-3108, 1998], [0, 0]], 'O': [[-57600], [-57600, -46800], [-46350, -54788]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 65536, 65536], 'I': [384, 2880000, 2880000], 'O': [24, 5760000, 5760000], 'O_partial': [24, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [1024, 65536, 65536], 'I': [38400, 2880000, 2880000], 'O': [4800, 5760000, 5760000]}<loop_cycles_each_level />{'W': [12, 57600, 57600], 'I': [768, 57600, 57600], 'O': [48, 57600, 57600]}<top_ir_loop_size />{'W': [1, 75, 1], 'I': [16, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [85.3, 1.1], [1.1, 1.1]], 'I': [[8.0, 0.5], [50.0, 50.0], [50.0, 50.0]], 'O': [[8.0, 0.5], [100.0, 100.0], [100.0, 100.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 1.1]], 'I': [[8.0, 8.0], [800.0, 50.0], [50.0, 50.0]], 'O': [[8.0, 8.0], [1600.0, 100.0], [100.0, 100.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [85.3, 1.1], [1.1, 0]], 'I': [[8.0, 8.0], [800.0, 50.0], [50.0, 0]], 'O': [[8.0, 0.5], [100.0, 100.0], [100.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [985.3, 151.1], [51.1, 100.0]], 'I': [[8.0, 8.0], [985.3, 151.1], [51.1, 100.0]], 'O': [[8.0, 0.5], [985.3, 151.1], [51.1, 100.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 57600], [12, 12, 4800], [57600, 57600, 1]], 'I': [[1, 1, 57600], [48, 768, 75], [57600, 57600, 1]], 'O': [[1, 1, 57600], [48, 48, 1200], [57600, 57600, 1]]}<trans_time_real />{'W': [[0, 1, 57600], [[0, 12, 4800], [2, 12, 4800]], [[128, 57600, 1], [32, 57600, 1]]], 'I': [[0, 1, 57600], [[6, 768, 75], [75, 768, 75]], [[5625, 57600, 1], [1406, 57600, 1]]], 'O': [[0, 1, 57600], [[0, 48, 1200], [9, 48, 1200]], [[11250, 57600, 1], [2812, 57600, 1]]]}<single_stall_cycle />{'W': [[-1], [-12, -10], [-57472, -57568]], 'I': [[-1], [-42, 27], [-51975, -56194]], 'O': [[-1], [-48, -39], [-46350, -54788]]}<single_stall_count />{'W': [57599, 4799, 0], 'I': [57599, 74, 0], 'O': [57600, 1200, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [9598, 0], 'I': [3552, 0], 'O': [10800, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-57600, -57600], [-46350, -57600]], 1: [[-44450, -57600], [-46800, -46350]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>