

================================================================
== Vitis HLS Report for 'cascadeClassifier'
================================================================
* Date:           Sun Jun 23 07:06:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       16|    11854|  0.103 us|  76.363 us|   16|  11854|       no|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281  |cascadeClassifier_Pipeline_VITIS_LOOP_379_1  |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
        |grp_cascadeClassifier_Pipeline_Filters_fu_287           |cascadeClassifier_Pipeline_Filters           |       39|      443|  0.195 us|  2.215 us|   39|  443|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Stages  |        0|    11802|  67 ~ 471|          -|          -|  0 ~ 25|        no|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    899|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       46|   14|    3098|   2957|    -|
|Memory           |        0|    -|      20|      9|    -|
|Multiplexer      |        -|    -|       -|    427|    -|
|Register         |        -|    -|    1023|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       46|   14|    4141|   4292|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|    6|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_cascadeClassifier_Pipeline_Filters_fu_287           |cascadeClassifier_Pipeline_Filters           |       46|   4|  2343|  1939|    0|
    |grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281  |cascadeClassifier_Pipeline_VITIS_LOOP_379_1  |        0|   0|   197|   340|    0|
    |dcmp_64ns_64ns_1_4_no_dsp_1_U51                         |dcmp_64ns_64ns_1_4_no_dsp_1                  |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_14_full_dsp_1_U50                     |dmul_64ns_64ns_64_14_full_dsp_1              |        0|  10|   558|   678|    0|
    |sitodp_64s_64_7_no_dsp_1_U52                            |sitodp_64s_64_7_no_dsp_1                     |        0|   0|     0|     0|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |       46|  14|  3098|  2957|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |stages_array_U         |cascadeClassifier_stages_array_ROM_AUTO_1R         |        0|   8|   4|    0|    25|    8|     1|          200|
    |stages_thresh_array_U  |cascadeClassifier_stages_thresh_array_ROM_AUTO_1R  |        0|  12|   5|    0|    25|   12|     1|          300|
    +-----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                                   |        0|  20|   9|    0|    50|   20|     2|          500|
    +-----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_405_p2       |         +|   0|  0|  24|          17|           5|
    |add_ln177_fu_411_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln180_1_fu_417_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln180_fu_399_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln181_fu_421_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln182_1_fu_463_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln182_fu_447_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln183_fu_467_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln199_fu_589_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln200_fu_621_p2       |         +|   0|  0|  15|           8|           8|
    |haar_counter_2_fu_627_p2  |         +|   0|  0|  39|          32|          32|
    |mean_fu_506_p2            |         +|   0|  0|  39|          32|          32|
    |stddev_1_fu_538_p2        |         +|   0|  0|  49|          42|          42|
    |stddev_fu_501_p2          |         +|   0|  0|  39|          32|          32|
    |stddev_2_fu_547_p2        |         -|   0|  0|  71|          64|          64|
    |sub_ln176_fu_476_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln177_fu_491_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln181_fu_486_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln182_fu_496_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln257_fu_742_p2       |         -|   0|  0|  14|           1|           6|
    |and_ln256_1_fu_722_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln256_fu_716_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln188_fu_552_p2      |      icmp|   0|  0|  71|          64|           1|
    |icmp_ln199_fu_583_p2      |      icmp|   0|  0|  13|           5|           4|
    |icmp_ln200_fu_612_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln256_1_fu_690_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln256_2_fu_696_p2    |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln256_3_fu_702_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln256_fu_684_p2      |      icmp|   0|  0|  12|          11|           2|
    |or_ln256_1_fu_712_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln256_fu_708_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln256_fu_633_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 899|         679|         505|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |SQSUM1_data_address0               |   14|          3|   17|         51|
    |SQSUM1_data_address1               |   14|          3|   17|         51|
    |SUM1_data_address0                 |   25|          5|   17|         85|
    |SUM1_data_address1                 |   14|          3|   17|         51|
    |SUM1_data_ce0                      |   14|          3|    1|          3|
    |SUM1_data_ce1                      |   14|          3|    1|          3|
    |SUM1_data_ce2                      |    9|          2|    1|          2|
    |SUM1_data_ce3                      |    9|          2|    1|          2|
    |SUM1_data_ce4                      |    9|          2|    1|          2|
    |SUM1_data_ce5                      |    9|          2|    1|          2|
    |ap_NS_fsm                          |  201|         46|    1|         46|
    |ap_phi_mux_retval_0_phi_fu_274_p4  |    9|          2|    6|         12|
    |ap_return                          |    9|          2|    6|         12|
    |grp_fu_352_p0                      |   14|          3|   64|        192|
    |haar_counter_fu_126                |    9|          2|   32|         64|
    |i_2_fu_134                         |    9|          2|    5|         10|
    |reg_359                            |    9|          2|   32|         64|
    |reg_364                            |    9|          2|   32|         64|
    |retval_0_reg_270                   |    9|          2|    6|         12|
    |stage_sum_fu_130                   |    9|          2|   64|        128|
    |stddev_0_reg_258                   |    9|          2|   32|         64|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  427|         95|  354|        920|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |SQSUM1_data_load_1_reg_837                                           |  32|   0|   32|          0|
    |SUM1_data_load_1_reg_852                                             |  32|   0|   32|          0|
    |add_ln176_reg_779                                                    |  17|   0|   17|          0|
    |add_ln177_reg_785                                                    |   8|   0|    8|          0|
    |add_ln180_1_reg_791                                                  |  17|   0|   17|          0|
    |add_ln180_reg_773                                                    |  11|   0|   17|          6|
    |add_ln181_reg_796                                                    |  17|   0|   17|          0|
    |add_ln182_1_reg_827                                                  |  17|   0|   17|          0|
    |add_ln182_reg_801                                                    |  11|   0|   17|          6|
    |add_ln183_reg_832                                                    |  17|   0|   17|          0|
    |add_ln199_reg_957                                                    |   5|   0|    5|          0|
    |add_ln200_reg_990                                                    |   8|   0|    8|          0|
    |ap_CS_fsm                                                            |  45|   0|   45|          0|
    |ap_return_preg                                                       |   6|   0|    6|          0|
    |grp_cascadeClassifier_Pipeline_Filters_fu_287_ap_start_reg           |   1|   0|    1|          0|
    |grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281_ap_start_reg  |   1|   0|    1|          0|
    |haar_counter_fu_126                                                  |  32|   0|   32|          0|
    |i_2_fu_134                                                           |   5|   0|    5|          0|
    |icmp_ln188_reg_920                                                   |   1|   0|    1|          0|
    |icmp_ln199_reg_953                                                   |   1|   0|    1|          0|
    |icmp_ln256_1_reg_1019                                                |   1|   0|    1|          0|
    |icmp_ln256_2_reg_1024                                                |   1|   0|    1|          0|
    |icmp_ln256_3_reg_1029                                                |   1|   0|    1|          0|
    |icmp_ln256_reg_1014                                                  |   1|   0|    1|          0|
    |mean_reg_893                                                         |  32|   0|   32|          0|
    |mul_ln186_reg_909                                                    |  64|   0|   64|          0|
    |mul_reg_1008                                                         |  64|   0|   64|          0|
    |reg_359                                                              |  32|   0|   32|          0|
    |reg_364                                                              |  32|   0|   32|          0|
    |reg_369                                                              |  64|   0|   64|          0|
    |retval_0_reg_270                                                     |   6|   0|    6|          0|
    |select_ln256_reg_995                                                 |  32|   0|   32|          0|
    |stage_sum_fu_130                                                     |  64|   0|   64|          0|
    |stages_array_load_reg_972                                            |   8|   0|    8|          0|
    |stages_thresh_array_load_reg_979                                     |  12|   0|   12|          0|
    |stddev_0_reg_258                                                     |  32|   0|   32|          0|
    |stddev_1_reg_904                                                     |  36|   0|   42|          6|
    |stddev_2_reg_914                                                     |  64|   0|   64|          0|
    |stddev_reg_887                                                       |  32|   0|   32|          0|
    |sub_ln176_reg_857                                                    |  32|   0|   32|          0|
    |sub_ln177_reg_877                                                    |  32|   0|   32|          0|
    |sub_ln181_reg_872                                                    |  32|   0|   32|          0|
    |sub_ln182_reg_882                                                    |  32|   0|   32|          0|
    |tmp_4_reg_1034                                                       |   1|   0|    1|          0|
    |trunc_ln189_reg_924                                                  |  32|   0|   32|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |1023|   0| 1041|         18|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  cascadeClassifier|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  cascadeClassifier|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  cascadeClassifier|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  cascadeClassifier|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  cascadeClassifier|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  cascadeClassifier|  return value|
|ap_return             |  out|    6|  ap_ctrl_hs|  cascadeClassifier|  return value|
|grp_fu_342_p_din0     |  out|   33|  ap_ctrl_hs|  cascadeClassifier|  return value|
|grp_fu_342_p_din1     |  out|   33|  ap_ctrl_hs|  cascadeClassifier|  return value|
|grp_fu_342_p_dout0    |   in|   64|  ap_ctrl_hs|  cascadeClassifier|  return value|
|grp_fu_342_p_ce       |  out|    1|  ap_ctrl_hs|  cascadeClassifier|  return value|
|SUM1_data_address0    |  out|   17|   ap_memory|          SUM1_data|         array|
|SUM1_data_ce0         |  out|    1|   ap_memory|          SUM1_data|         array|
|SUM1_data_q0          |   in|   32|   ap_memory|          SUM1_data|         array|
|SUM1_data_address1    |  out|   17|   ap_memory|          SUM1_data|         array|
|SUM1_data_ce1         |  out|    1|   ap_memory|          SUM1_data|         array|
|SUM1_data_q1          |   in|   32|   ap_memory|          SUM1_data|         array|
|SUM1_data_address2    |  out|   17|   ap_memory|          SUM1_data|         array|
|SUM1_data_ce2         |  out|    1|   ap_memory|          SUM1_data|         array|
|SUM1_data_q2          |   in|   32|   ap_memory|          SUM1_data|         array|
|SUM1_data_address3    |  out|   17|   ap_memory|          SUM1_data|         array|
|SUM1_data_ce3         |  out|    1|   ap_memory|          SUM1_data|         array|
|SUM1_data_q3          |   in|   32|   ap_memory|          SUM1_data|         array|
|SUM1_data_address4    |  out|   17|   ap_memory|          SUM1_data|         array|
|SUM1_data_ce4         |  out|    1|   ap_memory|          SUM1_data|         array|
|SUM1_data_q4          |   in|   32|   ap_memory|          SUM1_data|         array|
|SUM1_data_address5    |  out|   17|   ap_memory|          SUM1_data|         array|
|SUM1_data_ce5         |  out|    1|   ap_memory|          SUM1_data|         array|
|SUM1_data_q5          |   in|   32|   ap_memory|          SUM1_data|         array|
|SQSUM1_data_address0  |  out|   17|   ap_memory|        SQSUM1_data|         array|
|SQSUM1_data_ce0       |  out|    1|   ap_memory|        SQSUM1_data|         array|
|SQSUM1_data_q0        |   in|   32|   ap_memory|        SQSUM1_data|         array|
|SQSUM1_data_address1  |  out|   17|   ap_memory|        SQSUM1_data|         array|
|SQSUM1_data_ce1       |  out|    1|   ap_memory|        SQSUM1_data|         array|
|SQSUM1_data_q1        |   in|   32|   ap_memory|        SQSUM1_data|         array|
|pt_x_val              |   in|   17|     ap_none|           pt_x_val|        scalar|
|pt_y_val              |   in|    8|     ap_none|           pt_y_val|        scalar|
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 17 
16 --> 17 
17 --> 18 
18 --> 19 45 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pt_y_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pt_y_val"   --->   Operation 46 'read' 'pt_y_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pt_x_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %pt_x_val"   --->   Operation 47 'read' 'pt_x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%stage_sum_1_loc = alloca i64 1"   --->   Operation 48 'alloca' 'stage_sum_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%a_loc = alloca i64 1"   --->   Operation 49 'alloca' 'a_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %pt_y_val_read, i8 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 50 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i16 %tmp_26" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 51 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %pt_y_val_read, i6 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 52 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i14 %tmp_27" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 53 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.07ns)   --->   "%add_ln180 = add i17 %zext_ln180, i17 %zext_ln180_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 54 'add' 'add_ln180' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.10ns)   --->   "%add_ln176 = add i17 %pt_x_val_read, i17 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 55 'add' 'add_ln176' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln177 = add i8 %pt_y_val_read, i8 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 56 'add' 'add_ln177' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 57 [1/1] (2.10ns)   --->   "%add_ln180_1 = add i17 %add_ln180, i17 %pt_x_val_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 57 'add' 'add_ln180_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.10ns)   --->   "%add_ln181 = add i17 %add_ln180, i17 %add_ln176" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 58 'add' 'add_ln181' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln177, i8 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 59 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i16 %tmp_28" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 60 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %add_ln177, i6 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 61 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i14 %tmp_29" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 62 'zext' 'zext_ln182_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.07ns)   --->   "%add_ln182 = add i17 %zext_ln182, i17 %zext_ln182_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 63 'add' 'add_ln182' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i17 %add_ln180_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 64 'zext' 'zext_ln180_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%SUM1_data_addr = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln180_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 65 'getelementptr' 'SUM1_data_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln180_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:175]   --->   Operation 66 'getelementptr' 'SQSUM1_data_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%SQSUM1_data_load = load i17 %SQSUM1_data_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:175]   --->   Operation 67 'load' 'SQSUM1_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i17 %add_ln181" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 68 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%SUM1_data_addr_2 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln181" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 69 'getelementptr' 'SUM1_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_2 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln181" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 70 'getelementptr' 'SQSUM1_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%SQSUM1_data_load_1 = load i17 %SQSUM1_data_addr_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 71 'load' 'SQSUM1_data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 72 [1/1] (2.10ns)   --->   "%add_ln182_1 = add i17 %add_ln182, i17 %pt_x_val_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 72 'add' 'add_ln182_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.10ns)   --->   "%add_ln183 = add i17 %add_ln182, i17 %add_ln176" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 73 'add' 'add_ln183' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%SUM1_data_load = load i17 %SUM1_data_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 74 'load' 'SUM1_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%SUM1_data_load_1 = load i17 %SUM1_data_addr_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 75 'load' 'SUM1_data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%SQSUM1_data_load = load i17 %SQSUM1_data_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:175]   --->   Operation 76 'load' 'SQSUM1_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%SQSUM1_data_load_1 = load i17 %SQSUM1_data_addr_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 77 'load' 'SQSUM1_data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln182_2 = zext i17 %add_ln182_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 78 'zext' 'zext_ln182_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%SUM1_data_addr_3 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln182_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 79 'getelementptr' 'SUM1_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_3 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln182_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 80 'getelementptr' 'SQSUM1_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%SQSUM1_data_load_2 = load i17 %SQSUM1_data_addr_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 81 'load' 'SQSUM1_data_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%SUM1_data_load = load i17 %SUM1_data_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 82 'load' 'SUM1_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%SUM1_data_load_1 = load i17 %SUM1_data_addr_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 83 'load' 'SUM1_data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%SUM1_data_load_2 = load i17 %SUM1_data_addr_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 84 'load' 'SUM1_data_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 85 [1/1] (2.55ns)   --->   "%sub_ln176 = sub i32 %SQSUM1_data_load, i32 %SQSUM1_data_load_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 85 'sub' 'sub_ln176' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i17 %add_ln183" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 86 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%SUM1_data_addr_4 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln183" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 87 'getelementptr' 'SUM1_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_4 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln183" [benchmarks/rosetta/face-detection/src/face_detect.cpp:178]   --->   Operation 88 'getelementptr' 'SQSUM1_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%SQSUM1_data_load_2 = load i17 %SQSUM1_data_addr_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 89 'load' 'SQSUM1_data_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_5 : Operation 90 [2/2] (3.25ns)   --->   "%SQSUM1_data_load_3 = load i17 %SQSUM1_data_addr_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:178]   --->   Operation 90 'load' 'SQSUM1_data_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_5 : Operation 91 [1/1] (2.55ns)   --->   "%sub_ln181 = sub i32 %SUM1_data_load, i32 %SUM1_data_load_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 91 'sub' 'sub_ln181' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%SUM1_data_load_2 = load i17 %SUM1_data_addr_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 92 'load' 'SUM1_data_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%SUM1_data_load_3 = load i17 %SUM1_data_addr_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 93 'load' 'SUM1_data_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 94 [1/1] (2.55ns)   --->   "%sub_ln177 = sub i32 %sub_ln176, i32 %SQSUM1_data_load_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 94 'sub' 'sub_ln177' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/2] (3.25ns)   --->   "%SQSUM1_data_load_3 = load i17 %SQSUM1_data_addr_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:178]   --->   Operation 95 'load' 'SQSUM1_data_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_6 : Operation 96 [1/1] (2.55ns)   --->   "%sub_ln182 = sub i32 %sub_ln181, i32 %SUM1_data_load_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 96 'sub' 'sub_ln182' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/2] (3.25ns)   --->   "%SUM1_data_load_3 = load i17 %SUM1_data_addr_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 97 'load' 'SUM1_data_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 98 [1/1] (2.55ns)   --->   "%stddev = add i32 %SQSUM1_data_load_3, i32 %sub_ln177" [benchmarks/rosetta/face-detection/src/face_detect.cpp:178]   --->   Operation 98 'add' 'stddev' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (2.55ns)   --->   "%mean = add i32 %SUM1_data_load_3, i32 %sub_ln182" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 99 'add' 'mean' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i32 %mean" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 100 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [5/5] (3.87ns)   --->   "%mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 101 'mul' 'mul_ln186' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 102 [4/5] (3.87ns)   --->   "%mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 102 'mul' 'mul_ln186' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.87>
ST_10 : Operation 103 [3/5] (3.87ns)   --->   "%mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 103 'mul' 'mul_ln186' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.87>
ST_11 : Operation 104 [2/5] (3.87ns)   --->   "%mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 104 'mul' 'mul_ln186' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.87>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %stddev, i9 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 105 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i41 %shl_ln" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 106 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln185_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %stddev, i6 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 107 'bitconcatenate' 'shl_ln185_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln185_1 = sext i38 %shl_ln185_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 108 'sext' 'sext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (2.90ns)   --->   "%stddev_1 = add i42 %sext_ln185, i42 %sext_ln185_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 109 'add' 'stddev_1' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/5] (3.87ns)   --->   "%mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 110 'mul' 'mul_ln186' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.52>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i42 %stddev_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:159]   --->   Operation 111 'sext' 'sext_ln159' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (3.52ns)   --->   "%stddev_2 = sub i64 %sext_ln159, i64 %mul_ln186" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 112 'sub' 'stddev_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.52>
ST_14 : Operation 113 [1/1] (3.52ns)   --->   "%icmp_ln188 = icmp_sgt  i64 %stddev_2, i64 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:188]   --->   Operation 113 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %Stages, void %if.then" [benchmarks/rosetta/face-detection/src/face_detect.cpp:188]   --->   Operation 114 'br' 'br_ln188' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %stddev_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 115 'trunc' 'trunc_ln189' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_15 : Operation 116 [2/2] (1.58ns)   --->   "%call_ln189 = call void @cascadeClassifier_Pipeline_VITIS_LOOP_379_1, i32 %trunc_ln189, i32 %a_loc" [benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 116 'call' 'call_ln189' <Predicate = (icmp_ln188)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.78>
ST_16 : Operation 117 [1/2] (1.78ns)   --->   "%call_ln189 = call void @cascadeClassifier_Pipeline_VITIS_LOOP_379_1, i32 %trunc_ln189, i32 %a_loc" [benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 117 'call' 'call_ln189' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.58>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%a_loc_load = load i32 %a_loc"   --->   Operation 118 'load' 'a_loc_load' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln0 = br void %Stages"   --->   Operation 119 'br' 'br_ln0' <Predicate = (icmp_ln188)> <Delay = 1.58>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%stddev_0 = phi i32 %a_loc_load, void %if.then, i32 1, void %entry"   --->   Operation 120 'phi' 'stddev_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%haar_counter = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:160]   --->   Operation 121 'alloca' 'haar_counter' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%stage_sum = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:163]   --->   Operation 122 'alloca' 'stage_sum' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:156]   --->   Operation 123 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln156 = store i5 0, i5 %i_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:156]   --->   Operation 124 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln163 = store i64 0, i64 %stage_sum" [benchmarks/rosetta/face-detection/src/face_detect.cpp:163]   --->   Operation 125 'store' 'store_ln163' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln160 = store i32 0, i32 %haar_counter" [benchmarks/rosetta/face-detection/src/face_detect.cpp:160]   --->   Operation 126 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln199 = br void %Filters" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 127 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%i = load i5 %i_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 128 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (1.78ns)   --->   "%icmp_ln199 = icmp_ult  i5 %i, i5 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 129 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (1.78ns)   --->   "%add_ln199 = add i5 %i, i5 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 130 'add' 'add_ln199' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %cleanup.loopexit, void %Filters.split" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 131 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i5 %i" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 132 'zext' 'zext_ln199' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%stages_array_addr = getelementptr i8 %stages_array, i64 0, i64 %zext_ln199" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 133 'getelementptr' 'stages_array_addr' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_18 : Operation 134 [2/2] (2.32ns)   --->   "%stages_array_load = load i5 %stages_array_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 134 'load' 'stages_array_load' <Predicate = (icmp_ln199)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 25> <ROM>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%stages_thresh_array_addr = getelementptr i12 %stages_thresh_array, i64 0, i64 %zext_ln199" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 135 'getelementptr' 'stages_thresh_array_addr' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_18 : Operation 136 [2/2] (2.32ns)   --->   "%stages_thresh_array_load = load i5 %stages_thresh_array_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 136 'load' 'stages_thresh_array_load' <Predicate = (icmp_ln199)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_18 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln199)> <Delay = 1.58>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 138 [1/2] (2.32ns)   --->   "%stages_array_load = load i5 %stages_array_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 138 'load' 'stages_array_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 25> <ROM>
ST_19 : Operation 139 [1/2] (2.32ns)   --->   "%stages_thresh_array_load = load i5 %stages_thresh_array_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 139 'load' 'stages_thresh_array_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>

State 20 <SV = 19> <Delay = 6.44>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%haar_counter_load = load i32 %haar_counter"   --->   Operation 140 'load' 'haar_counter_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%stage_sum_load = load i64 %stage_sum"   --->   Operation 141 'load' 'stage_sum_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i8 %stages_array_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 142 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (1.91ns)   --->   "%icmp_ln200 = icmp_ne  i8 %stages_array_load, i8 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 143 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%empty = trunc i32 %haar_counter_load"   --->   Operation 144 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (1.91ns)   --->   "%add_ln200 = add i8 %stages_array_load, i8 %empty" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 145 'add' 'add_ln200' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [2/2] (1.58ns)   --->   "%call_ln200 = call void @cascadeClassifier_Pipeline_Filters, i32 %haar_counter_load, i64 %stage_sum_load, i8 %add_ln200, i32 %stddev_0, i8 %pt_y_val_read, i17 %pt_x_val_read, i32 %SUM1_data, i64 %stage_sum_1_loc, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 146 'call' 'call_ln200' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 147 [1/1] (2.55ns)   --->   "%haar_counter_2 = add i32 %zext_ln200, i32 %haar_counter_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 147 'add' 'haar_counter_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.69ns)   --->   "%select_ln256 = select i1 %icmp_ln200, i32 %haar_counter_2, i32 %haar_counter_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 148 'select' 'select_ln256' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i12 %stages_thresh_array_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 149 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [7/7] (6.44ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 150 'sitodp' 'conv2' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.44>
ST_21 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln200 = call void @cascadeClassifier_Pipeline_Filters, i32 %haar_counter_load, i64 %stage_sum_load, i8 %add_ln200, i32 %stddev_0, i8 %pt_y_val_read, i17 %pt_x_val_read, i32 %SUM1_data, i64 %stage_sum_1_loc, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 151 'call' 'call_ln200' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 152 [6/7] (6.44ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 152 'sitodp' 'conv2' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.44>
ST_22 : Operation 153 [5/7] (6.44ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 153 'sitodp' 'conv2' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.44>
ST_23 : Operation 154 [4/7] (6.44ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 154 'sitodp' 'conv2' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.44>
ST_24 : Operation 155 [3/7] (6.44ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 155 'sitodp' 'conv2' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.44>
ST_25 : Operation 156 [2/7] (6.44ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 156 'sitodp' 'conv2' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.44>
ST_26 : Operation 157 [1/7] (6.44ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 157 'sitodp' 'conv2' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.97>
ST_27 : Operation 158 [14/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 158 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.97>
ST_28 : Operation 159 [13/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 159 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.97>
ST_29 : Operation 160 [12/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 160 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.97>
ST_30 : Operation 161 [11/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 161 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.97>
ST_31 : Operation 162 [10/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 162 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.97>
ST_32 : Operation 163 [9/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 163 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.97>
ST_33 : Operation 164 [8/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 164 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.44>
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%stage_sum_1_loc_load = load i64 %stage_sum_1_loc"   --->   Operation 165 'load' 'stage_sum_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 166 [7/7] (6.44ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 166 'sitodp' 'conv' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 167 [7/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 167 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.44>
ST_35 : Operation 168 [6/7] (6.44ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 168 'sitodp' 'conv' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 169 [6/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 169 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.44>
ST_36 : Operation 170 [5/7] (6.44ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 170 'sitodp' 'conv' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 171 [5/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 171 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.44>
ST_37 : Operation 172 [4/7] (6.44ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 172 'sitodp' 'conv' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 173 [4/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 173 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.44>
ST_38 : Operation 174 [3/7] (6.44ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 174 'sitodp' 'conv' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 175 [3/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 175 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.44>
ST_39 : Operation 176 [2/7] (6.44ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 176 'sitodp' 'conv' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 177 [2/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 177 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.44>
ST_40 : Operation 178 [1/7] (6.44ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 178 'sitodp' 'conv' <Predicate = true> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 179 [1/14] (3.97ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 179 'dmul' 'mul' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.21>
ST_41 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln256 = bitcast i64 %conv" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 180 'bitcast' 'bitcast_ln256' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln256, i32 52, i32 62" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 181 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i64 %bitcast_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 182 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln256_1 = bitcast i64 %mul" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 183 'bitcast' 'bitcast_ln256_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln256_1, i32 52, i32 62" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 184 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln256_1 = trunc i64 %bitcast_ln256_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 185 'trunc' 'trunc_ln256_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 186 [1/1] (1.63ns)   --->   "%icmp_ln256 = icmp_ne  i11 %tmp_s, i11 2047" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 186 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 187 [1/1] (3.21ns)   --->   "%icmp_ln256_1 = icmp_eq  i52 %trunc_ln256, i52 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 187 'icmp' 'icmp_ln256_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 188 [1/1] (1.63ns)   --->   "%icmp_ln256_2 = icmp_ne  i11 %tmp_3, i11 2047" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 188 'icmp' 'icmp_ln256_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 189 [1/1] (3.21ns)   --->   "%icmp_ln256_3 = icmp_eq  i52 %trunc_ln256_1, i52 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 189 'icmp' 'icmp_ln256_3' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 190 [4/4] (3.12ns)   --->   "%tmp_4 = fcmp_olt  i64 %conv, i64 %mul" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 190 'dcmp' 'tmp_4' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.12>
ST_42 : Operation 191 [3/4] (3.12ns)   --->   "%tmp_4 = fcmp_olt  i64 %conv, i64 %mul" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 191 'dcmp' 'tmp_4' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.12>
ST_43 : Operation 192 [2/4] (3.12ns)   --->   "%tmp_4 = fcmp_olt  i64 %conv, i64 %mul" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 192 'dcmp' 'tmp_4' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.12>
ST_44 : Operation 193 [1/4] (3.12ns)   --->   "%tmp_4 = fcmp_olt  i64 %conv, i64 %mul" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 193 'dcmp' 'tmp_4' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.36>
ST_45 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 25, i64 12" [benchmarks/rosetta/face-detection/src/face_detect.cpp:160]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln160' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_45 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 195 'specloopname' 'specloopname_ln199' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_45 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln256_1)   --->   "%or_ln256 = or i1 %icmp_ln256_1, i1 %icmp_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 196 'or' 'or_ln256' <Predicate = (icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln256_1)   --->   "%or_ln256_1 = or i1 %icmp_ln256_3, i1 %icmp_ln256_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 197 'or' 'or_ln256_1' <Predicate = (icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln256_1)   --->   "%and_ln256 = and i1 %or_ln256, i1 %or_ln256_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 198 'and' 'and_ln256' <Predicate = (icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln256_1 = and i1 %and_ln256, i1 %tmp_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 199 'and' 'and_ln256_1' <Predicate = (icmp_ln199)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %and_ln256_1, void %for.inc273, void %if.then270" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 200 'br' 'br_ln256' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_45 : Operation 201 [1/1] (1.58ns)   --->   "%store_ln156 = store i5 %add_ln199, i5 %i_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:156]   --->   Operation 201 'store' 'store_ln156' <Predicate = (icmp_ln199 & !and_ln256_1)> <Delay = 1.58>
ST_45 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln163 = store i64 %stage_sum_1_loc_load, i64 %stage_sum" [benchmarks/rosetta/face-detection/src/face_detect.cpp:163]   --->   Operation 202 'store' 'store_ln163' <Predicate = (icmp_ln199 & !and_ln256_1)> <Delay = 1.58>
ST_45 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln160 = store i32 %select_ln256, i32 %haar_counter" [benchmarks/rosetta/face-detection/src/face_detect.cpp:160]   --->   Operation 203 'store' 'store_ln160' <Predicate = (icmp_ln199 & !and_ln256_1)> <Delay = 1.58>
ST_45 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln199 = br void %Filters" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 204 'br' 'br_ln199' <Predicate = (icmp_ln199 & !and_ln256_1)> <Delay = 0.00>
ST_45 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %i" [benchmarks/rosetta/face-detection/src/face_detect.cpp:257]   --->   Operation 205 'zext' 'zext_ln257' <Predicate = (icmp_ln199 & and_ln256_1)> <Delay = 0.00>
ST_45 : Operation 206 [1/1] (1.78ns)   --->   "%sub_ln257 = sub i6 0, i6 %zext_ln257" [benchmarks/rosetta/face-detection/src/face_detect.cpp:257]   --->   Operation 206 'sub' 'sub_ln257' <Predicate = (icmp_ln199 & and_ln256_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln257 = br void %cleanup" [benchmarks/rosetta/face-detection/src/face_detect.cpp:257]   --->   Operation 207 'br' 'br_ln257' <Predicate = (icmp_ln199 & and_ln256_1)> <Delay = 1.58>
ST_45 : Operation 208 [1/1] (0.00ns)   --->   "%retval_0 = phi i6 %sub_ln257, void %if.then270, i6 1, void %cleanup.loopexit" [benchmarks/rosetta/face-detection/src/face_detect.cpp:257]   --->   Operation 208 'phi' 'retval_0' <Predicate = (and_ln256_1) | (!icmp_ln199)> <Delay = 0.00>
ST_45 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln262 = ret i6 %retval_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:262]   --->   Operation 209 'ret' 'ret_ln262' <Predicate = (and_ln256_1) | (!icmp_ln199)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SUM1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111133333333333]; IO mode=ap_memory:ce=0
Port [ SQSUM1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pt_x_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pt_y_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stages_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tree_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coord_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha1_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha2_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stages_thresh_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pt_y_val_read            (read             ) [ 0011111111111111111111111111111111111111111111]
pt_x_val_read            (read             ) [ 0011111111111111111111111111111111111111111111]
stage_sum_1_loc          (alloca           ) [ 0011111111111111111111111111111111111111111111]
a_loc                    (alloca           ) [ 0011111111111111110000000000000000000000000000]
tmp_26                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
zext_ln180               (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_27                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
zext_ln180_1             (zext             ) [ 0000000000000000000000000000000000000000000000]
add_ln180                (add              ) [ 0010000000000000000000000000000000000000000000]
add_ln176                (add              ) [ 0011000000000000000000000000000000000000000000]
add_ln177                (add              ) [ 0010000000000000000000000000000000000000000000]
add_ln180_1              (add              ) [ 0001000000000000000000000000000000000000000000]
add_ln181                (add              ) [ 0001000000000000000000000000000000000000000000]
tmp_28                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
zext_ln182               (zext             ) [ 0000000000000000000000000000000000000000000000]
tmp_29                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
zext_ln182_1             (zext             ) [ 0000000000000000000000000000000000000000000000]
add_ln182                (add              ) [ 0001000000000000000000000000000000000000000000]
zext_ln180_2             (zext             ) [ 0000000000000000000000000000000000000000000000]
SUM1_data_addr           (getelementptr    ) [ 0000100000000000000000000000000000000000000000]
SQSUM1_data_addr         (getelementptr    ) [ 0000100000000000000000000000000000000000000000]
zext_ln181               (zext             ) [ 0000000000000000000000000000000000000000000000]
SUM1_data_addr_2         (getelementptr    ) [ 0000100000000000000000000000000000000000000000]
SQSUM1_data_addr_2       (getelementptr    ) [ 0000100000000000000000000000000000000000000000]
add_ln182_1              (add              ) [ 0000100000000000000000000000000000000000000000]
add_ln183                (add              ) [ 0000110000000000000000000000000000000000000000]
SQSUM1_data_load         (load             ) [ 0000010000000000000000000000000000000000000000]
SQSUM1_data_load_1       (load             ) [ 0000010000000000000000000000000000000000000000]
zext_ln182_2             (zext             ) [ 0000000000000000000000000000000000000000000000]
SUM1_data_addr_3         (getelementptr    ) [ 0000010000000000000000000000000000000000000000]
SQSUM1_data_addr_3       (getelementptr    ) [ 0000010000000000000000000000000000000000000000]
SUM1_data_load           (load             ) [ 0000010000000000000000000000000000000000000000]
SUM1_data_load_1         (load             ) [ 0000010000000000000000000000000000000000000000]
sub_ln176                (sub              ) [ 0000001000000000000000000000000000000000000000]
zext_ln183               (zext             ) [ 0000000000000000000000000000000000000000000000]
SUM1_data_addr_4         (getelementptr    ) [ 0000001000000000000000000000000000000000000000]
SQSUM1_data_addr_4       (getelementptr    ) [ 0000001000000000000000000000000000000000000000]
SQSUM1_data_load_2       (load             ) [ 0000001000000000000000000000000000000000000000]
sub_ln181                (sub              ) [ 0000001000000000000000000000000000000000000000]
SUM1_data_load_2         (load             ) [ 0000001000000000000000000000000000000000000000]
sub_ln177                (sub              ) [ 0000000100000000000000000000000000000000000000]
SQSUM1_data_load_3       (load             ) [ 0000000100000000000000000000000000000000000000]
sub_ln182                (sub              ) [ 0000000100000000000000000000000000000000000000]
SUM1_data_load_3         (load             ) [ 0000000100000000000000000000000000000000000000]
stddev                   (add              ) [ 0000000011111000000000000000000000000000000000]
mean                     (add              ) [ 0000000010000000000000000000000000000000000000]
sext_ln180               (sext             ) [ 0000000001111000000000000000000000000000000000]
shl_ln                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
sext_ln185               (sext             ) [ 0000000000000000000000000000000000000000000000]
shl_ln185_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
sext_ln185_1             (sext             ) [ 0000000000000000000000000000000000000000000000]
stddev_1                 (add              ) [ 0000000000000100000000000000000000000000000000]
mul_ln186                (mul              ) [ 0000000000000100000000000000000000000000000000]
sext_ln159               (sext             ) [ 0000000000000000000000000000000000000000000000]
stddev_2                 (sub              ) [ 0000000000000011000000000000000000000000000000]
icmp_ln188               (icmp             ) [ 0000000000000001110000000000000000000000000000]
br_ln188                 (br               ) [ 0000000000000001110000000000000000000000000000]
trunc_ln189              (trunc            ) [ 0000000000000000100000000000000000000000000000]
call_ln189               (call             ) [ 0000000000000000000000000000000000000000000000]
a_loc_load               (load             ) [ 0000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 0000000000000000000000000000000000000000000000]
stddev_0                 (phi              ) [ 0000000000000000111111111111111111111111111111]
haar_counter             (alloca           ) [ 0000000000000000011111111111111111111111111111]
stage_sum                (alloca           ) [ 0000000000000000011111111111111111111111111111]
i_2                      (alloca           ) [ 0000000000000000011111111111111111111111111111]
store_ln156              (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln163              (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln160              (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln199                 (br               ) [ 0000000000000000000000000000000000000000000000]
i                        (load             ) [ 0000000000000000000111111111111111111111111111]
icmp_ln199               (icmp             ) [ 0000000000000000001111111111111111111111111111]
add_ln199                (add              ) [ 0000000000000000000111111111111111111111111111]
br_ln199                 (br               ) [ 0000000000000000000000000000000000000000000000]
zext_ln199               (zext             ) [ 0000000000000000000000000000000000000000000000]
stages_array_addr        (getelementptr    ) [ 0000000000000000000100000000000000000000000000]
stages_thresh_array_addr (getelementptr    ) [ 0000000000000000000100000000000000000000000000]
br_ln0                   (br               ) [ 0000000000000000001111111111111111111111111111]
stages_array_load        (load             ) [ 0000000000000000000010000000000000000000000000]
stages_thresh_array_load (load             ) [ 0000000000000000000010000000000000000000000000]
haar_counter_load        (load             ) [ 0000000000000000000001000000000000000000000000]
stage_sum_load           (load             ) [ 0000000000000000000001000000000000000000000000]
zext_ln200               (zext             ) [ 0000000000000000000000000000000000000000000000]
icmp_ln200               (icmp             ) [ 0000000000000000000000000000000000000000000000]
empty                    (trunc            ) [ 0000000000000000000000000000000000000000000000]
add_ln200                (add              ) [ 0000000000000000000001000000000000000000000000]
haar_counter_2           (add              ) [ 0000000000000000000000000000000000000000000000]
select_ln256             (select           ) [ 0000000000000000001001111111111111111111111111]
sext_ln256               (sext             ) [ 0000000000000000000001111110000000000000000000]
call_ln200               (call             ) [ 0000000000000000000000000000000000000000000000]
conv2                    (sitodp           ) [ 0000000000000000000000000001111111111111100000]
stage_sum_1_loc_load     (load             ) [ 0000000000000000001000000000000000011111111111]
conv                     (sitodp           ) [ 0000000000000000000000000000000000000000011110]
mul                      (dmul             ) [ 0000000000000000000000000000000000000000011110]
bitcast_ln256            (bitcast          ) [ 0000000000000000000000000000000000000000000000]
tmp_s                    (partselect       ) [ 0000000000000000000000000000000000000000000000]
trunc_ln256              (trunc            ) [ 0000000000000000000000000000000000000000000000]
bitcast_ln256_1          (bitcast          ) [ 0000000000000000000000000000000000000000000000]
tmp_3                    (partselect       ) [ 0000000000000000000000000000000000000000000000]
trunc_ln256_1            (trunc            ) [ 0000000000000000000000000000000000000000000000]
icmp_ln256               (icmp             ) [ 0000000000000000001000000000000000000000001111]
icmp_ln256_1             (icmp             ) [ 0000000000000000001000000000000000000000001111]
icmp_ln256_2             (icmp             ) [ 0000000000000000001000000000000000000000001111]
icmp_ln256_3             (icmp             ) [ 0000000000000000001000000000000000000000001111]
tmp_4                    (dcmp             ) [ 0000000000000000001000000000000000000000000001]
speclooptripcount_ln160  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln199       (specloopname     ) [ 0000000000000000000000000000000000000000000000]
or_ln256                 (or               ) [ 0000000000000000000000000000000000000000000000]
or_ln256_1               (or               ) [ 0000000000000000000000000000000000000000000000]
and_ln256                (and              ) [ 0000000000000000000000000000000000000000000000]
and_ln256_1              (and              ) [ 0000000000000000001111111111111111111111111111]
br_ln256                 (br               ) [ 0000000000000000000000000000000000000000000000]
store_ln156              (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln163              (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln160              (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln199                 (br               ) [ 0000000000000000000000000000000000000000000000]
zext_ln257               (zext             ) [ 0000000000000000000000000000000000000000000000]
sub_ln257                (sub              ) [ 0000000000000000000000000000000000000000000000]
br_ln257                 (br               ) [ 0000000000000000000000000000000000000000000000]
retval_0                 (phi              ) [ 0000000000000000000000000000000000000000000001]
ret_ln262                (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SUM1_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SUM1_data"/><MemPortTyVec>1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SQSUM1_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SQSUM1_data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pt_x_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_x_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pt_y_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_y_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stages_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tree_thresh_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_array0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_array1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coord_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coord_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="coord_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_array2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="alpha1_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha1_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="alpha2_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha2_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rectangles_array0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rectangles_array2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rectangles_array1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rectangles_array3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rectangles_array4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rectangles_array6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rectangles_array5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rectangles_array7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rectangles_array8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rectangles_array10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rectangles_array9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rectangles_array11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="stages_thresh_array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i32.i9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cascadeClassifier_Pipeline_VITIS_LOOP_379_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cascadeClassifier_Pipeline_Filters"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="27"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="stage_sum_1_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stage_sum_1_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="haar_counter_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="haar_counter/17 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stage_sum_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stage_sum/17 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/17 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pt_y_val_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pt_y_val_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pt_x_val_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="17" slack="0"/>
<pin id="146" dir="0" index="1" bw="17" slack="0"/>
<pin id="147" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pt_x_val_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="SUM1_data_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="17" slack="0"/>
<pin id="154" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="SQSUM1_data_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="17" slack="0"/>
<pin id="161" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="17" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="170" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="1"/>
<pin id="172" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SQSUM1_data_load/3 SQSUM1_data_load_1/3 SQSUM1_data_load_2/4 SQSUM1_data_load_3/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="SUM1_data_addr_2_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="17" slack="0"/>
<pin id="178" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr_2/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="SQSUM1_data_addr_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="17" slack="0"/>
<pin id="185" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr_2/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="1"/>
<pin id="197" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SUM1_data_load/3 SUM1_data_load_1/3 SUM1_data_load_2/4 SUM1_data_load_3/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="SUM1_data_addr_3_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="17" slack="0"/>
<pin id="204" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr_3/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="SQSUM1_data_addr_3_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="17" slack="0"/>
<pin id="211" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr_3/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="SUM1_data_addr_4_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="17" slack="0"/>
<pin id="220" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr_4/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="SQSUM1_data_addr_4_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="17" slack="0"/>
<pin id="227" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr_4/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="stages_array_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stages_array_addr/18 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stages_array_load/18 "/>
</bind>
</comp>

<comp id="245" class="1004" name="stages_thresh_array_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stages_thresh_array_addr/18 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stages_thresh_array_load/18 "/>
</bind>
</comp>

<comp id="258" class="1005" name="stddev_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2"/>
<pin id="260" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="stddev_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="stddev_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="2"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stddev_0/17 "/>
</bind>
</comp>

<comp id="270" class="1005" name="retval_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="27"/>
<pin id="272" dir="1" index="1" bw="6" slack="27"/>
</pin_list>
<bind>
<opset="retval_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="retval_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="27"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0/45 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="14"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/15 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_cascadeClassifier_Pipeline_Filters_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="64" slack="0"/>
<pin id="291" dir="0" index="3" bw="8" slack="0"/>
<pin id="292" dir="0" index="4" bw="32" slack="3"/>
<pin id="293" dir="0" index="5" bw="8" slack="19"/>
<pin id="294" dir="0" index="6" bw="17" slack="19"/>
<pin id="295" dir="0" index="7" bw="32" slack="0"/>
<pin id="296" dir="0" index="8" bw="64" slack="19"/>
<pin id="297" dir="0" index="9" bw="13" slack="0"/>
<pin id="298" dir="0" index="10" bw="13" slack="0"/>
<pin id="299" dir="0" index="11" bw="14" slack="0"/>
<pin id="300" dir="0" index="12" bw="32" slack="0"/>
<pin id="301" dir="0" index="13" bw="32" slack="0"/>
<pin id="302" dir="0" index="14" bw="32" slack="0"/>
<pin id="303" dir="0" index="15" bw="14" slack="0"/>
<pin id="304" dir="0" index="16" bw="14" slack="0"/>
<pin id="305" dir="0" index="17" bw="14" slack="0"/>
<pin id="306" dir="0" index="18" bw="5" slack="0"/>
<pin id="307" dir="0" index="19" bw="5" slack="0"/>
<pin id="308" dir="0" index="20" bw="5" slack="0"/>
<pin id="309" dir="0" index="21" bw="5" slack="0"/>
<pin id="310" dir="0" index="22" bw="5" slack="0"/>
<pin id="311" dir="0" index="23" bw="5" slack="0"/>
<pin id="312" dir="0" index="24" bw="5" slack="0"/>
<pin id="313" dir="0" index="25" bw="5" slack="0"/>
<pin id="314" dir="0" index="26" bw="5" slack="0"/>
<pin id="315" dir="0" index="27" bw="4" slack="0"/>
<pin id="316" dir="0" index="28" bw="5" slack="0"/>
<pin id="317" dir="0" index="29" bw="4" slack="0"/>
<pin id="318" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln200/20 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/27 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="0" index="1" bw="64" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/41 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2/20 conv/34 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln186/8 "/>
</bind>
</comp>

<comp id="359" class="1005" name="reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_load SQSUM1_data_load_2 SQSUM1_data_load_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_load SUM1_data_load_2 SUM1_data_load_3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2 conv "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_26_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln180_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_27_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln180_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="0"/>
<pin id="397" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln180_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="14" slack="0"/>
<pin id="402" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln176_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="17" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln177_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln180_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="17" slack="1"/>
<pin id="419" dir="0" index="1" bw="17" slack="1"/>
<pin id="420" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln181_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="17" slack="1"/>
<pin id="423" dir="0" index="1" bw="17" slack="1"/>
<pin id="424" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_28_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="1"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln182_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_29_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="1"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln182_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="14" slack="0"/>
<pin id="445" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln182_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="14" slack="0"/>
<pin id="450" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln180_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln181_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="17" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln182_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="17" slack="1"/>
<pin id="465" dir="0" index="1" bw="17" slack="2"/>
<pin id="466" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln183_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="17" slack="1"/>
<pin id="469" dir="0" index="1" bw="17" slack="2"/>
<pin id="470" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln182_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="17" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182_2/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sub_ln176_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln176/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln183_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="17" slack="2"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sub_ln181_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln181/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sub_ln177_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="0" index="1" bw="32" slack="1"/>
<pin id="494" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln177/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sub_ln182_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="0" index="1" bw="32" slack="1"/>
<pin id="499" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln182/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="stddev_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stddev/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mean_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mean/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln180_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="shl_ln_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="41" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="5"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln185_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="41" slack="0"/>
<pin id="525" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185/12 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln185_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="38" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="5"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln185_1/12 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln185_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="38" slack="0"/>
<pin id="536" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185_1/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="stddev_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="41" slack="0"/>
<pin id="540" dir="0" index="1" bw="38" slack="0"/>
<pin id="541" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stddev_1/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln159_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="42" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="stddev_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="42" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="1"/>
<pin id="550" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="stddev_2/13 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln188_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln189_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="2"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/15 "/>
</bind>
</comp>

<comp id="561" class="1004" name="a_loc_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="16"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_loc_load/17 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln156_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/17 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln163_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="0"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/17 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln160_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/17 "/>
</bind>
</comp>

<comp id="580" class="1004" name="i_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="1"/>
<pin id="582" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/18 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln199_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/18 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln199_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="5" slack="27"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/18 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln199_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199/18 "/>
</bind>
</comp>

<comp id="601" class="1004" name="haar_counter_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="3"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="haar_counter_load/20 "/>
</bind>
</comp>

<comp id="605" class="1004" name="stage_sum_load_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="3"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage_sum_load/20 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln200_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/20 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln200_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/20 "/>
</bind>
</comp>

<comp id="617" class="1004" name="empty_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/20 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln200_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/20 "/>
</bind>
</comp>

<comp id="627" class="1004" name="haar_counter_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="haar_counter_2/20 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln256_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="32" slack="0"/>
<pin id="637" dir="1" index="3" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln256/20 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln256_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln256/20 "/>
</bind>
</comp>

<comp id="645" class="1004" name="stage_sum_1_loc_load_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="33"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage_sum_1_loc_load/34 "/>
</bind>
</comp>

<comp id="649" class="1004" name="bitcast_ln256_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="1"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln256/41 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_s_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="0"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="0" index="3" bw="7" slack="0"/>
<pin id="658" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/41 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln256_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/41 "/>
</bind>
</comp>

<comp id="667" class="1004" name="bitcast_ln256_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="1"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln256_1/41 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="0" index="2" bw="7" slack="0"/>
<pin id="674" dir="0" index="3" bw="7" slack="0"/>
<pin id="675" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/41 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln256_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256_1/41 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln256_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="11" slack="0"/>
<pin id="686" dir="0" index="1" bw="11" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/41 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln256_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="52" slack="0"/>
<pin id="692" dir="0" index="1" bw="52" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256_1/41 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln256_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="11" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256_2/41 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln256_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="52" slack="0"/>
<pin id="704" dir="0" index="1" bw="52" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256_3/41 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln256_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="4"/>
<pin id="710" dir="0" index="1" bw="1" slack="4"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln256/45 "/>
</bind>
</comp>

<comp id="712" class="1004" name="or_ln256_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="4"/>
<pin id="714" dir="0" index="1" bw="1" slack="4"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln256_1/45 "/>
</bind>
</comp>

<comp id="716" class="1004" name="and_ln256_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln256/45 "/>
</bind>
</comp>

<comp id="722" class="1004" name="and_ln256_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="1"/>
<pin id="725" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln256_1/45 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln156_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="27"/>
<pin id="729" dir="0" index="1" bw="5" slack="28"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/45 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln163_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="733" dir="0" index="1" bw="64" slack="28"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/45 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln160_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="25"/>
<pin id="737" dir="0" index="1" bw="32" slack="28"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/45 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln257_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="741" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/45 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sub_ln257_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="5" slack="0"/>
<pin id="745" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln257/45 "/>
</bind>
</comp>

<comp id="749" class="1005" name="pt_y_val_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="19"/>
<pin id="751" dir="1" index="1" bw="8" slack="19"/>
</pin_list>
<bind>
<opset="pt_y_val_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="pt_x_val_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="17" slack="1"/>
<pin id="756" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="pt_x_val_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="stage_sum_1_loc_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="19"/>
<pin id="763" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="stage_sum_1_loc "/>
</bind>
</comp>

<comp id="767" class="1005" name="a_loc_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="14"/>
<pin id="769" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="a_loc "/>
</bind>
</comp>

<comp id="773" class="1005" name="add_ln180_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="17" slack="1"/>
<pin id="775" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="779" class="1005" name="add_ln176_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="17" slack="1"/>
<pin id="781" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln177_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="1"/>
<pin id="787" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln177 "/>
</bind>
</comp>

<comp id="791" class="1005" name="add_ln180_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="17" slack="1"/>
<pin id="793" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln181_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="17" slack="1"/>
<pin id="798" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln182_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="17" slack="1"/>
<pin id="803" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln182 "/>
</bind>
</comp>

<comp id="807" class="1005" name="SUM1_data_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="17" slack="1"/>
<pin id="809" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="SQSUM1_data_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="17" slack="1"/>
<pin id="814" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="SUM1_data_addr_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="17" slack="1"/>
<pin id="819" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr_2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="SQSUM1_data_addr_2_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="17" slack="1"/>
<pin id="824" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr_2 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln182_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="17" slack="1"/>
<pin id="829" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln182_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_ln183_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="17" slack="2"/>
<pin id="834" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln183 "/>
</bind>
</comp>

<comp id="837" class="1005" name="SQSUM1_data_load_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_load_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="SUM1_data_addr_3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="17" slack="1"/>
<pin id="844" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr_3 "/>
</bind>
</comp>

<comp id="847" class="1005" name="SQSUM1_data_addr_3_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="17" slack="1"/>
<pin id="849" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr_3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="SUM1_data_load_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_load_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="sub_ln176_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln176 "/>
</bind>
</comp>

<comp id="862" class="1005" name="SUM1_data_addr_4_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="17" slack="1"/>
<pin id="864" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr_4 "/>
</bind>
</comp>

<comp id="867" class="1005" name="SQSUM1_data_addr_4_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="17" slack="1"/>
<pin id="869" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr_4 "/>
</bind>
</comp>

<comp id="872" class="1005" name="sub_ln181_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln181 "/>
</bind>
</comp>

<comp id="877" class="1005" name="sub_ln177_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln177 "/>
</bind>
</comp>

<comp id="882" class="1005" name="sub_ln182_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln182 "/>
</bind>
</comp>

<comp id="887" class="1005" name="stddev_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="5"/>
<pin id="889" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="stddev "/>
</bind>
</comp>

<comp id="893" class="1005" name="mean_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean "/>
</bind>
</comp>

<comp id="898" class="1005" name="sext_ln180_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="64" slack="1"/>
<pin id="900" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180 "/>
</bind>
</comp>

<comp id="904" class="1005" name="stddev_1_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="42" slack="1"/>
<pin id="906" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="stddev_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="mul_ln186_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="64" slack="1"/>
<pin id="911" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln186 "/>
</bind>
</comp>

<comp id="914" class="1005" name="stddev_2_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="1"/>
<pin id="916" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="stddev_2 "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln188_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln188 "/>
</bind>
</comp>

<comp id="924" class="1005" name="trunc_ln189_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln189 "/>
</bind>
</comp>

<comp id="929" class="1005" name="haar_counter_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="haar_counter "/>
</bind>
</comp>

<comp id="936" class="1005" name="stage_sum_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="stage_sum "/>
</bind>
</comp>

<comp id="943" class="1005" name="i_2_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="5" slack="0"/>
<pin id="945" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="953" class="1005" name="icmp_ln199_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="27"/>
<pin id="955" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln199_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="27"/>
<pin id="959" dir="1" index="1" bw="5" slack="27"/>
</pin_list>
<bind>
<opset="add_ln199 "/>
</bind>
</comp>

<comp id="962" class="1005" name="stages_array_addr_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="5" slack="1"/>
<pin id="964" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="stages_array_addr "/>
</bind>
</comp>

<comp id="967" class="1005" name="stages_thresh_array_addr_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="5" slack="1"/>
<pin id="969" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="stages_thresh_array_addr "/>
</bind>
</comp>

<comp id="972" class="1005" name="stages_array_load_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="1"/>
<pin id="974" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="stages_array_load "/>
</bind>
</comp>

<comp id="979" class="1005" name="stages_thresh_array_load_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="12" slack="1"/>
<pin id="981" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="stages_thresh_array_load "/>
</bind>
</comp>

<comp id="990" class="1005" name="add_ln200_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="1"/>
<pin id="992" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln200 "/>
</bind>
</comp>

<comp id="995" class="1005" name="select_ln256_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="25"/>
<pin id="997" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="select_ln256 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="sext_ln256_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln256 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="mul_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="1"/>
<pin id="1010" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1014" class="1005" name="icmp_ln256_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="4"/>
<pin id="1016" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln256 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="icmp_ln256_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="4"/>
<pin id="1021" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln256_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="icmp_ln256_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="4"/>
<pin id="1026" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln256_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="icmp_ln256_3_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="4"/>
<pin id="1031" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln256_3 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_4_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="82" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="82" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="157" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="72" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="72" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="198"><net_src comp="150" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="174" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="72" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="72" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="215"><net_src comp="200" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="72" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="231"><net_src comp="216" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="72" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="82" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="116" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="80" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="319"><net_src comp="92" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="320"><net_src comp="258" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="322"><net_src comp="10" pin="0"/><net_sink comp="287" pin=9"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="287" pin=10"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="287" pin=11"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="287" pin=12"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="287" pin=13"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="287" pin=14"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="287" pin=15"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="287" pin=16"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="287" pin=17"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="287" pin=18"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="287" pin=19"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="287" pin=20"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="287" pin=21"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="287" pin=22"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="287" pin=23"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="287" pin=24"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="287" pin=25"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="287" pin=26"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="287" pin=27"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="287" pin=28"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="287" pin=29"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="362"><net_src comp="164" pin="7"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="164" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="189" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="189" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="352" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="138" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="138" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="144" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="138" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="62" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="66" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="432" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="474"><net_src comp="471" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="480"><net_src comp="359" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="490"><net_src comp="364" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="359" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="364" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="359" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="364" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="521"><net_src comp="74" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="76" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="78" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="66" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="537"><net_src comp="527" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="523" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="569"><net_src comp="84" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="72" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="86" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="587"><net_src comp="580" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="580" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="90" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="580" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="604"><net_src comp="601" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="608"><net_src comp="605" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="601" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="626"><net_src comp="621" pin="2"/><net_sink comp="287" pin=3"/></net>

<net id="631"><net_src comp="609" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="601" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="612" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="601" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="641" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="648"><net_src comp="645" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="652"><net_src comp="369" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="96" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="98" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="100" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="666"><net_src comp="649" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="676"><net_src comp="96" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="667" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="98" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="100" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="683"><net_src comp="667" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="653" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="102" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="663" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="104" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="670" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="102" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="680" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="104" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="720"><net_src comp="708" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="746"><net_src comp="66" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="742" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="752"><net_src comp="138" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="287" pin=5"/></net>

<net id="757"><net_src comp="144" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="287" pin=6"/></net>

<net id="764"><net_src comp="118" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="287" pin=8"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="770"><net_src comp="122" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="776"><net_src comp="399" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="782"><net_src comp="405" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="788"><net_src comp="411" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="794"><net_src comp="417" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="799"><net_src comp="421" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="804"><net_src comp="447" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="810"><net_src comp="150" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="815"><net_src comp="157" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="820"><net_src comp="174" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="825"><net_src comp="181" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="830"><net_src comp="463" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="835"><net_src comp="467" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="840"><net_src comp="164" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="845"><net_src comp="200" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="850"><net_src comp="207" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="855"><net_src comp="189" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="860"><net_src comp="476" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="865"><net_src comp="216" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="870"><net_src comp="223" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="875"><net_src comp="486" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="880"><net_src comp="491" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="885"><net_src comp="496" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="890"><net_src comp="501" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="896"><net_src comp="506" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="901"><net_src comp="511" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="907"><net_src comp="538" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="912"><net_src comp="355" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="917"><net_src comp="547" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="923"><net_src comp="552" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="557" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="932"><net_src comp="126" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="939"><net_src comp="130" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="946"><net_src comp="134" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="956"><net_src comp="583" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="589" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="965"><net_src comp="232" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="970"><net_src comp="245" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="975"><net_src comp="239" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="982"><net_src comp="252" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="993"><net_src comp="621" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="287" pin=3"/></net>

<net id="998"><net_src comp="633" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1003"><net_src comp="641" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1011"><net_src comp="343" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1017"><net_src comp="684" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1022"><net_src comp="690" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1027"><net_src comp="696" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1032"><net_src comp="702" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1037"><net_src comp="348" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="722" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stages_array | {}
	Port: tree_thresh_array | {}
	Port: weights_array0 | {}
	Port: weights_array1 | {}
	Port: coord_8 | {20 21 }
	Port: coord_9 | {20 21 }
	Port: coord_10 | {20 21 }
	Port: weights_array2 | {}
	Port: alpha1_array | {}
	Port: alpha2_array | {}
	Port: rectangles_array0 | {}
	Port: rectangles_array2 | {}
	Port: rectangles_array1 | {}
	Port: rectangles_array3 | {}
	Port: rectangles_array4 | {}
	Port: rectangles_array6 | {}
	Port: rectangles_array5 | {}
	Port: rectangles_array7 | {}
	Port: rectangles_array8 | {}
	Port: rectangles_array10 | {}
	Port: rectangles_array9 | {}
	Port: rectangles_array11 | {}
	Port: stages_thresh_array | {}
 - Input state : 
	Port: cascadeClassifier : SUM1_data | {3 4 5 6 20 21 }
	Port: cascadeClassifier : SQSUM1_data | {3 4 5 6 }
	Port: cascadeClassifier : pt_x_val | {1 }
	Port: cascadeClassifier : pt_y_val | {1 }
	Port: cascadeClassifier : stages_array | {18 19 }
	Port: cascadeClassifier : tree_thresh_array | {20 21 }
	Port: cascadeClassifier : weights_array0 | {20 21 }
	Port: cascadeClassifier : weights_array1 | {20 21 }
	Port: cascadeClassifier : coord_8 | {20 21 }
	Port: cascadeClassifier : coord_9 | {20 21 }
	Port: cascadeClassifier : coord_10 | {20 21 }
	Port: cascadeClassifier : weights_array2 | {20 21 }
	Port: cascadeClassifier : alpha1_array | {20 21 }
	Port: cascadeClassifier : alpha2_array | {20 21 }
	Port: cascadeClassifier : rectangles_array0 | {20 21 }
	Port: cascadeClassifier : rectangles_array2 | {20 21 }
	Port: cascadeClassifier : rectangles_array1 | {20 21 }
	Port: cascadeClassifier : rectangles_array3 | {20 21 }
	Port: cascadeClassifier : rectangles_array4 | {20 21 }
	Port: cascadeClassifier : rectangles_array6 | {20 21 }
	Port: cascadeClassifier : rectangles_array5 | {20 21 }
	Port: cascadeClassifier : rectangles_array7 | {20 21 }
	Port: cascadeClassifier : rectangles_array8 | {20 21 }
	Port: cascadeClassifier : rectangles_array10 | {20 21 }
	Port: cascadeClassifier : rectangles_array9 | {20 21 }
	Port: cascadeClassifier : rectangles_array11 | {20 21 }
	Port: cascadeClassifier : stages_thresh_array | {18 19 }
  - Chain level:
	State 1
		zext_ln180 : 1
		zext_ln180_1 : 1
		add_ln180 : 2
	State 2
		zext_ln182 : 1
		zext_ln182_1 : 1
		add_ln182 : 2
	State 3
		SUM1_data_addr : 1
		SQSUM1_data_addr : 1
		SQSUM1_data_load : 2
		SUM1_data_addr_2 : 1
		SQSUM1_data_addr_2 : 1
		SQSUM1_data_load_1 : 2
		SUM1_data_load : 2
		SUM1_data_load_1 : 2
	State 4
		SUM1_data_addr_3 : 1
		SQSUM1_data_addr_3 : 1
		SQSUM1_data_load_2 : 2
		SUM1_data_load_2 : 2
	State 5
		SUM1_data_addr_4 : 1
		SQSUM1_data_addr_4 : 1
		SQSUM1_data_load_3 : 2
		SUM1_data_load_3 : 2
	State 6
	State 7
	State 8
		mul_ln186 : 1
	State 9
	State 10
	State 11
	State 12
		sext_ln185 : 1
		sext_ln185_1 : 1
		stddev_1 : 2
	State 13
		stddev_2 : 1
	State 14
	State 15
		call_ln189 : 1
	State 16
	State 17
		stddev_0 : 1
		store_ln156 : 1
		store_ln163 : 1
		store_ln160 : 1
	State 18
		icmp_ln199 : 1
		add_ln199 : 1
		br_ln199 : 2
		zext_ln199 : 1
		stages_array_addr : 2
		stages_array_load : 3
		stages_thresh_array_addr : 2
		stages_thresh_array_load : 3
	State 19
	State 20
		empty : 1
		add_ln200 : 2
		call_ln200 : 3
		haar_counter_2 : 1
		select_ln256 : 2
		conv2 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		conv : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		tmp_s : 1
		trunc_ln256 : 1
		tmp_3 : 1
		trunc_ln256_1 : 1
		icmp_ln256 : 2
		icmp_ln256_1 : 2
		icmp_ln256_2 : 2
		icmp_ln256_3 : 2
	State 42
	State 43
	State 44
	State 45
		sub_ln257 : 1
		retval_0 : 2
		ret_ln262 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281 |    0    |    0    |   192   |   166   |
|          |      grp_cascadeClassifier_Pipeline_Filters_fu_287     |    4    | 49.5488 |   2456  |   1776  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                       grp_fu_343                       |    10   |    0    |   558   |   678   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    add_ln180_fu_399                    |    0    |    0    |    0    |    23   |
|          |                    add_ln176_fu_405                    |    0    |    0    |    0    |    24   |
|          |                    add_ln177_fu_411                    |    0    |    0    |    0    |    15   |
|          |                   add_ln180_1_fu_417                   |    0    |    0    |    0    |    24   |
|          |                    add_ln181_fu_421                    |    0    |    0    |    0    |    24   |
|          |                    add_ln182_fu_447                    |    0    |    0    |    0    |    23   |
|    add   |                   add_ln182_1_fu_463                   |    0    |    0    |    0    |    24   |
|          |                    add_ln183_fu_467                    |    0    |    0    |    0    |    24   |
|          |                      stddev_fu_501                     |    0    |    0    |    0    |    39   |
|          |                       mean_fu_506                      |    0    |    0    |    0    |    39   |
|          |                     stddev_1_fu_538                    |    0    |    0    |    0    |    48   |
|          |                    add_ln199_fu_589                    |    0    |    0    |    0    |    13   |
|          |                    add_ln200_fu_621                    |    0    |    0    |    0    |    15   |
|          |                  haar_counter_2_fu_627                 |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    icmp_ln188_fu_552                   |    0    |    0    |    0    |    71   |
|          |                    icmp_ln199_fu_583                   |    0    |    0    |    0    |    13   |
|          |                    icmp_ln200_fu_612                   |    0    |    0    |    0    |    15   |
|   icmp   |                    icmp_ln256_fu_684                   |    0    |    0    |    0    |    12   |
|          |                   icmp_ln256_1_fu_690                  |    0    |    0    |    0    |    59   |
|          |                   icmp_ln256_2_fu_696                  |    0    |    0    |    0    |    12   |
|          |                   icmp_ln256_3_fu_702                  |    0    |    0    |    0    |    59   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    sub_ln176_fu_476                    |    0    |    0    |    0    |    39   |
|          |                    sub_ln181_fu_486                    |    0    |    0    |    0    |    39   |
|    sub   |                    sub_ln177_fu_491                    |    0    |    0    |    0    |    39   |
|          |                    sub_ln182_fu_496                    |    0    |    0    |    0    |    39   |
|          |                     stddev_2_fu_547                    |    0    |    0    |    0    |    71   |
|          |                    sub_ln257_fu_742                    |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                       grp_fu_355                       |    4    |    0    |    51   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  select  |                   select_ln256_fu_633                  |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    or    |                     or_ln256_fu_708                    |    0    |    0    |    0    |    2    |
|          |                    or_ln256_1_fu_712                   |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    and   |                    and_ln256_fu_716                    |    0    |    0    |    0    |    2    |
|          |                   and_ln256_1_fu_722                   |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                pt_y_val_read_read_fu_138               |    0    |    0    |    0    |    0    |
|          |                pt_x_val_read_read_fu_144               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   dcmp   |                       grp_fu_348                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                       grp_fu_352                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                      tmp_26_fu_375                     |    0    |    0    |    0    |    0    |
|          |                      tmp_27_fu_387                     |    0    |    0    |    0    |    0    |
|bitconcatenate|                      tmp_28_fu_425                     |    0    |    0    |    0    |    0    |
|          |                      tmp_29_fu_436                     |    0    |    0    |    0    |    0    |
|          |                      shl_ln_fu_516                     |    0    |    0    |    0    |    0    |
|          |                   shl_ln185_1_fu_527                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    zext_ln180_fu_383                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln180_1_fu_395                  |    0    |    0    |    0    |    0    |
|          |                    zext_ln182_fu_432                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln182_1_fu_443                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln180_2_fu_453                  |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln181_fu_458                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln182_2_fu_471                  |    0    |    0    |    0    |    0    |
|          |                    zext_ln183_fu_481                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln199_fu_595                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln200_fu_609                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln257_fu_739                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    sext_ln180_fu_511                   |    0    |    0    |    0    |    0    |
|          |                    sext_ln185_fu_523                   |    0    |    0    |    0    |    0    |
|   sext   |                   sext_ln185_1_fu_534                  |    0    |    0    |    0    |    0    |
|          |                    sext_ln159_fu_544                   |    0    |    0    |    0    |    0    |
|          |                    sext_ln256_fu_641                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                   trunc_ln189_fu_557                   |    0    |    0    |    0    |    0    |
|   trunc  |                      empty_fu_617                      |    0    |    0    |    0    |    0    |
|          |                   trunc_ln256_fu_663                   |    0    |    0    |    0    |    0    |
|          |                  trunc_ln256_1_fu_680                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|partselect|                      tmp_s_fu_653                      |    0    |    0    |    0    |    0    |
|          |                      tmp_3_fu_670                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    18   | 49.5488 |   3257  |   3515  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   SQSUM1_data_addr_2_reg_822   |   17   |
|   SQSUM1_data_addr_3_reg_847   |   17   |
|   SQSUM1_data_addr_4_reg_867   |   17   |
|    SQSUM1_data_addr_reg_812    |   17   |
|   SQSUM1_data_load_1_reg_837   |   32   |
|    SUM1_data_addr_2_reg_817    |   17   |
|    SUM1_data_addr_3_reg_842    |   17   |
|    SUM1_data_addr_4_reg_862    |   17   |
|     SUM1_data_addr_reg_807     |   17   |
|    SUM1_data_load_1_reg_852    |   32   |
|          a_loc_reg_767         |   32   |
|        add_ln176_reg_779       |   17   |
|        add_ln177_reg_785       |    8   |
|       add_ln180_1_reg_791      |   17   |
|        add_ln180_reg_773       |   17   |
|        add_ln181_reg_796       |   17   |
|       add_ln182_1_reg_827      |   17   |
|        add_ln182_reg_801       |   17   |
|        add_ln183_reg_832       |   17   |
|        add_ln199_reg_957       |    5   |
|        add_ln200_reg_990       |    8   |
|      haar_counter_reg_929      |   32   |
|           i_2_reg_943          |    5   |
|       icmp_ln188_reg_920       |    1   |
|       icmp_ln199_reg_953       |    1   |
|      icmp_ln256_1_reg_1019     |    1   |
|      icmp_ln256_2_reg_1024     |    1   |
|      icmp_ln256_3_reg_1029     |    1   |
|       icmp_ln256_reg_1014      |    1   |
|          mean_reg_893          |   32   |
|        mul_ln186_reg_909       |   64   |
|          mul_reg_1008          |   64   |
|      pt_x_val_read_reg_754     |   17   |
|      pt_y_val_read_reg_749     |    8   |
|             reg_359            |   32   |
|             reg_364            |   32   |
|             reg_369            |   64   |
|        retval_0_reg_270        |    6   |
|      select_ln256_reg_995      |   32   |
|       sext_ln180_reg_898       |   64   |
|       sext_ln256_reg_1000      |   32   |
|     stage_sum_1_loc_reg_761    |   64   |
|        stage_sum_reg_936       |   64   |
|    stages_array_addr_reg_962   |    5   |
|    stages_array_load_reg_972   |    8   |
|stages_thresh_array_addr_reg_967|    5   |
|stages_thresh_array_load_reg_979|   12   |
|        stddev_0_reg_258        |   32   |
|        stddev_1_reg_904        |   42   |
|        stddev_2_reg_914        |   64   |
|         stddev_reg_887         |   32   |
|        sub_ln176_reg_857       |   32   |
|        sub_ln177_reg_877       |   32   |
|        sub_ln181_reg_872       |   32   |
|        sub_ln182_reg_882       |   32   |
|         tmp_4_reg_1034         |    1   |
|       trunc_ln189_reg_924      |   32   |
+--------------------------------+--------+
|              Total             |  1351  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                    grp_access_fu_164                   |  p0  |   4  |  17  |   68   ||    20   |
|                    grp_access_fu_164                   |  p2  |   4  |   0  |    0   ||    20   |
|                    grp_access_fu_189                   |  p0  |   6  |  17  |   102  ||    31   |
|                    grp_access_fu_189                   |  p2  |   2  |   0  |    0   ||    9    |
|                    grp_access_fu_239                   |  p0  |   2  |   5  |   10   ||    9    |
|                    grp_access_fu_252                   |  p0  |   2  |   5  |   10   ||    9    |
|                    stddev_0_reg_258                    |  p0  |   2  |  32  |   64   ||    9    |
| grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281 |  p1  |   2  |  32  |   64   ||    9    |
|      grp_cascadeClassifier_Pipeline_Filters_fu_287     |  p3  |   2  |   8  |   16   ||    9    |
|                       grp_fu_352                       |  p0  |   3  |  64  |   192  ||    14   |
|                       grp_fu_355                       |  p0  |   2  |  32  |   64   ||    9    |
|                       grp_fu_355                       |  p1  |   2  |  32  |   64   ||    9    |
|                         reg_359                        |  p0  |   2  |  32  |   64   ||    9    |
|                         reg_364                        |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   782  || 23.3057 ||   175   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |   49   |  3257  |  3515  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   175  |
|  Register |    -   |    -   |  1351  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   72   |  4608  |  3690  |
+-----------+--------+--------+--------+--------+
