Timing Analyzer report for ANSITerm1
Sat Jul 17 20:42:35 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 14. Slow 1200mV 85C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 15. Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 16. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 18. Slow 1200mV 85C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 19. Slow 1200mV 85C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 20. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 22. Slow 1200mV 85C Model Removal: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 23. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 33. Slow 1200mV 0C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 34. Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 35. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 37. Slow 1200mV 0C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 38. Slow 1200mV 0C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 39. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 41. Slow 1200mV 0C Model Removal: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 42. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 50. Fast 1200mV 0C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 51. Fast 1200mV 0C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 52. Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 53. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 54. Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 55. Fast 1200mV 0C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 56. Fast 1200mV 0C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 57. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 59. Fast 1200mV 0C Model Removal: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 60. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ANSITerm1                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.8%      ;
;     Processor 3            ;  11.1%      ;
;     Processor 4            ;   9.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 }                                                           ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 }                                                           ;
; i_CLOCK_50                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLOCK_50 }                                                                                                            ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 63.8 MHz   ; 63.8 MHz        ; i_CLOCK_50                                                                                                            ;                                                ;
; 134.3 MHz  ; 134.3 MHz       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ;                                                ;
; 453.31 MHz ; 402.09 MHz      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; limit due to minimum period restriction (tmin) ;
; 827.13 MHz ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                            ; -14.673 ; -3030.397     ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; -8.335  ; -243.421      ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; -7.919  ; -164.260      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.209  ; -0.753        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                                                            ; 0.296 ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.319 ; 0.000         ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 0.454 ; 0.000         ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 0.890 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                  ; -1.132 ; -38.714       ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.318 ; -1.971        ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                               ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.473 ; 0.000         ;
; i_CLOCK_50                                                  ; 1.152 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.201 ; -776.217      ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; -3.201 ; -62.681       ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; -1.487 ; -34.201       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.673 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.307      ; 16.028     ;
; -14.600 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.962     ;
; -14.537 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.898     ;
; -14.346 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 15.690     ;
; -14.337 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.289      ; 15.674     ;
; -14.319 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.323      ; 15.690     ;
; -14.310 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.305      ; 15.663     ;
; -14.265 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.295      ; 15.608     ;
; -14.264 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 15.608     ;
; -14.255 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.289      ; 15.592     ;
; -14.252 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.780     ;
; -14.251 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.779     ;
; -14.239 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.767     ;
; -14.228 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.305      ; 15.581     ;
; -14.227 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.307      ; 15.582     ;
; -14.223 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.307      ; 15.578     ;
; -14.209 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.737     ;
; -14.183 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.295      ; 15.526     ;
; -14.173 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.516     ; 14.658     ;
; -14.154 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.516     ;
; -14.150 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.512     ;
; -14.109 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.307      ; 15.464     ;
; -14.091 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.452     ;
; -14.087 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.448     ;
; -14.085 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.307      ; 15.440     ;
; -14.076 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.604     ;
; -14.067 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.503     ; 14.565     ;
; -14.036 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.398     ;
; -14.012 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.374     ;
; -14.001 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.363     ;
; -13.978 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.503     ; 14.476     ;
; -13.977 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.340     ;
; -13.973 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.334     ;
; -13.967 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.307      ; 15.322     ;
; -13.964 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 15.308     ;
; -13.955 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.289      ; 15.292     ;
; -13.949 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.310     ;
; -13.928 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.305      ; 15.281     ;
; -13.928 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.297     ;
; -13.916 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.279     ;
; -13.914 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.442     ;
; -13.913 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.441     ;
; -13.908 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.436     ;
; -13.907 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.308      ; 15.263     ;
; -13.907 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 15.271     ;
; -13.905 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.267     ;
; -13.904 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.322      ; 15.274     ;
; -13.898 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.309      ; 15.255     ;
; -13.894 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.256     ;
; -13.891 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.503     ; 14.389     ;
; -13.886 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.249     ;
; -13.883 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.295      ; 15.226     ;
; -13.880 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.503     ; 14.378     ;
; -13.880 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.324      ; 15.252     ;
; -13.873 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.323      ; 15.244     ;
; -13.871 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.325      ; 15.244     ;
; -13.869 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.323      ; 15.240     ;
; -13.866 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.394     ;
; -13.865 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.233     ;
; -13.841 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.210     ;
; -13.835 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.197     ;
; -13.833 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.195     ;
; -13.832 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.201     ;
; -13.831 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.192     ;
; -13.828 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.356     ;
; -13.827 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.503     ; 14.325     ;
; -13.827 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.503     ; 14.325     ;
; -13.826 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.189     ;
; -13.813 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.322      ; 15.183     ;
; -13.808 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.336     ;
; -13.807 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.335     ;
; -13.807 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.170     ;
; -13.807 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.170     ;
; -13.806 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.334     ;
; -13.804 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.332     ;
; -13.804 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.503     ; 14.302     ;
; -13.803 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.473     ; 14.331     ;
; -13.798 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.308      ; 15.154     ;
; -13.798 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.308      ; 15.154     ;
; -13.796 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.503     ; 14.294     ;
; -13.783 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.516     ; 14.268     ;
; -13.771 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.324      ; 15.143     ;
; -13.771 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.324      ; 15.143     ;
; -13.769 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.137     ;
; -13.767 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.130     ;
; -13.760 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.129     ;
; -13.758 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.308      ; 15.114     ;
; -13.755 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.323      ; 15.126     ;
; -13.750 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.119     ;
; -13.750 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.112     ;
; -13.731 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.323      ; 15.102     ;
; -13.731 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.324      ; 15.103     ;
; -13.726 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.088     ;
; -13.726 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.088     ;
; -13.697 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.065     ;
; -13.696 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.181     ; 14.563     ;
; -13.687 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.188     ; 14.547     ;
; -13.686 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.048     ;
; -13.677 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.046     ;
; -13.672 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.035     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -8.335 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.603      ; 11.429     ;
; -8.293 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.603      ; 11.387     ;
; -8.178 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.614      ; 11.283     ;
; -8.128 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 10.321     ;
; -8.127 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.689      ; 10.307     ;
; -8.089 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.603      ; 11.183     ;
; -8.078 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.615      ; 11.184     ;
; -8.020 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.614      ; 11.125     ;
; -7.840 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.614      ; 10.945     ;
; -7.839 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 10.032     ;
; -7.829 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.689      ; 10.009     ;
; -7.829 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.614      ; 10.934     ;
; -7.816 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.603      ; 10.910     ;
; -7.767 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 9.960      ;
; -7.748 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.615      ; 10.854     ;
; -7.712 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 9.905      ;
; -7.707 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 9.900      ;
; -7.622 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 9.815      ;
; -7.585 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 9.778      ;
; -7.571 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 9.764      ;
; -7.070 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.614      ; 10.175     ;
; -4.701 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[2]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.391     ; 5.311      ;
; -4.654 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[4]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.391     ; 5.264      ;
; -4.620 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[5]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.391     ; 5.230      ;
; -4.594 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.702      ; 6.787      ;
; -4.568 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[6]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.392     ; 5.177      ;
; -4.547 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[0]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.391     ; 5.157      ;
; -4.476 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.034      ; 8.001      ;
; -4.456 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.006      ; 7.953      ;
; -4.450 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.901      ; 7.389      ;
; -4.439 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[1]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.391     ; 5.049      ;
; -4.323 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 6.908      ;
; -4.318 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.581      ; 6.890      ;
; -4.317 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.583      ; 6.891      ;
; -4.317 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.583      ; 6.891      ;
; -4.309 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.006      ; 7.806      ;
; -4.295 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.122      ; 6.908      ;
; -4.245 ; bufferedUART:UART|rxReadPointer[4]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.114     ; 5.132      ;
; -4.221 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.995      ; 7.707      ;
; -4.210 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.007      ; 7.708      ;
; -4.172 ; bufferedUART:UART|rxReadPointer[5]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.114     ; 5.059      ;
; -4.075 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.391     ; 4.685      ;
; -4.054 ; bufferedUART:UART|rxReadPointer[2]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.204      ; 5.306      ;
; -4.051 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.603      ; 7.145      ;
; -3.997 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.582      ; 6.570      ;
; -3.986 ; bufferedUART:UART|rxReadPointer[0]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.114     ; 4.873      ;
; -3.983 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.021      ; 7.495      ;
; -3.961 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.081      ; 6.533      ;
; -3.947 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.009      ; 7.447      ;
; -3.936 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.021      ; 7.448      ;
; -3.926 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.034      ; 7.451      ;
; -3.898 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 6.483      ;
; -3.844 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 6.429      ;
; -3.783 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.010      ; 7.284      ;
; -3.774 ; bufferedUART:UART|rxReadPointer[1]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.114     ; 4.661      ;
; -3.772 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.022      ; 7.285      ;
; -3.751 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 6.336      ;
; -3.745 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[3]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.393     ; 4.353      ;
; -3.728 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.006      ; 7.225      ;
; -3.719 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.122      ; 6.332      ;
; -3.704 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 6.289      ;
; -3.698 ; bufferedUART:UART|rxReadPointer[3]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.204      ; 4.950      ;
; -3.687 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.095      ; 6.273      ;
; -3.674 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.995      ; 7.160      ;
; -3.669 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.006      ; 7.166      ;
; -3.634 ; bufferedUART:UART|rxReadPointer[2]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.114     ; 4.521      ;
; -3.632 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.995      ; 7.118      ;
; -3.616 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.995      ; 7.102      ;
; -3.572 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.109      ; 6.172      ;
; -3.570 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.108      ; 6.169      ;
; -3.560 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.601      ; 6.152      ;
; -3.560 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.601      ; 6.152      ;
; -3.560 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.601      ; 6.152      ;
; -3.560 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.601      ; 6.152      ;
; -3.560 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.601      ; 6.152      ;
; -3.560 ; bufferedUART:UART|rxReadPointer[4]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.204      ; 4.812      ;
; -3.559 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.006      ; 7.056      ;
; -3.548 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.007      ; 7.046      ;
; -3.547 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.600      ; 6.138      ;
; -3.547 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.600      ; 6.138      ;
; -3.547 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.600      ; 6.138      ;
; -3.547 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 6.132      ;
; -3.540 ; bufferedUART:UART|rxReadPointer[0]                                                                                                               ; bufferedUART:UART|rxReadPointer[1]                                                                         ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.462      ;
; -3.539 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.995      ; 7.025      ;
; -3.523 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.096      ; 6.110      ;
; -3.487 ; bufferedUART:UART|rxReadPointer[5]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.204      ; 4.739      ;
; -3.471 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.007      ; 6.969      ;
; -3.469 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.600      ; 6.060      ;
; -3.467 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 6.052      ;
; -3.466 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.081      ; 6.038      ;
; -3.464 ; bufferedUART:UART|rxReadPointer[0]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.204      ; 4.716      ;
; -3.464 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.006      ; 6.961      ;
; -3.462 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 6.047      ;
; -3.451 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.600      ; 6.042      ;
; -3.406 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.109      ; 6.006      ;
; -3.402 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.109      ; 6.002      ;
; -3.381 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 3.023      ; 6.895      ;
; -3.378 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.094      ; 5.963      ;
; -3.372 ; bufferedUART:UART|rxReadPointer[2]                                                                                                               ; bufferedUART:UART|rxReadPointer[0]                                                                         ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.294      ;
; -3.372 ; bufferedUART:UART|rxReadPointer[2]                                                                                                               ; bufferedUART:UART|rxReadPointer[2]                                                                         ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.294      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                     ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; -7.919 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.519      ; 11.429     ;
; -7.877 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.519      ; 11.387     ;
; -7.762 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.530      ; 11.283     ;
; -7.712 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 10.321     ;
; -7.711 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.605      ; 10.307     ;
; -7.673 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.519      ; 11.183     ;
; -7.662 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.531      ; 11.184     ;
; -7.604 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.530      ; 11.125     ;
; -7.424 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.530      ; 10.945     ;
; -7.423 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 10.032     ;
; -7.413 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.605      ; 10.009     ;
; -7.413 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.530      ; 10.934     ;
; -7.400 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.519      ; 10.910     ;
; -7.351 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 9.960      ;
; -7.332 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.531      ; 10.854     ;
; -7.296 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 9.905      ;
; -7.291 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 9.900      ;
; -7.206 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 9.815      ;
; -7.169 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 9.778      ;
; -7.155 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 9.764      ;
; -6.654 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.530      ; 10.175     ;
; -4.178 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.618      ; 6.787      ;
; -4.060 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.950      ; 8.001      ;
; -4.040 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 7.953      ;
; -3.907 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 6.908      ;
; -3.893 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 7.806      ;
; -3.879 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.038      ; 6.908      ;
; -3.805 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.911      ; 7.707      ;
; -3.794 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.923      ; 7.708      ;
; -3.635 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.519      ; 7.145      ;
; -3.567 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.937      ; 7.495      ;
; -3.545 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.997      ; 6.533      ;
; -3.531 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.925      ; 7.447      ;
; -3.520 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.937      ; 7.448      ;
; -3.510 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.950      ; 7.451      ;
; -3.482 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 6.483      ;
; -3.428 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 6.429      ;
; -3.367 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.926      ; 7.284      ;
; -3.356 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.938      ; 7.285      ;
; -3.335 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 6.336      ;
; -3.312 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 7.225      ;
; -3.303 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.038      ; 6.332      ;
; -3.288 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 6.289      ;
; -3.271 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.011      ; 6.273      ;
; -3.258 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.911      ; 7.160      ;
; -3.253 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 7.166      ;
; -3.216 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.911      ; 7.118      ;
; -3.200 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.911      ; 7.102      ;
; -3.156 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.025      ; 6.172      ;
; -3.154 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.024      ; 6.169      ;
; -3.143 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 7.056      ;
; -3.132 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.923      ; 7.046      ;
; -3.131 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 6.132      ;
; -3.123 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.911      ; 7.025      ;
; -3.107 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.012      ; 6.110      ;
; -3.055 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.923      ; 6.969      ;
; -3.051 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 6.052      ;
; -3.050 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.997      ; 6.038      ;
; -3.048 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 6.961      ;
; -3.046 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 6.047      ;
; -2.990 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.025      ; 6.006      ;
; -2.986 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.025      ; 6.002      ;
; -2.965 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.939      ; 6.895      ;
; -2.962 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 5.963      ;
; -2.955 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 5.956      ;
; -2.931 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 5.932      ;
; -2.897 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 6.810      ;
; -2.897 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.951      ; 6.839      ;
; -2.878 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 5.879      ;
; -2.820 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 6.733      ;
; -2.791 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.911      ; 6.693      ;
; -2.782 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.911      ; 6.684      ;
; -2.777 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.950      ; 6.718      ;
; -2.773 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 6.686      ;
; -2.771 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.923      ; 6.685      ;
; -2.764 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 5.765      ;
; -2.749 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.911      ; 6.651      ;
; -2.720 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.038      ; 5.749      ;
; -2.705 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.038      ; 5.734      ;
; -2.637 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 5.638      ;
; -2.594 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.937      ; 6.522      ;
; -2.586 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.950      ; 6.527      ;
; -2.584 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 5.585      ;
; -2.583 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.997      ; 5.571      ;
; -2.570 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.038      ; 5.599      ;
; -2.562 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.926      ; 6.479      ;
; -2.525 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.939      ; 6.455      ;
; -2.522 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.997      ; 5.510      ;
; -2.520 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.926      ; 6.437      ;
; -2.499 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 6.412      ;
; -2.473 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.912      ; 6.376      ;
; -2.471 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.937      ; 6.399      ;
; -2.462 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.924      ; 6.377      ;
; -2.457 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.951      ; 6.399      ;
; -2.416 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.925      ; 6.332      ;
; -2.416 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.922      ; 6.329      ;
; -2.405 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.010      ; 5.406      ;
; -2.387 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.025      ; 5.403      ;
; -2.379 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.038      ; 5.408      ;
; -2.374 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.925      ; 6.290      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.209 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.132      ;
; -0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.110      ;
; -0.185 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.108      ;
; -0.158 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.081      ;
; -0.012 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.935      ;
; -0.002 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.925      ;
; 0.000  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.923      ;
; 0.005  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.918      ;
; 0.015  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.908      ;
; 0.031  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.892      ;
; 0.049  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.993      ; 1.435      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.296 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.839      ; 3.638      ;
; 0.298 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|w_rtnAddr[0]                                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.669      ;
; 0.405 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[1]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.776      ;
; 0.409 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[0]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.780      ;
; 0.410 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[7]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.781      ;
; 0.413 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[5]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.784      ;
; 0.433 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.437 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.097      ; 0.746      ;
; 0.453 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu_001:CPU_001|w_rtnAddr[0]                                                                                                   ; cpu_001:CPU_001|w_rtnAddr[0]                                                                                                                                             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.186      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                      ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.758      ;
; 0.479 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.211      ;
; 0.482 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.794      ;
; 0.489 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.221      ;
; 0.502 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; Debouncer:debounceReset|w_dly3                                                                                                 ; Debouncer:debounceReset|w_dly4                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.802      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.819      ;
; 0.529 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.822      ;
; 0.529 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[2]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.900      ;
; 0.529 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[6]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.900      ;
; 0.530 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.821      ;
; 0.530 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[4]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.901      ;
; 0.530 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[8]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.901      ;
; 0.532 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.823      ;
; 0.535 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[3]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.868      ; 3.906      ;
; 0.628 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.920      ;
; 0.644 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; bufferedUART:UART|txBuffer[5]                                                                                                  ; bufferedUART:UART|txBuffer[4]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.935      ;
; 0.646 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.937      ;
; 0.646 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.937      ;
; 0.646 ; bufferedUART:UART|txBuffer[6]                                                                                                  ; bufferedUART:UART|txBuffer[5]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.937      ;
; 0.657 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[5]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.510      ; 1.421      ;
; 0.668 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.866      ; 4.037      ;
; 0.668 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.866      ; 4.037      ;
; 0.668 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.866      ; 4.037      ;
; 0.668 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.866      ; 4.037      ;
; 0.668 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[1]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.866      ; 4.037      ;
; 0.668 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 4.038      ;
; 0.669 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.960      ;
; 0.674 ; bufferedUART:UART|rxState.idle                                                                                                 ; bufferedUART:UART|rxState.dataBit                                                                                                                                        ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.966      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.319 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 1.282      ; 1.343      ;
; 0.511 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.801      ;
; 0.529 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.819      ;
; 0.536 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.826      ;
; 0.539 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.829      ;
; 0.541 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.831      ;
; 0.555 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.845      ;
; 0.654 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.944      ;
; 0.678 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.968      ;
; 0.680 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.970      ;
; 0.736 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.026      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                               ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|rxBuffer~13               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxReadPointer[5]           ; bufferedUART:UART|rxReadPointer[5]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[0]           ; bufferedUART:UART|rxReadPointer[0]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[1]           ; bufferedUART:UART|rxReadPointer[1]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[2]           ; bufferedUART:UART|rxReadPointer[2]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[3]           ; bufferedUART:UART|rxReadPointer[3]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxReadPointer[4]           ; bufferedUART:UART|rxReadPointer[4]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.633 ; bufferedUART:UART|rxBuffer~15                ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.332      ; 3.207      ;
; 0.679 ; bufferedUART:UART|rxBuffer~16                ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.318      ; 3.239      ;
; 0.711 ; bufferedUART:UART|rxBuffer~19                ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.318      ; 3.271      ;
; 0.726 ; bufferedUART:UART|rxBuffer~17                ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.318      ; 3.286      ;
; 0.785 ; bufferedUART:UART|rxBuffer~20                ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.318      ; 3.345      ;
; 0.788 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[0]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; bufferedUART:UART|rxBuffer~14                ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.382      ;
; 0.808 ; bufferedUART:UART|rxBuffer~18                ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.318      ; 3.368      ;
; 0.893 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.319      ; 3.454      ;
; 0.928 ; bufferedUART:UART|rxBuffer~21                ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.332      ; 3.502      ;
; 0.953 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.546      ;
; 1.012 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.605      ;
; 1.060 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]     ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.496     ; 0.796      ;
; 1.145 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.159      ; 2.546      ;
; 1.157 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.750      ;
; 1.172 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.320      ; 3.734      ;
; 1.179 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.772      ;
; 1.196 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.789      ;
; 1.212 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.319      ; 3.773      ;
; 1.220 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.159      ; 2.621      ;
; 1.270 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.320      ; 3.832      ;
; 1.270 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.320      ; 3.832      ;
; 1.277 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.441      ; 3.460      ;
; 1.300 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.420      ; 4.462      ;
; 1.304 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.897      ;
; 1.304 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.897      ;
; 1.305 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.898      ;
; 1.305 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.898      ;
; 1.305 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.898      ;
; 1.317 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.467      ; 3.526      ;
; 1.318 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.339      ; 3.899      ;
; 1.327 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]     ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.496     ; 1.063      ;
; 1.354 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.947      ;
; 1.365 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.320      ; 3.927      ;
; 1.375 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.968      ;
; 1.376 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.969      ;
; 1.378 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.407      ; 4.527      ;
; 1.384 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.406      ; 4.532      ;
; 1.386 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.394      ; 4.522      ;
; 1.389 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.467      ; 3.598      ;
; 1.394 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.454      ; 3.590      ;
; 1.397 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 3.990      ;
; 1.426 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.409      ; 4.577      ;
; 1.429 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.454      ; 3.625      ;
; 1.431 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.467      ; 3.640      ;
; 1.441 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.454      ; 3.637      ;
; 1.442 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.035      ;
; 1.442 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.394      ; 4.578      ;
; 1.449 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.042      ;
; 1.456 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.419      ; 4.617      ;
; 1.458 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.051      ;
; 1.501 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.094      ;
; 1.501 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.094      ;
; 1.502 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.095      ;
; 1.502 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.095      ;
; 1.502 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.095      ;
; 1.516 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.454      ; 3.712      ;
; 1.522 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.115      ;
; 1.522 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.115      ;
; 1.523 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.116      ;
; 1.523 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.116      ;
; 1.523 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.116      ;
; 1.527 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.420      ; 4.689      ;
; 1.527 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.419      ; 4.688      ;
; 1.530 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.407      ; 4.679      ;
; 1.538 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.467      ; 3.747      ;
; 1.538 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.454      ; 3.734      ;
; 1.542 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.420      ; 4.704      ;
; 1.558 ; bufferedUART:UART|rxReadPointer[4]           ; bufferedUART:UART|rxReadPointer[5]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 1.849      ;
; 1.571 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.406      ; 4.719      ;
; 1.573 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.441      ; 3.756      ;
; 1.586 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.405      ; 4.733      ;
; 1.589 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.182      ;
; 1.589 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.182      ;
; 1.589 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[5]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 1.880      ;
; 1.590 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.183      ;
; 1.590 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.183      ;
; 1.590 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.183      ;
; 1.591 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[2]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 1.882      ;
; 1.593 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.338      ; 4.173      ;
; 1.593 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.338      ; 4.173      ;
; 1.593 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.338      ; 4.173      ;
; 1.606 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[4]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 1.897      ;
; 1.609 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.406      ; 4.757      ;
; 1.627 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.407      ; 4.776      ;
; 1.644 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]     ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; -0.580     ; 0.796      ;
; 1.645 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.454      ; 3.841      ;
; 1.652 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.509     ; 1.375      ;
; 1.659 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.407      ; 4.808      ;
; 1.671 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.351      ; 4.264      ;
; 1.676 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.454      ; 3.872      ;
; 1.678 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.406      ; 4.826      ;
; 1.682 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.394      ; 4.818      ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                               ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.890 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.328      ; 3.460      ;
; 0.913 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.307      ; 4.462      ;
; 0.930 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 3.526      ;
; 0.991 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 4.527      ;
; 0.997 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.293      ; 4.532      ;
; 0.999 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 4.522      ;
; 1.002 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 3.598      ;
; 1.007 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.590      ;
; 1.039 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.296      ; 4.577      ;
; 1.042 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.625      ;
; 1.044 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 3.640      ;
; 1.054 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.637      ;
; 1.055 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 4.578      ;
; 1.069 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.306      ; 4.617      ;
; 1.129 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.712      ;
; 1.140 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.307      ; 4.689      ;
; 1.140 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.306      ; 4.688      ;
; 1.143 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 4.679      ;
; 1.151 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 3.747      ;
; 1.151 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.734      ;
; 1.155 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.307      ; 4.704      ;
; 1.184 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.293      ; 4.719      ;
; 1.186 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.328      ; 3.756      ;
; 1.199 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.292      ; 4.733      ;
; 1.222 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.293      ; 4.757      ;
; 1.240 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 4.776      ;
; 1.258 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.841      ;
; 1.272 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 4.808      ;
; 1.289 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.872      ;
; 1.291 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.293      ; 4.826      ;
; 1.295 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 4.818      ;
; 1.303 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.886      ;
; 1.347 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.306      ; 4.895      ;
; 1.350 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 4.873      ;
; 1.351 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 4.874      ;
; 1.356 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.939      ;
; 1.364 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.293      ; 4.899      ;
; 1.392 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 3.988      ;
; 1.408 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.328      ; 3.978      ;
; 1.409 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 3.992      ;
; 1.439 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.307      ; 4.988      ;
; 1.456 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.052      ;
; 1.484 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.619      ;
; 1.485 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.293      ; 5.020      ;
; 1.490 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.306      ; 5.038      ;
; 1.493 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.076      ;
; 1.494 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 5.030      ;
; 1.496 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.079      ;
; 1.497 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 5.020      ;
; 1.517 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 5.053      ;
; 1.517 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.306      ; 5.065      ;
; 1.528 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.124      ;
; 1.535 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.131      ;
; 1.553 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.688      ;
; 1.553 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.688      ;
; 1.553 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.688      ;
; 1.553 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.688      ;
; 1.553 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.688      ;
; 1.553 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.688      ;
; 1.553 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.688      ;
; 1.553 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.893      ; 3.688      ;
; 1.559 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.155      ;
; 1.565 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.328      ; 4.135      ;
; 1.567 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.163      ;
; 1.604 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 5.140      ;
; 1.611 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.194      ;
; 1.648 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 5.184      ;
; 1.652 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.248      ;
; 1.665 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.248      ;
; 1.674 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 5.197      ;
; 1.678 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.307      ; 5.227      ;
; 1.682 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.265      ;
; 1.697 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.307      ; 5.246      ;
; 1.700 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 5.236      ;
; 1.726 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 5.249      ;
; 1.730 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.281      ; 5.253      ;
; 1.770 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.079      ; 2.061      ;
; 1.770 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.079      ; 2.061      ;
; 1.770 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.079      ; 2.061      ;
; 1.770 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.079      ; 2.061      ;
; 1.770 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.079      ; 2.061      ;
; 1.770 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.079      ; 2.061      ;
; 1.770 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.079      ; 2.061      ;
; 1.770 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.079      ; 2.061      ;
; 1.782 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.340      ; 4.364      ;
; 1.796 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.379      ;
; 1.805 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.388      ;
; 1.864 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.293      ; 5.399      ;
; 1.866 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.293      ; 5.401      ;
; 1.875 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.458      ;
; 1.882 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.306      ; 5.430      ;
; 1.905 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 5.441      ;
; 1.911 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.494      ;
; 1.913 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.509      ;
; 1.925 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.306      ; 5.473      ;
; 1.927 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.523      ;
; 1.929 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.512      ;
; 1.936 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.354      ; 4.532      ;
; 1.948 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.341      ; 4.531      ;
; 1.961 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.294      ; 5.497      ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                  ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.132 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 2.050      ;
; -1.132 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 2.050      ;
; -1.132 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 2.050      ;
; -1.132 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 2.050      ;
; -1.132 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 2.050      ;
; -1.132 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 2.050      ;
; -1.111 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 2.031      ;
; -1.111 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 2.031      ;
; -1.111 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 2.031      ;
; -1.100 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 2.020      ;
; -1.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.091     ; 1.975      ;
; -1.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.091     ; 1.975      ;
; -1.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.091     ; 1.975      ;
; -1.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.091     ; 1.975      ;
; -1.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.091     ; 1.975      ;
; -1.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.091     ; 1.975      ;
; -0.896 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.817      ;
; -0.896 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.817      ;
; -0.896 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.817      ;
; -0.896 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.817      ;
; -0.896 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.817      ;
; -0.896 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.817      ;
; -0.896 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.817      ;
; -0.876 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 1.785      ;
; -0.876 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 1.785      ;
; -0.876 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 1.785      ;
; -0.876 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 1.785      ;
; -0.876 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 1.785      ;
; -0.876 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 1.785      ;
; -0.777 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 1.697      ;
; -0.723 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.346      ; 2.070      ;
; -0.723 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.346      ; 2.070      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                    ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.318 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.008      ; 3.317      ;
; -0.318 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.008      ; 3.317      ;
; -0.267 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.009      ; 3.267      ;
; -0.267 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.009      ; 3.267      ;
; -0.267 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.009      ; 3.267      ;
; -0.267 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.009      ; 3.267      ;
; -0.267 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.009      ; 3.267      ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.473 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.339      ; 3.054      ;
; 0.473 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.339      ; 3.054      ;
; 0.473 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.339      ; 3.054      ;
; 0.473 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.339      ; 3.054      ;
; 0.473 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.339      ; 3.054      ;
; 0.519 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.339      ; 3.100      ;
; 0.519 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.339      ; 3.100      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                  ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.246 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.525      ; 1.983      ;
; 1.246 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.525      ; 1.983      ;
; 1.302 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.595      ;
; 1.390 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.670      ;
; 1.390 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.670      ;
; 1.390 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.670      ;
; 1.390 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.670      ;
; 1.390 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.670      ;
; 1.390 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.670      ;
; 1.412 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.704      ;
; 1.412 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.704      ;
; 1.412 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.704      ;
; 1.412 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.704      ;
; 1.412 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.704      ;
; 1.412 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.704      ;
; 1.412 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.704      ;
; 1.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.886      ;
; 1.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.886      ;
; 1.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.886      ;
; 1.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.886      ;
; 1.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.886      ;
; 1.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.886      ;
; 1.640 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.932      ;
; 1.652 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.943      ;
; 1.652 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.943      ;
; 1.652 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.943      ;
; 1.660 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.950      ;
; 1.660 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.950      ;
; 1.660 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.950      ;
; 1.660 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.950      ;
; 1.660 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.950      ;
; 1.660 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.950      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 69.6 MHz   ; 69.6 MHz        ; i_CLOCK_50                                                                                                            ;                                                ;
; 148.06 MHz ; 148.06 MHz      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ;                                                ;
; 486.62 MHz ; 402.09 MHz      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; limit due to minimum period restriction (tmin) ;
; 906.62 MHz ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                            ; -13.367 ; -2802.635     ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; -7.896  ; -225.725      ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; -7.399  ; -152.104      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.103  ; -0.317        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                                                            ; 0.208 ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.387 ; 0.000         ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 0.402 ; 0.000         ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 0.665 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                  ; -0.960 ; -31.656       ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.214 ; -1.258        ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.308 ; 0.000         ;
; i_CLOCK_50                                                  ; 1.053 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.201 ; -776.258      ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; -3.201 ; -62.681       ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; -1.487 ; -34.201       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.367 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.677     ;
; -13.316 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 13.901     ;
; -13.316 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 13.901     ;
; -13.305 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.891     ;
; -13.300 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.616     ;
; -13.285 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.871     ;
; -13.249 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 14.564     ;
; -13.234 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.451     ; 13.785     ;
; -13.151 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.443     ; 13.710     ;
; -13.125 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.711     ;
; -13.111 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 14.411     ;
; -13.110 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.255      ; 14.404     ;
; -13.101 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 14.401     ;
; -13.100 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.255      ; 14.394     ;
; -13.085 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.269      ; 14.393     ;
; -13.075 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.269      ; 14.383     ;
; -13.043 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.442     ; 13.603     ;
; -13.033 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.357     ;
; -13.032 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.260      ; 14.331     ;
; -13.029 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.339     ;
; -13.022 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.260      ; 14.321     ;
; -12.989 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.443     ; 13.548     ;
; -12.987 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 13.572     ;
; -12.986 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 13.571     ;
; -12.984 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.570     ;
; -12.976 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.286     ;
; -12.962 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.278     ;
; -12.958 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.443     ; 13.517     ;
; -12.938 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.524     ;
; -12.917 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.227     ;
; -12.911 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 14.226     ;
; -12.909 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.225     ;
; -12.904 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.490     ;
; -12.900 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.486     ;
; -12.899 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.485     ;
; -12.880 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.443     ; 13.439     ;
; -12.879 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.443     ; 13.438     ;
; -12.878 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.442     ; 13.438     ;
; -12.877 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.416     ; 13.463     ;
; -12.872 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.442     ; 13.432     ;
; -12.869 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 13.454     ;
; -12.867 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 13.452     ;
; -12.858 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 14.173     ;
; -12.854 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[7]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.451     ; 13.405     ;
; -12.850 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.166     ;
; -12.831 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.261      ; 14.131     ;
; -12.830 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.255      ; 14.124     ;
; -12.825 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.135     ;
; -12.805 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.269      ; 14.113     ;
; -12.799 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 14.114     ;
; -12.774 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 14.092     ;
; -12.769 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.442     ; 13.329     ;
; -12.768 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.442     ; 13.328     ;
; -12.760 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.442     ; 13.320     ;
; -12.758 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.074     ;
; -12.752 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.260      ; 14.051     ;
; -12.741 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 14.059     ;
; -12.731 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.047     ;
; -12.730 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.040     ;
; -12.728 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.038     ;
; -12.707 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.031     ;
; -12.707 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 14.022     ;
; -12.705 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.029     ;
; -12.699 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.451     ; 13.250     ;
; -12.695 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.019     ;
; -12.688 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 14.006     ;
; -12.686 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 14.004     ;
; -12.685 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 13.997     ;
; -12.674 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.998     ;
; -12.661 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.977     ;
; -12.660 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.986     ;
; -12.659 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 13.977     ;
; -12.656 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.284      ; 13.979     ;
; -12.653 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.443     ; 13.212     ;
; -12.652 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.967     ;
; -12.642 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.966     ;
; -12.641 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.957     ;
; -12.640 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.950     ;
; -12.630 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 13.948     ;
; -12.630 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.946     ;
; -12.629 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.939     ;
; -12.623 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.284      ; 13.946     ;
; -12.621 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.945     ;
; -12.616 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 13.201     ;
; -12.616 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.417     ; 13.201     ;
; -12.615 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.939     ;
; -12.610 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.925     ;
; -12.607 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 13.924     ;
; -12.604 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.928     ;
; -12.602 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.918     ;
; -12.601 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[2]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.443     ; 13.160     ;
; -12.601 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.911     ;
; -12.592 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.916     ;
; -12.584 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.442     ; 13.144     ;
; -12.583 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.907     ;
; -12.576 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.900     ;
; -12.570 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.443     ; 13.129     ;
; -12.570 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.284      ; 13.893     ;
; -12.563 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.887     ;
; -12.562 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.877     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -7.896 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.397      ; 10.785     ;
; -7.864 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.397      ; 10.753     ;
; -7.719 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.411      ; 10.622     ;
; -7.660 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.555      ; 9.707      ;
; -7.659 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.567      ; 9.718      ;
; -7.629 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.397      ; 10.518     ;
; -7.616 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.412      ; 10.520     ;
; -7.539 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.411      ; 10.442     ;
; -7.420 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.411      ; 10.323     ;
; -7.382 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.411      ; 10.285     ;
; -7.357 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.397      ; 10.246     ;
; -7.349 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.555      ; 9.396      ;
; -7.329 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.567      ; 9.388      ;
; -7.292 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.412      ; 10.196     ;
; -7.289 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.567      ; 9.348      ;
; -7.259 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.567      ; 9.318      ;
; -7.230 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.567      ; 9.289      ;
; -7.148 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.567      ; 9.207      ;
; -7.141 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.567      ; 9.200      ;
; -7.090 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.567      ; 9.149      ;
; -6.679 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.411      ; 9.582      ;
; -4.419 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.777      ; 7.688      ;
; -4.379 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.756      ; 7.627      ;
; -4.256 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.756      ; 7.504      ;
; -4.252 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[2]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.343     ; 4.911      ;
; -4.242 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.566      ; 6.300      ;
; -4.218 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 6.622      ;
; -4.209 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.933      ; 6.634      ;
; -4.198 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[4]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.343     ; 4.857      ;
; -4.164 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[5]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.343     ; 4.823      ;
; -4.138 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.742      ; 7.372      ;
; -4.125 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[6]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.345     ; 4.782      ;
; -4.125 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.757      ; 7.374      ;
; -4.109 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[0]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.343     ; 4.768      ;
; -4.005 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[1]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.660      ;
; -3.996 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.821      ; 6.846      ;
; -3.937 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.768      ; 7.197      ;
; -3.923 ; bufferedUART:UART|rxReadPointer[4]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.105     ; 4.820      ;
; -3.900 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.753      ; 7.145      ;
; -3.887 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.768      ; 7.147      ;
; -3.872 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.776      ; 7.140      ;
; -3.867 ; bufferedUART:UART|rxReadPointer[5]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.104     ; 4.765      ;
; -3.862 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.537      ; 6.391      ;
; -3.862 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.537      ; 6.391      ;
; -3.860 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.538      ; 6.390      ;
; -3.858 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.900      ; 6.250      ;
; -3.826 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 6.230      ;
; -3.746 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.397      ; 6.635      ;
; -3.739 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 6.143      ;
; -3.720 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.754      ; 6.966      ;
; -3.707 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.769      ; 6.968      ;
; -3.698 ; bufferedUART:UART|rxReadPointer[0]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.105     ; 4.595      ;
; -3.692 ; bufferedUART:UART|rxReadPointer[2]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.179      ; 4.910      ;
; -3.663 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 6.067      ;
; -3.662 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.756      ; 6.910      ;
; -3.656 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.311      ;
; -3.631 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.932      ; 6.055      ;
; -3.624 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.911      ; 6.027      ;
; -3.620 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.911      ; 6.023      ;
; -3.609 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.742      ; 6.843      ;
; -3.597 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.756      ; 6.845      ;
; -3.582 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.539      ; 6.113      ;
; -3.577 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.742      ; 6.811      ;
; -3.553 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.742      ; 6.787      ;
; -3.507 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.924      ; 5.923      ;
; -3.504 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.756      ; 6.752      ;
; -3.501 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.923      ; 5.916      ;
; -3.488 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.757      ; 6.737      ;
; -3.478 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.742      ; 6.712      ;
; -3.452 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 5.856      ;
; -3.451 ; bufferedUART:UART|rxReadPointer[1]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.105     ; 4.348      ;
; -3.440 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 5.844      ;
; -3.417 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.756      ; 6.665      ;
; -3.413 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.757      ; 6.662      ;
; -3.373 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.900      ; 5.765      ;
; -3.372 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 5.776      ;
; -3.365 ; bufferedUART:UART|rxReadPointer[3]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.179      ; 4.583      ;
; -3.356 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 5.760      ;
; -3.339 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[3]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.346     ; 3.995      ;
; -3.338 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.763      ; 6.593      ;
; -3.335 ; bufferedUART:UART|rxReadPointer[2]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.105     ; 4.232      ;
; -3.321 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.924      ; 5.737      ;
; -3.303 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.924      ; 5.719      ;
; -3.296 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.756      ; 6.544      ;
; -3.294 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 5.698      ;
; -3.286 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 5.690      ;
; -3.285 ; bufferedUART:UART|rxReadPointer[0]                                                                                                               ; bufferedUART:UART|rxReadPointer[1]                                                                         ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 4.215      ;
; -3.273 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.778      ; 6.543      ;
; -3.249 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 5.653      ;
; -3.242 ; bufferedUART:UART|rxReadPointer[4]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.179      ; 4.460      ;
; -3.211 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.912      ; 5.615      ;
; -3.194 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.756      ; 6.442      ;
; -3.186 ; bufferedUART:UART|rxReadPointer[5]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.180      ; 4.405      ;
; -3.172 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.742      ; 6.406      ;
; -3.171 ; bufferedUART:UART|rxReadPointer[0]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.179      ; 4.389      ;
; -3.162 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.777      ; 6.431      ;
; -3.161 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.555      ; 5.708      ;
; -3.161 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.555      ; 5.708      ;
; -3.161 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.555      ; 5.708      ;
; -3.155 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.755      ; 6.402      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                     ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; -7.399 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.394      ; 10.785     ;
; -7.367 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.394      ; 10.753     ;
; -7.222 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.408      ; 10.622     ;
; -7.163 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.552      ; 9.707      ;
; -7.162 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.564      ; 9.718      ;
; -7.132 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.394      ; 10.518     ;
; -7.119 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.409      ; 10.520     ;
; -7.042 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.408      ; 10.442     ;
; -6.923 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.408      ; 10.323     ;
; -6.885 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.408      ; 10.285     ;
; -6.860 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.394      ; 10.246     ;
; -6.852 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.552      ; 9.396      ;
; -6.832 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.564      ; 9.388      ;
; -6.795 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.409      ; 10.196     ;
; -6.792 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.564      ; 9.348      ;
; -6.762 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.564      ; 9.318      ;
; -6.733 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.564      ; 9.289      ;
; -6.651 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.564      ; 9.207      ;
; -6.644 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.564      ; 9.200      ;
; -6.593 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.564      ; 9.149      ;
; -6.182 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.408      ; 9.582      ;
; -3.922 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.774      ; 7.688      ;
; -3.882 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 7.627      ;
; -3.759 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 7.504      ;
; -3.745 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.563      ; 6.300      ;
; -3.721 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 6.622      ;
; -3.712 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.930      ; 6.634      ;
; -3.641 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 7.372      ;
; -3.628 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.754      ; 7.374      ;
; -3.440 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.765      ; 7.197      ;
; -3.403 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.750      ; 7.145      ;
; -3.390 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.765      ; 7.147      ;
; -3.375 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.773      ; 7.140      ;
; -3.361 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.897      ; 6.250      ;
; -3.329 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 6.230      ;
; -3.249 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.394      ; 6.635      ;
; -3.242 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 6.143      ;
; -3.223 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.751      ; 6.966      ;
; -3.210 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.766      ; 6.968      ;
; -3.166 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 6.067      ;
; -3.165 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 6.910      ;
; -3.134 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.929      ; 6.055      ;
; -3.127 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.908      ; 6.027      ;
; -3.123 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.908      ; 6.023      ;
; -3.112 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 6.843      ;
; -3.100 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 6.845      ;
; -3.080 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 6.811      ;
; -3.056 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 6.787      ;
; -3.010 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.921      ; 5.923      ;
; -3.007 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 6.752      ;
; -3.004 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.920      ; 5.916      ;
; -2.991 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.754      ; 6.737      ;
; -2.981 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 6.712      ;
; -2.955 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.856      ;
; -2.943 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.844      ;
; -2.920 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 6.665      ;
; -2.916 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.754      ; 6.662      ;
; -2.876 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.897      ; 5.765      ;
; -2.875 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.776      ;
; -2.859 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.760      ;
; -2.841 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.760      ; 6.593      ;
; -2.824 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.921      ; 5.737      ;
; -2.806 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.921      ; 5.719      ;
; -2.799 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 6.544      ;
; -2.797 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.698      ;
; -2.789 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.690      ;
; -2.776 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.775      ; 6.543      ;
; -2.752 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.653      ;
; -2.714 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.615      ;
; -2.697 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 6.442      ;
; -2.675 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 6.406      ;
; -2.665 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.774      ; 6.431      ;
; -2.658 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.752      ; 6.402      ;
; -2.652 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 6.383      ;
; -2.643 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 6.374      ;
; -2.639 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.754      ; 6.385      ;
; -2.638 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.539      ;
; -2.574 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.930      ; 5.496      ;
; -2.513 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.929      ; 5.434      ;
; -2.490 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.391      ;
; -2.488 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.774      ; 6.254      ;
; -2.485 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.765      ; 6.242      ;
; -2.439 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.897      ; 5.328      ;
; -2.438 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.339      ;
; -2.424 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.930      ; 5.346      ;
; -2.420 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.751      ; 6.163      ;
; -2.414 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.759      ; 6.165      ;
; -2.388 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.751      ; 6.131      ;
; -2.387 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 6.132      ;
; -2.372 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.897      ; 5.261      ;
; -2.349 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.774      ; 6.115      ;
; -2.337 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.765      ; 6.094      ;
; -2.330 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.750      ; 6.072      ;
; -2.329 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.739      ; 6.060      ;
; -2.316 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.754      ; 6.062      ;
; -2.298 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.750      ; 6.040      ;
; -2.283 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 2.753      ; 6.028      ;
; -2.253 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.909      ; 5.154      ;
; -2.247 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.930      ; 5.169      ;
; -2.244 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.921      ; 5.157      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.103 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.038      ;
; -0.070 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.005      ;
; -0.067 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.002      ;
; -0.045 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.980      ;
; -0.032 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.840      ; 1.364      ;
; 0.092  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.843      ;
; 0.102  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.833      ;
; 0.103  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.832      ;
; 0.108  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.827      ;
; 0.117  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.818      ;
; 0.131  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.804      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.208 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.599      ; 3.272      ;
; 0.218 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|w_rtnAddr[0]                                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.304      ;
; 0.317 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[1]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.403      ;
; 0.322 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[0]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.408      ;
; 0.322 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[7]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.408      ;
; 0.325 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[5]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.411      ;
; 0.382 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.092      ; 0.669      ;
; 0.384 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.386 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.088      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cpu_001:CPU_001|w_rtnAddr[0]                                                                                                   ; cpu_001:CPU_001|w_rtnAddr[0]                                                                                                                                             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                      ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.411 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[2]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.497      ;
; 0.411 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[6]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.497      ;
; 0.412 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[8]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.498      ;
; 0.413 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[4]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.499      ;
; 0.417 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.684      ;
; 0.420 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[3]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.506      ;
; 0.430 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.422      ; 1.082      ;
; 0.451 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.422      ; 1.103      ;
; 0.453 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.738      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.422      ; 1.107      ;
; 0.472 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.739      ;
; 0.479 ; Debouncer:debounceReset|w_dly3                                                                                                 ; Debouncer:debounceReset|w_dly4                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.746      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.759      ;
; 0.495 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.761      ;
; 0.497 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.763      ;
; 0.499 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.765      ;
; 0.573 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 3.658      ;
; 0.577 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[2]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.661      ;
; 0.577 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.661      ;
; 0.577 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[0]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.661      ;
; 0.577 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.661      ;
; 0.577 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.661      ;
; 0.577 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.661      ;
; 0.577 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.661      ;
; 0.577 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[1]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.661      ;
; 0.582 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.848      ;
; 0.587 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.671      ;
; 0.587 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.671      ;
; 0.587 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.671      ;
; 0.587 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.671      ;
; 0.587 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5]                                                                                                                             ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.619      ; 3.671      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.387 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 1.095      ; 1.207      ;
; 0.482 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.744      ;
; 0.497 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.759      ;
; 0.503 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.765      ;
; 0.507 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.769      ;
; 0.508 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.770      ;
; 0.521 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.783      ;
; 0.614 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.876      ;
; 0.634 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.896      ;
; 0.636 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.898      ;
; 0.681 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.943      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|rxBuffer~13               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[0]           ; bufferedUART:UART|rxReadPointer[0]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[1]           ; bufferedUART:UART|rxReadPointer[1]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[2]           ; bufferedUART:UART|rxReadPointer[2]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[3]           ; bufferedUART:UART|rxReadPointer[3]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[4]           ; bufferedUART:UART|rxReadPointer[4]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[5]           ; bufferedUART:UART|rxReadPointer[5]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.450 ; bufferedUART:UART|rxBuffer~15                ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.203      ; 2.878      ;
; 0.503 ; bufferedUART:UART|rxBuffer~16                ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.195      ; 2.923      ;
; 0.528 ; bufferedUART:UART|rxBuffer~19                ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.195      ; 2.948      ;
; 0.529 ; bufferedUART:UART|rxBuffer~17                ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.194      ; 2.948      ;
; 0.590 ; bufferedUART:UART|rxBuffer~20                ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.195      ; 3.010      ;
; 0.596 ; bufferedUART:UART|rxBuffer~14                ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.043      ;
; 0.631 ; bufferedUART:UART|rxBuffer~18                ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.195      ; 3.051      ;
; 0.703 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.195      ; 3.123      ;
; 0.707 ; bufferedUART:UART|rxBuffer~21                ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.203      ; 3.135      ;
; 0.735 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[0]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 1.002      ;
; 0.791 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.238      ;
; 0.842 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.289      ;
; 0.905 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.352      ;
; 0.925 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.372      ;
; 0.937 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.193      ; 3.355      ;
; 0.967 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.104      ; 2.296      ;
; 0.982 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.429      ;
; 0.994 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.194      ; 3.413      ;
; 0.998 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]     ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.473     ; 0.740      ;
; 1.022 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.470      ;
; 1.023 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.471      ;
; 1.023 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.471      ;
; 1.023 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.471      ;
; 1.023 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.471      ;
; 1.035 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.104      ; 2.364      ;
; 1.049 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.193      ; 3.467      ;
; 1.049 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.193      ; 3.467      ;
; 1.088 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.535      ;
; 1.089 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.212      ; 3.526      ;
; 1.108 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.555      ;
; 1.110 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.557      ;
; 1.112 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.193      ; 3.530      ;
; 1.130 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.577      ;
; 1.141 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.222      ; 3.088      ;
; 1.162 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.609      ;
; 1.163 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.125      ; 4.013      ;
; 1.182 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.629      ;
; 1.205 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.653      ;
; 1.206 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.654      ;
; 1.206 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.654      ;
; 1.206 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.654      ;
; 1.206 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.654      ;
; 1.209 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.245      ; 3.179      ;
; 1.215 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.662      ;
; 1.223 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.099      ; 4.047      ;
; 1.223 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.113      ; 4.061      ;
; 1.227 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.675      ;
; 1.228 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.676      ;
; 1.228 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.676      ;
; 1.228 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.676      ;
; 1.228 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.676      ;
; 1.240 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.110      ; 4.075      ;
; 1.244 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]     ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.473     ; 0.986      ;
; 1.267 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.234      ; 3.226      ;
; 1.279 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.727      ;
; 1.280 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.728      ;
; 1.280 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.728      ;
; 1.280 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.728      ;
; 1.280 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.223      ; 3.728      ;
; 1.282 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.245      ; 3.252      ;
; 1.283 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.124      ; 4.132      ;
; 1.287 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.099      ; 4.111      ;
; 1.290 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.234      ; 3.249      ;
; 1.303 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.245      ; 3.273      ;
; 1.308 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.233      ; 3.266      ;
; 1.330 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.212      ; 3.767      ;
; 1.330 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.212      ; 3.767      ;
; 1.330 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.212      ; 3.767      ;
; 1.352 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.125      ; 4.202      ;
; 1.360 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.124      ; 4.209      ;
; 1.365 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.234      ; 3.324      ;
; 1.376 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.125      ; 4.226      ;
; 1.381 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.110      ; 4.216      ;
; 1.384 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.234      ; 3.343      ;
; 1.385 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.113      ; 4.223      ;
; 1.390 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.246      ; 3.361      ;
; 1.399 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.223      ; 3.347      ;
; 1.406 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.112      ; 4.243      ;
; 1.414 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.112      ; 4.251      ;
; 1.417 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[5]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 1.684      ;
; 1.419 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[2]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 1.686      ;
; 1.422 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.113      ; 4.260      ;
; 1.430 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.113      ; 4.268      ;
; 1.435 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[4]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 1.702      ;
; 1.439 ; bufferedUART:UART|rxReadPointer[4]           ; bufferedUART:UART|rxReadPointer[5]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.071      ; 1.705      ;
; 1.448 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.895      ;
; 1.454 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.901      ;
; 1.466 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.115      ; 4.306      ;
; 1.474 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.921      ;
; 1.476 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.222      ; 3.923      ;
; 1.481 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.100      ; 4.306      ;
; 1.485 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.235      ; 3.445      ;
; 1.486 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 3.114      ; 4.325      ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.665 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.198      ; 3.088      ;
; 0.687 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.101      ; 4.013      ;
; 0.733 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.221      ; 3.179      ;
; 0.747 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.075      ; 4.047      ;
; 0.747 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.089      ; 4.061      ;
; 0.764 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.086      ; 4.075      ;
; 0.791 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.226      ;
; 0.806 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.221      ; 3.252      ;
; 0.807 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.100      ; 4.132      ;
; 0.811 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.075      ; 4.111      ;
; 0.814 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.249      ;
; 0.827 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.221      ; 3.273      ;
; 0.832 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.209      ; 3.266      ;
; 0.876 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.101      ; 4.202      ;
; 0.884 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.100      ; 4.209      ;
; 0.889 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.324      ;
; 0.900 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.101      ; 4.226      ;
; 0.905 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.086      ; 4.216      ;
; 0.908 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.343      ;
; 0.909 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.089      ; 4.223      ;
; 0.914 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.222      ; 3.361      ;
; 0.923 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.199      ; 3.347      ;
; 0.930 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.088      ; 4.243      ;
; 0.938 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.088      ; 4.251      ;
; 0.946 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.089      ; 4.260      ;
; 0.954 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.089      ; 4.268      ;
; 0.990 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.091      ; 4.306      ;
; 1.005 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.076      ; 4.306      ;
; 1.009 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 3.445      ;
; 1.010 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.090      ; 4.325      ;
; 1.036 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 3.472      ;
; 1.049 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 3.485      ;
; 1.061 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.101      ; 4.387      ;
; 1.067 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.076      ; 4.368      ;
; 1.069 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.076      ; 4.370      ;
; 1.080 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.089      ; 4.394      ;
; 1.100 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 3.536      ;
; 1.126 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.199      ; 3.550      ;
; 1.128 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.222      ; 3.575      ;
; 1.147 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.582      ;
; 1.151 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.102      ; 4.478      ;
; 1.184 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.090      ; 4.499      ;
; 1.191 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.100      ; 4.516      ;
; 1.194 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.091      ; 4.510      ;
; 1.197 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.222      ; 3.644      ;
; 1.199 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.076      ; 4.500      ;
; 1.215 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.101      ; 4.541      ;
; 1.220 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.655      ;
; 1.222 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 3.658      ;
; 1.228 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.087      ; 4.540      ;
; 1.253 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.222      ; 3.700      ;
; 1.258 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.221      ; 3.704      ;
; 1.264 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.199      ; 3.688      ;
; 1.277 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.089      ; 4.591      ;
; 1.287 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.222      ; 3.734      ;
; 1.294 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.222      ; 3.741      ;
; 1.297 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.319      ;
; 1.308 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.330      ;
; 1.308 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.330      ;
; 1.308 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.330      ;
; 1.308 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.330      ;
; 1.308 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.330      ;
; 1.308 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.330      ;
; 1.308 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.330      ;
; 1.308 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.797      ; 3.330      ;
; 1.320 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.755      ;
; 1.328 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.091      ; 4.644      ;
; 1.344 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.101      ; 4.670      ;
; 1.346 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.076      ; 4.647      ;
; 1.348 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.221      ; 3.794      ;
; 1.374 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 3.810      ;
; 1.388 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.102      ; 4.715      ;
; 1.390 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 3.826      ;
; 1.393 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.087      ; 4.705      ;
; 1.405 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.076      ; 4.706      ;
; 1.410 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.076      ; 4.711      ;
; 1.468 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.903      ;
; 1.479 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.209      ; 3.913      ;
; 1.495 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 3.930      ;
; 1.517 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.089      ; 4.831      ;
; 1.525 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.090      ; 4.840      ;
; 1.539 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.100      ; 4.864      ;
; 1.550 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.087      ; 4.862      ;
; 1.563 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 3.999      ;
; 1.574 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.100      ; 4.899      ;
; 1.584 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 4.019      ;
; 1.594 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.222      ; 4.041      ;
; 1.606 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.221      ; 4.052      ;
; 1.612 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.221      ; 4.058      ;
; 1.614 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.087      ; 4.926      ;
; 1.614 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.210      ; 4.049      ;
; 1.615 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 2.211      ; 4.051      ;
; 1.616 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 3.090      ; 4.931      ;
; 1.623 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.071      ; 1.889      ;
; 1.623 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.071      ; 1.889      ;
; 1.623 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.071      ; 1.889      ;
; 1.623 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.071      ; 1.889      ;
; 1.623 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.071      ; 1.889      ;
; 1.623 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.071      ; 1.889      ;
; 1.623 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.071      ; 1.889      ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.960 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 1.887      ;
; -0.960 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 1.887      ;
; -0.960 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 1.887      ;
; -0.960 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 1.887      ;
; -0.960 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 1.887      ;
; -0.960 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.075     ; 1.887      ;
; -0.957 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 1.887      ;
; -0.947 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.878      ;
; -0.947 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.878      ;
; -0.947 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.878      ;
; -0.931 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.853      ;
; -0.931 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.853      ;
; -0.931 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.853      ;
; -0.931 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.853      ;
; -0.931 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.853      ;
; -0.931 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.853      ;
; -0.712 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.644      ;
; -0.712 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.644      ;
; -0.712 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.644      ;
; -0.712 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.644      ;
; -0.712 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.644      ;
; -0.712 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.644      ;
; -0.712 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.644      ;
; -0.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.611      ;
; -0.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.611      ;
; -0.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.611      ;
; -0.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.611      ;
; -0.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.611      ;
; -0.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.611      ;
; -0.602 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.325      ; 1.929      ;
; -0.602 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.325      ; 1.929      ;
; -0.602 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 1.532      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.914      ; 3.120      ;
; -0.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.914      ; 3.120      ;
; -0.166 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.915      ; 3.073      ;
; -0.166 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.915      ; 3.073      ;
; -0.166 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.915      ; 3.073      ;
; -0.166 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.915      ; 3.073      ;
; -0.166 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.915      ; 3.073      ;
+--------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.308 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.213      ; 2.746      ;
; 0.308 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.213      ; 2.746      ;
; 0.308 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.213      ; 2.746      ;
; 0.308 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.213      ; 2.746      ;
; 0.308 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.213      ; 2.746      ;
; 0.348 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.212      ; 2.785      ;
; 0.348 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.212      ; 2.785      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                   ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.113 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.485      ; 1.793      ;
; 1.113 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.485      ; 1.793      ;
; 1.199 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.466      ;
; 1.291 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.060      ; 1.546      ;
; 1.291 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.060      ; 1.546      ;
; 1.291 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.060      ; 1.546      ;
; 1.291 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.060      ; 1.546      ;
; 1.291 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.060      ; 1.546      ;
; 1.291 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.060      ; 1.546      ;
; 1.309 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.575      ;
; 1.309 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.575      ;
; 1.309 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.575      ;
; 1.309 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.575      ;
; 1.309 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.575      ;
; 1.309 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.575      ;
; 1.309 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.575      ;
; 1.439 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.695      ;
; 1.439 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.695      ;
; 1.439 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.695      ;
; 1.439 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.695      ;
; 1.439 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.695      ;
; 1.439 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.695      ;
; 1.473 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.739      ;
; 1.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.750      ;
; 1.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.750      ;
; 1.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.750      ;
; 1.511 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.775      ;
; 1.511 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.775      ;
; 1.511 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.775      ;
; 1.511 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.775      ;
; 1.511 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.775      ;
; 1.511 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.775      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -5.818 ; -1079.841     ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; -3.196 ; -82.589       ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; -2.815 ; -54.933       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.448  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                                                            ; 0.165 ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.175 ; 0.000         ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 0.188 ; 0.000         ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 0.294 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                               ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                  ; 0.007 ; 0.000         ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.293 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.193 ; 0.000         ;
; i_CLOCK_50                                                  ; 0.506 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.000 ; -631.354      ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; -1.000 ; -41.000       ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; -1.000 ; -23.000       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.818 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.131      ; 6.958      ;
; -5.779 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.925      ;
; -5.737 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.881      ;
; -5.651 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.800      ;
; -5.608 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.131      ; 6.748      ;
; -5.605 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.131      ; 6.745      ;
; -5.569 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.715      ;
; -5.566 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.712      ;
; -5.552 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.131      ; 6.692      ;
; -5.548 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.131      ; 6.688      ;
; -5.527 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.671      ;
; -5.526 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.123      ; 6.658      ;
; -5.524 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.668      ;
; -5.523 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.129      ; 6.661      ;
; -5.516 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.132      ; 6.657      ;
; -5.513 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.659      ;
; -5.509 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.655      ;
; -5.505 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.127      ; 6.641      ;
; -5.483 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.123      ; 6.615      ;
; -5.480 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.129      ; 6.618      ;
; -5.473 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.132      ; 6.614      ;
; -5.471 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.615      ;
; -5.468 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.616      ;
; -5.468 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.616      ;
; -5.467 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.611      ;
; -5.466 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.131      ; 6.606      ;
; -5.462 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.127      ; 6.598      ;
; -5.441 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.590      ;
; -5.438 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.587      ;
; -5.429 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.583      ;
; -5.429 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.583      ;
; -5.427 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.573      ;
; -5.420 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.568      ;
; -5.420 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.568      ;
; -5.387 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.539      ;
; -5.387 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.539      ;
; -5.386 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.534      ;
; -5.385 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.534      ;
; -5.385 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.529      ;
; -5.381 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.535      ;
; -5.381 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.530      ;
; -5.381 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.535      ;
; -5.364 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.509      ;
; -5.361 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.130      ;
; -5.361 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.512      ;
; -5.359 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.128      ;
; -5.358 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.127      ;
; -5.354 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.508      ;
; -5.353 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.123      ; 6.485      ;
; -5.350 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.129      ; 6.488      ;
; -5.347 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.501      ;
; -5.345 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.493      ;
; -5.343 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.112      ;
; -5.343 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.132      ; 6.484      ;
; -5.343 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.492      ;
; -5.339 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.491      ;
; -5.339 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.491      ;
; -5.333 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 6.085      ;
; -5.332 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.127      ; 6.468      ;
; -5.311 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.453      ;
; -5.308 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.456      ;
; -5.306 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.460      ;
; -5.305 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.457      ;
; -5.301 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.148      ; 6.458      ;
; -5.301 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.148      ; 6.458      ;
; -5.301 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.452      ;
; -5.299 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.448      ;
; -5.296 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.065      ;
; -5.294 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 6.046      ;
; -5.290 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.436      ;
; -5.289 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.240     ; 6.036      ;
; -5.287 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.056      ;
; -5.283 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.131      ; 6.423      ;
; -5.282 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[3]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 6.034      ;
; -5.281 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.050      ;
; -5.279 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.048      ;
; -5.279 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 6.031      ;
; -5.279 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.427      ;
; -5.278 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 6.047      ;
; -5.264 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.416      ;
; -5.259 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.401      ;
; -5.256 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.398      ;
; -5.256 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.404      ;
; -5.253 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.148      ; 6.410      ;
; -5.253 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.401      ;
; -5.253 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.148      ; 6.410      ;
; -5.252 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 6.004      ;
; -5.250 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 6.002      ;
; -5.249 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.400      ;
; -5.246 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.397      ;
; -5.244 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.390      ;
; -5.240 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.394      ;
; -5.240 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 6.382      ;
; -5.238 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.384      ;
; -5.237 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.385      ;
; -5.235 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.381      ;
; -5.230 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.381      ;
; -5.225 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 5.977      ;
; -5.219 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 5.971      ;
; -5.219 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.148      ; 6.376      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -3.196 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.177      ; 4.850      ;
; -3.190 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.177      ; 4.844      ;
; -3.070 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.185      ; 4.732      ;
; -3.037 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.792      ; 4.306      ;
; -3.030 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.799      ; 4.306      ;
; -3.008 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.186      ; 4.671      ;
; -3.004 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.177      ; 4.658      ;
; -2.960 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.185      ; 4.622      ;
; -2.932 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.177      ; 4.586      ;
; -2.915 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.185      ; 4.577      ;
; -2.904 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.792      ; 4.173      ;
; -2.874 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.186      ; 4.537      ;
; -2.862 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.185      ; 4.524      ;
; -2.846 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.799      ; 4.122      ;
; -2.817 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.799      ; 4.093      ;
; -2.809 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.799      ; 4.085      ;
; -2.771 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.799      ; 4.047      ;
; -2.770 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.799      ; 4.046      ;
; -2.768 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.799      ; 4.044      ;
; -2.726 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.799      ; 4.002      ;
; -2.559 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.185      ; 4.221      ;
; -1.668 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.380      ; 3.525      ;
; -1.653 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 3.497      ;
; -1.561 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 3.019      ;
; -1.554 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.994      ; 3.025      ;
; -1.533 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.368      ; 3.378      ;
; -1.529 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.359      ; 3.365      ;
; -1.525 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 3.369      ;
; -1.437 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.798      ; 2.712      ;
; -1.436 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.375      ; 3.288      ;
; -1.432 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.366      ; 3.275      ;
; -1.429 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.974      ; 2.880      ;
; -1.422 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.374      ; 3.273      ;
; -1.417 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.380      ; 3.274      ;
; -1.358 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.359      ; 3.194      ;
; -1.357 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.376      ; 3.210      ;
; -1.353 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 3.197      ;
; -1.347 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.359      ; 3.183      ;
; -1.342 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.800      ;
; -1.341 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.359      ; 3.177      ;
; -1.332 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.790      ;
; -1.325 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 3.169      ;
; -1.312 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[2]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 2.122      ;
; -1.302 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.760      ;
; -1.300 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.368      ; 3.145      ;
; -1.296 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[5]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 2.106      ;
; -1.296 ; bufferedUART:UART|rxReadPointer[5]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.055     ; 2.228      ;
; -1.296 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 3.140      ;
; -1.294 ; bufferedUART:UART|rxReadPointer[4]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.056     ; 2.225      ;
; -1.289 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[4]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 2.099      ;
; -1.278 ; bufferedUART:UART|rxReadPointer[2]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.088      ; 2.375      ;
; -1.275 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.733      ;
; -1.270 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.994      ; 2.741      ;
; -1.264 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.722      ;
; -1.262 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 3.106      ;
; -1.253 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.982      ; 2.712      ;
; -1.245 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.988      ; 2.710      ;
; -1.244 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.359      ; 3.080      ;
; -1.238 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[0]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 2.048      ;
; -1.227 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 3.071      ;
; -1.211 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.177      ; 2.865      ;
; -1.197 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.655      ;
; -1.196 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.799      ; 2.994      ;
; -1.190 ; bufferedUART:UART|controlReg[5]                                                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.660     ; 1.017      ;
; -1.188 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.974      ; 2.639      ;
; -1.186 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.368      ; 3.031      ;
; -1.184 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.372      ; 3.033      ;
; -1.182 ; bufferedUART:UART|rxReadPointer[0]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.056     ; 2.113      ;
; -1.182 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.640      ;
; -1.181 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.639      ;
; -1.178 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.636      ;
; -1.166 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.989      ; 2.632      ;
; -1.161 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.988      ; 2.626      ;
; -1.151 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[6]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.176     ; 1.962      ;
; -1.144 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.359      ; 2.980      ;
; -1.140 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.988      ; 2.605      ;
; -1.138 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.359      ; 2.974      ;
; -1.135 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 2.979      ;
; -1.129 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.655      ; 2.761      ;
; -1.129 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.655      ; 2.761      ;
; -1.128 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.656      ; 2.761      ;
; -1.126 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.381      ; 2.984      ;
; -1.124 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                       ; bufferedUART:UART|dataOut[1]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 1.934      ;
; -1.120 ; bufferedUART:UART|rxReadPointer[3]                                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.088      ; 2.217      ;
; -1.114 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.368      ; 2.959      ;
; -1.113 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.571      ;
; -1.112 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.570      ;
; -1.110 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.359      ; 2.946      ;
; -1.108 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 2.952      ;
; -1.106 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.367      ; 2.950      ;
; -1.096 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.380      ; 2.953      ;
; -1.083 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.981      ; 2.541      ;
; -1.060 ; bufferedUART:UART|rxReadPointer[1]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.056     ; 1.991      ;
; -1.055 ; bufferedUART:UART|txByteWritten                                                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.660     ; 0.882      ;
; -1.044 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                     ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.366      ; 2.887      ;
; -1.040 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.994      ; 2.511      ;
; -1.038 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.366      ; 2.881      ;
; -1.035 ; bufferedUART:UART|rxReadPointer[2]                                                                                                               ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.056     ; 1.966      ;
; -1.032 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.656      ; 2.665      ;
; -1.023 ; bufferedUART:UART|controlReg[6]                                                                                                                  ; bufferedUART:UART|dataOut[7]                                                                               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; -0.660     ; 0.850      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.815 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.058      ; 4.850      ;
; -2.809 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.058      ; 4.844      ;
; -2.689 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.066      ; 4.732      ;
; -2.656 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.673      ; 4.306      ;
; -2.649 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.680      ; 4.306      ;
; -2.627 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.067      ; 4.671      ;
; -2.623 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.058      ; 4.658      ;
; -2.579 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.066      ; 4.622      ;
; -2.551 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.058      ; 4.586      ;
; -2.534 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.066      ; 4.577      ;
; -2.523 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.673      ; 4.173      ;
; -2.493 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.067      ; 4.537      ;
; -2.481 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.066      ; 4.524      ;
; -2.465 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.680      ; 4.122      ;
; -2.436 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.680      ; 4.093      ;
; -2.428 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.680      ; 4.085      ;
; -2.390 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.680      ; 4.047      ;
; -2.389 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.680      ; 4.046      ;
; -2.387 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.680      ; 4.044      ;
; -2.345 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.680      ; 4.002      ;
; -2.178 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.066      ; 4.221      ;
; -1.287 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.261      ; 3.525      ;
; -1.272 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 3.497      ;
; -1.180 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 3.019      ;
; -1.173 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.875      ; 3.025      ;
; -1.152 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.249      ; 3.378      ;
; -1.148 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.240      ; 3.365      ;
; -1.144 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 3.369      ;
; -1.056 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.679      ; 2.712      ;
; -1.055 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.256      ; 3.288      ;
; -1.051 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.247      ; 3.275      ;
; -1.048 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.855      ; 2.880      ;
; -1.041 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.255      ; 3.273      ;
; -1.036 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.261      ; 3.274      ;
; -0.977 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.240      ; 3.194      ;
; -0.976 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.257      ; 3.210      ;
; -0.972 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 3.197      ;
; -0.966 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.240      ; 3.183      ;
; -0.961 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.800      ;
; -0.960 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.240      ; 3.177      ;
; -0.951 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.790      ;
; -0.944 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 3.169      ;
; -0.921 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.760      ;
; -0.919 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.249      ; 3.145      ;
; -0.915 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 3.140      ;
; -0.894 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.733      ;
; -0.889 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.875      ; 2.741      ;
; -0.883 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.722      ;
; -0.881 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 3.106      ;
; -0.872 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.863      ; 2.712      ;
; -0.864 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.869      ; 2.710      ;
; -0.863 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.240      ; 3.080      ;
; -0.846 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 3.071      ;
; -0.830 ; cpu_001:CPU_001|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7ku3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.058      ; 2.865      ;
; -0.816 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.655      ;
; -0.807 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.855      ; 2.639      ;
; -0.805 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.249      ; 3.031      ;
; -0.803 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.253      ; 3.033      ;
; -0.801 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.640      ;
; -0.800 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.639      ;
; -0.797 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.636      ;
; -0.785 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.870      ; 2.632      ;
; -0.780 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.869      ; 2.626      ;
; -0.763 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.240      ; 2.980      ;
; -0.759 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.869      ; 2.605      ;
; -0.757 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.240      ; 2.974      ;
; -0.754 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 2.979      ;
; -0.745 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.262      ; 2.984      ;
; -0.733 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.249      ; 2.959      ;
; -0.732 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.571      ;
; -0.731 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.570      ;
; -0.729 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.240      ; 2.946      ;
; -0.727 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 2.952      ;
; -0.725 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                     ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.248      ; 2.950      ;
; -0.715 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.261      ; 2.953      ;
; -0.702 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.541      ;
; -0.663 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.247      ; 2.887      ;
; -0.659 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.875      ; 2.511      ;
; -0.657 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.247      ; 2.881      ;
; -0.642 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.875      ; 2.494      ;
; -0.633 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.472      ;
; -0.633 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.240     ; 0.880      ;
; -0.633 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.240     ; 0.880      ;
; -0.633 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.240     ; 0.880      ;
; -0.633 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.240     ; 0.880      ;
; -0.633 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.240     ; 0.880      ;
; -0.633 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.240     ; 0.880      ;
; -0.633 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.240     ; 0.880      ;
; -0.633 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.240     ; 0.880      ;
; -0.629 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.855      ; 2.461      ;
; -0.624 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.255      ; 2.856      ;
; -0.621 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[3]                                                                                                     ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.261      ; 2.859      ;
; -0.620 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.459      ;
; -0.604 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.855      ; 2.436      ;
; -0.599 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[7]                                                                                                     ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.253      ; 2.829      ;
; -0.597 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.862      ; 2.436      ;
; -0.592 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                     ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.247      ; 2.816      ;
; -0.592 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[0]                                                                                                     ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.255      ; 2.824      ;
; -0.586 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[5]                                                                                                     ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.247      ; 2.810      ;
; -0.568 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.875      ; 2.420      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.448 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.620      ; 0.649      ;
; 0.481 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.469      ;
; 0.484 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.466      ;
; 0.491 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.459      ;
; 0.493 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.457      ;
; 0.551 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.399      ;
; 0.555 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.395      ;
; 0.555 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.395      ;
; 0.560 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.390      ;
; 0.566 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.384      ;
; 0.573 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.377      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.165 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.223      ; 0.492      ;
; 0.169 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ljs3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.223      ; 0.496      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu_001:CPU_001|w_rtnAddr[0]                                                                                                   ; cpu_001:CPU_001|w_rtnAddr[0]                                                                                                                                             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                      ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; Debouncer:debounceReset|w_dly3                                                                                                 ; Debouncer:debounceReset|w_dly4                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.318      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.327      ;
; 0.210 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                                ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.331      ;
; 0.252 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[1]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.266      ; 1.737      ;
; 0.254 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                                           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; bufferedUART:UART|txBuffer[5]                                                                                                  ; bufferedUART:UART|txBuffer[4]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; bufferedUART:UART|txBuffer[6]                                                                                                  ; bufferedUART:UART|txBuffer[5]                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.376      ;
; 0.258 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[0]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.266      ; 1.743      ;
; 0.258 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[7]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.266      ; 1.743      ;
; 0.261 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ProgramCounter:progCtr|w_progCtr[5]                                                                                                                      ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.266      ; 1.746      ;
; 0.263 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]                                              ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                               ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.383      ;
; 0.266 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearLine                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearL2                                                                                                                             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[5]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.237      ; 0.608      ;
; 0.269 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                                    ; cpu_001:CPU_001|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.252      ; 1.740      ;
; 0.270 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|rxBuffer~14                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|o_serialEn                                                                                                                                      ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.392      ;
; 0.276 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; bufferedUART:UART|rxState.idle                                                                                                 ; bufferedUART:UART|rxState.dataBit                                                                                                                                        ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.396      ;
; 0.277 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[4]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.237      ; 0.618      ;
; 0.277 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|pixelCount[2]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                                 ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.398      ;
; 0.279 ; bufferedUART:UART|rxState.dataBit                                                                                              ; bufferedUART:UART|rxState.stopBit                                                                                                                                        ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4]                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0           ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.230      ; 0.614      ;
; 0.281 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxBuffer~21                                                                                                                                            ; i_CLOCK_50                                                  ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.400      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.175 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.759      ; 0.548      ;
; 0.196 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.317      ;
; 0.204 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.325      ;
; 0.208 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.333      ;
; 0.218 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.339      ;
; 0.259 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.380      ;
; 0.269 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.392      ;
; 0.284 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.405      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|rxBuffer~13               ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[0]           ; bufferedUART:UART|rxReadPointer[0]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[1]           ; bufferedUART:UART|rxReadPointer[1]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[2]           ; bufferedUART:UART|rxReadPointer[2]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[3]           ; bufferedUART:UART|rxReadPointer[3]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[4]           ; bufferedUART:UART|rxReadPointer[4]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[5]           ; bufferedUART:UART|rxReadPointer[5]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.265 ; bufferedUART:UART|rxBuffer~20                ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.994      ; 1.373      ;
; 0.297 ; bufferedUART:UART|rxBuffer~15                ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.412      ;
; 0.314 ; bufferedUART:UART|rxBuffer~17                ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.994      ; 1.422      ;
; 0.315 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[0]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; bufferedUART:UART|rxBuffer~14                ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.441      ;
; 0.321 ; bufferedUART:UART|rxBuffer~16                ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.995      ; 1.430      ;
; 0.322 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.447      ;
; 0.326 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.451      ;
; 0.329 ; bufferedUART:UART|rxBuffer~19                ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.995      ; 1.438      ;
; 0.371 ; bufferedUART:UART|rxBuffer~21                ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.001      ; 1.486      ;
; 0.378 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.995      ; 1.487      ;
; 0.400 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.525      ;
; 0.403 ; bufferedUART:UART|rxBuffer~18                ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.995      ; 1.512      ;
; 0.404 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.529      ;
; 0.418 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.543      ;
; 0.429 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]     ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.217     ; 0.316      ;
; 0.460 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.994      ; 1.568      ;
; 0.473 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.599      ;
; 0.473 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.599      ;
; 0.473 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.599      ;
; 0.473 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.599      ;
; 0.473 ; bufferedUART:UART|rxInPointer[1]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.599      ;
; 0.482 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.509      ; 1.105      ;
; 0.502 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.508      ; 1.124      ;
; 0.503 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.628      ;
; 0.507 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.632      ;
; 0.509 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.634      ;
; 0.513 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.638      ;
; 0.519 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.994      ; 1.627      ;
; 0.521 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.646      ;
; 0.527 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.995      ; 1.636      ;
; 0.530 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.655      ;
; 0.534 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.659      ;
; 0.542 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]     ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.217     ; 0.429      ;
; 0.551 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.994      ; 1.659      ;
; 0.551 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.994      ; 1.659      ;
; 0.557 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.004      ; 1.675      ;
; 0.576 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.702      ;
; 0.576 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.702      ;
; 0.576 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.702      ;
; 0.576 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.702      ;
; 0.576 ; bufferedUART:UART|rxInPointer[0]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.702      ;
; 0.582 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.708      ;
; 0.582 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.708      ;
; 0.582 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.708      ;
; 0.582 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.708      ;
; 0.582 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.708      ;
; 0.603 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.729      ;
; 0.603 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.729      ;
; 0.603 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.729      ;
; 0.603 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.729      ;
; 0.603 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.729      ;
; 0.635 ; bufferedUART:UART|rxInPointer[5]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.760      ;
; 0.642 ; bufferedUART:UART|rxReadPointer[4]           ; bufferedUART:UART|rxReadPointer[5]          ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.034      ; 0.760      ;
; 0.653 ; bufferedUART:UART|rxInPointer[4]             ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.778      ;
; 0.653 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.160      ; 1.427      ;
; 0.655 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[5]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.774      ;
; 0.657 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[4]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.776      ;
; 0.658 ; bufferedUART:UART|rxBuffer~13                ; bufferedUART:UART|dataOut[2]                ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.777      ;
; 0.666 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.563      ; 1.843      ;
; 0.669 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.794      ;
; 0.669 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.146      ; 1.429      ;
; 0.671 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.796      ;
; 0.673 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.798      ;
; 0.675 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.011      ; 1.800      ;
; 0.685 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.004      ; 1.803      ;
; 0.685 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.004      ; 1.803      ;
; 0.685 ; bufferedUART:UART|func_reset                 ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.004      ; 1.803      ;
; 0.687 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; -0.224     ; 0.567      ;
; 0.692 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.160      ; 1.466      ;
; 0.707 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.160      ; 1.481      ;
; 0.715 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.153      ; 1.482      ;
; 0.718 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.153      ; 1.485      ;
; 0.720 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.554      ; 1.888      ;
; 0.725 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.555      ; 1.894      ;
; 0.734 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.153      ; 1.501      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.742 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.868      ;
; 0.742 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.868      ;
; 0.742 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.868      ;
; 0.742 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.868      ;
; 0.742 ; bufferedUART:UART|rxInPointer[3]             ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.868      ;
; 0.744 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|rxReadPointer[0]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.870      ;
; 0.744 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|rxReadPointer[1]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.870      ;
; 0.744 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|rxReadPointer[2]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.870      ;
; 0.744 ; bufferedUART:UART|rxInPointer[2]             ; bufferedUART:UART|rxReadPointer[3]          ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.012      ; 1.870      ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.294 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.427      ;
; 0.307 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.422      ; 1.843      ;
; 0.310 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.005      ; 1.429      ;
; 0.333 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.466      ;
; 0.348 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.481      ;
; 0.356 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.482      ;
; 0.359 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.485      ;
; 0.361 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.413      ; 1.888      ;
; 0.366 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 1.894      ;
; 0.375 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.501      ;
; 0.388 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.514      ;
; 0.396 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 1.916      ;
; 0.396 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 1.931      ;
; 0.411 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.544      ;
; 0.412 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 1.932      ;
; 0.415 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 1.943      ;
; 0.418 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.544      ;
; 0.424 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.422      ; 1.960      ;
; 0.428 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.413      ; 1.955      ;
; 0.428 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.005      ; 1.547      ;
; 0.431 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 1.966      ;
; 0.435 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 1.970      ;
; 0.445 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 1.973      ;
; 0.448 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.574      ;
; 0.458 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 1.986      ;
; 0.461 ; cpu_001:CPU_001|RegisterFile:RegFile|reg5[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 1.989      ;
; 0.461 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.415      ; 1.990      ;
; 0.463 ; bufferedUART:UART|txByteSent                 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.415      ; 1.992      ;
; 0.463 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.589      ;
; 0.470 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.596      ;
; 0.474 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.600      ;
; 0.477 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.603      ;
; 0.477 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 2.005      ;
; 0.483 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.609      ;
; 0.506 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 2.034      ;
; 0.514 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.647      ;
; 0.514 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 2.034      ;
; 0.515 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 2.035      ;
; 0.516 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.649      ;
; 0.523 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 2.058      ;
; 0.527 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.422      ; 2.063      ;
; 0.530 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 2.050      ;
; 0.532 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.005      ; 1.651      ;
; 0.539 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.672      ;
; 0.546 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 2.081      ;
; 0.559 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.692      ;
; 0.562 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.695      ;
; 0.564 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.697      ;
; 0.566 ; cpu_001:CPU_001|RegisterFile:RegFile|reg6[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 2.094      ;
; 0.568 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.415      ; 2.097      ;
; 0.572 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 2.092      ;
; 0.573 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.832      ; 1.519      ;
; 0.577 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.703      ;
; 0.581 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.413      ; 2.108      ;
; 0.581 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.005      ; 1.700      ;
; 0.586 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 2.121      ;
; 0.589 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.833      ; 1.536      ;
; 0.589 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.833      ; 1.536      ;
; 0.589 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.833      ; 1.536      ;
; 0.589 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.833      ; 1.536      ;
; 0.589 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.833      ; 1.536      ;
; 0.589 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.833      ; 1.536      ;
; 0.589 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.833      ; 1.536      ;
; 0.589 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent      ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.833      ; 1.536      ;
; 0.598 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.724      ;
; 0.601 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 2.129      ;
; 0.611 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.415      ; 2.140      ;
; 0.614 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.740      ;
; 0.615 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.748      ;
; 0.627 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.753      ;
; 0.634 ; cpu_001:CPU_001|RegisterFile:RegFile|reg2[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.760      ;
; 0.647 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 2.182      ;
; 0.650 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.422      ; 2.186      ;
; 0.654 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.413      ; 2.181      ;
; 0.664 ; cpu_001:CPU_001|RegisterFile:RegFile|reg4[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.790      ;
; 0.665 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 2.185      ;
; 0.667 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 2.187      ;
; 0.683 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.406      ; 2.203      ;
; 0.691 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.817      ;
; 0.703 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.836      ;
; 0.714 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.840      ;
; 0.714 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.847      ;
; 0.719 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.845      ;
; 0.721 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 2.256      ;
; 0.727 ; cpu_001:CPU_001|RegisterFile:RegFile|reg7[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.421      ; 2.262      ;
; 0.728 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.854      ;
; 0.729 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.855      ;
; 0.729 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.012      ; 1.855      ;
; 0.730 ; cpu_001:CPU_001|RegisterFile:RegFile|reg3[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.426      ; 2.270      ;
; 0.735 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 2.263      ;
; 0.737 ; cpu_001:CPU_001|RegisterFile:RegFile|reg1[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.019      ; 1.870      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.036      ; 0.857      ;
; 0.753 ; cpu_001:CPU_001|RegisterFile:RegFile|reg0[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                  ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.414      ; 2.281      ;
+-------+----------------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                  ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.007 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 0.940      ;
; 0.007 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 0.940      ;
; 0.007 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 0.940      ;
; 0.007 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 0.940      ;
; 0.007 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 0.940      ;
; 0.007 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 0.940      ;
; 0.038 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 0.912      ;
; 0.048 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 0.902      ;
; 0.048 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 0.902      ;
; 0.048 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 0.902      ;
; 0.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.879      ;
; 0.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.879      ;
; 0.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.879      ;
; 0.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.879      ;
; 0.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.879      ;
; 0.065 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.879      ;
; 0.144 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.808      ;
; 0.144 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.808      ;
; 0.144 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.808      ;
; 0.144 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.808      ;
; 0.144 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.808      ;
; 0.144 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.808      ;
; 0.144 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.808      ;
; 0.148 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.796      ;
; 0.148 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.796      ;
; 0.148 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.796      ;
; 0.148 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.796      ;
; 0.148 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.796      ;
; 0.148 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 0.796      ;
; 0.174 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 0.946      ;
; 0.174 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.133      ; 0.946      ;
; 0.200 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.751      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.293 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.856      ; 1.540      ;
; 0.293 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.856      ; 1.540      ;
; 0.324 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.857      ; 1.510      ;
; 0.324 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.857      ; 1.510      ;
; 0.324 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.857      ; 1.510      ;
; 0.324 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.857      ; 1.510      ;
; 0.324 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.857      ; 1.510      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.005      ; 1.312      ;
; 0.193 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.005      ; 1.312      ;
; 0.193 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.005      ; 1.312      ;
; 0.193 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.005      ; 1.312      ;
; 0.193 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.005      ; 1.312      ;
; 0.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.004      ; 1.332      ;
; 0.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.004      ; 1.332      ;
+-------+------------------------------+------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                   ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.543 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.212      ; 0.839      ;
; 0.543 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.212      ; 0.839      ;
; 0.553 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.673      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.706      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.706      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.706      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.706      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.706      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.706      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.714      ;
; 0.671 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.783      ;
; 0.671 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.783      ;
; 0.671 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.783      ;
; 0.671 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.783      ;
; 0.671 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.783      ;
; 0.671 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.028      ; 0.783      ;
; 0.685 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.804      ;
; 0.690 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.809      ;
; 0.690 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.809      ;
; 0.690 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.809      ;
; 0.714 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.830      ;
; 0.714 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.830      ;
; 0.714 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.830      ;
; 0.714 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.830      ;
; 0.714 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.830      ;
; 0.714 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.032      ; 0.830      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -14.673   ; 0.165 ; -1.132   ; 0.193   ; -3.201              ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.209    ; 0.175 ; N/A      ; N/A     ; -1.487              ;
;  cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; -7.919    ; 0.294 ; N/A      ; N/A     ; -1.487              ;
;  cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; -8.335    ; 0.188 ; -0.318   ; 0.193   ; -3.201              ;
;  i_CLOCK_50                                                                                                            ; -14.673   ; 0.165 ; -1.132   ; 0.506   ; -3.201              ;
; Design-wide TNS                                                                                                        ; -3438.831 ; 0.0   ; -40.685  ; 0.0     ; -889.497            ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.753    ; 0.000 ; N/A      ; N/A     ; -16.357             ;
;  cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; -164.260  ; 0.000 ; N/A      ; N/A     ; -34.201             ;
;  cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; -243.421  ; 0.000 ; -1.971   ; 0.000   ; -62.681             ;
;  i_CLOCK_50                                                                                                            ; -3030.397 ; 0.000 ; -38.714  ; 0.000   ; -776.258            ;
+------------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; utxd1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; urts1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdDO                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdCD                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ucts1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; urxd1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 8        ; 0        ; 0        ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 0        ; 8        ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 472      ; 0        ; 0        ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 9        ; 0        ; 8        ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 96       ; 0        ; 472      ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; i_CLOCK_50                                                                                                            ; 11546    ; 94       ; 0        ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; i_CLOCK_50                                                                                                            ; 237      ; 11547    ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; 20611942 ; 0        ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                            ; 25       ; 132      ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 8        ; 0        ; 0        ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 0        ; 8        ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; 472      ; 0        ; 0        ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 9        ; 0        ; 8        ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; 96       ; 0        ; 472      ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; i_CLOCK_50                                                                                                            ; 11546    ; 94       ; 0        ; 0        ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; i_CLOCK_50                                                                                                            ; 237      ; 11547    ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; 20611942 ; 0        ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                            ; 25       ; 132      ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                   ;
+------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 7        ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; i_CLOCK_50                                                  ; 43       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                    ;
+------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 7        ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; i_CLOCK_50                                                  ; 43       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                ; Clock                                                                                                                 ; Type ; Status      ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                           ; Base ; Constrained ;
; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                           ; Base ; Constrained ;
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; Base ; Constrained ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 17 20:42:30 2021
Info: Command: quartus_sta ANSITerm1 -c ANSITerm1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CLOCK_50 i_CLOCK_50
    Info (332105): create_clock -period 1.000 -name cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0
    Info (332105): create_clock -period 1.000 -name cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0
    Info (332105): create_clock -period 1.000 -name Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.673           -3030.397 i_CLOCK_50 
    Info (332119):    -8.335            -243.421 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -7.919            -164.260 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -0.209              -0.753 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 i_CLOCK_50 
    Info (332119):     0.319               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.454               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.890               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
Info (332146): Worst-case recovery slack is -1.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.132             -38.714 i_CLOCK_50 
    Info (332119):    -0.318              -1.971 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is 0.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.473               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     1.152               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -776.217 i_CLOCK_50 
    Info (332119):    -3.201             -62.681 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.487             -34.201 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.367           -2802.635 i_CLOCK_50 
    Info (332119):    -7.896            -225.725 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -7.399            -152.104 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -0.103              -0.317 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.208               0.000 i_CLOCK_50 
    Info (332119):     0.387               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.402               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.665               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
Info (332146): Worst-case recovery slack is -0.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.960             -31.656 i_CLOCK_50 
    Info (332119):    -0.214              -1.258 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     1.053               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -776.258 i_CLOCK_50 
    Info (332119):    -3.201             -62.681 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.487             -34.201 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.818           -1079.841 i_CLOCK_50 
    Info (332119):    -3.196             -82.589 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -2.815             -54.933 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):     0.448               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 i_CLOCK_50 
    Info (332119):     0.175               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.188               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.294               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
Info (332146): Worst-case recovery slack is 0.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.007               0.000 i_CLOCK_50 
    Info (332119):     0.293               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.506               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -631.354 i_CLOCK_50 
    Info (332119):    -1.000             -41.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.000             -23.000 cpu_001:CPU_001|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.000             -11.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Sat Jul 17 20:42:35 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


