TimeQuest Timing Analyzer report for TS_CONTROL
Fri May 03 23:26:44 2019
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'CLK'
 12. Slow 1200mV 85C Model Setup: 'CLK_W'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK_W'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_W'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. MTBF Summary
 22. Synchronizer Summary
 23. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 24. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 25. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 26. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 27. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'CLK'
 42. Slow 1200mV 0C Model Setup: 'CLK_W'
 43. Slow 1200mV 0C Model Hold: 'CLK'
 44. Slow 1200mV 0C Model Hold: 'CLK_W'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_W'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. MTBF Summary
 52. Synchronizer Summary
 53. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'CLK'
 71. Fast 1200mV 0C Model Setup: 'CLK_W'
 72. Fast 1200mV 0C Model Hold: 'CLK'
 73. Fast 1200mV 0C Model Hold: 'CLK_W'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_W'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. MTBF Summary
 81. Synchronizer Summary
 82. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 94. Multicorner Timing Analysis Summary
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Report TCCS
107. Report RSKM
108. Unconstrained Paths
109. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; TS_CONTROL                                                       ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE6F17C8                                                      ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  16.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }   ;
; CLK_W      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_W } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 118.2 MHz  ; 118.2 MHz       ; CLK        ;                                                ;
; 263.85 MHz ; 238.04 MHz      ; CLK_W      ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -4.603 ; -163.355           ;
; CLK_W ; -2.790 ; -62.902            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.475 ; 0.000              ;
; CLK_W ; 0.475 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.201 ; -113.594                         ;
; CLK_W ; -3.201 ; -88.440                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.603 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.411      ;
; -4.603 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.411      ;
; -4.601 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.409      ;
; -4.543 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.351      ;
; -4.543 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.351      ;
; -4.541 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.349      ;
; -4.534 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.342      ;
; -4.534 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.342      ;
; -4.532 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 5.340      ;
; -4.453 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.238     ; 5.206      ;
; -4.393 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.238     ; 5.146      ;
; -4.384 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.238     ; 5.137      ;
; -4.269 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.206      ; 5.496      ;
; -4.163 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.100      ;
; -4.163 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.100      ;
; -4.161 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.098      ;
; -4.125 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.062      ;
; -4.125 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.062      ;
; -4.123 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.060      ;
; -4.099 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.036      ;
; -4.099 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.036      ;
; -4.097 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 5.034      ;
; -4.064 ; state.S_ldDIN                                                                                                                   ; i[3]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.059     ; 5.026      ;
; -4.064 ; state.S_ldDIN                                                                                                                   ; i[2]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.059     ; 5.026      ;
; -4.064 ; state.S_ldDIN                                                                                                                   ; i[0]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.059     ; 5.026      ;
; -4.064 ; state.S_ldDIN                                                                                                                   ; i[1]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.059     ; 5.026      ;
; -4.026 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.963      ;
; -4.026 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.963      ;
; -4.024 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.961      ;
; -4.013 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.109     ; 4.895      ;
; -4.010 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.947      ;
; -4.010 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.947      ;
; -4.008 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.945      ;
; -3.976 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 4.784      ;
; -3.976 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 4.784      ;
; -3.975 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.109     ; 4.857      ;
; -3.974 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 4.782      ;
; -3.968 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; rdreq                                                                                                           ; CLK_W        ; CLK         ; 1.000        ; -0.320     ; 4.639      ;
; -3.967 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; state.S_ld_W                                                                                                    ; CLK_W        ; CLK         ; 1.000        ; -0.320     ; 4.638      ;
; -3.949 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.109     ; 4.831      ;
; -3.945 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.206      ; 5.172      ;
; -3.908 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; rdreq                                                                                                           ; CLK_W        ; CLK         ; 1.000        ; -0.320     ; 4.579      ;
; -3.907 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; state.S_ld_W                                                                                                    ; CLK_W        ; CLK         ; 1.000        ; -0.320     ; 4.578      ;
; -3.899 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; rdreq                                                                                                           ; CLK_W        ; CLK         ; 1.000        ; -0.320     ; 4.570      ;
; -3.898 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; state.S_ld_W                                                                                                    ; CLK_W        ; CLK         ; 1.000        ; -0.320     ; 4.569      ;
; -3.876 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.109     ; 4.758      ;
; -3.860 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.109     ; 4.742      ;
; -3.840 ; state.S_init                                                                                                                    ; out[0]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.928      ;
; -3.840 ; state.S_init                                                                                                                    ; out[1]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.928      ;
; -3.840 ; state.S_init                                                                                                                    ; out[2]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.928      ;
; -3.840 ; state.S_init                                                                                                                    ; out[3]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.928      ;
; -3.840 ; state.S_init                                                                                                                    ; out[4]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.928      ;
; -3.838 ; state.S_ld_W                                                                                                                    ; out[0]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.926      ;
; -3.838 ; state.S_ld_W                                                                                                                    ; out[1]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.926      ;
; -3.838 ; state.S_ld_W                                                                                                                    ; out[2]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.926      ;
; -3.838 ; state.S_ld_W                                                                                                                    ; out[3]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.926      ;
; -3.838 ; state.S_ld_W                                                                                                                    ; out[4]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.067      ; 4.926      ;
; -3.826 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.238     ; 4.579      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0      ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6         ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.793 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.758      ;
; -3.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[0]              ; CLK          ; CLK         ; 1.000        ; 0.202      ; 4.872      ;
; -3.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[1]              ; CLK          ; CLK         ; 1.000        ; 0.202      ; 4.872      ;
; -3.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[2]              ; CLK          ; CLK         ; 1.000        ; 0.202      ; 4.872      ;
; -3.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[3]              ; CLK          ; CLK         ; 1.000        ; 0.202      ; 4.872      ;
; -3.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[4]              ; CLK          ; CLK         ; 1.000        ; 0.202      ; 4.872      ;
; -3.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[5]              ; CLK          ; CLK         ; 1.000        ; 0.202      ; 4.872      ;
; -3.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[6]              ; CLK          ; CLK         ; 1.000        ; 0.202      ; 4.872      ;
; -3.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[7]              ; CLK          ; CLK         ; 1.000        ; 0.202      ; 4.872      ;
; -3.730 ; rdreq                                                                                                                           ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 0.500        ; 0.158      ; 4.409      ;
; -3.729 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5      ; CLK          ; CLK         ; 1.000        ; 0.122      ; 4.872      ;
; -3.728 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4      ; CLK          ; CLK         ; 1.000        ; 0.122      ; 4.871      ;
; -3.612 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.076      ; 4.709      ;
; -3.610 ; i[3]                                                                                                                            ; state.S_init                                                                                                    ; CLK          ; CLK         ; 1.000        ; -0.210     ; 4.421      ;
; -3.597 ; i[3]                                                                                                                            ; state.S_ld_W                                                                                                    ; CLK          ; CLK         ; 1.000        ; -0.210     ; 4.408      ;
; -3.596 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.206      ; 4.823      ;
; -3.571 ; i[3]                                                                                                                            ; i[3]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.059     ; 4.533      ;
; -3.567 ; state.S_ld_W                                                                                                                    ; i[3]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.042     ; 4.546      ;
; -3.559 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 4.367      ;
; -3.559 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 4.367      ;
; -3.557 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.183     ; 4.365      ;
; -3.537 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.206      ; 4.764      ;
; -3.535 ; state.S_W                                                                                                                       ; out[5]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.483      ;
; -3.535 ; state.S_W                                                                                                                       ; out[6]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.483      ;
; -3.533 ; state.S_W                                                                                                                       ; out[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.481      ;
; -3.528 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; rdreq                                                                                                           ; CLK_W        ; CLK         ; 1.000        ; -0.191     ; 4.328      ;
; -3.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; state.S_ld_W                                                                                                    ; CLK_W        ; CLK         ; 1.000        ; -0.191     ; 4.327      ;
; -3.497 ; TS_IN[1]                                                                                                                        ; out[0]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.729      ; 4.747      ;
; -3.497 ; TS_IN[1]                                                                                                                        ; out[1]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.729      ; 4.747      ;
; -3.497 ; TS_IN[1]                                                                                                                        ; out[2]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.729      ; 4.747      ;
; -3.497 ; TS_IN[1]                                                                                                                        ; out[3]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.729      ; 4.747      ;
; -3.497 ; TS_IN[1]                                                                                                                        ; out[4]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.729      ; 4.747      ;
; -3.494 ; TS_IN[2]                                                                                                                        ; out[0]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.729      ; 4.744      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_W'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.790 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.179     ; 3.632      ;
; -2.790 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.179     ; 3.632      ;
; -2.790 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.179     ; 3.632      ;
; -2.790 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.179     ; 3.632      ;
; -2.785 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.748      ;
; -2.785 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.748      ;
; -2.785 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.748      ;
; -2.785 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.748      ;
; -2.776 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.739      ;
; -2.776 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.739      ;
; -2.776 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.739      ;
; -2.776 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.739      ;
; -2.750 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.101      ; 3.872      ;
; -2.750 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.101      ; 3.872      ;
; -2.750 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.101      ; 3.872      ;
; -2.750 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.101      ; 3.872      ;
; -2.626 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.106      ; 3.800      ;
; -2.626 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.112      ; 3.806      ;
; -2.626 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.106      ; 3.800      ;
; -2.625 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.106      ; 3.799      ;
; -2.625 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.106      ; 3.799      ;
; -2.624 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.112      ; 3.804      ;
; -2.619 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.582      ;
; -2.619 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.582      ;
; -2.619 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.582      ;
; -2.619 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.582      ;
; -2.612 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.004      ; 3.684      ;
; -2.612 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.690      ;
; -2.612 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.004      ; 3.684      ;
; -2.572 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.284      ; 3.924      ;
; -2.572 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.290      ; 3.930      ;
; -2.572 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.284      ; 3.924      ;
; -2.564 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.595      ;
; -2.564 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.595      ;
; -2.564 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.595      ;
; -2.564 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.595      ;
; -2.557 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.588      ;
; -2.557 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.588      ;
; -2.557 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.588      ;
; -2.557 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.588      ;
; -2.518 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.299     ; 3.240      ;
; -2.509 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.299     ; 3.231      ;
; -2.485 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.382     ; 3.124      ;
; -2.460 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.106      ; 3.634      ;
; -2.460 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.112      ; 3.640      ;
; -2.460 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.106      ; 3.634      ;
; -2.438 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.179     ; 3.280      ;
; -2.438 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.179     ; 3.280      ;
; -2.438 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.179     ; 3.280      ;
; -2.438 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.179     ; 3.280      ;
; -2.405 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.174      ; 3.647      ;
; -2.405 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.180      ; 3.653      ;
; -2.405 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.174      ; 3.647      ;
; -2.402 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.059     ; 3.364      ;
; -2.402 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.290      ;
; -2.400 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.288      ;
; -2.398 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.174      ; 3.640      ;
; -2.398 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.180      ; 3.646      ;
; -2.398 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.174      ; 3.640      ;
; -2.398 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.286      ;
; -2.390 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.278      ;
; -2.388 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.276      ;
; -2.386 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.274      ;
; -2.373 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.295     ; 3.099      ;
; -2.371 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.295     ; 3.097      ;
; -2.369 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.295     ; 3.095      ;
; -2.362 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.015     ; 3.368      ;
; -2.360 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.015     ; 3.366      ;
; -2.358 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.015     ; 3.364      ;
; -2.352 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.299     ; 3.074      ;
; -2.327 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.215      ;
; -2.315 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.203      ;
; -2.304 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.335      ;
; -2.304 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.335      ;
; -2.304 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.335      ;
; -2.304 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.335      ;
; -2.299 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.262      ;
; -2.299 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.262      ;
; -2.299 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.262      ;
; -2.299 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.262      ;
; -2.298 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.295     ; 3.024      ;
; -2.297 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.231     ; 3.087      ;
; -2.290 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.231     ; 3.080      ;
; -2.287 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.015     ; 3.293      ;
; -2.260 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.004      ; 3.332      ;
; -2.260 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.010      ; 3.338      ;
; -2.260 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.004      ; 3.332      ;
; -2.201 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.164      ;
; -2.201 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.164      ;
; -2.201 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.164      ;
; -2.201 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.058     ; 3.164      ;
; -2.156 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.044      ;
; -2.154 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.042      ;
; -2.152 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.133     ; 3.040      ;
; -2.145 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.174      ; 3.387      ;
; -2.145 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.180      ; 3.393      ;
; -2.145 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.174      ; 3.387      ;
; -2.140 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.106      ; 3.314      ;
; -2.140 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.112      ; 3.320      ;
; -2.140 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.106      ; 3.314      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.475 ; state.S_ldDIN                                                                                                                   ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.746      ;
; 0.477 ; state.S_init                                                                                                                    ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.746      ;
; 0.508 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.776      ;
; 0.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.794      ;
; 0.531 ; i[3]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.802      ;
; 0.534 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.802      ;
; 0.543 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.811      ;
; 0.577 ; state.S_2fram                                                                                                                   ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.848      ;
; 0.648 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.280      ;
; 0.653 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.921      ;
; 0.658 ; TS_IN[5]                                                                                                                        ; out[5]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.885      ; 1.255      ;
; 0.662 ; TS_IN[7]                                                                                                                        ; out[7]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.885      ; 1.259      ;
; 0.672 ; TS_IN[6]                                                                                                                        ; out[6]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.885      ; 1.269      ;
; 0.712 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.802      ;
; 0.720 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ; CLK          ; CLK         ; 0.000        ; 0.051      ; 0.983      ;
; 0.753 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.145      ; 1.152      ;
; 0.776 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.145      ; 1.175      ;
; 0.778 ; i[2]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.049      ;
; 0.778 ; i[1]                                                                                                                            ; i[1]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.049      ;
; 0.791 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.058      ;
; 0.793 ; state.S_init                                                                                                                    ; state.S_error                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.062      ;
; 0.795 ; state.S_error                                                                                                                   ; state.S_rst                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.064      ;
; 0.797 ; i[0]                                                                                                                            ; i[0]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.068      ;
; 0.799 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.067      ;
; 0.811 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.145      ; 1.210      ;
; 0.832 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.922      ;
; 0.835 ; state.S_ld_W                                                                                                                    ; rdreq                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.104      ;
; 0.910 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ; CLK          ; CLK         ; 0.000        ; -0.122     ; 1.000      ;
; 0.922 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.554      ;
; 0.931 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.194      ;
; 0.947 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ; CLK          ; CLK         ; 0.000        ; 0.197      ; 1.356      ;
; 0.950 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; CLK          ; CLK         ; 0.000        ; -0.122     ; 1.040      ;
; 0.969 ; state.S_2fram                                                                                                                   ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.240      ;
; 1.051 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ; CLK          ; CLK         ; 0.000        ; 0.197      ; 1.460      ;
; 1.081 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.348      ;
; 1.132 ; i[1]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.403      ;
; 1.139 ; i[2]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.410      ;
; 1.140 ; i[0]                                                                                                                            ; i[1]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.411      ;
; 1.149 ; i[0]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.420      ;
; 1.183 ; i[1]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.454      ;
; 1.215 ; state.S_2fram                                                                                                                   ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.486      ;
; 1.228 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.495      ;
; 1.228 ; state.S_ld_W                                                                                                                    ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.497      ;
; 1.236 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.521      ;
; 1.241 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.526      ;
; 1.261 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ; CLK          ; CLK         ; 0.000        ; -0.206     ; 1.267      ;
; 1.263 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.206     ; 1.269      ;
; 1.263 ; i[1]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.534      ;
; 1.268 ; i[1]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.539      ;
; 1.269 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.554      ;
; 1.280 ; i[0]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.551      ;
; 1.290 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.452      ; 1.996      ;
; 1.297 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.582      ;
; 1.297 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.929      ;
; 1.298 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.930      ;
; 1.329 ; TS_IN[4]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.847      ; 1.888      ;
; 1.346 ; i[0]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.617      ;
; 1.400 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.206      ; 1.860      ;
; 1.407 ; i[0]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.678      ;
; 1.408 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ; CLK          ; CLK         ; 0.000        ; -0.206     ; 1.414      ;
; 1.423 ; TS_IN[4]                                                                                                                        ; out[4]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.960      ; 2.095      ;
; 1.436 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.206     ; 1.442      ;
; 1.442 ; state.S_rst                                                                                                                     ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.711      ;
; 1.453 ; state.S_ld_W                                                                                                                    ; state.S_ld_W                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.722      ;
; 1.456 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ; CLK          ; CLK         ; 0.000        ; -0.206     ; 1.462      ;
; 1.481 ; state.S_W                                                                                                                       ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.752      ;
; 1.489 ; i[2]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.760      ;
; 1.497 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.206     ; 1.503      ;
; 1.519 ; TS_IN[4]                                                                                                                        ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.847      ; 2.078      ;
; 1.526 ; TS_IN[4]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.847      ; 2.085      ;
; 1.543 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.206      ; 2.003      ;
; 1.547 ; state.S_2fram                                                                                                                   ; i[0]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.818      ;
; 1.588 ; i[1]                                                                                                                            ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.859      ;
; 1.594 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.380      ; 2.186      ;
; 1.594 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.380      ; 2.186      ;
; 1.602 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.887      ;
; 1.602 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.887      ;
; 1.633 ; i[2]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.904      ;
; 1.649 ; TS_IN[0]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.847      ; 2.208      ;
; 1.674 ; TS_IN[0]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.847      ; 2.233      ;
; 1.684 ; i[3]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.955      ;
; 1.731 ; TS_IN[1]                                                                                                                        ; out[1]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.960      ; 2.403      ;
; 1.740 ; i[0]                                                                                                                            ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 2.011      ;
; 1.748 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.380      ; 2.340      ;
; 1.748 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.380      ; 2.340      ;
; 1.762 ; i[3]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.059      ; 2.033      ;
; 1.788 ; i[1]                                                                                                                            ; i[0]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.059      ; 2.059      ;
; 1.792 ; TS_IN[0]                                                                                                                        ; out[0]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.960      ; 2.464      ;
; 1.835 ; TS_IN[6]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.847      ; 2.394      ;
; 1.839 ; TS_IN[0]                                                                                                                        ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.847      ; 2.398      ;
; 1.851 ; state.S_ld_W                                                                                                                    ; out[0]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.323      ; 2.386      ;
; 1.851 ; state.S_ld_W                                                                                                                    ; out[2]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.323      ; 2.386      ;
; 1.852 ; state.S_ld_W                                                                                                                    ; out[3]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.323      ; 2.387      ;
; 1.853 ; state.S_ld_W                                                                                                                    ; out[4]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.323      ; 2.388      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_W'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.475 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.059      ; 0.746      ;
; 0.481 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 0.746      ;
; 0.498 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.352      ; 1.062      ;
; 0.513 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 0.778      ;
; 0.523 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; CLK_W        ; CLK_W       ; 0.000        ; 0.059      ; 0.794      ;
; 0.542 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.056      ; 0.810      ;
; 0.545 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 0.810      ;
; 0.550 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.056      ; 0.818      ;
; 0.615 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.133      ; 0.960      ;
; 0.618 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.060      ;
; 0.654 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 0.919      ;
; 0.669 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; CLK_W        ; CLK_W       ; 0.000        ; 0.056      ; 0.937      ;
; 0.672 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.133      ; 1.017      ;
; 0.679 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.133      ; 1.024      ;
; 0.722 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.164      ;
; 0.724 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.166      ;
; 0.795 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.237      ;
; 0.802 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 1.067      ;
; 0.803 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.133      ; 1.148      ;
; 0.806 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 1.071      ;
; 0.811 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; CLK_W        ; CLK_W       ; 0.000        ; -0.038     ; 0.985      ;
; 0.813 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.056      ; 1.081      ;
; 0.825 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.056      ; 1.093      ;
; 0.890 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.332      ;
; 0.907 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.349      ;
; 0.911 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.353      ;
; 0.913 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 1.535      ;
; 0.913 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.355      ;
; 0.920 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 1.542      ;
; 0.924 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 1.546      ;
; 0.925 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 1.547      ;
; 0.931 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; CLK_W        ; CLK_W       ; 0.000        ; 0.056      ; 1.199      ;
; 0.977 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.101     ; 1.088      ;
; 0.978 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.101     ; 1.089      ;
; 1.011 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.453      ;
; 1.023 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.295      ; 1.530      ;
; 1.024 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.299      ; 1.535      ;
; 1.036 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 1.301      ;
; 1.038 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 1.303      ;
; 1.075 ; DIN[3]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.308      ; 1.137      ;
; 1.079 ; DIN[4]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.308      ; 1.141      ;
; 1.079 ; DIN[5]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.308      ; 1.141      ;
; 1.081 ; DIN[2]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.308      ; 1.143      ;
; 1.082 ; DIN[1]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.308      ; 1.144      ;
; 1.082 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.231      ; 1.525      ;
; 1.094 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.227      ; 1.533      ;
; 1.111 ; DIN[6]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.308      ; 1.173      ;
; 1.113 ; DIN[7]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.308      ; 1.175      ;
; 1.125 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.567      ;
; 1.135 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.227      ; 1.574      ;
; 1.142 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; CLK_W        ; CLK_W       ; 0.000        ; -0.038     ; 1.316      ;
; 1.143 ; DIN[0]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.308      ; 1.205      ;
; 1.222 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 1.487      ;
; 1.247 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.053      ; 1.512      ;
; 1.262 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 1.704      ;
; 1.269 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.227      ; 1.708      ;
; 1.296 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.147      ; 1.655      ;
; 1.297 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.147      ; 1.656      ;
; 1.315 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.227      ; 1.754      ;
; 1.348 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; CLK_W        ; CLK_W       ; 0.000        ; 0.231      ; 1.791      ;
; 1.445 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ; CLK_W        ; CLK_W       ; 0.000        ; -0.050     ; 1.607      ;
; 1.445 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.058      ; 1.715      ;
; 1.471 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.231      ; 1.914      ;
; 1.503 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 2.125      ;
; 1.514 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.231      ; 1.957      ;
; 1.516 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.231      ; 1.959      ;
; 1.517 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.231      ; 1.960      ;
; 1.520 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 1.814      ;
; 1.533 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 1.827      ;
; 1.545 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ; CLK_W        ; CLK_W       ; 0.000        ; -0.050     ; 1.707      ;
; 1.573 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.230      ; 2.015      ;
; 1.627 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 1.921      ;
; 1.631 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 2.253      ;
; 1.644 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.003      ; 1.859      ;
; 1.644 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.003      ; 1.859      ;
; 1.649 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.272      ; 2.133      ;
; 1.673 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 2.295      ;
; 1.719 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 2.013      ;
; 1.719 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 2.013      ;
; 1.724 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.003      ; 1.939      ;
; 1.729 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 2.351      ;
; 1.771 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.147      ; 2.130      ;
; 1.771 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.147      ; 2.130      ;
; 1.804 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.433      ; 2.491      ;
; 1.814 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.368      ; 2.436      ;
; 1.833 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 2.127      ;
; 1.833 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 2.127      ;
; 1.851 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.147      ; 2.210      ;
; 1.862 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.270      ; 2.386      ;
; 1.918 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.010     ; 2.120      ;
; 1.940 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.010     ; 2.142      ;
; 1.942 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.010     ; 2.144      ;
; 1.943 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.010     ; 2.145      ;
; 1.967 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.433      ; 2.654      ;
; 1.970 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 2.264      ;
; 1.970 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.082      ; 2.264      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[7]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[0]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[1]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[2]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[3]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[4]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[5]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[6]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[7]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; i[0]                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; i[1]                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; i[2]                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; i[3]                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[0]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[1]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[2]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[3]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[4]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[5]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[6]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[7]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; rdreq                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_2fram                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_W                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_error                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_init                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_ldDIN                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_ld_W                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_rst                                                                                                                     ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ;
; 0.102  ; 0.322        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ;
; 0.111  ; 0.331        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ;
; 0.111  ; 0.331        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ;
; 0.111  ; 0.331        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;
; 0.111  ; 0.331        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;
; 0.165  ; 0.353        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; i[0]                                                                                                                            ;
; 0.165  ; 0.353        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; i[1]                                                                                                                            ;
; 0.165  ; 0.353        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; i[2]                                                                                                                            ;
; 0.165  ; 0.353        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; i[3]                                                                                                                            ;
; 0.165  ; 0.353        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; state.S_2fram                                                                                                                   ;
; 0.165  ; 0.353        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; state.S_W                                                                                                                       ;
; 0.165  ; 0.353        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; state.S_ldDIN                                                                                                                   ;
; 0.167  ; 0.355        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; out[5]                                                                                                                          ;
; 0.167  ; 0.355        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; out[6]                                                                                                                          ;
; 0.167  ; 0.355        ; 0.188          ; Low Pulse Width  ; CLK   ; Fall       ; out[7]                                                                                                                          ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_W'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_W ; Rise       ; CLK_W                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[0]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[1]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[2]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[3]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[4]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[5]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[6]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[7]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ;
; 0.135  ; 0.323        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; 0.135  ; 0.323        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; 0.135  ; 0.323        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.135  ; 0.323        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.150  ; 0.338        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ;
; 0.150  ; 0.338        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ;
; 0.150  ; 0.338        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ;
; 0.150  ; 0.338        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ;
; 0.150  ; 0.338        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;
; 0.150  ; 0.338        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;
; 0.150  ; 0.338        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;
; 0.158  ; 0.346        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ;
; 0.158  ; 0.346        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ;
; 0.158  ; 0.346        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ;
; 0.158  ; 0.346        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ;
; 0.158  ; 0.346        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ;
; 0.158  ; 0.346        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ;
; 0.207  ; 0.442        ; 0.235          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 0.207  ; 0.442        ; 0.235          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 0.207  ; 0.442        ; 0.235          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; CLK_W ; Rise       ; DIN[0]                                                                                                                          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; CLK_W ; Rise       ; DIN[1]                                                                                                                          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; CLK_W ; Rise       ; DIN[2]                                                                                                                          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; CLK_W ; Rise       ; DIN[3]                                                                                                                          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; CLK_W ; Rise       ; DIN[4]                                                                                                                          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; CLK_W ; Rise       ; DIN[5]                                                                                                                          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; CLK_W ; Rise       ; DIN[6]                                                                                                                          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; CLK_W ; Rise       ; DIN[7]                                                                                                                          ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ;
; 0.269  ; 0.457        ; 0.188          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; TS_IN_in[*]  ; CLK        ; 2.870 ; 3.142 ; Rise       ; CLK             ;
;  TS_IN_in[0] ; CLK        ; 2.851 ; 2.975 ; Rise       ; CLK             ;
;  TS_IN_in[1] ; CLK        ; 2.213 ; 2.424 ; Rise       ; CLK             ;
;  TS_IN_in[2] ; CLK        ; 2.397 ; 2.606 ; Rise       ; CLK             ;
;  TS_IN_in[3] ; CLK        ; 1.919 ; 2.176 ; Rise       ; CLK             ;
;  TS_IN_in[4] ; CLK        ; 2.085 ; 2.348 ; Rise       ; CLK             ;
;  TS_IN_in[5] ; CLK        ; 2.116 ; 2.324 ; Rise       ; CLK             ;
;  TS_IN_in[6] ; CLK        ; 2.231 ; 2.390 ; Rise       ; CLK             ;
;  TS_IN_in[7] ; CLK        ; 2.870 ; 3.142 ; Rise       ; CLK             ;
; RESET        ; CLK        ; 4.239 ; 4.668 ; Fall       ; CLK             ;
; SYNC         ; CLK        ; 5.861 ; 5.828 ; Fall       ; CLK             ;
; DIN_in[*]    ; CLK_W      ; 1.962 ; 2.242 ; Rise       ; CLK_W           ;
;  DIN_in[0]   ; CLK_W      ; 1.878 ; 2.155 ; Rise       ; CLK_W           ;
;  DIN_in[1]   ; CLK_W      ; 1.860 ; 2.104 ; Rise       ; CLK_W           ;
;  DIN_in[2]   ; CLK_W      ; 1.732 ; 1.915 ; Rise       ; CLK_W           ;
;  DIN_in[3]   ; CLK_W      ; 1.415 ; 1.637 ; Rise       ; CLK_W           ;
;  DIN_in[4]   ; CLK_W      ; 1.897 ; 2.080 ; Rise       ; CLK_W           ;
;  DIN_in[5]   ; CLK_W      ; 1.732 ; 1.926 ; Rise       ; CLK_W           ;
;  DIN_in[6]   ; CLK_W      ; 1.880 ; 2.059 ; Rise       ; CLK_W           ;
;  DIN_in[7]   ; CLK_W      ; 1.962 ; 2.242 ; Rise       ; CLK_W           ;
; EN           ; CLK_W      ; 3.974 ; 4.109 ; Fall       ; CLK_W           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; TS_IN_in[*]  ; CLK        ; -1.461 ; -1.697 ; Rise       ; CLK             ;
;  TS_IN_in[0] ; CLK        ; -2.355 ; -2.463 ; Rise       ; CLK             ;
;  TS_IN_in[1] ; CLK        ; -1.742 ; -1.934 ; Rise       ; CLK             ;
;  TS_IN_in[2] ; CLK        ; -1.935 ; -2.136 ; Rise       ; CLK             ;
;  TS_IN_in[3] ; CLK        ; -1.461 ; -1.697 ; Rise       ; CLK             ;
;  TS_IN_in[4] ; CLK        ; -1.636 ; -1.889 ; Rise       ; CLK             ;
;  TS_IN_in[5] ; CLK        ; -1.649 ; -1.837 ; Rise       ; CLK             ;
;  TS_IN_in[6] ; CLK        ; -1.765 ; -1.903 ; Rise       ; CLK             ;
;  TS_IN_in[7] ; CLK        ; -2.391 ; -2.652 ; Rise       ; CLK             ;
; RESET        ; CLK        ; -1.594 ; -1.857 ; Fall       ; CLK             ;
; SYNC         ; CLK        ; -1.148 ; -1.388 ; Fall       ; CLK             ;
; DIN_in[*]    ; CLK_W      ; -0.911 ; -1.113 ; Rise       ; CLK_W           ;
;  DIN_in[0]   ; CLK_W      ; -1.356 ; -1.611 ; Rise       ; CLK_W           ;
;  DIN_in[1]   ; CLK_W      ; -1.338 ; -1.562 ; Rise       ; CLK_W           ;
;  DIN_in[2]   ; CLK_W      ; -1.216 ; -1.380 ; Rise       ; CLK_W           ;
;  DIN_in[3]   ; CLK_W      ; -0.911 ; -1.113 ; Rise       ; CLK_W           ;
;  DIN_in[4]   ; CLK_W      ; -1.391 ; -1.567 ; Rise       ; CLK_W           ;
;  DIN_in[5]   ; CLK_W      ; -1.216 ; -1.391 ; Rise       ; CLK_W           ;
;  DIN_in[6]   ; CLK_W      ; -1.375 ; -1.547 ; Rise       ; CLK_W           ;
;  DIN_in[7]   ; CLK_W      ; -1.437 ; -1.695 ; Rise       ; CLK_W           ;
; EN           ; CLK_W      ; -2.487 ; -2.605 ; Fall       ; CLK_W           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; TS_OUT[*]  ; CLK        ; 9.051 ; 8.982 ; Fall       ; CLK             ;
;  TS_OUT[0] ; CLK        ; 8.643 ; 8.487 ; Fall       ; CLK             ;
;  TS_OUT[1] ; CLK        ; 8.734 ; 8.495 ; Fall       ; CLK             ;
;  TS_OUT[2] ; CLK        ; 8.413 ; 8.337 ; Fall       ; CLK             ;
;  TS_OUT[3] ; CLK        ; 8.516 ; 8.311 ; Fall       ; CLK             ;
;  TS_OUT[4] ; CLK        ; 8.096 ; 7.944 ; Fall       ; CLK             ;
;  TS_OUT[5] ; CLK        ; 9.051 ; 8.982 ; Fall       ; CLK             ;
;  TS_OUT[6] ; CLK        ; 8.382 ; 8.225 ; Fall       ; CLK             ;
;  TS_OUT[7] ; CLK        ; 8.353 ; 8.109 ; Fall       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; TS_OUT[*]  ; CLK        ; 7.806 ; 7.658 ; Fall       ; CLK             ;
;  TS_OUT[0] ; CLK        ; 8.331 ; 8.179 ; Fall       ; CLK             ;
;  TS_OUT[1] ; CLK        ; 8.414 ; 8.183 ; Fall       ; CLK             ;
;  TS_OUT[2] ; CLK        ; 8.111 ; 8.036 ; Fall       ; CLK             ;
;  TS_OUT[3] ; CLK        ; 8.210 ; 8.010 ; Fall       ; CLK             ;
;  TS_OUT[4] ; CLK        ; 7.806 ; 7.658 ; Fall       ; CLK             ;
;  TS_OUT[5] ; CLK        ; 8.722 ; 8.654 ; Fall       ; CLK             ;
;  TS_OUT[6] ; CLK        ; 8.080 ; 7.927 ; Fall       ; CLK             ;
;  TS_OUT[7] ; CLK        ; 8.052 ; 7.816 ; Fall       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.684         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.072       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -3.612       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.597         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.623       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.974       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.508         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.505       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -3.003       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.456         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.288       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -3.168       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.369         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.595       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.774       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.256         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;                ;              ;                  ; -0.692       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -2.564       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.232         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;                ;              ;                  ; -0.928       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -2.304       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.080         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;                ;              ;                  ; -0.290       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;                ;              ;                  ; -2.790       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.959         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.085        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -3.044       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.876         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;                ;              ;                  ; -0.319       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -2.557       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.669         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 0.081        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -2.750       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.541         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;                ;              ;                  ; -0.103       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -2.438       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 126.71 MHz ; 126.71 MHz      ; CLK        ;                                                ;
; 278.86 MHz ; 238.04 MHz      ; CLK_W      ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -4.224 ; -153.243          ;
; CLK_W ; -2.586 ; -56.063           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.422 ; 0.000             ;
; CLK_W ; 0.422 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.201 ; -114.135                        ;
; CLK_W ; -3.201 ; -88.460                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.224 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.053      ;
; -4.223 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.052      ;
; -4.221 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.050      ;
; -4.217 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.046      ;
; -4.216 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.045      ;
; -4.214 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.043      ;
; -4.204 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.033      ;
; -4.203 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.032      ;
; -4.201 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 5.030      ;
; -4.090 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.197      ; 5.309      ;
; -4.068 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.217     ; 4.843      ;
; -4.061 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.217     ; 4.836      ;
; -4.048 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.217     ; 4.823      ;
; -3.861 ; state.S_ldDIN                                                                                                                   ; i[3]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.834      ;
; -3.861 ; state.S_ldDIN                                                                                                                   ; i[2]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.834      ;
; -3.861 ; state.S_ldDIN                                                                                                                   ; i[0]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.834      ;
; -3.861 ; state.S_ldDIN                                                                                                                   ; i[1]                                                                                                            ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.834      ;
; -3.834 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.772      ;
; -3.833 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.771      ;
; -3.831 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.769      ;
; -3.791 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.197      ; 5.010      ;
; -3.780 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.718      ;
; -3.779 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.717      ;
; -3.777 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.715      ;
; -3.768 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.706      ;
; -3.767 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.705      ;
; -3.765 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.703      ;
; -3.733 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 4.562      ;
; -3.732 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 4.561      ;
; -3.730 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 4.559      ;
; -3.700 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.638      ;
; -3.699 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.637      ;
; -3.697 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.635      ;
; -3.691 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.629      ;
; -3.690 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.628      ;
; -3.688 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.054     ; 4.626      ;
; -3.678 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.108     ; 4.562      ;
; -3.624 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.108     ; 4.508      ;
; -3.623 ; state.S_init                                                                                                                    ; out[0]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.714      ;
; -3.623 ; state.S_init                                                                                                                    ; out[1]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.714      ;
; -3.623 ; state.S_init                                                                                                                    ; out[2]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.714      ;
; -3.623 ; state.S_init                                                                                                                    ; out[3]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.714      ;
; -3.623 ; state.S_init                                                                                                                    ; out[4]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.714      ;
; -3.612 ; state.S_ld_W                                                                                                                    ; out[0]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.703      ;
; -3.612 ; state.S_ld_W                                                                                                                    ; out[1]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.703      ;
; -3.612 ; state.S_ld_W                                                                                                                    ; out[2]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.703      ;
; -3.612 ; state.S_ld_W                                                                                                                    ; out[3]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.703      ;
; -3.612 ; state.S_ld_W                                                                                                                    ; out[4]                                                                                                          ; CLK          ; CLK         ; 1.000        ; 0.069      ; 4.703      ;
; -3.612 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.108     ; 4.496      ;
; -3.609 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; rdreq                                                                                                           ; CLK_W        ; CLK         ; 1.000        ; -0.280     ; 4.321      ;
; -3.608 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; state.S_ld_W                                                                                                    ; CLK_W        ; CLK         ; 1.000        ; -0.280     ; 4.320      ;
; -3.602 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; rdreq                                                                                                           ; CLK_W        ; CLK         ; 1.000        ; -0.280     ; 4.314      ;
; -3.601 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; state.S_ld_W                                                                                                    ; CLK_W        ; CLK         ; 1.000        ; -0.280     ; 4.313      ;
; -3.589 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; rdreq                                                                                                           ; CLK_W        ; CLK         ; 1.000        ; -0.280     ; 4.301      ;
; -3.588 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; state.S_ld_W                                                                                                    ; CLK_W        ; CLK         ; 1.000        ; -0.280     ; 4.300      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0      ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6         ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.554      ;
; -3.577 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.217     ; 4.352      ;
; -3.544 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.108     ; 4.428      ;
; -3.537 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5      ; CLK          ; CLK         ; 1.000        ; 0.123      ; 4.682      ;
; -3.536 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4      ; CLK          ; CLK         ; 1.000        ; 0.123      ; 4.681      ;
; -3.535 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; state.S_ldDIN                                                                                                   ; CLK_W        ; CLK         ; 1.000        ; -0.108     ; 4.419      ;
; -3.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[0]              ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.605      ;
; -3.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[1]              ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.605      ;
; -3.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[2]              ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.605      ;
; -3.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[3]              ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.605      ;
; -3.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[4]              ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.605      ;
; -3.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[5]              ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.605      ;
; -3.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[6]              ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.605      ;
; -3.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[7]              ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.605      ;
; -3.446 ; rdreq                                                                                                                           ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 0.500        ; 0.299      ; 4.267      ;
; -3.445 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.197      ; 4.664      ;
; -3.417 ; TS_IN[1]                                                                                                                        ; out[0]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.510      ;
; -3.417 ; TS_IN[1]                                                                                                                        ; out[1]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.510      ;
; -3.417 ; TS_IN[1]                                                                                                                        ; out[2]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.510      ;
; -3.417 ; TS_IN[1]                                                                                                                        ; out[3]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.510      ;
; -3.417 ; TS_IN[1]                                                                                                                        ; out[4]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.510      ;
; -3.412 ; TS_IN[2]                                                                                                                        ; out[0]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.505      ;
; -3.412 ; TS_IN[2]                                                                                                                        ; out[1]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.505      ;
; -3.412 ; TS_IN[2]                                                                                                                        ; out[2]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.505      ;
; -3.412 ; TS_IN[2]                                                                                                                        ; out[3]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.505      ;
; -3.412 ; TS_IN[2]                                                                                                                        ; out[4]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.505      ;
; -3.405 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.074      ; 4.501      ;
; -3.379 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3      ; CLK          ; CLK         ; 1.000        ; 0.197      ; 4.598      ;
; -3.340 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; out[5]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 4.169      ;
; -3.339 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; out[6]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 4.168      ;
; -3.337 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; out[7]                                                                                                          ; CLK_W        ; CLK         ; 1.000        ; -0.163     ; 4.166      ;
; -3.324 ; state.S_W                                                                                                                       ; out[5]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.290      ;
; -3.323 ; state.S_W                                                                                                                       ; out[6]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.289      ;
; -3.321 ; state.S_W                                                                                                                       ; out[7]                                                                                                          ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.287      ;
; -3.318 ; TS_IN[5]                                                                                                                        ; out[0]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.411      ;
; -3.318 ; TS_IN[5]                                                                                                                        ; out[1]                                                                                                          ; CLK          ; CLK         ; 0.500        ; 0.571      ; 4.411      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_W'                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.586 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.157     ; 3.451      ;
; -2.586 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.157     ; 3.451      ;
; -2.586 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.157     ; 3.451      ;
; -2.586 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.157     ; 3.451      ;
; -2.578 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.097      ; 3.697      ;
; -2.578 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.097      ; 3.697      ;
; -2.578 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.097      ; 3.697      ;
; -2.578 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.097      ; 3.697      ;
; -2.536 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.515      ;
; -2.536 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.515      ;
; -2.536 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.515      ;
; -2.536 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.515      ;
; -2.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.506      ;
; -2.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.506      ;
; -2.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.506      ;
; -2.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.506      ;
; -2.396 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.375      ;
; -2.396 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.375      ;
; -2.396 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.375      ;
; -2.396 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.375      ;
; -2.340 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.374      ;
; -2.340 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.374      ;
; -2.340 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.374      ;
; -2.340 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.374      ;
; -2.338 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.022      ; 3.419      ;
; -2.338 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.028      ; 3.425      ;
; -2.338 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.022      ; 3.419      ;
; -2.335 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.369      ;
; -2.335 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.369      ;
; -2.335 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.369      ;
; -2.335 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.369      ;
; -2.330 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.276      ; 3.665      ;
; -2.330 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.282      ; 3.671      ;
; -2.330 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.276      ; 3.665      ;
; -2.313 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.343     ; 2.992      ;
; -2.303 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.121      ; 3.483      ;
; -2.303 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.127      ; 3.489      ;
; -2.303 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.121      ; 3.483      ;
; -2.294 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.121      ; 3.474      ;
; -2.294 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.127      ; 3.480      ;
; -2.294 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.121      ; 3.474      ;
; -2.293 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.259     ; 3.056      ;
; -2.284 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.259     ; 3.047      ;
; -2.268 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.052     ; 3.238      ;
; -2.257 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.157     ; 3.122      ;
; -2.257 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.157     ; 3.122      ;
; -2.257 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.157     ; 3.122      ;
; -2.257 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.157     ; 3.122      ;
; -2.163 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.121      ; 3.343      ;
; -2.163 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.127      ; 3.349      ;
; -2.163 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.121      ; 3.343      ;
; -2.153 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.259     ; 2.916      ;
; -2.140 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.262     ; 2.900      ;
; -2.139 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.262     ; 2.899      ;
; -2.137 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.262     ; 2.897      ;
; -2.132 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.008     ; 3.146      ;
; -2.131 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.008     ; 3.145      ;
; -2.129 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.008     ; 3.143      ;
; -2.110 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.144      ;
; -2.110 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.144      ;
; -2.110 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.144      ;
; -2.110 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.012      ; 3.144      ;
; -2.107 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.176      ; 3.342      ;
; -2.107 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.182      ; 3.348      ;
; -2.107 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.176      ; 3.342      ;
; -2.102 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.176      ; 3.337      ;
; -2.102 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.182      ; 3.343      ;
; -2.102 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.176      ; 3.337      ;
; -2.101 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.080      ;
; -2.101 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.080      ;
; -2.101 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.080      ;
; -2.101 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 3.080      ;
; -2.097 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.204     ; 2.915      ;
; -2.092 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.204     ; 2.910      ;
; -2.082 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.262     ; 2.842      ;
; -2.074 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.008     ; 3.088      ;
; -2.064 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.972      ;
; -2.063 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.971      ;
; -2.061 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.969      ;
; -2.056 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.964      ;
; -2.055 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.963      ;
; -2.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.961      ;
; -2.009 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 2.988      ;
; -2.009 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 2.988      ;
; -2.009 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 2.988      ;
; -2.009 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 2.988      ;
; -2.009 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.022      ; 3.090      ;
; -2.009 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.028      ; 3.096      ;
; -2.009 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.022      ; 3.090      ;
; -1.998 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.906      ;
; -1.994 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.902      ;
; -1.984 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.343     ; 2.663      ;
; -1.916 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.824      ;
; -1.915 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.823      ;
; -1.913 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.114     ; 2.821      ;
; -1.877 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 2.856      ;
; -1.877 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 2.856      ;
; -1.877 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 2.856      ;
; -1.877 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.043     ; 2.856      ;
; -1.877 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.176      ; 3.112      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.422 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.669      ;
; 0.425 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; state.S_ldDIN                                                                                                                   ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; state.S_init                                                                                                                    ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.669      ;
; 0.471 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.715      ;
; 0.491 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.738      ;
; 0.493 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; i[3]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.737      ;
; 0.503 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.747      ;
; 0.541 ; state.S_2fram                                                                                                                   ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.785      ;
; 0.550 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.398      ; 1.143      ;
; 0.605 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.849      ;
; 0.636 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.880      ;
; 0.674 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; CLK          ; CLK         ; 0.000        ; -0.123     ; 0.746      ;
; 0.726 ; i[1]                                                                                                                            ; i[1]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.970      ;
; 0.727 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.050      ;
; 0.729 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.976      ;
; 0.731 ; i[2]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.975      ;
; 0.740 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.984      ;
; 0.743 ; state.S_error                                                                                                                   ; state.S_rst                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.986      ;
; 0.744 ; state.S_init                                                                                                                    ; state.S_error                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.987      ;
; 0.747 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.070      ;
; 0.748 ; TS_IN[6]                                                                                                                        ; out[6]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.700      ; 1.143      ;
; 0.750 ; TS_IN[5]                                                                                                                        ; out[5]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.700      ; 1.145      ;
; 0.750 ; i[0]                                                                                                                            ; i[0]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.994      ;
; 0.759 ; TS_IN[7]                                                                                                                        ; out[7]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.700      ; 1.154      ;
; 0.779 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.102      ;
; 0.779 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; CLK          ; CLK         ; 0.000        ; -0.123     ; 0.851      ;
; 0.780 ; state.S_ld_W                                                                                                                    ; rdreq                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.048      ; 1.023      ;
; 0.797 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.398      ; 1.390      ;
; 0.842 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ; CLK          ; CLK         ; 0.000        ; 0.181      ; 1.218      ;
; 0.849 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ; CLK          ; CLK         ; 0.000        ; -0.123     ; 0.921      ;
; 0.867 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.111      ;
; 0.891 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; CLK          ; CLK         ; 0.000        ; -0.123     ; 0.963      ;
; 0.895 ; state.S_2fram                                                                                                                   ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.139      ;
; 0.949 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ; CLK          ; CLK         ; 0.000        ; 0.181      ; 1.325      ;
; 1.005 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 1.252      ;
; 1.050 ; i[2]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.294      ;
; 1.050 ; i[1]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.294      ;
; 1.050 ; i[0]                                                                                                                            ; i[1]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.294      ;
; 1.065 ; i[0]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.309      ;
; 1.089 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.355      ;
; 1.095 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.361      ;
; 1.110 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ; CLK          ; CLK         ; 0.000        ; 0.052      ; 1.357      ;
; 1.113 ; i[1]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.357      ;
; 1.118 ; state.S_ld_W                                                                                                                    ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.048      ; 1.361      ;
; 1.120 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.386      ;
; 1.130 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ; CLK          ; CLK         ; 0.000        ; -0.197     ; 1.128      ;
; 1.131 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.398      ; 1.724      ;
; 1.131 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.197     ; 1.129      ;
; 1.138 ; state.S_2fram                                                                                                                   ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.382      ;
; 1.146 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.412      ;
; 1.148 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.398      ; 1.741      ;
; 1.149 ; i[1]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.393      ;
; 1.158 ; i[1]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.402      ;
; 1.172 ; i[0]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.416      ;
; 1.230 ; i[0]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.474      ;
; 1.259 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.384      ; 1.873      ;
; 1.268 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ; CLK          ; CLK         ; 0.000        ; -0.197     ; 1.266      ;
; 1.288 ; i[0]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.532      ;
; 1.301 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.197     ; 1.299      ;
; 1.313 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ; CLK          ; CLK         ; 0.000        ; -0.197     ; 1.311      ;
; 1.324 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.147      ; 1.701      ;
; 1.327 ; TS_IN[4]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.659      ; 1.681      ;
; 1.329 ; state.S_W                                                                                                                       ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.573      ;
; 1.344 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.197     ; 1.342      ;
; 1.350 ; state.S_rst                                                                                                                     ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.048      ; 1.593      ;
; 1.359 ; state.S_ld_W                                                                                                                    ; state.S_ld_W                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.048      ; 1.602      ;
; 1.367 ; i[2]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.611      ;
; 1.398 ; state.S_2fram                                                                                                                   ; i[0]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.642      ;
; 1.406 ; TS_IN[4]                                                                                                                        ; out[4]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.776      ; 1.877      ;
; 1.441 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.707      ;
; 1.442 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.708      ;
; 1.458 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.362      ; 2.015      ;
; 1.459 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.362      ; 2.016      ;
; 1.463 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.147      ; 1.840      ;
; 1.483 ; i[1]                                                                                                                            ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.727      ;
; 1.499 ; i[2]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.743      ;
; 1.514 ; TS_IN[4]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.659      ; 1.868      ;
; 1.522 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.362      ; 2.079      ;
; 1.523 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.362      ; 2.080      ;
; 1.532 ; TS_IN[4]                                                                                                                        ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.659      ; 1.886      ;
; 1.535 ; i[3]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.779      ;
; 1.609 ; i[0]                                                                                                                            ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.853      ;
; 1.630 ; i[3]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.874      ;
; 1.640 ; TS_IN[0]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.659      ; 1.994      ;
; 1.665 ; state.S_ld_W                                                                                                                    ; out[2]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.290      ; 2.150      ;
; 1.666 ; state.S_ld_W                                                                                                                    ; out[0]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.290      ; 2.151      ;
; 1.667 ; state.S_ld_W                                                                                                                    ; out[3]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.290      ; 2.152      ;
; 1.668 ; state.S_ld_W                                                                                                                    ; out[4]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.290      ; 2.153      ;
; 1.668 ; i[1]                                                                                                                            ; i[0]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.912      ;
; 1.687 ; TS_IN[1]                                                                                                                        ; out[1]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.776      ; 2.158      ;
; 1.701 ; TS_IN[0]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.659      ; 2.055      ;
; 1.702 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 1.949      ;
; 1.702 ; state.S_2fram                                                                                                                   ; i[1]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.946      ;
; 1.736 ; TS_IN[0]                                                                                                                        ; out[0]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.776      ; 2.207      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_W'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.422 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.052      ; 0.669      ;
; 0.425 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 0.669      ;
; 0.427 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.047      ; 0.669      ;
; 0.472 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.313      ; 0.980      ;
; 0.475 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; CLK_W        ; CLK_W       ; 0.000        ; 0.047      ; 0.717      ;
; 0.491 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; CLK_W        ; CLK_W       ; 0.000        ; 0.052      ; 0.738      ;
; 0.501 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 0.745      ;
; 0.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.047      ; 0.746      ;
; 0.510 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 0.754      ;
; 0.541 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 0.945      ;
; 0.579 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.114      ; 0.888      ;
; 0.605 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; CLK_W        ; CLK_W       ; 0.000        ; 0.047      ; 0.847      ;
; 0.624 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 0.868      ;
; 0.625 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.114      ; 0.934      ;
; 0.633 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.114      ; 0.942      ;
; 0.657 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.061      ;
; 0.657 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.061      ;
; 0.731 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; CLK_W        ; CLK_W       ; 0.000        ; -0.043     ; 0.883      ;
; 0.733 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.137      ;
; 0.741 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 0.985      ;
; 0.744 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.114      ; 1.053      ;
; 0.750 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.047      ; 0.992      ;
; 0.757 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 1.001      ;
; 0.769 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 1.013      ;
; 0.783 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.187      ;
; 0.799 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.203      ;
; 0.803 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.207      ;
; 0.805 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.209      ;
; 0.821 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 1.396      ;
; 0.826 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 1.401      ;
; 0.829 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 1.404      ;
; 0.832 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 1.407      ;
; 0.863 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 1.107      ;
; 0.906 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.310      ;
; 0.912 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.097     ; 1.010      ;
; 0.913 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.097     ; 1.011      ;
; 0.918 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.259      ; 1.372      ;
; 0.918 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 1.162      ;
; 0.921 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.262      ; 1.378      ;
; 0.925 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 1.169      ;
; 0.964 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.213      ; 1.372      ;
; 0.974 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.202      ; 1.371      ;
; 1.009 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.202      ; 1.406      ;
; 1.024 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; CLK_W        ; CLK_W       ; 0.000        ; -0.043     ; 1.176      ;
; 1.036 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.440      ;
; 1.082 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 1.326      ;
; 1.104 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.049      ; 1.348      ;
; 1.121 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.525      ;
; 1.140 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.202      ; 1.537      ;
; 1.153 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.138      ; 1.486      ;
; 1.154 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.138      ; 1.487      ;
; 1.175 ; DIN[3]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.136      ; 1.041      ;
; 1.178 ; DIN[4]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.136      ; 1.044      ;
; 1.178 ; DIN[5]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.136      ; 1.044      ;
; 1.181 ; DIN[2]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.136      ; 1.047      ;
; 1.182 ; DIN[1]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.136      ; 1.048      ;
; 1.185 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.202      ; 1.582      ;
; 1.207 ; DIN[6]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.136      ; 1.073      ;
; 1.209 ; DIN[7]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.136      ; 1.075      ;
; 1.222 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; CLK_W        ; CLK_W       ; 0.000        ; 0.204      ; 1.621      ;
; 1.236 ; DIN[0]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.136      ; 1.102      ;
; 1.286 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ; CLK_W        ; CLK_W       ; 0.000        ; -0.045     ; 1.436      ;
; 1.306 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.043      ; 1.544      ;
; 1.314 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.204      ; 1.713      ;
; 1.347 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 1.922      ;
; 1.356 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 1.636      ;
; 1.370 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.204      ; 1.769      ;
; 1.372 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 1.652      ;
; 1.372 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.204      ; 1.771      ;
; 1.373 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.204      ; 1.772      ;
; 1.380 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ; CLK_W        ; CLK_W       ; 0.000        ; -0.045     ; 1.530      ;
; 1.399 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.209      ; 1.803      ;
; 1.442 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 1.722      ;
; 1.462 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.249      ; 1.906      ;
; 1.479 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.005      ; 1.679      ;
; 1.479 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.005      ; 1.679      ;
; 1.486 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 2.061      ;
; 1.504 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 2.079      ;
; 1.532 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 1.812      ;
; 1.532 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 1.812      ;
; 1.558 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.005      ; 1.758      ;
; 1.572 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 2.147      ;
; 1.589 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.138      ; 1.922      ;
; 1.589 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.138      ; 1.922      ;
; 1.612 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.345      ; 2.187      ;
; 1.624 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.398      ; 2.252      ;
; 1.662 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 1.942      ;
; 1.662 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 1.942      ;
; 1.668 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.138      ; 2.001      ;
; 1.680 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.250      ; 2.160      ;
; 1.721 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.012     ; 1.904      ;
; 1.738 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.012     ; 1.921      ;
; 1.740 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.012     ; 1.923      ;
; 1.742 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.012     ; 1.925      ;
; 1.747 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 2.027      ;
; 1.747 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.085      ; 2.027      ;
; 1.800 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; 0.000        ; 0.348      ; 2.378      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[7]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[0]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[1]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[2]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[3]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[4]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[5]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[6]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; TS_IN[7]                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; i[0]                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; i[1]                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; i[2]                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; i[3]                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[0]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[1]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[2]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[3]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[4]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[5]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[6]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; out[7]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; rdreq                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_2fram                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_W                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_error                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_init                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_ldDIN                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_ld_W                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Fall       ; state.S_rst                                                                                                                     ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ;
; -0.036 ; 0.180        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ;
; -0.032 ; 0.184        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ;
; -0.032 ; 0.184        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ;
; -0.032 ; 0.184        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;
; -0.032 ; 0.184        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; i[0]                                                                                                                            ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; i[1]                                                                                                                            ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; i[2]                                                                                                                            ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; i[3]                                                                                                                            ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; state.S_2fram                                                                                                                   ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; state.S_W                                                                                                                       ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; state.S_ldDIN                                                                                                                   ;
; -0.004 ; 0.180        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; out[5]                                                                                                                          ;
; -0.004 ; 0.180        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; out[6]                                                                                                                          ;
; -0.004 ; 0.180        ; 0.184          ; Low Pulse Width  ; CLK   ; Fall       ; out[7]                                                                                                                          ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;
; 0.049  ; 0.265        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_W'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_W ; Rise       ; CLK_W                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[0]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[1]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[2]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[3]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[4]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[5]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[6]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Rise       ; DIN[7]                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ;
; -0.005 ; 0.179        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; -0.005 ; 0.179        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; -0.005 ; 0.179        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; -0.005 ; 0.179        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.000  ; 0.184        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ;
; 0.000  ; 0.184        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ;
; 0.000  ; 0.184        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ;
; 0.000  ; 0.184        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ;
; 0.000  ; 0.184        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ;
; 0.000  ; 0.184        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ;
; 0.005  ; 0.189        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ;
; 0.005  ; 0.189        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ;
; 0.005  ; 0.189        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ;
; 0.005  ; 0.189        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ;
; 0.005  ; 0.189        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;
; 0.005  ; 0.189        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;
; 0.005  ; 0.189        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.061  ; 0.245        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CLK_W ; Rise       ; DIN[0]                                                                                                                          ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CLK_W ; Rise       ; DIN[1]                                                                                                                          ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CLK_W ; Rise       ; DIN[2]                                                                                                                          ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CLK_W ; Rise       ; DIN[3]                                                                                                                          ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CLK_W ; Rise       ; DIN[4]                                                                                                                          ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CLK_W ; Rise       ; DIN[5]                                                                                                                          ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CLK_W ; Rise       ; DIN[6]                                                                                                                          ;
; 0.083  ; 0.299        ; 0.216          ; High Pulse Width ; CLK_W ; Rise       ; DIN[7]                                                                                                                          ;
; 0.105  ; 0.335        ; 0.230          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 0.106  ; 0.336        ; 0.230          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 0.106  ; 0.336        ; 0.230          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ;
; 0.123  ; 0.307        ; 0.184          ; Low Pulse Width  ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; TS_IN_in[*]  ; CLK        ; 2.526 ; 2.613 ; Rise       ; CLK             ;
;  TS_IN_in[0] ; CLK        ; 2.526 ; 2.431 ; Rise       ; CLK             ;
;  TS_IN_in[1] ; CLK        ; 1.886 ; 1.941 ; Rise       ; CLK             ;
;  TS_IN_in[2] ; CLK        ; 2.053 ; 2.119 ; Rise       ; CLK             ;
;  TS_IN_in[3] ; CLK        ; 1.594 ; 1.725 ; Rise       ; CLK             ;
;  TS_IN_in[4] ; CLK        ; 1.738 ; 1.896 ; Rise       ; CLK             ;
;  TS_IN_in[5] ; CLK        ; 1.789 ; 1.854 ; Rise       ; CLK             ;
;  TS_IN_in[6] ; CLK        ; 1.918 ; 1.911 ; Rise       ; CLK             ;
;  TS_IN_in[7] ; CLK        ; 2.505 ; 2.613 ; Rise       ; CLK             ;
; RESET        ; CLK        ; 3.854 ; 4.164 ; Fall       ; CLK             ;
; SYNC         ; CLK        ; 5.518 ; 5.081 ; Fall       ; CLK             ;
; DIN_in[*]    ; CLK_W      ; 1.642 ; 1.719 ; Rise       ; CLK_W           ;
;  DIN_in[0]   ; CLK_W      ; 1.556 ; 1.646 ; Rise       ; CLK_W           ;
;  DIN_in[1]   ; CLK_W      ; 1.540 ; 1.596 ; Rise       ; CLK_W           ;
;  DIN_in[2]   ; CLK_W      ; 1.427 ; 1.429 ; Rise       ; CLK_W           ;
;  DIN_in[3]   ; CLK_W      ; 1.119 ; 1.180 ; Rise       ; CLK_W           ;
;  DIN_in[4]   ; CLK_W      ; 1.567 ; 1.594 ; Rise       ; CLK_W           ;
;  DIN_in[5]   ; CLK_W      ; 1.419 ; 1.431 ; Rise       ; CLK_W           ;
;  DIN_in[6]   ; CLK_W      ; 1.561 ; 1.568 ; Rise       ; CLK_W           ;
;  DIN_in[7]   ; CLK_W      ; 1.642 ; 1.719 ; Rise       ; CLK_W           ;
; EN           ; CLK_W      ; 3.720 ; 3.564 ; Fall       ; CLK_W           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; TS_IN_in[*]  ; CLK        ; -1.182 ; -1.299 ; Rise       ; CLK             ;
;  TS_IN_in[0] ; CLK        ; -2.076 ; -1.976 ; Rise       ; CLK             ;
;  TS_IN_in[1] ; CLK        ; -1.462 ; -1.505 ; Rise       ; CLK             ;
;  TS_IN_in[2] ; CLK        ; -1.638 ; -1.702 ; Rise       ; CLK             ;
;  TS_IN_in[3] ; CLK        ; -1.182 ; -1.299 ; Rise       ; CLK             ;
;  TS_IN_in[4] ; CLK        ; -1.335 ; -1.488 ; Rise       ; CLK             ;
;  TS_IN_in[5] ; CLK        ; -1.368 ; -1.422 ; Rise       ; CLK             ;
;  TS_IN_in[6] ; CLK        ; -1.496 ; -1.477 ; Rise       ; CLK             ;
;  TS_IN_in[7] ; CLK        ; -2.072 ; -2.178 ; Rise       ; CLK             ;
; RESET        ; CLK        ; -1.448 ; -1.532 ; Fall       ; CLK             ;
; SYNC         ; CLK        ; -1.017 ; -1.111 ; Fall       ; CLK             ;
; DIN_in[*]    ; CLK_W      ; -0.662 ; -0.712 ; Rise       ; CLK_W           ;
;  DIN_in[0]   ; CLK_W      ; -1.081 ; -1.160 ; Rise       ; CLK_W           ;
;  DIN_in[1]   ; CLK_W      ; -1.067 ; -1.112 ; Rise       ; CLK_W           ;
;  DIN_in[2]   ; CLK_W      ; -0.958 ; -0.952 ; Rise       ; CLK_W           ;
;  DIN_in[3]   ; CLK_W      ; -0.662 ; -0.712 ; Rise       ; CLK_W           ;
;  DIN_in[4]   ; CLK_W      ; -1.108 ; -1.135 ; Rise       ; CLK_W           ;
;  DIN_in[5]   ; CLK_W      ; -0.951 ; -0.954 ; Rise       ; CLK_W           ;
;  DIN_in[6]   ; CLK_W      ; -1.102 ; -1.110 ; Rise       ; CLK_W           ;
;  DIN_in[7]   ; CLK_W      ; -1.165 ; -1.231 ; Rise       ; CLK_W           ;
; EN           ; CLK_W      ; -2.299 ; -2.211 ; Fall       ; CLK_W           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; TS_OUT[*]  ; CLK        ; 8.282 ; 8.067 ; Fall       ; CLK             ;
;  TS_OUT[0] ; CLK        ; 7.906 ; 7.630 ; Fall       ; CLK             ;
;  TS_OUT[1] ; CLK        ; 7.975 ; 7.642 ; Fall       ; CLK             ;
;  TS_OUT[2] ; CLK        ; 7.662 ; 7.508 ; Fall       ; CLK             ;
;  TS_OUT[3] ; CLK        ; 7.760 ; 7.481 ; Fall       ; CLK             ;
;  TS_OUT[4] ; CLK        ; 7.367 ; 7.148 ; Fall       ; CLK             ;
;  TS_OUT[5] ; CLK        ; 8.282 ; 8.067 ; Fall       ; CLK             ;
;  TS_OUT[6] ; CLK        ; 7.639 ; 7.383 ; Fall       ; CLK             ;
;  TS_OUT[7] ; CLK        ; 7.622 ; 7.273 ; Fall       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; TS_OUT[*]  ; CLK        ; 7.087 ; 6.875 ; Fall       ; CLK             ;
;  TS_OUT[0] ; CLK        ; 7.605 ; 7.338 ; Fall       ; CLK             ;
;  TS_OUT[1] ; CLK        ; 7.668 ; 7.347 ; Fall       ; CLK             ;
;  TS_OUT[2] ; CLK        ; 7.371 ; 7.222 ; Fall       ; CLK             ;
;  TS_OUT[3] ; CLK        ; 7.464 ; 7.195 ; Fall       ; CLK             ;
;  TS_OUT[4] ; CLK        ; 7.087 ; 6.875 ; Fall       ; CLK             ;
;  TS_OUT[5] ; CLK        ; 7.964 ; 7.757 ; Fall       ; CLK             ;
;  TS_OUT[6] ; CLK        ; 7.347 ; 7.100 ; Fall       ; CLK             ;
;  TS_OUT[7] ; CLK        ; 7.331 ; 6.995 ; Fall       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.420         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.015       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -3.405       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.346         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.530       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.816       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.272         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.427       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.845       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.189         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.181       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -3.008       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.122         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.512       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.610       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.932         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;                ;              ;                  ; -0.592       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -2.340       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.931         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;                ;              ;                  ; -0.821       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -2.110       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.773         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;                ;              ;                  ; -0.187       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;                ;              ;                  ; -2.586       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.708         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.175        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.883       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.569         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;                ;              ;                  ; -0.234       ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -2.335       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.403         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 0.175        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -2.578       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -2.253         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 0.004        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -2.257       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.894 ; -60.594           ;
; CLK_W ; -0.629 ; -10.641           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.024 ; 0.000             ;
; CLK_W ; 0.175 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -77.457                         ;
; CLK_W ; -3.000 ; -67.415                         ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.894 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                   ; CLK          ; CLK         ; 0.500        ; -0.467     ; 1.934      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                   ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                               ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                               ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                               ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                               ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                               ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                               ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                      ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]              ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.694 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]              ; CLK          ; CLK         ; 0.500        ; -0.572     ; 1.629      ;
; -1.673 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                   ; CLK          ; CLK         ; 0.500        ; -0.495     ; 1.685      ;
; -1.672 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                   ; CLK          ; CLK         ; 0.500        ; -0.495     ; 1.684      ;
; -1.650 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[0]                           ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.701      ;
; -1.650 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[1]                           ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.701      ;
; -1.650 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[2]                           ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.701      ;
; -1.650 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[3]                           ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.701      ;
; -1.650 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[4]                           ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.701      ;
; -1.650 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[5]                           ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.701      ;
; -1.650 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[6]                           ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.701      ;
; -1.650 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[7]                           ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.701      ;
; -1.541 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.427      ;
; -1.541 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.427      ;
; -1.539 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.425      ;
; -1.503 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.389      ;
; -1.503 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.389      ;
; -1.501 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.387      ;
; -1.467 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.424     ; 1.572      ;
; -1.453 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.122     ; 2.308      ;
; -1.434 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                   ; CLK          ; CLK         ; 0.500        ; -0.467     ; 1.474      ;
; -1.433 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.319      ;
; -1.433 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.319      ;
; -1.431 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.317      ;
; -1.415 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.122     ; 2.270      ;
; -1.372 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.317      ;
; -1.372 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.317      ;
; -1.370 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.315      ;
; -1.345 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.122     ; 2.200      ;
; -1.332 ; rdreq                                                                                             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                   ; CLK          ; CLK         ; 0.500        ; -0.467     ; 1.372      ;
; -1.300 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.245      ;
; -1.300 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.245      ;
; -1.298 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.243      ;
; -1.297 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.242      ;
; -1.297 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.242      ;
; -1.295 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.240      ;
; -1.284 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.063     ; 2.198      ;
; -1.275 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.161      ;
; -1.275 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.161      ;
; -1.273 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 2.159      ;
; -1.272 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                   ; CLK          ; CLK         ; 1.000        ; 0.063      ; 2.342      ;
; -1.250 ; state.S_ldDIN                                                                                     ; i[3]                                                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.227      ;
; -1.250 ; state.S_ldDIN                                                                                     ; i[2]                                                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.227      ;
; -1.250 ; state.S_ldDIN                                                                                     ; i[0]                                                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.227      ;
; -1.250 ; state.S_ldDIN                                                                                     ; i[1]                                                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.227      ;
; -1.249 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.194      ;
; -1.249 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.194      ;
; -1.247 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.192      ;
; -1.221 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.166      ;
; -1.221 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.166      ;
; -1.219 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.032     ; 2.164      ;
; -1.212 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.063     ; 2.126      ;
; -1.209 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.063     ; 2.123      ;
; -1.199 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3] ; rdreq                                                                                                                        ; CLK_W        ; CLK         ; 1.000        ; -0.161     ; 2.015      ;
; -1.198 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3] ; state.S_ld_W                                                                                                                 ; CLK_W        ; CLK         ; 1.000        ; -0.161     ; 2.014      ;
; -1.187 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.122     ; 2.042      ;
; -1.161 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.063     ; 2.075      ;
; -1.161 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2] ; rdreq                                                                                                                        ; CLK_W        ; CLK         ; 1.000        ; -0.161     ; 1.977      ;
; -1.160 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2] ; state.S_ld_W                                                                                                                 ; CLK_W        ; CLK         ; 1.000        ; -0.161     ; 1.976      ;
; -1.133 ; state.S_init                                                                                      ; out[0]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.185      ;
; -1.133 ; state.S_init                                                                                      ; out[1]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.185      ;
; -1.133 ; state.S_init                                                                                      ; out[2]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.185      ;
; -1.133 ; state.S_init                                                                                      ; out[3]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.185      ;
; -1.133 ; state.S_init                                                                                      ; out[4]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.185      ;
; -1.133 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1] ; state.S_ldDIN                                                                                                                ; CLK_W        ; CLK         ; 1.000        ; -0.063     ; 2.047      ;
; -1.128 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                   ; CLK          ; CLK         ; 1.000        ; 0.063      ; 2.198      ;
; -1.111 ; state.S_W                                                                                         ; out[5]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.086      ;
; -1.111 ; state.S_W                                                                                         ; out[6]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.086      ;
; -1.109 ; state.S_W                                                                                         ; out[7]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.084      ;
; -1.108 ; state.S_ld_W                                                                                      ; out[0]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.160      ;
; -1.108 ; state.S_ld_W                                                                                      ; out[1]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.160      ;
; -1.108 ; state.S_ld_W                                                                                      ; out[2]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.160      ;
; -1.108 ; state.S_ld_W                                                                                      ; out[3]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.160      ;
; -1.108 ; state.S_ld_W                                                                                      ; out[4]                                                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.045      ; 2.160      ;
; -1.091 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3] ; rdreq                                                                                                                        ; CLK_W        ; CLK         ; 1.000        ; -0.161     ; 1.907      ;
; -1.090 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3] ; state.S_ld_W                                                                                                                 ; CLK_W        ; CLK         ; 1.000        ; -0.161     ; 1.906      ;
; -1.087 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4] ; out[5]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 1.973      ;
; -1.087 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4] ; out[6]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 1.973      ;
; -1.085 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4] ; out[7]                                                                                                                       ; CLK_W        ; CLK         ; 1.000        ; -0.091     ; 1.971      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                   ; CLK          ; CLK         ; 1.000        ; 0.033      ; 2.093      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                   ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                               ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                               ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                               ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                               ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                               ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                               ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                      ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]              ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.053 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]              ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.037      ;
; -1.052 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                   ; CLK          ; CLK         ; 1.000        ; 0.033      ; 2.092      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_W'                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.629 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.099     ; 1.537      ;
; -0.629 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.099     ; 1.537      ;
; -0.629 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.099     ; 1.537      ;
; -0.629 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.099     ; 1.537      ;
; -0.623 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.611      ;
; -0.623 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.611      ;
; -0.623 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.611      ;
; -0.623 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.611      ;
; -0.618 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.606      ;
; -0.618 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.606      ;
; -0.618 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.606      ;
; -0.618 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.606      ;
; -0.600 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.654      ;
; -0.600 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.654      ;
; -0.600 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.654      ;
; -0.600 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.654      ;
; -0.588 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.664      ;
; -0.588 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.664      ;
; -0.587 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.049      ; 1.665      ;
; -0.585 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; -0.024     ; 1.590      ;
; -0.585 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; -0.024     ; 1.590      ;
; -0.584 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; -0.022     ; 1.591      ;
; -0.583 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.659      ;
; -0.583 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.659      ;
; -0.582 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.049      ; 1.660      ;
; -0.556 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.122      ; 1.707      ;
; -0.556 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.122      ; 1.707      ;
; -0.555 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.124      ; 1.708      ;
; -0.528 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.401      ;
; -0.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.515      ;
; -0.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.515      ;
; -0.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.515      ;
; -0.527 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.515      ;
; -0.523 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.396      ;
; -0.516 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.196     ; 1.327      ;
; -0.506 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.165     ; 1.348      ;
; -0.505 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.165     ; 1.347      ;
; -0.503 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.165     ; 1.345      ;
; -0.499 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.520      ;
; -0.499 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.520      ;
; -0.499 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.520      ;
; -0.499 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.520      ;
; -0.493 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.514      ;
; -0.493 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.514      ;
; -0.493 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.514      ;
; -0.493 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.514      ;
; -0.492 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.568      ;
; -0.492 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.047      ; 1.568      ;
; -0.491 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.049      ; 1.569      ;
; -0.480 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.422      ;
; -0.479 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.421      ;
; -0.477 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.465      ;
; -0.477 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.419      ;
; -0.476 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.464      ;
; -0.475 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.417      ;
; -0.474 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.462      ;
; -0.474 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.416      ;
; -0.472 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.414      ;
; -0.470 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.165     ; 1.312      ;
; -0.466 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.029     ; 1.444      ;
; -0.464 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.080      ; 1.573      ;
; -0.464 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.080      ; 1.573      ;
; -0.463 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.082      ; 1.574      ;
; -0.458 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.080      ; 1.567      ;
; -0.458 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.080      ; 1.567      ;
; -0.458 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.099     ; 1.366      ;
; -0.458 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.099     ; 1.366      ;
; -0.458 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.099     ; 1.366      ;
; -0.458 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.099     ; 1.366      ;
; -0.457 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.082      ; 1.568      ;
; -0.444 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.386      ;
; -0.441 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.429      ;
; -0.439 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.381      ;
; -0.432 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.305      ;
; -0.414 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; -0.024     ; 1.419      ;
; -0.414 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; -0.024     ; 1.419      ;
; -0.413 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; -0.022     ; 1.420      ;
; -0.408 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.429      ;
; -0.408 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.429      ;
; -0.408 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.429      ;
; -0.408 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; 0.014      ; 1.429      ;
; -0.404 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.101     ; 1.310      ;
; -0.398 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.101     ; 1.304      ;
; -0.384 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.326      ;
; -0.383 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.325      ;
; -0.381 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.065     ; 1.323      ;
; -0.373 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg       ; CLK_W        ; CLK_W       ; 1.000        ; 0.080      ; 1.482      ;
; -0.373 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0 ; CLK_W        ; CLK_W       ; 1.000        ; 0.080      ; 1.482      ;
; -0.372 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLK_W        ; CLK_W       ; 1.000        ; 0.082      ; 1.483      ;
; -0.368 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.356      ;
; -0.368 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                      ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.356      ;
; -0.368 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.356      ;
; -0.368 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]             ; CLK_W        ; CLK_W       ; 1.000        ; -0.019     ; 1.356      ;
; -0.364 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                               ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.237      ;
; -0.364 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                               ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.237      ;
; -0.364 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                               ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.237      ;
; -0.364 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                               ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.237      ;
; -0.364 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                               ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.237      ;
; -0.364 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                               ; CLK_W        ; CLK_W       ; 1.000        ; -0.134     ; 1.237      ;
; -0.351 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                   ; CLK_W        ; CLK_W       ; 1.000        ; -0.027     ; 1.331      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.024 ; TS_IN[7]                                                                                                                        ; out[7]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.887      ; 0.495      ;
; 0.025 ; TS_IN[5]                                                                                                                        ; out[5]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.887      ; 0.496      ;
; 0.026 ; TS_IN[6]                                                                                                                        ; out[6]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.887      ; 0.497      ;
; 0.193 ; state.S_ldDIN                                                                                                                   ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.307      ;
; 0.197 ; state.S_init                                                                                                                    ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.307      ;
; 0.199 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.307      ;
; 0.206 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.314      ;
; 0.211 ; i[3]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.325      ;
; 0.219 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.326      ;
; 0.227 ; state.S_2fram                                                                                                                   ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.341      ;
; 0.228 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.335      ;
; 0.263 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.105      ; 0.472      ;
; 0.267 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ; CLK          ; CLK         ; 0.000        ; -0.033     ; 0.318      ;
; 0.268 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.375      ;
; 0.273 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.105      ; 0.482      ;
; 0.275 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.382      ;
; 0.276 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.152      ; 0.512      ;
; 0.287 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.105      ; 0.496      ;
; 0.309 ; TS_IN[4]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.864      ; 0.757      ;
; 0.309 ; i[1]                                                                                                                            ; i[1]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.423      ;
; 0.311 ; i[2]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.425      ;
; 0.316 ; state.S_init                                                                                                                    ; state.S_error                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.426      ;
; 0.317 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; i[0]                                                                                                                            ; i[0]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.431      ;
; 0.320 ; state.S_error                                                                                                                   ; state.S_rst                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.430      ;
; 0.323 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.430      ;
; 0.325 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; CLK          ; CLK         ; 0.000        ; -0.033     ; 0.376      ;
; 0.336 ; state.S_ld_W                                                                                                                    ; rdreq                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.446      ;
; 0.342 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ; CLK          ; CLK         ; 0.000        ; -0.033     ; 0.393      ;
; 0.349 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.456      ;
; 0.369 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ; CLK          ; CLK         ; 0.000        ; -0.033     ; 0.420      ;
; 0.373 ; state.S_2fram                                                                                                                   ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.487      ;
; 0.375 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.536      ;
; 0.380 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; CLK          ; CLK         ; 0.000        ; 0.152      ; 0.616      ;
; 0.383 ; TS_IN[4]                                                                                                                        ; out[4]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.934      ; 0.901      ;
; 0.397 ; TS_IN[4]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 0.845      ;
; 0.404 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.565      ;
; 0.408 ; TS_IN[4]                                                                                                                        ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 0.856      ;
; 0.434 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.542      ;
; 0.438 ; TS_IN[0]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 0.886      ;
; 0.458 ; i[1]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.572      ;
; 0.466 ; i[1]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.580      ;
; 0.469 ; i[2]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.583      ;
; 0.470 ; i[0]                                                                                                                            ; i[1]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.584      ;
; 0.471 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ; CLK          ; CLK         ; 0.000        ; 0.024      ; 0.579      ;
; 0.473 ; i[0]                                                                                                                            ; i[2]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.587      ;
; 0.482 ; state.S_2fram                                                                                                                   ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.596      ;
; 0.487 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ; CLK          ; CLK         ; 0.000        ; -0.063     ; 0.508      ;
; 0.488 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.063     ; 0.509      ;
; 0.490 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.612      ;
; 0.493 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.615      ;
; 0.498 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.620      ;
; 0.499 ; TS_IN[6]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 0.947      ;
; 0.506 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.628      ;
; 0.508 ; TS_IN[0]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.864      ; 0.956      ;
; 0.519 ; state.S_ld_W                                                                                                                    ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.629      ;
; 0.521 ; i[1]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.635      ;
; 0.530 ; TS_IN[1]                                                                                                                        ; out[1]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.934      ; 1.048      ;
; 0.536 ; i[0]                                                                                                                            ; i[3]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.650      ;
; 0.538 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ; CLK          ; CLK         ; 0.000        ; -0.063     ; 0.559      ;
; 0.538 ; TS_IN[0]                                                                                                                        ; out[0]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.934      ; 1.056      ;
; 0.541 ; i[1]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.655      ;
; 0.546 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.152      ; 0.782      ;
; 0.549 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.210      ; 0.863      ;
; 0.551 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; CLK          ; CLK         ; 0.000        ; 0.152      ; 0.787      ;
; 0.552 ; TS_IN[3]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.000      ;
; 0.555 ; TS_IN[0]                                                                                                                        ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.003      ;
; 0.556 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ; CLK          ; CLK         ; 0.000        ; -0.063     ; 0.577      ;
; 0.557 ; i[0]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.671      ;
; 0.558 ; TS_IN[7]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.006      ;
; 0.559 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.063     ; 0.580      ;
; 0.560 ; TS_IN[3]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.008      ;
; 0.567 ; TS_IN[0]                                                                                                                        ; i[0]                                                                                                                            ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.015      ;
; 0.568 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.124      ; 0.796      ;
; 0.568 ; TS_IN[4]                                                                                                                        ; i[0]                                                                                                                            ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.016      ;
; 0.579 ; state.S_rst                                                                                                                     ; state.S_init                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.689      ;
; 0.581 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ; CLK          ; CLK         ; 0.000        ; -0.063     ; 0.602      ;
; 0.581 ; state.S_W                                                                                                                       ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.695      ;
; 0.587 ; state.S_ld_W                                                                                                                    ; state.S_ld_W                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.697      ;
; 0.595 ; i[0]                                                                                                                            ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.709      ;
; 0.598 ; state.S_2fram                                                                                                                   ; i[0]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.712      ;
; 0.611 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ; CLK          ; CLK         ; 0.000        ; 0.124      ; 0.839      ;
; 0.611 ; TS_IN[5]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.059      ;
; 0.614 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[0]                              ; out[0]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.535      ; 0.733      ;
; 0.619 ; TS_IN[5]                                                                                                                        ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.067      ;
; 0.623 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[2]                              ; out[2]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.535      ; 0.742      ;
; 0.626 ; i[2]                                                                                                                            ; state.S_W                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.740      ;
; 0.628 ; TS_IN[6]                                                                                                                        ; i[0]                                                                                                                            ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.076      ;
; 0.629 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[3]                              ; out[3]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.535      ; 0.748      ;
; 0.645 ; i[1]                                                                                                                            ; state.S_2fram                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.759      ;
; 0.651 ; TS_IN[3]                                                                                                                        ; state.S_ldDIN                                                                                                                   ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.099      ;
; 0.652 ; TS_IN[2]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.100      ;
; 0.654 ; TS_IN[2]                                                                                                                        ; out[2]                                                                                                                          ; CLK          ; CLK         ; -0.500       ; 0.934      ; 1.172      ;
; 0.654 ; TS_IN[1]                                                                                                                        ; state.S_W                                                                                                                       ; CLK          ; CLK         ; -0.500       ; 0.864      ; 1.102      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_W'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.170      ; 0.429      ;
; 0.193 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.411      ;
; 0.194 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.029      ; 0.307      ;
; 0.196 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.307      ;
; 0.198 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.025      ; 0.307      ;
; 0.201 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; CLK_W        ; CLK_W       ; 0.000        ; 0.029      ; 0.314      ;
; 0.206 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; CLK_W        ; CLK_W       ; 0.000        ; 0.025      ; 0.315      ;
; 0.218 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.028      ; 0.330      ;
; 0.220 ; DIN[4]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.641      ; 0.465      ;
; 0.221 ; DIN[5]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.641      ; 0.466      ;
; 0.221 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.025      ; 0.330      ;
; 0.223 ; DIN[1]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.641      ; 0.468      ;
; 0.223 ; DIN[2]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.641      ; 0.468      ;
; 0.224 ; DIN[3]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.641      ; 0.469      ;
; 0.224 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.028      ; 0.336      ;
; 0.234 ; DIN[7]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.641      ; 0.479      ;
; 0.235 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.065      ; 0.384      ;
; 0.239 ; DIN[6]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.641      ; 0.484      ;
; 0.240 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.458      ;
; 0.242 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.460      ;
; 0.245 ; DIN[0]                                                                                                                          ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ; CLK_W        ; CLK_W       ; -0.500       ; 0.641      ; 0.490      ;
; 0.249 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.065      ; 0.398      ;
; 0.254 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.472      ;
; 0.254 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.065      ; 0.403      ;
; 0.263 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; CLK_W        ; CLK_W       ; 0.000        ; 0.028      ; 0.375      ;
; 0.265 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; CLK_W        ; CLK_W       ; 0.000        ; 0.025      ; 0.374      ;
; 0.298 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.065      ; 0.447      ;
; 0.304 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.522      ;
; 0.315 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.533      ;
; 0.318 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.536      ;
; 0.319 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.537      ;
; 0.320 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.431      ;
; 0.326 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.025      ; 0.435      ;
; 0.329 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.028      ; 0.441      ;
; 0.331 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.028      ; 0.443      ;
; 0.339 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; CLK_W        ; CLK_W       ; 0.000        ; -0.039     ; 0.384      ;
; 0.345 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; CLK_W        ; CLK_W       ; 0.000        ; 0.028      ; 0.457      ;
; 0.359 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.577      ;
; 0.362 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.165      ; 0.611      ;
; 0.365 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 0.641      ;
; 0.368 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 0.644      ;
; 0.370 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 0.646      ;
; 0.371 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 0.647      ;
; 0.384 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ; CLK_W        ; CLK_W       ; 0.000        ; 0.135      ; 0.603      ;
; 0.400 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.047     ; 0.437      ;
; 0.401 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.047     ; 0.438      ;
; 0.401 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.512      ;
; 0.402 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.513      ;
; 0.406 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.624      ;
; 0.416 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.634      ;
; 0.425 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.121      ; 0.630      ;
; 0.440 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.121      ; 0.645      ;
; 0.456 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.674      ;
; 0.481 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.592      ;
; 0.482 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; CLK_W        ; CLK_W       ; 0.000        ; -0.039     ; 0.527      ;
; 0.486 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.027      ; 0.597      ;
; 0.494 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.121      ; 0.699      ;
; 0.505 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ; CLK_W        ; CLK_W       ; 0.000        ; 0.121      ; 0.710      ;
; 0.518 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.097      ; 0.699      ;
; 0.519 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.097      ; 0.700      ;
; 0.532 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; CLK_W        ; CLK_W       ; 0.000        ; 0.101      ; 0.717      ;
; 0.586 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ; CLK_W        ; CLK_W       ; 0.000        ; -0.012     ; 0.658      ;
; 0.587 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.134      ; 0.805      ;
; 0.601 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; CLK_W        ; CLK_W       ; 0.000        ; 0.019      ; 0.704      ;
; 0.602 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.101      ; 0.787      ;
; 0.614 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.764      ;
; 0.620 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ; CLK_W        ; CLK_W       ; 0.000        ; -0.012     ; 0.692      ;
; 0.625 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.775      ;
; 0.631 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.101      ; 0.816      ;
; 0.633 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.101      ; 0.818      ;
; 0.634 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.101      ; 0.819      ;
; 0.658 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.808      ;
; 0.661 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 0.937      ;
; 0.666 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.146      ; 0.896      ;
; 0.677 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 0.953      ;
; 0.695 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.845      ;
; 0.695 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.845      ;
; 0.704 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.007      ; 0.795      ;
; 0.705 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.007      ; 0.796      ;
; 0.708 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.097      ; 0.889      ;
; 0.709 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.097      ; 0.890      ;
; 0.720 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.007      ; 0.811      ;
; 0.724 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.097      ; 0.905      ;
; 0.732 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 1.008      ;
; 0.734 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 1.010      ;
; 0.742 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.892      ;
; 0.742 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.892      ;
; 0.752 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.172      ; 1.028      ;
; 0.776 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.203      ; 1.083      ;
; 0.789 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.014     ; 0.859      ;
; 0.792 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.942      ;
; 0.792 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ; CLK_W        ; CLK_W       ; 0.000        ; 0.066      ; 0.942      ;
; 0.797 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.014     ; 0.867      ;
; 0.799 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.014     ; 0.869      ;
; 0.800 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ; CLK_W        ; CLK_W       ; 0.000        ; -0.014     ; 0.870      ;
; 0.821 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ; CLK_W        ; CLK_W       ; 0.000        ; 0.203      ; 1.128      ;
; 0.823 ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ; CLK_W        ; CLK_W       ; 0.000        ; 0.001      ; 0.908      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; TS_IN[0]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; TS_IN[1]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; TS_IN[2]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; TS_IN[3]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; TS_IN[4]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; TS_IN[5]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; TS_IN[6]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; TS_IN[7]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; i[0]                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; i[1]                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; i[2]                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; i[3]                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; out[0]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; out[1]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; out[2]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; out[3]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; out[4]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; out[5]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; out[6]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; out[7]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; rdreq                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; state.S_2fram                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; state.S_W                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; state.S_error                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; state.S_init                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; state.S_ldDIN                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; state.S_ld_W                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Fall       ; state.S_rst                                                                                                                     ;
; -0.224 ; -0.008       ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; out[0]                                                                                                                          ;
; -0.224 ; -0.008       ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; out[1]                                                                                                                          ;
; -0.224 ; -0.008       ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; out[2]                                                                                                                          ;
; -0.224 ; -0.008       ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; out[3]                                                                                                                          ;
; -0.224 ; -0.008       ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; out[4]                                                                                                                          ;
; -0.204 ; 0.012        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; rdreq                                                                                                                           ;
; -0.204 ; 0.012        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; state.S_error                                                                                                                   ;
; -0.204 ; 0.012        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; state.S_init                                                                                                                    ;
; -0.204 ; 0.012        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; state.S_ld_W                                                                                                                    ;
; -0.204 ; 0.012        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; state.S_rst                                                                                                                     ;
; -0.194 ; 0.022        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; out[5]                                                                                                                          ;
; -0.194 ; 0.022        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; out[6]                                                                                                                          ;
; -0.194 ; 0.022        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; out[7]                                                                                                                          ;
; -0.193 ; 0.023        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; i[0]                                                                                                                            ;
; -0.193 ; 0.023        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; i[1]                                                                                                                            ;
; -0.193 ; 0.023        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; i[2]                                                                                                                            ;
; -0.193 ; 0.023        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; i[3]                                                                                                                            ;
; -0.193 ; 0.023        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; state.S_2fram                                                                                                                   ;
; -0.193 ; 0.023        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; state.S_W                                                                                                                       ;
; -0.193 ; 0.023        ; 0.216          ; High Pulse Width ; CLK   ; Fall       ; state.S_ldDIN                                                                                                                   ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[0]                              ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[1]                              ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[2]                              ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[3]                              ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[4]                              ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[5]                              ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[6]                              ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|q_b[7]                              ;
; -0.191 ; 0.039        ; 0.230          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -0.152 ; 0.032        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a1                      ;
; -0.152 ; 0.032        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a2                      ;
; -0.152 ; 0.032        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a3                      ;
; -0.152 ; 0.032        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; -0.152 ; 0.032        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; -0.152 ; 0.032        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_W'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_W ; Rise       ; CLK_W                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Rise       ; DIN[0]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Rise       ; DIN[1]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Rise       ; DIN[2]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Rise       ; DIN[3]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Rise       ; DIN[4]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Rise       ; DIN[5]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Rise       ; DIN[6]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Rise       ; DIN[7]                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ;
; -0.209 ; 0.007        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[0]                               ;
; -0.209 ; 0.007        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[1]                               ;
; -0.209 ; 0.007        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[2]                               ;
; -0.209 ; 0.007        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[0]                               ;
; -0.209 ; 0.007        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[1]                               ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[3]                               ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_brp|dffe15a[4]                               ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[2]                               ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[3]                               ;
; -0.207 ; 0.009        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|dffpipe_uu8:ws_bwp|dffe15a[4]                               ;
; -0.191 ; 0.025        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[0]                                                  ;
; -0.191 ; 0.025        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[1]                                                  ;
; -0.191 ; 0.025        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[2]                                                  ;
; -0.191 ; 0.025        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[3]                                                  ;
; -0.191 ; 0.025        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[4]                                                  ;
; -0.191 ; 0.025        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|wrptr_g[5]                                                  ;
; -0.190 ; 0.026        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a1                      ;
; -0.190 ; 0.026        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; -0.190 ; 0.026        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; -0.190 ; 0.026        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;
; -0.190 ; 0.026        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; -0.190 ; 0.026        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; -0.186 ; 0.030        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                      ;
; -0.186 ; 0.030        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                         ;
; -0.186 ; 0.030        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[0]                ;
; -0.186 ; 0.030        ; 0.216          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|a_graycounter_k5c:wrptr_g1p|sub_parity10a[1]                ;
; -0.181 ; 0.003        ; 0.184          ; Low Pulse Width  ; CLK_W ; Rise       ; DIN[0]                                                                                                                          ;
; -0.181 ; 0.003        ; 0.184          ; Low Pulse Width  ; CLK_W ; Rise       ; DIN[1]                                                                                                                          ;
; -0.181 ; 0.003        ; 0.184          ; Low Pulse Width  ; CLK_W ; Rise       ; DIN[2]                                                                                                                          ;
; -0.181 ; 0.003        ; 0.184          ; Low Pulse Width  ; CLK_W ; Rise       ; DIN[3]                                                                                                                          ;
; -0.181 ; 0.003        ; 0.184          ; Low Pulse Width  ; CLK_W ; Rise       ; DIN[4]                                                                                                                          ;
; -0.181 ; 0.003        ; 0.184          ; Low Pulse Width  ; CLK_W ; Rise       ; DIN[5]                                                                                                                          ;
; -0.181 ; 0.003        ; 0.184          ; Low Pulse Width  ; CLK_W ; Rise       ; DIN[6]                                                                                                                          ;
; -0.181 ; 0.003        ; 0.184          ; Low Pulse Width  ; CLK_W ; Rise       ; DIN[7]                                                                                                                          ;
; -0.180 ; 0.050        ; 0.230          ; High Pulse Width ; CLK_W ; Fall       ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|altsyncram_nou:fifo_ram|ram_block11a0~porta_address_reg0    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; TS_IN_in[*]  ; CLK        ; 1.397 ; 2.019 ; Rise       ; CLK             ;
;  TS_IN_in[0] ; CLK        ; 1.332 ; 1.945 ; Rise       ; CLK             ;
;  TS_IN_in[1] ; CLK        ; 1.084 ; 1.662 ; Rise       ; CLK             ;
;  TS_IN_in[2] ; CLK        ; 1.145 ; 1.716 ; Rise       ; CLK             ;
;  TS_IN_in[3] ; CLK        ; 0.987 ; 1.551 ; Rise       ; CLK             ;
;  TS_IN_in[4] ; CLK        ; 1.035 ; 1.588 ; Rise       ; CLK             ;
;  TS_IN_in[5] ; CLK        ; 1.047 ; 1.613 ; Rise       ; CLK             ;
;  TS_IN_in[6] ; CLK        ; 1.071 ; 1.640 ; Rise       ; CLK             ;
;  TS_IN_in[7] ; CLK        ; 1.397 ; 2.019 ; Rise       ; CLK             ;
; RESET        ; CLK        ; 1.538 ; 2.130 ; Fall       ; CLK             ;
; SYNC         ; CLK        ; 2.055 ; 2.815 ; Fall       ; CLK             ;
; DIN_in[*]    ; CLK_W      ; 1.005 ; 1.667 ; Rise       ; CLK_W           ;
;  DIN_in[0]   ; CLK_W      ; 0.984 ; 1.623 ; Rise       ; CLK_W           ;
;  DIN_in[1]   ; CLK_W      ; 0.955 ; 1.585 ; Rise       ; CLK_W           ;
;  DIN_in[2]   ; CLK_W      ; 0.889 ; 1.489 ; Rise       ; CLK_W           ;
;  DIN_in[3]   ; CLK_W      ; 0.753 ; 1.348 ; Rise       ; CLK_W           ;
;  DIN_in[4]   ; CLK_W      ; 0.941 ; 1.526 ; Rise       ; CLK_W           ;
;  DIN_in[5]   ; CLK_W      ; 0.882 ; 1.488 ; Rise       ; CLK_W           ;
;  DIN_in[6]   ; CLK_W      ; 0.924 ; 1.517 ; Rise       ; CLK_W           ;
;  DIN_in[7]   ; CLK_W      ; 1.005 ; 1.667 ; Rise       ; CLK_W           ;
; EN           ; CLK_W      ; 1.293 ; 1.976 ; Fall       ; CLK_W           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; TS_IN_in[*]  ; CLK        ; -0.790 ; -1.339 ; Rise       ; CLK             ;
;  TS_IN_in[0] ; CLK        ; -1.120 ; -1.717 ; Rise       ; CLK             ;
;  TS_IN_in[1] ; CLK        ; -0.882 ; -1.446 ; Rise       ; CLK             ;
;  TS_IN_in[2] ; CLK        ; -0.945 ; -1.509 ; Rise       ; CLK             ;
;  TS_IN_in[3] ; CLK        ; -0.790 ; -1.339 ; Rise       ; CLK             ;
;  TS_IN_in[4] ; CLK        ; -0.840 ; -1.385 ; Rise       ; CLK             ;
;  TS_IN_in[5] ; CLK        ; -0.846 ; -1.399 ; Rise       ; CLK             ;
;  TS_IN_in[6] ; CLK        ; -0.869 ; -1.425 ; Rise       ; CLK             ;
;  TS_IN_in[7] ; CLK        ; -1.189 ; -1.802 ; Rise       ; CLK             ;
; RESET        ; CLK        ; -0.333 ; -0.939 ; Fall       ; CLK             ;
; SYNC         ; CLK        ; -0.164 ; -0.743 ; Fall       ; CLK             ;
; DIN_in[*]    ; CLK_W      ; -0.539 ; -1.117 ; Rise       ; CLK_W           ;
;  DIN_in[0]   ; CLK_W      ; -0.760 ; -1.382 ; Rise       ; CLK_W           ;
;  DIN_in[1]   ; CLK_W      ; -0.733 ; -1.346 ; Rise       ; CLK_W           ;
;  DIN_in[2]   ; CLK_W      ; -0.669 ; -1.254 ; Rise       ; CLK_W           ;
;  DIN_in[3]   ; CLK_W      ; -0.539 ; -1.117 ; Rise       ; CLK_W           ;
;  DIN_in[4]   ; CLK_W      ; -0.724 ; -1.300 ; Rise       ; CLK_W           ;
;  DIN_in[5]   ; CLK_W      ; -0.662 ; -1.253 ; Rise       ; CLK_W           ;
;  DIN_in[6]   ; CLK_W      ; -0.708 ; -1.292 ; Rise       ; CLK_W           ;
;  DIN_in[7]   ; CLK_W      ; -0.781 ; -1.425 ; Rise       ; CLK_W           ;
; EN           ; CLK_W      ; -0.723 ; -1.330 ; Fall       ; CLK_W           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; TS_OUT[*]  ; CLK        ; 4.622 ; 4.785 ; Fall       ; CLK             ;
;  TS_OUT[0] ; CLK        ; 4.432 ; 4.552 ; Fall       ; CLK             ;
;  TS_OUT[1] ; CLK        ; 4.448 ; 4.547 ; Fall       ; CLK             ;
;  TS_OUT[2] ; CLK        ; 4.381 ; 4.495 ; Fall       ; CLK             ;
;  TS_OUT[3] ; CLK        ; 4.369 ; 4.460 ; Fall       ; CLK             ;
;  TS_OUT[4] ; CLK        ; 4.192 ; 4.265 ; Fall       ; CLK             ;
;  TS_OUT[5] ; CLK        ; 4.622 ; 4.785 ; Fall       ; CLK             ;
;  TS_OUT[6] ; CLK        ; 4.283 ; 4.382 ; Fall       ; CLK             ;
;  TS_OUT[7] ; CLK        ; 4.249 ; 4.327 ; Fall       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; TS_OUT[*]  ; CLK        ; 4.060 ; 4.130 ; Fall       ; CLK             ;
;  TS_OUT[0] ; CLK        ; 4.290 ; 4.405 ; Fall       ; CLK             ;
;  TS_OUT[1] ; CLK        ; 4.308 ; 4.403 ; Fall       ; CLK             ;
;  TS_OUT[2] ; CLK        ; 4.241 ; 4.351 ; Fall       ; CLK             ;
;  TS_OUT[3] ; CLK        ; 4.230 ; 4.317 ; Fall       ; CLK             ;
;  TS_OUT[4] ; CLK        ; 4.060 ; 4.130 ; Fall       ; CLK             ;
;  TS_OUT[5] ; CLK        ; 4.472 ; 4.630 ; Fall       ; CLK             ;
;  TS_OUT[6] ; CLK        ; 4.147 ; 4.242 ; Fall       ; CLK             ;
;  TS_OUT[7] ; CLK        ; 4.115 ; 4.190 ; Fall       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3] ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]         ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.421         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.532        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.953       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.341         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.340        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.681       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.332         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.329        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.661       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.321         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.463        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.784       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.285         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 0.214        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -0.499       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.264         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.325        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.589       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.243         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 0.165        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -0.408       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.168         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[5] ;                ;              ;                  ; 0.461        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[5] ;                ;              ;                  ; -0.629       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.106         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 0.387        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -0.493       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.064         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.611        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.675       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 0.005          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 0.605        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -0.600       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 0.073          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  CLK                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  CLK_W (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 0.531        ;
;  FIFO_2clk:Buffer|dcfifo:dcfifo_component|dcfifo_5ag1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -0.458       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.603   ; 0.024 ; N/A      ; N/A     ; -3.201              ;
;  CLK             ; -4.603   ; 0.024 ; N/A      ; N/A     ; -3.201              ;
;  CLK_W           ; -2.790   ; 0.175 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -226.257 ; 0.0   ; 0.0      ; 0.0     ; -202.595            ;
;  CLK             ; -163.355 ; 0.000 ; N/A      ; N/A     ; -114.135            ;
;  CLK_W           ; -62.902  ; 0.000 ; N/A      ; N/A     ; -88.460             ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; TS_IN_in[*]  ; CLK        ; 2.870 ; 3.142 ; Rise       ; CLK             ;
;  TS_IN_in[0] ; CLK        ; 2.851 ; 2.975 ; Rise       ; CLK             ;
;  TS_IN_in[1] ; CLK        ; 2.213 ; 2.424 ; Rise       ; CLK             ;
;  TS_IN_in[2] ; CLK        ; 2.397 ; 2.606 ; Rise       ; CLK             ;
;  TS_IN_in[3] ; CLK        ; 1.919 ; 2.176 ; Rise       ; CLK             ;
;  TS_IN_in[4] ; CLK        ; 2.085 ; 2.348 ; Rise       ; CLK             ;
;  TS_IN_in[5] ; CLK        ; 2.116 ; 2.324 ; Rise       ; CLK             ;
;  TS_IN_in[6] ; CLK        ; 2.231 ; 2.390 ; Rise       ; CLK             ;
;  TS_IN_in[7] ; CLK        ; 2.870 ; 3.142 ; Rise       ; CLK             ;
; RESET        ; CLK        ; 4.239 ; 4.668 ; Fall       ; CLK             ;
; SYNC         ; CLK        ; 5.861 ; 5.828 ; Fall       ; CLK             ;
; DIN_in[*]    ; CLK_W      ; 1.962 ; 2.242 ; Rise       ; CLK_W           ;
;  DIN_in[0]   ; CLK_W      ; 1.878 ; 2.155 ; Rise       ; CLK_W           ;
;  DIN_in[1]   ; CLK_W      ; 1.860 ; 2.104 ; Rise       ; CLK_W           ;
;  DIN_in[2]   ; CLK_W      ; 1.732 ; 1.915 ; Rise       ; CLK_W           ;
;  DIN_in[3]   ; CLK_W      ; 1.415 ; 1.637 ; Rise       ; CLK_W           ;
;  DIN_in[4]   ; CLK_W      ; 1.897 ; 2.080 ; Rise       ; CLK_W           ;
;  DIN_in[5]   ; CLK_W      ; 1.732 ; 1.926 ; Rise       ; CLK_W           ;
;  DIN_in[6]   ; CLK_W      ; 1.880 ; 2.059 ; Rise       ; CLK_W           ;
;  DIN_in[7]   ; CLK_W      ; 1.962 ; 2.242 ; Rise       ; CLK_W           ;
; EN           ; CLK_W      ; 3.974 ; 4.109 ; Fall       ; CLK_W           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; TS_IN_in[*]  ; CLK        ; -0.790 ; -1.299 ; Rise       ; CLK             ;
;  TS_IN_in[0] ; CLK        ; -1.120 ; -1.717 ; Rise       ; CLK             ;
;  TS_IN_in[1] ; CLK        ; -0.882 ; -1.446 ; Rise       ; CLK             ;
;  TS_IN_in[2] ; CLK        ; -0.945 ; -1.509 ; Rise       ; CLK             ;
;  TS_IN_in[3] ; CLK        ; -0.790 ; -1.299 ; Rise       ; CLK             ;
;  TS_IN_in[4] ; CLK        ; -0.840 ; -1.385 ; Rise       ; CLK             ;
;  TS_IN_in[5] ; CLK        ; -0.846 ; -1.399 ; Rise       ; CLK             ;
;  TS_IN_in[6] ; CLK        ; -0.869 ; -1.425 ; Rise       ; CLK             ;
;  TS_IN_in[7] ; CLK        ; -1.189 ; -1.802 ; Rise       ; CLK             ;
; RESET        ; CLK        ; -0.333 ; -0.939 ; Fall       ; CLK             ;
; SYNC         ; CLK        ; -0.164 ; -0.743 ; Fall       ; CLK             ;
; DIN_in[*]    ; CLK_W      ; -0.539 ; -0.712 ; Rise       ; CLK_W           ;
;  DIN_in[0]   ; CLK_W      ; -0.760 ; -1.160 ; Rise       ; CLK_W           ;
;  DIN_in[1]   ; CLK_W      ; -0.733 ; -1.112 ; Rise       ; CLK_W           ;
;  DIN_in[2]   ; CLK_W      ; -0.669 ; -0.952 ; Rise       ; CLK_W           ;
;  DIN_in[3]   ; CLK_W      ; -0.539 ; -0.712 ; Rise       ; CLK_W           ;
;  DIN_in[4]   ; CLK_W      ; -0.724 ; -1.135 ; Rise       ; CLK_W           ;
;  DIN_in[5]   ; CLK_W      ; -0.662 ; -0.954 ; Rise       ; CLK_W           ;
;  DIN_in[6]   ; CLK_W      ; -0.708 ; -1.110 ; Rise       ; CLK_W           ;
;  DIN_in[7]   ; CLK_W      ; -0.781 ; -1.231 ; Rise       ; CLK_W           ;
; EN           ; CLK_W      ; -0.723 ; -1.330 ; Fall       ; CLK_W           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; TS_OUT[*]  ; CLK        ; 9.051 ; 8.982 ; Fall       ; CLK             ;
;  TS_OUT[0] ; CLK        ; 8.643 ; 8.487 ; Fall       ; CLK             ;
;  TS_OUT[1] ; CLK        ; 8.734 ; 8.495 ; Fall       ; CLK             ;
;  TS_OUT[2] ; CLK        ; 8.413 ; 8.337 ; Fall       ; CLK             ;
;  TS_OUT[3] ; CLK        ; 8.516 ; 8.311 ; Fall       ; CLK             ;
;  TS_OUT[4] ; CLK        ; 8.096 ; 7.944 ; Fall       ; CLK             ;
;  TS_OUT[5] ; CLK        ; 9.051 ; 8.982 ; Fall       ; CLK             ;
;  TS_OUT[6] ; CLK        ; 8.382 ; 8.225 ; Fall       ; CLK             ;
;  TS_OUT[7] ; CLK        ; 8.353 ; 8.109 ; Fall       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; TS_OUT[*]  ; CLK        ; 4.060 ; 4.130 ; Fall       ; CLK             ;
;  TS_OUT[0] ; CLK        ; 4.290 ; 4.405 ; Fall       ; CLK             ;
;  TS_OUT[1] ; CLK        ; 4.308 ; 4.403 ; Fall       ; CLK             ;
;  TS_OUT[2] ; CLK        ; 4.241 ; 4.351 ; Fall       ; CLK             ;
;  TS_OUT[3] ; CLK        ; 4.230 ; 4.317 ; Fall       ; CLK             ;
;  TS_OUT[4] ; CLK        ; 4.060 ; 4.130 ; Fall       ; CLK             ;
;  TS_OUT[5] ; CLK        ; 4.472 ; 4.630 ; Fall       ; CLK             ;
;  TS_OUT[6] ; CLK        ; 4.147 ; 4.242 ; Fall       ; CLK             ;
;  TS_OUT[7] ; CLK        ; 4.115 ; 4.190 ; Fall       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TS_OUT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TS_OUT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TS_OUT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TS_OUT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TS_OUT[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TS_OUT[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TS_OUT[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TS_OUT[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SYNC                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_W                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TS_IN_in[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TS_IN_in[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TS_IN_in[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TS_IN_in[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TS_IN_in[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TS_IN_in[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TS_IN_in[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TS_IN_in[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN_in[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN_in[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN_in[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN_in[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN_in[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN_in[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN_in[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN_in[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TS_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; TS_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TS_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TS_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TS_OUT[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 348      ; 24       ; 152      ; 166      ;
; CLK_W      ; CLK      ; 0        ; 6        ; 0        ; 308      ;
; CLK        ; CLK_W    ; 0        ; 0        ; 6        ; 0        ;
; CLK_W      ; CLK_W    ; 0        ; 0        ; 8        ; 326      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 348      ; 24       ; 152      ; 166      ;
; CLK_W      ; CLK      ; 0        ; 6        ; 0        ; 308      ;
; CLK        ; CLK_W    ; 0        ; 0        ; 6        ; 0        ;
; CLK_W      ; CLK_W    ; 0        ; 0        ; 8        ; 326      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 69    ; 69   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri May 03 23:26:37 2019
Info: Command: quartus_sta TS_CONTROL -c TS_CONTROL
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_5ag1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_0v8:dffpipe16|dffe17a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a* 
Critical Warning: Synopsys Design Constraints File file not found: 'TS_CONTROL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLK CLK
    Info: create_clock -period 1.000 -name CLK_W CLK_W
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.603
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.603      -163.355 CLK 
    Info:    -2.790       -62.902 CLK_W 
Info: Worst-case hold slack is 0.475
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.475         0.000 CLK 
    Info:     0.475         0.000 CLK_W 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201      -113.594 CLK 
    Info:    -3.201       -88.440 CLK_W 
Info: Report Metastability: Found 12 synchronizer chains.
    Info: Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.224
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.224      -153.243 CLK 
    Info:    -2.586       -56.063 CLK_W 
Info: Worst-case hold slack is 0.422
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.422         0.000 CLK 
    Info:     0.422         0.000 CLK_W 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201      -114.135 CLK 
    Info:    -3.201       -88.460 CLK_W 
Info: Report Metastability: Found 12 synchronizer chains.
    Info: Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_W}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_W}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_W}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.894
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.894       -60.594 CLK 
    Info:    -0.629       -10.641 CLK_W 
Info: Worst-case hold slack is 0.024
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.024         0.000 CLK 
    Info:     0.175         0.000 CLK_W 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -77.457 CLK 
    Info:    -3.000       -67.415 CLK_W 
Info: Report Metastability: Found 12 synchronizer chains.
    Info: Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Fri May 03 23:26:44 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


