/**
 * DO NOT EDIT THIS FILE!
 * File automatically generated by
 *   build_tools/sim_object_param_struct_hh.py:224
 */

#ifndef __PARAMS__L1Cache_Controller__
#define __PARAMS__L1Cache_Controller__

namespace gem5 {
namespace ruby {
class L1Cache_Controller;
} // namespace ruby
} // namespace gem5
#include <cstddef>
#include "params/RubyCache.hh"
#include <cstddef>
#include "params/RubyCache.hh"
#include <cstddef>
#include <cstddef>
#include "base/types.hh"
#include <cstddef>
#include "base/types.hh"
#include <cstddef>
#include "base/types.hh"
#include <cstddef>
#include "params/MessageBuffer.hh"
#include <cstddef>
#include "params/MessageBuffer.hh"
#include <cstddef>
#include "params/RubyPrefetcher.hh"
#include <cstddef>
#include "params/MessageBuffer.hh"
#include <cstddef>
#include "params/MessageBuffer.hh"
#include <cstddef>
#include "params/MessageBuffer.hh"
#include <cstddef>
#include "params/MessageBuffer.hh"
#include <cstddef>
#include <cstddef>
#include "params/RubySequencer.hh"
#include <cstddef>
#include "base/types.hh"
#include <cstddef>
#include "params/MessageBuffer.hh"

#include "params/RubyController.hh"

namespace gem5
{
struct L1Cache_ControllerParams
    : public RubyControllerParams
{
    gem5::ruby::L1Cache_Controller * create() const;
    gem5::ruby::CacheMemory * L1Dcache;
    gem5::ruby::CacheMemory * L1Icache;
    bool enable_prefetch;
    Cycles l1_request_latency;
    Cycles l1_response_latency;
    int l2_select_num_bits;
    gem5::ruby::MessageBuffer * mandatoryQueue;
    gem5::ruby::MessageBuffer * optionalQueue;
    gem5::ruby::RubyPrefetcher * prefetcher;
    gem5::ruby::MessageBuffer * requestFromL1Cache;
    gem5::ruby::MessageBuffer * requestToL1Cache;
    gem5::ruby::MessageBuffer * responseFromL1Cache;
    gem5::ruby::MessageBuffer * responseToL1Cache;
    bool send_evictions;
    gem5::ruby::Sequencer * sequencer;
    Cycles to_l2_latency;
    gem5::ruby::MessageBuffer * unblockFromL1Cache;
};

} // namespace gem5

#endif // __PARAMS__L1Cache_Controller__
