

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4'
================================================================
* Date:           Mon Apr 17 17:20:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.895 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_4  |        1|        1|         2|          1|          1|     1|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_ln140_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln140"   --->   Operation 6 'read' 'add_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln153_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln153"   --->   Operation 7 'read' 'add_ln153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln153_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln153"   --->   Operation 8 'read' 'sext_ln153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln153_cast = sext i32 %sext_ln153_read"   --->   Operation 9 'sext' 'sext_ln153_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket3 = alloca i64 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:92]   --->   Operation 11 'alloca' 'bucket3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i33 %sext_ln153_cast, i33 %k"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc141"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%m3 = phi i1 1, void %for.inc141.split, i1 0, void %newFuncRoot"   --->   Operation 14 'phi' 'm3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k_1 = load i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 15 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i33 %k_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 18 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln153 = icmp_eq  i32 %trunc_ln153, i32 %add_ln153_read" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 19 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc141.split, void %VITIS_LOOP_158_5.loopexit.exitStub" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 20 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i9 %add_ln140_read" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 21 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.12ns)   --->   "%or_ln155 = or i1 %trunc_ln155, i1 %m3" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 22 'or' 'or_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3_cast = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln140_read, i32 1, i32 7" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 23 'partselect' 'tmp_3_cast' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_3_cast, i1 %or_ln155" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 24 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i8 %tmp_4" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 25 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bucket3_addr = getelementptr i32 %bucket3, i64 0, i64 %zext_ln155_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 26 'getelementptr' 'bucket3_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.19ns)   --->   "%bucket3_load = load i8 %bucket3_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 27 'load' 'bucket3_load' <Predicate = (!icmp_ln153)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i33 %k_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 28 'trunc' 'trunc_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.89ns)   --->   "%add_ln156 = add i33 %k_1, i33 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:156]   --->   Operation 29 'add' 'add_ln156' <Predicate = (!icmp_ln153)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln153 = store i33 %add_ln156, i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 30 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.inc141" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 31 'br' 'br_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 32 'specloopname' 'specloopname_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (1.19ns)   --->   "%bucket3_load = load i8 %bucket3_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 33 'load' 'bucket3_load' <Predicate = (!icmp_ln153)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %trunc_ln155_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 34 'zext' 'zext_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln155" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 35 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.69ns)   --->   "%store_ln155 = store i32 %bucket3_load, i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 36 'store' 'store_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('k') [5]  (0 ns)
	'store' operation ('store_ln0') of variable 'sext_ln153_cast' on local variable 'k' [12]  (0.387 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'phi' operation ('m3') [15]  (0 ns)
	'or' operation ('or_ln155', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155) [24]  (0.122 ns)
	'getelementptr' operation ('bucket3_addr', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155) [28]  (0 ns)
	'load' operation ('bucket3_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155) on array 'bucket3', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:92 [30]  (1.2 ns)

 <State 3>: 1.9ns
The critical path consists of the following:
	'load' operation ('bucket3_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155) on array 'bucket3', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:92 [30]  (1.2 ns)
	'store' operation ('store_ln155', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155) of variable 'bucket3_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155 on array 'sorted_data' [34]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
