
///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 13:21:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 13:27:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 13:34:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 13:34:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 13:36:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 13:37:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 13:43:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 13:54:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:01:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:07:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:12:17
///////////////////////////////////

[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'en_flag' is not permitted (VERI-1195) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1289)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1419)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:13:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:18:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:19:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:23:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:28:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:36:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:39:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:44:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:48:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:55:44
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1289)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1421)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 14:56:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 15:04:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 15:10:43
///////////////////////////////////

[EFX-0202 ERROR] Net 'Data[23]' has multiple drivers. (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.v:54)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 15:13:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2024 15:21:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 28, 2024 20:37:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 13:47:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:8)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 13:47:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] illegal character '2' in binary number 12'b20 (VERI-1038) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:124)
[EFX-0010 VERI-ERROR] illegal character '2' in binary number 12'b20 (VERI-1038) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:125)
[EFX-0010 VERI-ERROR] illegal character '2' in binary number 12'b20 (VERI-1038) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:126)
[EFX-0010 VERI-ERROR] illegal character '2' in binary number 12'b20 (VERI-1038) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:127)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:198)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 13:48:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:125)
[EFX-0010 VERI-ERROR] syntax error near 'right' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:125)
[EFX-0010 VERI-ERROR] illegal character '2' in binary number 2'b2 (VERI-1038) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:131)
[EFX-0010 VERI-ERROR] 'S1' is already declared (VERI-1116) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:131)
[EFX-0010 VERI-ERROR] syntax error near '(' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:136)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:138)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:138)
[EFX-0010 VERI-ERROR] 'Cb_min' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:116)
[EFX-0010 VERI-ERROR] 'Cr_min' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:117)
[EFX-0010 VERI-ERROR] 'Y_min' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:118)
[EFX-0010 VERI-ERROR] 'S2' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:143)
[EFX-0010 VERI-ERROR] 'S2' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:159)
[EFX-0010 VERI-ERROR] 'S2' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:176)
[EFX-0010 VERI-ERROR] 'down' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:193)
[EFX-0010 VERI-ERROR] 'right' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:195)
[EFX-0010 VERI-ERROR] 'down' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:200)
[EFX-0010 VERI-ERROR] 'right' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:202)
[EFX-0010 VERI-ERROR] 'right' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:208)
[EFX-0010 VERI-ERROR] 'down' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:210)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 13:51:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'S1' is already declared (VERI-1116) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:136)
[EFX-0010 VERI-ERROR] 'S2' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:148)
[EFX-0010 VERI-ERROR] 'S2' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:164)
[EFX-0010 VERI-ERROR] 'S2' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:181)
[EFX-0010 VERI-ERROR] cannot assign a packed type to an unpacked type (VERI-1349) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:226)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:242)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 13:53:15
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'j[31]' is constantly driven from multiple places (VDB-1000) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:217)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:238)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 13:58:12
///////////////////////////////////

[EFX-0010 VERI-ERROR] index 6 is out of range [5:0] for 'target_flag' (VERI-1216) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:123)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 13:59:44
///////////////////////////////////

[EFX-0202 ERROR] Net 'target_flag[5]' has multiple drivers. (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:63)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:00:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:15:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:21:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:25:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:28:08
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '8' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1366)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1368)
[EFX-0010 VERI-ERROR] 'rx_data' is not a constant (VERI-1188) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1367)
[EFX-0010 VERI-ERROR] 'need_data' is not a type (VERI-1281) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1368)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1420)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:28:28
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '8' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1366)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1368)
[EFX-0010 VERI-ERROR] 'rx_data' is not a constant (VERI-1188) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1367)
[EFX-0010 VERI-ERROR] 'need_data' is not a type (VERI-1281) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1368)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1420)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:29:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:34:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'assign' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1371)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'assign' used in incorrect context (VERI-2344) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1371)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1420)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:36:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:41:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:52:16
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'rx_data' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1289)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1421)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:53:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'rx_data' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1289)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1421)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:54:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'rx_data' is not declared (VERI-1128) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1289)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1422)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 14:55:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:04:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:09:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:18:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:35:23
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'always' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:148)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'always' used in incorrect context (VERI-2344) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:148)
[EFX-0010 VERI-ERROR] syntax error near '=' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:153)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:155)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:155)
[EFX-0010 VERI-ERROR] syntax error near 'always' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:163)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'always' used in incorrect context (VERI-2344) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:163)
[EFX-0010 VERI-ERROR] syntax error near 'always' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:180)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'always' used in incorrect context (VERI-2344) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:180)
[EFX-0010 VERI-ERROR] syntax error near 'i' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:205)
[EFX-0010 VERI-ERROR] syntax error near 'k' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:236)
[EFX-0010 VERI-ERROR] syntax error near 'endmodule' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:258)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'endmodule' used in incorrect context (VERI-2344) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:258)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:35:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '=' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:153)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:155)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:155)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:258)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:36:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:42:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:50:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 15:59:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:12:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'target_out' is not a constant (VERI-1188) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:123)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Rectangular.sv:207)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:15:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] module does not expect any parameters (VERI-1071) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:184)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:16:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:22:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:26:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:36:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:43:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:56:22
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot assign an unpacked type to a packed type (VERI-1349) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:63)
[EFX-0010 VERI-ERROR] cannot assign an unpacked type to a packed type (VERI-1349) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:64)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:215)

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:56:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'target_x[11]' is constantly driven from multiple places (VDB-1000) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1243)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1246)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:57:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'target_x[11]' is constantly driven from multiple places (VDB-1000) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1243)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (E:\3_1\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1246)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 16:58:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 17:03:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 17:08:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 17:15:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 17:19:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 17:23:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Sep 29, 2024 17:28:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 19:43:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot index into non-array type wire for 'need_data' (VERI-1011) (D:\HuaweiMoveData\Users\97401\Desktop\3_1\FPGA\FPGA\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1282)
[EFX-0010 VERI-ERROR] cannot index into non-array type wire for 'need_data' (VERI-1011) (D:\HuaweiMoveData\Users\97401\Desktop\3_1\FPGA\FPGA\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1283)
[EFX-0010 VERI-ERROR] cannot index into non-array type wire for 'need_data' (VERI-1011) (D:\HuaweiMoveData\Users\97401\Desktop\3_1\FPGA\FPGA\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1284)
[EFX-0010 VERI-ERROR] cannot index into non-array type wire for 'need_data' (VERI-1011) (D:\HuaweiMoveData\Users\97401\Desktop\3_1\FPGA\FPGA\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1285)
[EFX-0010 VERI-ERROR] cannot index into non-array type wire for 'need_data' (VERI-1011) (D:\HuaweiMoveData\Users\97401\Desktop\3_1\FPGA\FPGA\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1286)
[EFX-0010 VERI-ERROR] cannot index into non-array type wire for 'need_data' (VERI-1011) (D:\HuaweiMoveData\Users\97401\Desktop\3_1\FPGA\FPGA\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1287)
[EFX-0010 VERI-ERROR] module 'example_top' is ignored due to previous errors (VERI-1072) (D:\HuaweiMoveData\Users\97401\Desktop\3_1\FPGA\FPGA\FPGA\TRY\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1300)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 19:49:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2024 15:55:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2024 19:21:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2024 19:25:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2024 19:32:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2024 19:36:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2024 19:43:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 08, 2024 19:52:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 15, 2024 20:57:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 20:27:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 20:32:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 20:49:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 20:53:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:01:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:07:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:13:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:17:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '*' (VERI-1137) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:74)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:215)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:18:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:23:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:29:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:34:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 18, 2024 21:44:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 14:39:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 14:52:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 14:56:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:05:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:14:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:18:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:26:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:33:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:40:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:45:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:50:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:54:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 19, 2024 15:58:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:12:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'target_out' on this module (VERI-1010) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:176)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:12:52
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'target_out' on this module (VERI-1010) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:176)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:13:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:38:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 10:36:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 10:52:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 10:58:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:04:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:09:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:15:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:20:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:26:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:34:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:154)
[EFX-0010 VERI-ERROR] 'nred_cnt_cnt' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:155)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:271)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:35:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'nred_cnt_cnt' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:155)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:271)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:36:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:42:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:47:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:52:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 11:56:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 12:01:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 12:06:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 12:17:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 12:22:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 12:27:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 12:32:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:01:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:03:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:09:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:09:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:15:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:23:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:27:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:35:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:39:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:44:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:48:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:52:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 13:57:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:00:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:04:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:08:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:12:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:217)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:217)
[EFX-0010 VERI-ERROR] 'as_flag' is not a type (VERI-1281) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:218)
[EFX-0010 VERI-ERROR] cannot index into non-array type reg for 'as_flag' (VERI-1011) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:240)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:278)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:13:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:34:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:38:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:41:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:46:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:50:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:54:40
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'as_fla' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:207)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:278)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:54:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:57:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 14:59:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:03:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:08:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:12:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:16:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:21:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:26:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:30:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:35:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:41:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:46:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:51:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 15:57:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 16:03:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 16:09:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 16:14:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 16:18:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:22:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:26:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:30:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:35:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:40:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:44:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:48:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:53:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 17:57:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 18:01:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 18:06:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 18:11:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 18:15:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 18:19:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 18:24:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 18:31:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2024 18:37:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 12:17:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 12:25:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 12:31:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:259)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:259)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:289)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 12:31:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 12:36:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 12:41:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 12:47:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 12:56:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 13:03:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 13:07:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 13:11:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 13:16:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 13:20:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 13:24:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 13:31:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 26, 2024 13:36:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 13:28:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 13:46:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:241)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:242)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:242)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:314)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:314)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:399)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 13:47:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:241)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:242)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:242)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:314)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:314)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\track\Target_Detect.sv:399)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 13:48:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 13:54:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 13:59:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:09:22
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:10:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:15:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:21:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:21:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:33:01
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:178)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\src\hdmi_ip\rgb2dvi.sv:218)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:34:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:40:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:47:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 14:54:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 15:01:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 15:08:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 15:15:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2024 15:36:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 29, 2024 16:45:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 31, 2024 17:14:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 31, 2024 21:12:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 17:14:47
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'Mode' on this module (VERI-1010) (C:\Users\HE\Desktop\FPGA\12_Ti60F100_SC130GS_850nm_HDMI_720P (3)\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1264)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 17:15:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'Mode' on this module (VERI-1010) (C:\Users\HE\Desktop\FPGA\12_Ti60F100_SC130GS_850nm_HDMI_720P (3)\12_Ti60F100_SC130GS_850nm_HDMI_720P\12_Ti60F100_SC130GS_850nm_HDMI_720P\example_top.v:1264)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 17:16:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 17:33:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 17:47:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 18:01:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 18:06:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 18:07:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 18:15:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 18:23:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 18:27:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 18:43:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 18:55:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 19:01:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 05, 2024 19:09:57
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:16:16
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'always' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\uart.v:86)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'always' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\eye\handle\uart.v:86)
[EFX-0010 VERI-ERROR] 'A' is an unknown type (VERI-1556) (C:\Users\pc\Desktop\file\eye\handle\uart.v:88)
[EFX-0010 VERI-ERROR] 'rx_data' is not a type (VERI-1281) (C:\Users\pc\Desktop\file\eye\handle\uart.v:90)
[EFX-0010 VERI-ERROR] module 'uart' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\uart.v:107)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:17:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'always' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\uart.v:86)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'always' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\eye\handle\uart.v:86)
[EFX-0010 VERI-ERROR] 'A' is an unknown type (VERI-1556) (C:\Users\pc\Desktop\file\eye\handle\uart.v:88)
[EFX-0010 VERI-ERROR] 'rx_data' is not a type (VERI-1281) (C:\Users\pc\Desktop\file\eye\handle\uart.v:90)
[EFX-0010 VERI-ERROR] module 'uart' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\uart.v:107)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:18:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:32:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:26)
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:27)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:35:31
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:26)
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:27)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:36:05
///////////////////////////////////

[EFX-0010 VERI-ERROR] port 'per_img_Bit' is already connected (VERI-1265) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:226)
[EFX-0010 VERI-ERROR] 'i' is not a constant (VERI-1188) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:233)
[EFX-0010 VERI-ERROR] 'i' is not a constant (VERI-1188) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:234)
[EFX-0010 VERI-ERROR] 'i' is not a constant (VERI-1188) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:235)
[EFX-0010 VERI-ERROR] 'i' is not a constant (VERI-1188) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:236)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:38:23
///////////////////////////////////

[EFX-0010 VERI-ERROR] port 'per_img_Bit' is already connected (VERI-1265) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:226)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:42:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '1' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:188)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:418)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:42:46
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'target_xy[8][47]' is constantly driven from multiple places (VDB-1000) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:196)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:378)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 13:43:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 16:24:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 16:34:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 16:46:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'i' is already declared (VERI-1116) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:134)
[EFX-0010 VERI-ERROR] 'limbo_sign' is already declared (VERI-1116) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:135)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:184)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:189)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:192)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:195)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:201)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:236)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 16:47:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'limbo_sign' is already declared (VERI-1116) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:135)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:184)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:189)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:192)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:195)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:201)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:236)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 16:47:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:184)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:189)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:192)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:195)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:201)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:236)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 16:48:42
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:181)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:185)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:188)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:191)
[EFX-0010 VERI-ERROR] 'red_draw_flag' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:197)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:232)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 16:49:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 16:55:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 17:00:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 17:08:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 17:13:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 17:13:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 17:21:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:77)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:422)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 17:22:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 17:30:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 17:38:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 18:20:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 18:30:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 18:37:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 18:45:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 18:52:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 18:58:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 19:05:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 19:15:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 19:22:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 19:33:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 19:56:38
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 20:04:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 20:17:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 20:22:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 20:25:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 20:58:03
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'target_xy' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:392)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:407)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 20:58:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 21:28:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'en' is not permitted (VERI-1100) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:303)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'en' is not permitted (VERI-1100) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:307)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'en' is not permitted (VERI-1100) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:309)
[EFX-0010 VERI-ERROR] module 'Target_Blue' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:338)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 21:29:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 21:37:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 21:44:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 21:44:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 21:53:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 22:06:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'en_r' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:211)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:240)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:263)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:286)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:309)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:332)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:355)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:378)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:401)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:424)
[EFX-0010 VERI-ERROR] cannot find port 'en' on this module (VERI-1010) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:449)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 22:08:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 06, 2024 22:15:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 11:11:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 11:44:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot assign a packed type to an unpacked type (VERI-1349) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:184)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 11:45:23
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'jg_bit[9]' is constantly driven from multiple places (VDB-1000) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:379)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:578)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 11:46:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 11:59:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'Target_Blue' (VERI-1206) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:342)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 12:00:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 13:54:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 14:06:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 14:14:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 14:27:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 14:35:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 14:43:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 14:53:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 14:54:02
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:332)
[EFX-0010 VERI-ERROR] 'en_p' is not a task (VERI-1126) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:332)
[EFX-0010 VERI-ERROR] module 'Target_Blue' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:342)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 14:54:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:07:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:18:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:25:31
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:77)
[EFX-0010 VERI-ERROR] syntax error near '24' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:77)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:680)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:27:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:77)
[EFX-0010 VERI-ERROR] syntax error near '24' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:77)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:680)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:29:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:38:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:45:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:84)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:680)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:47:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 15:54:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 16:00:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 16:09:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 16:17:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 16:28:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 16:35:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 16:43:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 16:52:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 16:52:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 17:04:19
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\Target_Blue.sv:26)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 17:04:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 17:15:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 17:22:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 17:36:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 17:43:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 17:51:16
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:140)
[EFX-0010 VERI-ERROR] module 'Target_jg' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:343)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 07, 2024 17:58:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 13:34:17
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:35)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:35)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 13:35:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:35)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:35)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 13:37:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] net 'target_xy[9][47]' is constantly driven from multiple places (VDB-1000) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:214)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:686)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 13:39:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 13:53:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 14:02:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 14:22:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 14:47:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 15:00:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 15:10:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 16:02:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 16:22:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 16:35:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 16:36:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 16:44:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 08, 2024 16:45:14
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 09, 2024 13:24:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 09, 2024 18:27:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 09, 2024 18:32:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 09, 2024 18:33:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 09, 2024 18:34:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 09, 2024 19:07:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 09, 2024 19:24:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 12:36:33
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 12:43:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 13:00:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 13:11:37
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 13:26:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 13:45:52
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:13)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 13:46:15
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'red_max' is already declared (VERI-1116) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:27)
[EFX-0010 VERI-ERROR] 'red_min' is already declared (VERI-1116) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:28)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:434)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 13:47:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:00:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:08:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:15:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:25:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:27:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:37:19
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\uart.v:82)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\uart.v:85)
[EFX-0010 VERI-ERROR] module 'uart' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\uart.v:129)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:37:48
///////////////////////////////////

[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\eye\handle\uart.v:82)
[EFX-0010 VERI-ERROR] syntax error near '4' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\uart.v:83)
[EFX-0010 VERI-ERROR] unexpected non-printable character with the hex value '0xef' (VERI-2607) (C:\Users\pc\Desktop\file\eye\handle\uart.v:83)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\uart.v:85)
[EFX-0010 VERI-ERROR] module 'uart' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\uart.v:129)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:38:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\uart.v:82)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\uart.v:85)
[EFX-0010 VERI-ERROR] module 'uart' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\uart.v:129)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:38:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:48:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 14:51:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 15:00:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 15:21:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 15:31:59
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'mode' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:183)
[EFX-0010 VERI-ERROR] module 'rgb2dvi' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\hdmi_ip\rgb2dvi.sv:746)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 15:32:31
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 15:45:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 15:55:44
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 16:04:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 16:31:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 16:34:02
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 16:58:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:08:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:18:27
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:20:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'out_down' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:407)
[EFX-0010 VERI-ERROR] module 'Target_Detect' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Target_Detect.sv:434)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:23:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:35:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:37:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:44:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:53:22
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '||' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:341)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:351)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:351)
[EFX-0010 VERI-ERROR] module 'Target_jg' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:375)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 17:56:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 18:05:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 18:14:27
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:263)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:266)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:269)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:272)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:276)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:297)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:300)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:303)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:306)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:312)
[EFX-0010 VERI-ERROR] 'MIN' is not declared (VERI-1128) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:346)
[EFX-0010 VERI-ERROR] module 'Target_jg' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\handle\Target_jg.sv:380)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 18:16:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2024 18:44:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 22:14:23
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 22:57:30
///////////////////////////////////

[EFX-0010 VERI-ERROR] illegal operand for operator - (VERI-1419) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:219)
[EFX-0010 VERI-ERROR] cannot mix packed and unpacked type for operator '==' (VERI-2635) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:219)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:292)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 22:58:32
///////////////////////////////////

[EFX-0010 VERI-ERROR] illegal operand for operator - (VERI-1419) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:219)
[EFX-0010 VERI-ERROR] cannot mix packed and unpacked type for operator '==' (VERI-2635) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:219)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:292)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 22:59:57
///////////////////////////////////

[EFX-0010 VERI-ERROR] illegal operand for operator - (VERI-1419) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:219)
[EFX-0010 VERI-ERROR] cannot mix packed and unpacked type for operator '==' (VERI-2635) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:219)
[EFX-0010 VERI-ERROR] module 'Rectangular' is ignored due to previous errors (VERI-1072) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:292)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 23:00:45
///////////////////////////////////

[EFX-0010 VERI-ERROR] index 4 is out of range [3:0] for 'line_flag' (VERI-1216) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:213)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 23:03:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 23:23:21
///////////////////////////////////

[EFX-0010 VERI-ERROR] index 10 is out of range [9:0] for 'red_x' (VERI-1216) (C:\Users\pc\Desktop\file\eye\src\track\Rectangular.sv:241)
[EFX-0021 ERROR] Verific elaboration of module 'example_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2024 23:29:16
///////////////////////////////////

