library ieee;
use ieee.std_logic_1164.all;

use work.timer_comps.all;

entity timer is
	port(
		clk, rst: in std_logic;
		dec: out std_logic_vector(3 downto 0);
		segs: out std_logic_vector(5 downto 0)
	);
end timer;