\hypertarget{classTimingSimpleCPU_1_1TimingCPUPort}{
\section{クラス TimingCPUPort}
\label{classTimingSimpleCPU_1_1TimingCPUPort}\index{TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}}
}
TimingCPUPortに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classTimingSimpleCPU_1_1TimingCPUPort}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structTimingSimpleCPU_1_1TimingCPUPort_1_1TickEvent}{TickEvent}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classTimingSimpleCPU_1_1TimingCPUPort_a5c5d45da58c60de7b1896dbc5440d644}{TimingCPUPort} (const std::string \&\_\-name, \hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU}{TimingSimpleCPU} $\ast$\_\-cpu)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
virtual void \hyperlink{classTimingSimpleCPU_1_1TimingCPUPort_ae43c73eff109f907118829fcfa9e7096}{recvTimingSnoopReq} (\hyperlink{classPacket}{PacketPtr} pkt)
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU}{TimingSimpleCPU} $\ast$ \hyperlink{classTimingSimpleCPU_1_1TimingCPUPort_ace3e131319475077fac2fa861708b0c9}{cpu}
\item 
\hyperlink{classEventWrapper}{EventWrapper}$<$ \hyperlink{classMasterPort}{MasterPort},\&MasterPort::sendRetry $>$ \hyperlink{classTimingSimpleCPU_1_1TimingCPUPort_a4afea62519871edec5a95131972c4952}{retryEvent}
\end{DoxyCompactItemize}


\subsection{説明}
A \hyperlink{classTimingSimpleCPU_1_1TimingCPUPort}{TimingCPUPort} overrides the default behaviour of the recvTiming and recvRetry and implements events for the scheduling of handling of incoming packets in the following cycle. 

\subsection{コンストラクタとデストラクタ}
\hypertarget{classTimingSimpleCPU_1_1TimingCPUPort_a5c5d45da58c60de7b1896dbc5440d644}{
\index{TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}!TimingCPUPort@{TimingCPUPort}}
\index{TimingCPUPort@{TimingCPUPort}!TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}}
\subsubsection[{TimingCPUPort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TimingCPUPort} (const std::string \& {\em \_\-name}, \/  {\bf TimingSimpleCPU} $\ast$ {\em \_\-cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classTimingSimpleCPU_1_1TimingCPUPort_a5c5d45da58c60de7b1896dbc5440d644}



\begin{DoxyCode}
160             : MasterPort(_name, _cpu), cpu(_cpu), retryEvent(this)
161         { }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classTimingSimpleCPU_1_1TimingCPUPort_ae43c73eff109f907118829fcfa9e7096}{
\index{TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}!recvTimingSnoopReq@{recvTimingSnoopReq}}
\index{recvTimingSnoopReq@{recvTimingSnoopReq}!TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}}
\subsubsection[{recvTimingSnoopReq}]{\setlength{\rightskip}{0pt plus 5cm}virtual void recvTimingSnoopReq ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classTimingSimpleCPU_1_1TimingCPUPort_ae43c73eff109f907118829fcfa9e7096}
Snooping a coherence request, do nothing. 

\hyperlink{classMasterPort_ae43c73eff109f907118829fcfa9e7096}{MasterPort}を再定義しています。

\hyperlink{classTimingSimpleCPU_1_1DcachePort_aff3031c56fc4947a19695c868bb8233e}{DcachePort}で再定義されています。


\begin{DoxyCode}
168 {}
\end{DoxyCode}


\subsection{変数}
\hypertarget{classTimingSimpleCPU_1_1TimingCPUPort_ace3e131319475077fac2fa861708b0c9}{
\index{TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}!cpu@{cpu}}
\index{cpu@{cpu}!TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}}
\subsubsection[{cpu}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TimingSimpleCPU}$\ast$ {\bf cpu}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classTimingSimpleCPU_1_1TimingCPUPort_ace3e131319475077fac2fa861708b0c9}
\hypertarget{classTimingSimpleCPU_1_1TimingCPUPort_a4afea62519871edec5a95131972c4952}{
\index{TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}!retryEvent@{retryEvent}}
\index{retryEvent@{retryEvent}!TimingSimpleCPU::TimingCPUPort@{TimingSimpleCPU::TimingCPUPort}}
\subsubsection[{retryEvent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf EventWrapper}$<${\bf MasterPort}, \&MasterPort::sendRetry$>$ {\bf retryEvent}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classTimingSimpleCPU_1_1TimingCPUPort_a4afea62519871edec5a95131972c4952}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/simple/\hyperlink{timing_8hh}{timing.hh}\end{DoxyCompactItemize}
