Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e0b5bec0f4f74ec493397f517943ba07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mySCPU_behav xil_defaultlib.mySCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'Rd_addr_in_IDEX' [D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/mySCPU.v:249]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'Data_out_in' [D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/Mem.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'Data_out' [D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/Mem.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.MUX4T1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.myctrl
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEx
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ex
Compiling module xil_defaultlib.ExMem
Compiling module xil_defaultlib.READMUX
Compiling module xil_defaultlib.WEAMUX
Compiling module xil_defaultlib.Mem
Compiling module xil_defaultlib.MemWB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mySCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot mySCPU_behav
