// Library - 16nm_Tests, Cell - 10T_TagMem_Test, View - schematic
// LAST TIME SAVED: Apr 21 00:26:24 2015
// NETLIST TIME: Apr 21 02:29:31 2015
`timescale 1ps / 1ps 

module cdsModule_137 ( R0, R1, R_Ack, W_Ack, GoR, GoW, R_Addr, Reset,
     W0, W1, W_Addr );

output  R_Ack, W_Ack;

input  GoR, GoW, Reset;

output [31:0]  R0;
output [31:0]  R1;

input [6:0]  W_Addr;
input [31:0]  W0;
input [31:0]  W1;
input [6:0]  R_Addr;

// Buses in the design

wire  [31:0]  W0T;

wire  [6:0]  R_AddrT;

wire  [31:0]  R0T;

wire  [6:0]  W_AddrT;

wire  [6:0]  cdsbus0;

wire  [31:0]  R1T;

wire  [31:0]  W1T;

wire  [31:0]  cdsbus1;

wire  [6:0]  cdsbus2;

wire  [31:0]  cdsbus3;

wire  [31:0]  cdsbus4;

wire  [31:0]  cdsbus5;

// begin interface element definitions

wire cdsNet3;
wire cdsNet2;
reg mixedNet99999;
reg mixedNet99998;
reg mixedNet99993;
reg mixedNet99992;
reg mixedNet99990;
reg mixedNet99989;
reg mixedNet99988;
reg mixedNet99987;
reg mixedNet99986;
reg mixedNet99984;
reg mixedNet99983;
reg mixedNet99982;
reg mixedNet99979;
reg mixedNet99978;
reg mixedNet99977;
reg mixedNet99976;
reg mixedNet99975;
reg mixedNet99973;
reg mixedNet99972;
reg mixedNet99971;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99965;
reg mixedNet99963;
reg mixedNet99961;
reg mixedNet99958;
reg mixedNet99957;
reg mixedNet99956;
reg mixedNet99955;
reg mixedNet99954;
reg mixedNet99953;
reg mixedNet99952;
reg mixedNet99951;
reg mixedNet99950;
reg mixedNet99947;
reg mixedNet99942;
reg mixedNet99938;
reg mixedNet99932;
reg mixedNet99930;
reg mixedNet99929;
reg mixedNet99925;
reg mixedNet99919;
reg mixedNet99918;
reg mixedNet99902;
reg mixedNet99898;
reg mixedNet99897;
reg mixedNet99896;
reg mixedNet99895;
reg mixedNet99894;
reg mixedNet99893;
reg mixedNet99892;
reg mixedNet99891;
reg mixedNet99890;
reg mixedNet99888;
reg mixedNet99886;
reg mixedNet99881;
reg mixedNet99876;
reg mixedNet99875;
reg mixedNet99874;
reg mixedNet99865;
reg mixedNet99864;
reg mixedNet99862;
reg mixedNet99861;
reg mixedNet99858;
reg mixedNet99856;
reg mixedNet99853;
assign cdsbus5[28] = mixedNet99999;
assign cdsbus5[6] = mixedNet99998;
assign cdsbus5[27] = mixedNet99993;
assign cdsbus5[26] = mixedNet99992;
assign cdsbus5[31] = mixedNet99990;
assign cdsbus5[25] = mixedNet99989;
assign cdsbus5[24] = mixedNet99988;
assign cdsbus5[30] = mixedNet99987;
assign cdsbus5[23] = mixedNet99986;
assign cdsbus5[29] = mixedNet99984;
assign cdsbus1[16] = mixedNet99983;
assign cdsbus5[21] = mixedNet99982;
assign cdsbus5[11] = mixedNet99979;
assign cdsbus1[1] = mixedNet99978;
assign cdsbus1[2] = mixedNet99977;
assign cdsbus1[3] = mixedNet99976;
assign cdsbus1[4] = mixedNet99975;
assign cdsbus5[20] = mixedNet99973;
assign cdsbus1[21] = mixedNet99972;
assign cdsbus5[14] = mixedNet99971;
assign cdsbus1[12] = mixedNet99967;
assign cdsbus1[11] = mixedNet99966;
assign cdsbus5[10] = mixedNet99965;
assign cdsbus1[10] = mixedNet99963;
assign cdsbus5[19] = mixedNet99961;
assign cdsbus1[9] = mixedNet99958;
assign cdsbus1[8] = mixedNet99957;
assign cdsbus1[0] = mixedNet99956;
assign cdsbus1[7] = mixedNet99955;
assign cdsbus5[18] = mixedNet99954;
assign cdsbus5[13] = mixedNet99953;
assign cdsNet3 = mixedNet99952;
assign cdsbus5[9] = mixedNet99951;
assign cdsbus1[19] = mixedNet99950;
assign cdsbus5[17] = mixedNet99947;
assign cdsbus1[6] = mixedNet99942;
assign cdsbus1[5] = mixedNet99938;
assign cdsbus5[16] = mixedNet99932;
assign cdsNet2 = mixedNet99930;
assign cdsbus5[12] = mixedNet99929;
assign cdsbus5[15] = mixedNet99925;
assign cdsbus5[4] = mixedNet99919;
assign cdsbus5[3] = mixedNet99918;
assign cdsbus5[2] = mixedNet99902;
assign cdsbus1[27] = mixedNet99898;
assign cdsbus1[18] = mixedNet99897;
assign cdsbus1[17] = mixedNet99896;
assign cdsbus1[26] = mixedNet99895;
assign cdsbus1[25] = mixedNet99894;
assign cdsbus5[5] = mixedNet99893;
assign cdsbus5[7] = mixedNet99892;
assign cdsbus5[22] = mixedNet99891;
assign cdsbus5[8] = mixedNet99890;
assign cdsbus1[31] = mixedNet99888;
assign cdsbus1[30] = mixedNet99886;
assign cdsbus1[24] = mixedNet99881;
assign cdsbus1[28] = mixedNet99876;
assign cdsbus5[0] = mixedNet99875;
assign cdsbus1[23] = mixedNet99874;
assign cdsbus5[1] = mixedNet99865;
assign cdsbus1[15] = mixedNet99864;
assign cdsbus1[22] = mixedNet99862;
assign cdsbus1[14] = mixedNet99861;
assign cdsbus1[13] = mixedNet99858;
assign cdsbus1[29] = mixedNet99856;
assign cdsbus1[20] = mixedNet99853;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "10T_TagMem_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

