0.7
2020.2
Oct 14 2022
05:20:55
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.gen/sources_1/ip/DRAM/sim/DRAM.v,1689319697,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.gen/sources_1/ip/IROM/sim/IROM.v,,DRAM,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.gen/sources_1/ip/IROM/sim/IROM.v,1689752250,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,IROM,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.gen/sources_1/ip/cpuclk/cpuclk.v,1689319805,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v,,cpuclk,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1689319805,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.gen/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sim_1/new/miniRV_sim.v,1689759206,verilog,,,,miniRV_sim,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v,1689314836,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/CU.v,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh,Bridge,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/CU.v,1688881550,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LEDs.v,,CU,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LEDs.v,1689069108,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX.v,,Digital_LEDs,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX.v,1689749546,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_WB.v,,EX,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_WB.v,1689748445,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF.v,,ID_WB,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF.v,1689767407,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v,,IF,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v,1689064799,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v,,LED,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh,1689210370,verilog,,,,,,,,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v,1689758983,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh,miniRV_SoC,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v,1689768142,verilog,,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sim_1/new/miniRV_sim.v,D:/School/cpu/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh,myCPU,,,../../../../proj_pipeline.gen/sources_1/ip/cpuclk;../../../../proj_pipeline.srcs/sources_1/new,,,,,
