/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_SAR */
.set ADC_SAR_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000043
.set ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_cy_psoc4_sarmux_8__CH_0_PIN, 2
.set ADC_SAR_cy_psoc4_sarmux_8__CH_0_PORT, 7
.set ADC_SAR_cy_psoc4_sarmux_8__CH_1_PIN, 7
.set ADC_SAR_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_cy_psoc4_sarmux_8__VNEG, 0
.set ADC_SAR_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_SAR_intClock__DIV_ID, 0x00000043
.set ADC_SAR_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set ADC_SAR_intClock__PA_DIV_ID, 0x000000FF
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_IRQ__INTC_MASK, 0x20000
.set ADC_SAR_IRQ__INTC_NUMBER, 17
.set ADC_SAR_IRQ__INTC_PRIOR_MASK, 0xC000
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ANEMOMETER */
.set ANEMOMETER__0__DR, CYREG_GPIO_PRT4_DR
.set ANEMOMETER__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set ANEMOMETER__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set ANEMOMETER__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set ANEMOMETER__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set ANEMOMETER__0__HSIOM_MASK, 0x000F0000
.set ANEMOMETER__0__HSIOM_SHIFT, 16
.set ANEMOMETER__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set ANEMOMETER__0__INTR, CYREG_GPIO_PRT4_INTR
.set ANEMOMETER__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set ANEMOMETER__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set ANEMOMETER__0__MASK, 0x10
.set ANEMOMETER__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set ANEMOMETER__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set ANEMOMETER__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set ANEMOMETER__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set ANEMOMETER__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set ANEMOMETER__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set ANEMOMETER__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set ANEMOMETER__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set ANEMOMETER__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set ANEMOMETER__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set ANEMOMETER__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set ANEMOMETER__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set ANEMOMETER__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set ANEMOMETER__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set ANEMOMETER__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set ANEMOMETER__0__PC, CYREG_GPIO_PRT4_PC
.set ANEMOMETER__0__PC2, CYREG_GPIO_PRT4_PC2
.set ANEMOMETER__0__PORT, 4
.set ANEMOMETER__0__PS, CYREG_GPIO_PRT4_PS
.set ANEMOMETER__0__SHIFT, 4
.set ANEMOMETER__DR, CYREG_GPIO_PRT4_DR
.set ANEMOMETER__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set ANEMOMETER__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set ANEMOMETER__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set ANEMOMETER__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set ANEMOMETER__INTR, CYREG_GPIO_PRT4_INTR
.set ANEMOMETER__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set ANEMOMETER__INTSTAT, CYREG_GPIO_PRT4_INTR
.set ANEMOMETER__MASK, 0x10
.set ANEMOMETER__PA__CFG0, CYREG_UDB_PA5_CFG0
.set ANEMOMETER__PA__CFG1, CYREG_UDB_PA5_CFG1
.set ANEMOMETER__PA__CFG10, CYREG_UDB_PA5_CFG10
.set ANEMOMETER__PA__CFG11, CYREG_UDB_PA5_CFG11
.set ANEMOMETER__PA__CFG12, CYREG_UDB_PA5_CFG12
.set ANEMOMETER__PA__CFG13, CYREG_UDB_PA5_CFG13
.set ANEMOMETER__PA__CFG14, CYREG_UDB_PA5_CFG14
.set ANEMOMETER__PA__CFG2, CYREG_UDB_PA5_CFG2
.set ANEMOMETER__PA__CFG3, CYREG_UDB_PA5_CFG3
.set ANEMOMETER__PA__CFG4, CYREG_UDB_PA5_CFG4
.set ANEMOMETER__PA__CFG5, CYREG_UDB_PA5_CFG5
.set ANEMOMETER__PA__CFG6, CYREG_UDB_PA5_CFG6
.set ANEMOMETER__PA__CFG7, CYREG_UDB_PA5_CFG7
.set ANEMOMETER__PA__CFG8, CYREG_UDB_PA5_CFG8
.set ANEMOMETER__PA__CFG9, CYREG_UDB_PA5_CFG9
.set ANEMOMETER__PC, CYREG_GPIO_PRT4_PC
.set ANEMOMETER__PC2, CYREG_GPIO_PRT4_PC2
.set ANEMOMETER__PORT, 4
.set ANEMOMETER__PS, CYREG_GPIO_PRT4_PS
.set ANEMOMETER__SHIFT, 4

/* BAT_SENS_P */
.set BAT_SENS_P__0__DR, CYREG_GPIO_PRT2_DR
.set BAT_SENS_P__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BAT_SENS_P__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BAT_SENS_P__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BAT_SENS_P__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set BAT_SENS_P__0__HSIOM_MASK, 0xF0000000
.set BAT_SENS_P__0__HSIOM_SHIFT, 28
.set BAT_SENS_P__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BAT_SENS_P__0__INTR, CYREG_GPIO_PRT2_INTR
.set BAT_SENS_P__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BAT_SENS_P__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BAT_SENS_P__0__MASK, 0x80
.set BAT_SENS_P__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BAT_SENS_P__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BAT_SENS_P__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BAT_SENS_P__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BAT_SENS_P__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BAT_SENS_P__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BAT_SENS_P__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BAT_SENS_P__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BAT_SENS_P__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BAT_SENS_P__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BAT_SENS_P__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BAT_SENS_P__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BAT_SENS_P__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BAT_SENS_P__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BAT_SENS_P__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BAT_SENS_P__0__PC, CYREG_GPIO_PRT2_PC
.set BAT_SENS_P__0__PC2, CYREG_GPIO_PRT2_PC2
.set BAT_SENS_P__0__PORT, 2
.set BAT_SENS_P__0__PS, CYREG_GPIO_PRT2_PS
.set BAT_SENS_P__0__SHIFT, 7
.set BAT_SENS_P__DR, CYREG_GPIO_PRT2_DR
.set BAT_SENS_P__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BAT_SENS_P__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BAT_SENS_P__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BAT_SENS_P__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BAT_SENS_P__INTR, CYREG_GPIO_PRT2_INTR
.set BAT_SENS_P__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BAT_SENS_P__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BAT_SENS_P__MASK, 0x80
.set BAT_SENS_P__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BAT_SENS_P__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BAT_SENS_P__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BAT_SENS_P__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BAT_SENS_P__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BAT_SENS_P__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BAT_SENS_P__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BAT_SENS_P__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BAT_SENS_P__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BAT_SENS_P__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BAT_SENS_P__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BAT_SENS_P__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BAT_SENS_P__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BAT_SENS_P__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BAT_SENS_P__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BAT_SENS_P__PC, CYREG_GPIO_PRT2_PC
.set BAT_SENS_P__PC2, CYREG_GPIO_PRT2_PC2
.set BAT_SENS_P__PORT, 2
.set BAT_SENS_P__PS, CYREG_GPIO_PRT2_PS
.set BAT_SENS_P__SHIFT, 7

/* BAT_SENS_SW */
.set BAT_SENS_SW__0__DR, CYREG_GPIO_PRT1_DR
.set BAT_SENS_SW__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BAT_SENS_SW__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BAT_SENS_SW__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BAT_SENS_SW__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BAT_SENS_SW__0__HSIOM_MASK, 0x0F000000
.set BAT_SENS_SW__0__HSIOM_SHIFT, 24
.set BAT_SENS_SW__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BAT_SENS_SW__0__INTR, CYREG_GPIO_PRT1_INTR
.set BAT_SENS_SW__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BAT_SENS_SW__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BAT_SENS_SW__0__MASK, 0x40
.set BAT_SENS_SW__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BAT_SENS_SW__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BAT_SENS_SW__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BAT_SENS_SW__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BAT_SENS_SW__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BAT_SENS_SW__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BAT_SENS_SW__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BAT_SENS_SW__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BAT_SENS_SW__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BAT_SENS_SW__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BAT_SENS_SW__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BAT_SENS_SW__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BAT_SENS_SW__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BAT_SENS_SW__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BAT_SENS_SW__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BAT_SENS_SW__0__PC, CYREG_GPIO_PRT1_PC
.set BAT_SENS_SW__0__PC2, CYREG_GPIO_PRT1_PC2
.set BAT_SENS_SW__0__PORT, 1
.set BAT_SENS_SW__0__PS, CYREG_GPIO_PRT1_PS
.set BAT_SENS_SW__0__SHIFT, 6
.set BAT_SENS_SW__DR, CYREG_GPIO_PRT1_DR
.set BAT_SENS_SW__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set BAT_SENS_SW__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set BAT_SENS_SW__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set BAT_SENS_SW__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set BAT_SENS_SW__INTR, CYREG_GPIO_PRT1_INTR
.set BAT_SENS_SW__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set BAT_SENS_SW__INTSTAT, CYREG_GPIO_PRT1_INTR
.set BAT_SENS_SW__MASK, 0x40
.set BAT_SENS_SW__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BAT_SENS_SW__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BAT_SENS_SW__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BAT_SENS_SW__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BAT_SENS_SW__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BAT_SENS_SW__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BAT_SENS_SW__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BAT_SENS_SW__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BAT_SENS_SW__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BAT_SENS_SW__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BAT_SENS_SW__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BAT_SENS_SW__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BAT_SENS_SW__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BAT_SENS_SW__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BAT_SENS_SW__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BAT_SENS_SW__PC, CYREG_GPIO_PRT1_PC
.set BAT_SENS_SW__PC2, CYREG_GPIO_PRT1_PC2
.set BAT_SENS_SW__PORT, 1
.set BAT_SENS_SW__PS, CYREG_GPIO_PRT1_PS
.set BAT_SENS_SW__SHIFT, 6

/* BME_MISO */
.set BME_MISO__0__DR, CYREG_GPIO_PRT2_DR
.set BME_MISO__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BME_MISO__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BME_MISO__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BME_MISO__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set BME_MISO__0__HSIOM_MASK, 0x000000F0
.set BME_MISO__0__HSIOM_SHIFT, 4
.set BME_MISO__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_MISO__0__INTR, CYREG_GPIO_PRT2_INTR
.set BME_MISO__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_MISO__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BME_MISO__0__MASK, 0x02
.set BME_MISO__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BME_MISO__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BME_MISO__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BME_MISO__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BME_MISO__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BME_MISO__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BME_MISO__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BME_MISO__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BME_MISO__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BME_MISO__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BME_MISO__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BME_MISO__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BME_MISO__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BME_MISO__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BME_MISO__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BME_MISO__0__PC, CYREG_GPIO_PRT2_PC
.set BME_MISO__0__PC2, CYREG_GPIO_PRT2_PC2
.set BME_MISO__0__PORT, 2
.set BME_MISO__0__PS, CYREG_GPIO_PRT2_PS
.set BME_MISO__0__SHIFT, 1
.set BME_MISO__DR, CYREG_GPIO_PRT2_DR
.set BME_MISO__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BME_MISO__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BME_MISO__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BME_MISO__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_MISO__INTR, CYREG_GPIO_PRT2_INTR
.set BME_MISO__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_MISO__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BME_MISO__MASK, 0x02
.set BME_MISO__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BME_MISO__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BME_MISO__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BME_MISO__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BME_MISO__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BME_MISO__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BME_MISO__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BME_MISO__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BME_MISO__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BME_MISO__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BME_MISO__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BME_MISO__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BME_MISO__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BME_MISO__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BME_MISO__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BME_MISO__PC, CYREG_GPIO_PRT2_PC
.set BME_MISO__PC2, CYREG_GPIO_PRT2_PC2
.set BME_MISO__PORT, 2
.set BME_MISO__PS, CYREG_GPIO_PRT2_PS
.set BME_MISO__SHIFT, 1

/* BME_MOSI */
.set BME_MOSI__0__DR, CYREG_GPIO_PRT2_DR
.set BME_MOSI__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BME_MOSI__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BME_MOSI__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BME_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set BME_MOSI__0__HSIOM_MASK, 0x0000000F
.set BME_MOSI__0__HSIOM_SHIFT, 0
.set BME_MOSI__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_MOSI__0__INTR, CYREG_GPIO_PRT2_INTR
.set BME_MOSI__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_MOSI__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BME_MOSI__0__MASK, 0x01
.set BME_MOSI__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set BME_MOSI__0__OUT_SEL_SHIFT, 0
.set BME_MOSI__0__OUT_SEL_VAL, 3
.set BME_MOSI__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BME_MOSI__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BME_MOSI__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BME_MOSI__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BME_MOSI__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BME_MOSI__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BME_MOSI__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BME_MOSI__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BME_MOSI__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BME_MOSI__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BME_MOSI__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BME_MOSI__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BME_MOSI__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BME_MOSI__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BME_MOSI__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BME_MOSI__0__PC, CYREG_GPIO_PRT2_PC
.set BME_MOSI__0__PC2, CYREG_GPIO_PRT2_PC2
.set BME_MOSI__0__PORT, 2
.set BME_MOSI__0__PS, CYREG_GPIO_PRT2_PS
.set BME_MOSI__0__SHIFT, 0
.set BME_MOSI__DR, CYREG_GPIO_PRT2_DR
.set BME_MOSI__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BME_MOSI__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BME_MOSI__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BME_MOSI__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_MOSI__INTR, CYREG_GPIO_PRT2_INTR
.set BME_MOSI__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_MOSI__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BME_MOSI__MASK, 0x01
.set BME_MOSI__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BME_MOSI__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BME_MOSI__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BME_MOSI__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BME_MOSI__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BME_MOSI__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BME_MOSI__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BME_MOSI__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BME_MOSI__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BME_MOSI__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BME_MOSI__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BME_MOSI__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BME_MOSI__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BME_MOSI__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BME_MOSI__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BME_MOSI__PC, CYREG_GPIO_PRT2_PC
.set BME_MOSI__PC2, CYREG_GPIO_PRT2_PC2
.set BME_MOSI__PORT, 2
.set BME_MOSI__PS, CYREG_GPIO_PRT2_PS
.set BME_MOSI__SHIFT, 0

/* BME_SCLK */
.set BME_SCLK__0__DR, CYREG_GPIO_PRT2_DR
.set BME_SCLK__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BME_SCLK__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BME_SCLK__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BME_SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set BME_SCLK__0__HSIOM_MASK, 0x00000F00
.set BME_SCLK__0__HSIOM_SHIFT, 8
.set BME_SCLK__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_SCLK__0__INTR, CYREG_GPIO_PRT2_INTR
.set BME_SCLK__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_SCLK__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BME_SCLK__0__MASK, 0x04
.set BME_SCLK__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set BME_SCLK__0__OUT_SEL_SHIFT, 4
.set BME_SCLK__0__OUT_SEL_VAL, 2
.set BME_SCLK__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BME_SCLK__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BME_SCLK__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BME_SCLK__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BME_SCLK__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BME_SCLK__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BME_SCLK__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BME_SCLK__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BME_SCLK__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BME_SCLK__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BME_SCLK__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BME_SCLK__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BME_SCLK__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BME_SCLK__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BME_SCLK__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BME_SCLK__0__PC, CYREG_GPIO_PRT2_PC
.set BME_SCLK__0__PC2, CYREG_GPIO_PRT2_PC2
.set BME_SCLK__0__PORT, 2
.set BME_SCLK__0__PS, CYREG_GPIO_PRT2_PS
.set BME_SCLK__0__SHIFT, 2
.set BME_SCLK__DR, CYREG_GPIO_PRT2_DR
.set BME_SCLK__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BME_SCLK__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BME_SCLK__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BME_SCLK__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_SCLK__INTR, CYREG_GPIO_PRT2_INTR
.set BME_SCLK__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_SCLK__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BME_SCLK__MASK, 0x04
.set BME_SCLK__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BME_SCLK__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BME_SCLK__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BME_SCLK__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BME_SCLK__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BME_SCLK__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BME_SCLK__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BME_SCLK__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BME_SCLK__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BME_SCLK__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BME_SCLK__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BME_SCLK__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BME_SCLK__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BME_SCLK__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BME_SCLK__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BME_SCLK__PC, CYREG_GPIO_PRT2_PC
.set BME_SCLK__PC2, CYREG_GPIO_PRT2_PC2
.set BME_SCLK__PORT, 2
.set BME_SCLK__PS, CYREG_GPIO_PRT2_PS
.set BME_SCLK__SHIFT, 2

/* BME_SS */
.set BME_SS__0__DR, CYREG_GPIO_PRT2_DR
.set BME_SS__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BME_SS__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BME_SS__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BME_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set BME_SS__0__HSIOM_MASK, 0x0000F000
.set BME_SS__0__HSIOM_SHIFT, 12
.set BME_SS__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_SS__0__INTR, CYREG_GPIO_PRT2_INTR
.set BME_SS__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_SS__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BME_SS__0__MASK, 0x08
.set BME_SS__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set BME_SS__0__OUT_SEL_SHIFT, 6
.set BME_SS__0__OUT_SEL_VAL, 0
.set BME_SS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BME_SS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BME_SS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BME_SS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BME_SS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BME_SS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BME_SS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BME_SS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BME_SS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BME_SS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BME_SS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BME_SS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BME_SS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BME_SS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BME_SS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BME_SS__0__PC, CYREG_GPIO_PRT2_PC
.set BME_SS__0__PC2, CYREG_GPIO_PRT2_PC2
.set BME_SS__0__PORT, 2
.set BME_SS__0__PS, CYREG_GPIO_PRT2_PS
.set BME_SS__0__SHIFT, 3
.set BME_SS__DR, CYREG_GPIO_PRT2_DR
.set BME_SS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set BME_SS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set BME_SS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set BME_SS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_SS__INTR, CYREG_GPIO_PRT2_INTR
.set BME_SS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set BME_SS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set BME_SS__MASK, 0x08
.set BME_SS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set BME_SS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set BME_SS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set BME_SS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set BME_SS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set BME_SS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set BME_SS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set BME_SS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set BME_SS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set BME_SS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set BME_SS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set BME_SS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set BME_SS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set BME_SS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set BME_SS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set BME_SS__PC, CYREG_GPIO_PRT2_PC
.set BME_SS__PC2, CYREG_GPIO_PRT2_PC2
.set BME_SS__PORT, 2
.set BME_SS__PS, CYREG_GPIO_PRT2_PS
.set BME_SS__SHIFT, 3

/* Clock */
.set Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL22
.set Clock__DIV_ID, 0x00000044
.set Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set Clock__PA_DIV_ID, 0x000000FF
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set Clock_1__DIV_ID, 0x00000046
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL6
.set Clock_1__PA_DIV_ID, 0x000000FF
.set Clock_C__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_C__DIV_ID, 0x00000045
.set Clock_C__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set Clock_C__PA_DIV_ID, 0x000000FF

/* Counter */
.set Counter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Counter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Counter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Counter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Counter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Counter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Counter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Counter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Counter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Counter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Counter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Counter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Counter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* EEPROM_PULLUP */
.set EEPROM_PULLUP__0__DR, CYREG_GPIO_PRT0_DR
.set EEPROM_PULLUP__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set EEPROM_PULLUP__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set EEPROM_PULLUP__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set EEPROM_PULLUP__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set EEPROM_PULLUP__0__HSIOM_MASK, 0x0000000F
.set EEPROM_PULLUP__0__HSIOM_SHIFT, 0
.set EEPROM_PULLUP__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set EEPROM_PULLUP__0__INTR, CYREG_GPIO_PRT0_INTR
.set EEPROM_PULLUP__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set EEPROM_PULLUP__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set EEPROM_PULLUP__0__MASK, 0x01
.set EEPROM_PULLUP__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set EEPROM_PULLUP__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set EEPROM_PULLUP__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set EEPROM_PULLUP__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set EEPROM_PULLUP__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set EEPROM_PULLUP__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set EEPROM_PULLUP__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set EEPROM_PULLUP__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set EEPROM_PULLUP__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set EEPROM_PULLUP__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set EEPROM_PULLUP__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set EEPROM_PULLUP__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set EEPROM_PULLUP__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set EEPROM_PULLUP__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set EEPROM_PULLUP__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set EEPROM_PULLUP__0__PC, CYREG_GPIO_PRT0_PC
.set EEPROM_PULLUP__0__PC2, CYREG_GPIO_PRT0_PC2
.set EEPROM_PULLUP__0__PORT, 0
.set EEPROM_PULLUP__0__PS, CYREG_GPIO_PRT0_PS
.set EEPROM_PULLUP__0__SHIFT, 0
.set EEPROM_PULLUP__DR, CYREG_GPIO_PRT0_DR
.set EEPROM_PULLUP__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set EEPROM_PULLUP__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set EEPROM_PULLUP__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set EEPROM_PULLUP__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set EEPROM_PULLUP__INTR, CYREG_GPIO_PRT0_INTR
.set EEPROM_PULLUP__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set EEPROM_PULLUP__INTSTAT, CYREG_GPIO_PRT0_INTR
.set EEPROM_PULLUP__MASK, 0x01
.set EEPROM_PULLUP__PA__CFG0, CYREG_UDB_PA4_CFG0
.set EEPROM_PULLUP__PA__CFG1, CYREG_UDB_PA4_CFG1
.set EEPROM_PULLUP__PA__CFG10, CYREG_UDB_PA4_CFG10
.set EEPROM_PULLUP__PA__CFG11, CYREG_UDB_PA4_CFG11
.set EEPROM_PULLUP__PA__CFG12, CYREG_UDB_PA4_CFG12
.set EEPROM_PULLUP__PA__CFG13, CYREG_UDB_PA4_CFG13
.set EEPROM_PULLUP__PA__CFG14, CYREG_UDB_PA4_CFG14
.set EEPROM_PULLUP__PA__CFG2, CYREG_UDB_PA4_CFG2
.set EEPROM_PULLUP__PA__CFG3, CYREG_UDB_PA4_CFG3
.set EEPROM_PULLUP__PA__CFG4, CYREG_UDB_PA4_CFG4
.set EEPROM_PULLUP__PA__CFG5, CYREG_UDB_PA4_CFG5
.set EEPROM_PULLUP__PA__CFG6, CYREG_UDB_PA4_CFG6
.set EEPROM_PULLUP__PA__CFG7, CYREG_UDB_PA4_CFG7
.set EEPROM_PULLUP__PA__CFG8, CYREG_UDB_PA4_CFG8
.set EEPROM_PULLUP__PA__CFG9, CYREG_UDB_PA4_CFG9
.set EEPROM_PULLUP__PC, CYREG_GPIO_PRT0_PC
.set EEPROM_PULLUP__PC2, CYREG_GPIO_PRT0_PC2
.set EEPROM_PULLUP__PORT, 0
.set EEPROM_PULLUP__PS, CYREG_GPIO_PRT0_PS
.set EEPROM_PULLUP__SHIFT, 0

/* EEPROM_WC */
.set EEPROM_WC__0__DR, CYREG_GPIO_PRT6_DR
.set EEPROM_WC__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set EEPROM_WC__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set EEPROM_WC__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set EEPROM_WC__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set EEPROM_WC__0__HSIOM_MASK, 0x000F0000
.set EEPROM_WC__0__HSIOM_SHIFT, 16
.set EEPROM_WC__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set EEPROM_WC__0__INTR, CYREG_GPIO_PRT6_INTR
.set EEPROM_WC__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set EEPROM_WC__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set EEPROM_WC__0__MASK, 0x10
.set EEPROM_WC__0__PC, CYREG_GPIO_PRT6_PC
.set EEPROM_WC__0__PC2, CYREG_GPIO_PRT6_PC2
.set EEPROM_WC__0__PORT, 6
.set EEPROM_WC__0__PS, CYREG_GPIO_PRT6_PS
.set EEPROM_WC__0__SHIFT, 4
.set EEPROM_WC__DR, CYREG_GPIO_PRT6_DR
.set EEPROM_WC__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set EEPROM_WC__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set EEPROM_WC__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set EEPROM_WC__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set EEPROM_WC__INTR, CYREG_GPIO_PRT6_INTR
.set EEPROM_WC__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set EEPROM_WC__INTSTAT, CYREG_GPIO_PRT6_INTR
.set EEPROM_WC__MASK, 0x10
.set EEPROM_WC__PC, CYREG_GPIO_PRT6_PC
.set EEPROM_WC__PC2, CYREG_GPIO_PRT6_PC2
.set EEPROM_WC__PORT, 6
.set EEPROM_WC__PS, CYREG_GPIO_PRT6_PS
.set EEPROM_WC__SHIFT, 4

/* I2C */
.set I2C_SCB__CTRL, CYREG_SCB2_CTRL
.set I2C_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set I2C_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set I2C_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set I2C_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set I2C_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set I2C_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set I2C_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set I2C_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set I2C_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set I2C_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set I2C_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set I2C_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set I2C_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set I2C_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set I2C_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set I2C_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set I2C_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set I2C_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set I2C_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set I2C_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set I2C_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set I2C_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set I2C_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set I2C_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set I2C_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set I2C_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set I2C_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set I2C_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set I2C_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set I2C_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set I2C_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set I2C_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set I2C_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set I2C_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set I2C_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set I2C_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set I2C_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set I2C_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set I2C_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set I2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set I2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set I2C_SCB__INTR_M, CYREG_SCB2_INTR_M
.set I2C_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set I2C_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set I2C_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set I2C_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set I2C_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set I2C_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set I2C_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set I2C_SCB__INTR_S, CYREG_SCB2_INTR_S
.set I2C_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set I2C_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set I2C_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set I2C_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set I2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set I2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set I2C_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set I2C_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set I2C_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set I2C_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set I2C_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set I2C_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set I2C_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set I2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set I2C_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set I2C_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set I2C_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set I2C_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set I2C_SCB__SS0_POSISTION, 0
.set I2C_SCB__SS1_POSISTION, 1
.set I2C_SCB__SS2_POSISTION, 2
.set I2C_SCB__SS3_POSISTION, 3
.set I2C_SCB__STATUS, CYREG_SCB2_STATUS
.set I2C_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set I2C_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set I2C_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set I2C_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set I2C_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set I2C_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set I2C_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set I2C_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set I2C_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
.set I2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_SCB_IRQ__INTC_MASK, 0x800
.set I2C_SCB_IRQ__INTC_NUMBER, 11
.set I2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set I2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set I2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set I2C_SCBCLK__DIV_ID, 0x00000041
.set I2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set I2C_SCBCLK__PA_DIV_ID, 0x000000FF
.set I2C_scl__0__DR, CYREG_GPIO_PRT6_DR
.set I2C_scl__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set I2C_scl__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set I2C_scl__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set I2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set I2C_scl__0__HSIOM_GPIO, 0
.set I2C_scl__0__HSIOM_I2C, 14
.set I2C_scl__0__HSIOM_I2C_SCL, 14
.set I2C_scl__0__HSIOM_MASK, 0x00000F00
.set I2C_scl__0__HSIOM_SHIFT, 8
.set I2C_scl__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_scl__0__INTR, CYREG_GPIO_PRT6_INTR
.set I2C_scl__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_scl__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set I2C_scl__0__MASK, 0x04
.set I2C_scl__0__PC, CYREG_GPIO_PRT6_PC
.set I2C_scl__0__PC2, CYREG_GPIO_PRT6_PC2
.set I2C_scl__0__PORT, 6
.set I2C_scl__0__PS, CYREG_GPIO_PRT6_PS
.set I2C_scl__0__SHIFT, 2
.set I2C_scl__DR, CYREG_GPIO_PRT6_DR
.set I2C_scl__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set I2C_scl__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set I2C_scl__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set I2C_scl__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_scl__INTR, CYREG_GPIO_PRT6_INTR
.set I2C_scl__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_scl__INTSTAT, CYREG_GPIO_PRT6_INTR
.set I2C_scl__MASK, 0x04
.set I2C_scl__PC, CYREG_GPIO_PRT6_PC
.set I2C_scl__PC2, CYREG_GPIO_PRT6_PC2
.set I2C_scl__PORT, 6
.set I2C_scl__PS, CYREG_GPIO_PRT6_PS
.set I2C_scl__SHIFT, 2
.set I2C_sda__0__DR, CYREG_GPIO_PRT5_DR
.set I2C_sda__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set I2C_sda__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set I2C_sda__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set I2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set I2C_sda__0__HSIOM_GPIO, 0
.set I2C_sda__0__HSIOM_I2C, 14
.set I2C_sda__0__HSIOM_I2C_SDA, 14
.set I2C_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_sda__0__HSIOM_SHIFT, 4
.set I2C_sda__0__HSIOM_SPI, 15
.set I2C_sda__0__HSIOM_SPI_MISO, 15
.set I2C_sda__0__HSIOM_UART, 9
.set I2C_sda__0__HSIOM_UART_TX, 9
.set I2C_sda__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_sda__0__INTR, CYREG_GPIO_PRT5_INTR
.set I2C_sda__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_sda__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set I2C_sda__0__MASK, 0x02
.set I2C_sda__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set I2C_sda__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set I2C_sda__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set I2C_sda__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set I2C_sda__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set I2C_sda__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set I2C_sda__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set I2C_sda__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set I2C_sda__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set I2C_sda__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set I2C_sda__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set I2C_sda__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set I2C_sda__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set I2C_sda__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set I2C_sda__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set I2C_sda__0__PC, CYREG_GPIO_PRT5_PC
.set I2C_sda__0__PC2, CYREG_GPIO_PRT5_PC2
.set I2C_sda__0__PORT, 5
.set I2C_sda__0__PS, CYREG_GPIO_PRT5_PS
.set I2C_sda__0__SHIFT, 1
.set I2C_sda__DR, CYREG_GPIO_PRT5_DR
.set I2C_sda__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set I2C_sda__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set I2C_sda__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set I2C_sda__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_sda__INTR, CYREG_GPIO_PRT5_INTR
.set I2C_sda__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_sda__INTSTAT, CYREG_GPIO_PRT5_INTR
.set I2C_sda__MASK, 0x02
.set I2C_sda__PA__CFG0, CYREG_UDB_PA0_CFG0
.set I2C_sda__PA__CFG1, CYREG_UDB_PA0_CFG1
.set I2C_sda__PA__CFG10, CYREG_UDB_PA0_CFG10
.set I2C_sda__PA__CFG11, CYREG_UDB_PA0_CFG11
.set I2C_sda__PA__CFG12, CYREG_UDB_PA0_CFG12
.set I2C_sda__PA__CFG13, CYREG_UDB_PA0_CFG13
.set I2C_sda__PA__CFG14, CYREG_UDB_PA0_CFG14
.set I2C_sda__PA__CFG2, CYREG_UDB_PA0_CFG2
.set I2C_sda__PA__CFG3, CYREG_UDB_PA0_CFG3
.set I2C_sda__PA__CFG4, CYREG_UDB_PA0_CFG4
.set I2C_sda__PA__CFG5, CYREG_UDB_PA0_CFG5
.set I2C_sda__PA__CFG6, CYREG_UDB_PA0_CFG6
.set I2C_sda__PA__CFG7, CYREG_UDB_PA0_CFG7
.set I2C_sda__PA__CFG8, CYREG_UDB_PA0_CFG8
.set I2C_sda__PA__CFG9, CYREG_UDB_PA0_CFG9
.set I2C_sda__PC, CYREG_GPIO_PRT5_PC
.set I2C_sda__PC2, CYREG_GPIO_PRT5_PC2
.set I2C_sda__PORT, 5
.set I2C_sda__PS, CYREG_GPIO_PRT5_PS
.set I2C_sda__SHIFT, 1

/* LED_1 */
.set LED_1__0__DR, CYREG_GPIO_PRT5_DR
.set LED_1__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LED_1__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LED_1__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LED_1__0__HSIOM_MASK, 0x00000F00
.set LED_1__0__HSIOM_SHIFT, 8
.set LED_1__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_1__0__INTR, CYREG_GPIO_PRT5_INTR
.set LED_1__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_1__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LED_1__0__MASK, 0x04
.set LED_1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED_1__0__OUT_SEL_SHIFT, 4
.set LED_1__0__OUT_SEL_VAL, 2
.set LED_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_1__0__PC, CYREG_GPIO_PRT5_PC
.set LED_1__0__PC2, CYREG_GPIO_PRT5_PC2
.set LED_1__0__PORT, 5
.set LED_1__0__PS, CYREG_GPIO_PRT5_PS
.set LED_1__0__SHIFT, 2
.set LED_1__DR, CYREG_GPIO_PRT5_DR
.set LED_1__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LED_1__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LED_1__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LED_1__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_1__INTR, CYREG_GPIO_PRT5_INTR
.set LED_1__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_1__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LED_1__MASK, 0x04
.set LED_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_1__PC, CYREG_GPIO_PRT5_PC
.set LED_1__PC2, CYREG_GPIO_PRT5_PC2
.set LED_1__PORT, 5
.set LED_1__PS, CYREG_GPIO_PRT5_PS
.set LED_1__SHIFT, 2

/* LED_2 */
.set LED_2__0__DR, CYREG_GPIO_PRT5_DR
.set LED_2__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LED_2__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LED_2__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LED_2__0__HSIOM_MASK, 0x0000F000
.set LED_2__0__HSIOM_SHIFT, 12
.set LED_2__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_2__0__INTR, CYREG_GPIO_PRT5_INTR
.set LED_2__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_2__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LED_2__0__MASK, 0x08
.set LED_2__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED_2__0__OUT_SEL_SHIFT, 6
.set LED_2__0__OUT_SEL_VAL, 3
.set LED_2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_2__0__PC, CYREG_GPIO_PRT5_PC
.set LED_2__0__PC2, CYREG_GPIO_PRT5_PC2
.set LED_2__0__PORT, 5
.set LED_2__0__PS, CYREG_GPIO_PRT5_PS
.set LED_2__0__SHIFT, 3
.set LED_2__DR, CYREG_GPIO_PRT5_DR
.set LED_2__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LED_2__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LED_2__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LED_2__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_2__INTR, CYREG_GPIO_PRT5_INTR
.set LED_2__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_2__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LED_2__MASK, 0x08
.set LED_2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_2__PC, CYREG_GPIO_PRT5_PC
.set LED_2__PC2, CYREG_GPIO_PRT5_PC2
.set LED_2__PORT, 5
.set LED_2__PS, CYREG_GPIO_PRT5_PS
.set LED_2__SHIFT, 3

/* LED_3 */
.set LED_3__0__DR, CYREG_GPIO_PRT5_DR
.set LED_3__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LED_3__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LED_3__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LED_3__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LED_3__0__HSIOM_MASK, 0x00F00000
.set LED_3__0__HSIOM_SHIFT, 20
.set LED_3__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_3__0__INTR, CYREG_GPIO_PRT5_INTR
.set LED_3__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_3__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LED_3__0__MASK, 0x20
.set LED_3__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED_3__0__OUT_SEL_SHIFT, 10
.set LED_3__0__OUT_SEL_VAL, 1
.set LED_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_3__0__PC, CYREG_GPIO_PRT5_PC
.set LED_3__0__PC2, CYREG_GPIO_PRT5_PC2
.set LED_3__0__PORT, 5
.set LED_3__0__PS, CYREG_GPIO_PRT5_PS
.set LED_3__0__SHIFT, 5
.set LED_3__DR, CYREG_GPIO_PRT5_DR
.set LED_3__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LED_3__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LED_3__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LED_3__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_3__INTR, CYREG_GPIO_PRT5_INTR
.set LED_3__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED_3__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LED_3__MASK, 0x20
.set LED_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_3__PC, CYREG_GPIO_PRT5_PC
.set LED_3__PC2, CYREG_GPIO_PRT5_PC2
.set LED_3__PORT, 5
.set LED_3__PS, CYREG_GPIO_PRT5_PS
.set LED_3__SHIFT, 5

/* P1_GPIO1 */
.set P1_GPIO1__0__DR, CYREG_GPIO_PRT4_DR
.set P1_GPIO1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P1_GPIO1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P1_GPIO1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P1_GPIO1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set P1_GPIO1__0__HSIOM_MASK, 0x0000F000
.set P1_GPIO1__0__HSIOM_SHIFT, 12
.set P1_GPIO1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO1__0__INTR, CYREG_GPIO_PRT4_INTR
.set P1_GPIO1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P1_GPIO1__0__MASK, 0x08
.set P1_GPIO1__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set P1_GPIO1__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set P1_GPIO1__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set P1_GPIO1__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set P1_GPIO1__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set P1_GPIO1__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set P1_GPIO1__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set P1_GPIO1__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set P1_GPIO1__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set P1_GPIO1__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set P1_GPIO1__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set P1_GPIO1__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set P1_GPIO1__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set P1_GPIO1__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set P1_GPIO1__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set P1_GPIO1__0__PC, CYREG_GPIO_PRT4_PC
.set P1_GPIO1__0__PC2, CYREG_GPIO_PRT4_PC2
.set P1_GPIO1__0__PORT, 4
.set P1_GPIO1__0__PS, CYREG_GPIO_PRT4_PS
.set P1_GPIO1__0__SHIFT, 3
.set P1_GPIO1__DR, CYREG_GPIO_PRT4_DR
.set P1_GPIO1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P1_GPIO1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P1_GPIO1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P1_GPIO1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO1__INTR, CYREG_GPIO_PRT4_INTR
.set P1_GPIO1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P1_GPIO1__MASK, 0x08
.set P1_GPIO1__PA__CFG0, CYREG_UDB_PA5_CFG0
.set P1_GPIO1__PA__CFG1, CYREG_UDB_PA5_CFG1
.set P1_GPIO1__PA__CFG10, CYREG_UDB_PA5_CFG10
.set P1_GPIO1__PA__CFG11, CYREG_UDB_PA5_CFG11
.set P1_GPIO1__PA__CFG12, CYREG_UDB_PA5_CFG12
.set P1_GPIO1__PA__CFG13, CYREG_UDB_PA5_CFG13
.set P1_GPIO1__PA__CFG14, CYREG_UDB_PA5_CFG14
.set P1_GPIO1__PA__CFG2, CYREG_UDB_PA5_CFG2
.set P1_GPIO1__PA__CFG3, CYREG_UDB_PA5_CFG3
.set P1_GPIO1__PA__CFG4, CYREG_UDB_PA5_CFG4
.set P1_GPIO1__PA__CFG5, CYREG_UDB_PA5_CFG5
.set P1_GPIO1__PA__CFG6, CYREG_UDB_PA5_CFG6
.set P1_GPIO1__PA__CFG7, CYREG_UDB_PA5_CFG7
.set P1_GPIO1__PA__CFG8, CYREG_UDB_PA5_CFG8
.set P1_GPIO1__PA__CFG9, CYREG_UDB_PA5_CFG9
.set P1_GPIO1__PC, CYREG_GPIO_PRT4_PC
.set P1_GPIO1__PC2, CYREG_GPIO_PRT4_PC2
.set P1_GPIO1__PORT, 4
.set P1_GPIO1__PS, CYREG_GPIO_PRT4_PS
.set P1_GPIO1__SHIFT, 3

/* P1_GPIO2 */
.set P1_GPIO2__0__DR, CYREG_GPIO_PRT3_DR
.set P1_GPIO2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P1_GPIO2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P1_GPIO2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P1_GPIO2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P1_GPIO2__0__HSIOM_MASK, 0x0000000F
.set P1_GPIO2__0__HSIOM_SHIFT, 0
.set P1_GPIO2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P1_GPIO2__0__INTR, CYREG_GPIO_PRT3_INTR
.set P1_GPIO2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P1_GPIO2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P1_GPIO2__0__MASK, 0x01
.set P1_GPIO2__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P1_GPIO2__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P1_GPIO2__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P1_GPIO2__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P1_GPIO2__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P1_GPIO2__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P1_GPIO2__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P1_GPIO2__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P1_GPIO2__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P1_GPIO2__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P1_GPIO2__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P1_GPIO2__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P1_GPIO2__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P1_GPIO2__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P1_GPIO2__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P1_GPIO2__0__PC, CYREG_GPIO_PRT3_PC
.set P1_GPIO2__0__PC2, CYREG_GPIO_PRT3_PC2
.set P1_GPIO2__0__PORT, 3
.set P1_GPIO2__0__PS, CYREG_GPIO_PRT3_PS
.set P1_GPIO2__0__SHIFT, 0
.set P1_GPIO2__DR, CYREG_GPIO_PRT3_DR
.set P1_GPIO2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P1_GPIO2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P1_GPIO2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P1_GPIO2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P1_GPIO2__INTR, CYREG_GPIO_PRT3_INTR
.set P1_GPIO2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P1_GPIO2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P1_GPIO2__MASK, 0x01
.set P1_GPIO2__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P1_GPIO2__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P1_GPIO2__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P1_GPIO2__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P1_GPIO2__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P1_GPIO2__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P1_GPIO2__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P1_GPIO2__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P1_GPIO2__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P1_GPIO2__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P1_GPIO2__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P1_GPIO2__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P1_GPIO2__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P1_GPIO2__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P1_GPIO2__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P1_GPIO2__PC, CYREG_GPIO_PRT3_PC
.set P1_GPIO2__PC2, CYREG_GPIO_PRT3_PC2
.set P1_GPIO2__PORT, 3
.set P1_GPIO2__PS, CYREG_GPIO_PRT3_PS
.set P1_GPIO2__SHIFT, 0

/* P1_GPIO3 */
.set P1_GPIO3__0__DR, CYREG_GPIO_PRT4_DR
.set P1_GPIO3__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P1_GPIO3__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P1_GPIO3__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P1_GPIO3__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set P1_GPIO3__0__HSIOM_MASK, 0x0000000F
.set P1_GPIO3__0__HSIOM_SHIFT, 0
.set P1_GPIO3__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO3__0__INTR, CYREG_GPIO_PRT4_INTR
.set P1_GPIO3__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO3__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P1_GPIO3__0__MASK, 0x01
.set P1_GPIO3__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set P1_GPIO3__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set P1_GPIO3__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set P1_GPIO3__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set P1_GPIO3__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set P1_GPIO3__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set P1_GPIO3__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set P1_GPIO3__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set P1_GPIO3__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set P1_GPIO3__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set P1_GPIO3__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set P1_GPIO3__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set P1_GPIO3__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set P1_GPIO3__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set P1_GPIO3__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set P1_GPIO3__0__PC, CYREG_GPIO_PRT4_PC
.set P1_GPIO3__0__PC2, CYREG_GPIO_PRT4_PC2
.set P1_GPIO3__0__PORT, 4
.set P1_GPIO3__0__PS, CYREG_GPIO_PRT4_PS
.set P1_GPIO3__0__SHIFT, 0
.set P1_GPIO3__DR, CYREG_GPIO_PRT4_DR
.set P1_GPIO3__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P1_GPIO3__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P1_GPIO3__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P1_GPIO3__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO3__INTR, CYREG_GPIO_PRT4_INTR
.set P1_GPIO3__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO3__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P1_GPIO3__MASK, 0x01
.set P1_GPIO3__PA__CFG0, CYREG_UDB_PA5_CFG0
.set P1_GPIO3__PA__CFG1, CYREG_UDB_PA5_CFG1
.set P1_GPIO3__PA__CFG10, CYREG_UDB_PA5_CFG10
.set P1_GPIO3__PA__CFG11, CYREG_UDB_PA5_CFG11
.set P1_GPIO3__PA__CFG12, CYREG_UDB_PA5_CFG12
.set P1_GPIO3__PA__CFG13, CYREG_UDB_PA5_CFG13
.set P1_GPIO3__PA__CFG14, CYREG_UDB_PA5_CFG14
.set P1_GPIO3__PA__CFG2, CYREG_UDB_PA5_CFG2
.set P1_GPIO3__PA__CFG3, CYREG_UDB_PA5_CFG3
.set P1_GPIO3__PA__CFG4, CYREG_UDB_PA5_CFG4
.set P1_GPIO3__PA__CFG5, CYREG_UDB_PA5_CFG5
.set P1_GPIO3__PA__CFG6, CYREG_UDB_PA5_CFG6
.set P1_GPIO3__PA__CFG7, CYREG_UDB_PA5_CFG7
.set P1_GPIO3__PA__CFG8, CYREG_UDB_PA5_CFG8
.set P1_GPIO3__PA__CFG9, CYREG_UDB_PA5_CFG9
.set P1_GPIO3__PC, CYREG_GPIO_PRT4_PC
.set P1_GPIO3__PC2, CYREG_GPIO_PRT4_PC2
.set P1_GPIO3__PORT, 4
.set P1_GPIO3__PS, CYREG_GPIO_PRT4_PS
.set P1_GPIO3__SHIFT, 0

/* P1_GPIO4 */
.set P1_GPIO4__0__DR, CYREG_GPIO_PRT4_DR
.set P1_GPIO4__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P1_GPIO4__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P1_GPIO4__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P1_GPIO4__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set P1_GPIO4__0__HSIOM_MASK, 0x00000F00
.set P1_GPIO4__0__HSIOM_SHIFT, 8
.set P1_GPIO4__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO4__0__INTR, CYREG_GPIO_PRT4_INTR
.set P1_GPIO4__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO4__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P1_GPIO4__0__MASK, 0x04
.set P1_GPIO4__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set P1_GPIO4__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set P1_GPIO4__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set P1_GPIO4__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set P1_GPIO4__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set P1_GPIO4__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set P1_GPIO4__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set P1_GPIO4__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set P1_GPIO4__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set P1_GPIO4__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set P1_GPIO4__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set P1_GPIO4__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set P1_GPIO4__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set P1_GPIO4__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set P1_GPIO4__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set P1_GPIO4__0__PC, CYREG_GPIO_PRT4_PC
.set P1_GPIO4__0__PC2, CYREG_GPIO_PRT4_PC2
.set P1_GPIO4__0__PORT, 4
.set P1_GPIO4__0__PS, CYREG_GPIO_PRT4_PS
.set P1_GPIO4__0__SHIFT, 2
.set P1_GPIO4__DR, CYREG_GPIO_PRT4_DR
.set P1_GPIO4__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P1_GPIO4__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P1_GPIO4__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P1_GPIO4__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO4__INTR, CYREG_GPIO_PRT4_INTR
.set P1_GPIO4__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO4__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P1_GPIO4__MASK, 0x04
.set P1_GPIO4__PA__CFG0, CYREG_UDB_PA5_CFG0
.set P1_GPIO4__PA__CFG1, CYREG_UDB_PA5_CFG1
.set P1_GPIO4__PA__CFG10, CYREG_UDB_PA5_CFG10
.set P1_GPIO4__PA__CFG11, CYREG_UDB_PA5_CFG11
.set P1_GPIO4__PA__CFG12, CYREG_UDB_PA5_CFG12
.set P1_GPIO4__PA__CFG13, CYREG_UDB_PA5_CFG13
.set P1_GPIO4__PA__CFG14, CYREG_UDB_PA5_CFG14
.set P1_GPIO4__PA__CFG2, CYREG_UDB_PA5_CFG2
.set P1_GPIO4__PA__CFG3, CYREG_UDB_PA5_CFG3
.set P1_GPIO4__PA__CFG4, CYREG_UDB_PA5_CFG4
.set P1_GPIO4__PA__CFG5, CYREG_UDB_PA5_CFG5
.set P1_GPIO4__PA__CFG6, CYREG_UDB_PA5_CFG6
.set P1_GPIO4__PA__CFG7, CYREG_UDB_PA5_CFG7
.set P1_GPIO4__PA__CFG8, CYREG_UDB_PA5_CFG8
.set P1_GPIO4__PA__CFG9, CYREG_UDB_PA5_CFG9
.set P1_GPIO4__PC, CYREG_GPIO_PRT4_PC
.set P1_GPIO4__PC2, CYREG_GPIO_PRT4_PC2
.set P1_GPIO4__PORT, 4
.set P1_GPIO4__PS, CYREG_GPIO_PRT4_PS
.set P1_GPIO4__SHIFT, 2

/* P1_GPIO5 */
.set P1_GPIO5__0__DR, CYREG_GPIO_PRT4_DR
.set P1_GPIO5__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P1_GPIO5__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P1_GPIO5__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P1_GPIO5__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set P1_GPIO5__0__HSIOM_MASK, 0x000000F0
.set P1_GPIO5__0__HSIOM_SHIFT, 4
.set P1_GPIO5__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO5__0__INTR, CYREG_GPIO_PRT4_INTR
.set P1_GPIO5__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO5__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P1_GPIO5__0__MASK, 0x02
.set P1_GPIO5__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set P1_GPIO5__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set P1_GPIO5__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set P1_GPIO5__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set P1_GPIO5__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set P1_GPIO5__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set P1_GPIO5__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set P1_GPIO5__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set P1_GPIO5__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set P1_GPIO5__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set P1_GPIO5__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set P1_GPIO5__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set P1_GPIO5__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set P1_GPIO5__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set P1_GPIO5__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set P1_GPIO5__0__PC, CYREG_GPIO_PRT4_PC
.set P1_GPIO5__0__PC2, CYREG_GPIO_PRT4_PC2
.set P1_GPIO5__0__PORT, 4
.set P1_GPIO5__0__PS, CYREG_GPIO_PRT4_PS
.set P1_GPIO5__0__SHIFT, 1
.set P1_GPIO5__DR, CYREG_GPIO_PRT4_DR
.set P1_GPIO5__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set P1_GPIO5__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set P1_GPIO5__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set P1_GPIO5__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO5__INTR, CYREG_GPIO_PRT4_INTR
.set P1_GPIO5__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set P1_GPIO5__INTSTAT, CYREG_GPIO_PRT4_INTR
.set P1_GPIO5__MASK, 0x02
.set P1_GPIO5__PA__CFG0, CYREG_UDB_PA5_CFG0
.set P1_GPIO5__PA__CFG1, CYREG_UDB_PA5_CFG1
.set P1_GPIO5__PA__CFG10, CYREG_UDB_PA5_CFG10
.set P1_GPIO5__PA__CFG11, CYREG_UDB_PA5_CFG11
.set P1_GPIO5__PA__CFG12, CYREG_UDB_PA5_CFG12
.set P1_GPIO5__PA__CFG13, CYREG_UDB_PA5_CFG13
.set P1_GPIO5__PA__CFG14, CYREG_UDB_PA5_CFG14
.set P1_GPIO5__PA__CFG2, CYREG_UDB_PA5_CFG2
.set P1_GPIO5__PA__CFG3, CYREG_UDB_PA5_CFG3
.set P1_GPIO5__PA__CFG4, CYREG_UDB_PA5_CFG4
.set P1_GPIO5__PA__CFG5, CYREG_UDB_PA5_CFG5
.set P1_GPIO5__PA__CFG6, CYREG_UDB_PA5_CFG6
.set P1_GPIO5__PA__CFG7, CYREG_UDB_PA5_CFG7
.set P1_GPIO5__PA__CFG8, CYREG_UDB_PA5_CFG8
.set P1_GPIO5__PA__CFG9, CYREG_UDB_PA5_CFG9
.set P1_GPIO5__PC, CYREG_GPIO_PRT4_PC
.set P1_GPIO5__PC2, CYREG_GPIO_PRT4_PC2
.set P1_GPIO5__PORT, 4
.set P1_GPIO5__PS, CYREG_GPIO_PRT4_PS
.set P1_GPIO5__SHIFT, 1

/* P1_TxD */
.set P1_TxD__0__DR, CYREG_GPIO_PRT3_DR
.set P1_TxD__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P1_TxD__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P1_TxD__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P1_TxD__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P1_TxD__0__HSIOM_MASK, 0xF0000000
.set P1_TxD__0__HSIOM_SHIFT, 28
.set P1_TxD__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P1_TxD__0__INTR, CYREG_GPIO_PRT3_INTR
.set P1_TxD__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P1_TxD__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P1_TxD__0__MASK, 0x80
.set P1_TxD__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P1_TxD__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P1_TxD__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P1_TxD__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P1_TxD__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P1_TxD__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P1_TxD__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P1_TxD__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P1_TxD__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P1_TxD__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P1_TxD__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P1_TxD__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P1_TxD__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P1_TxD__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P1_TxD__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P1_TxD__0__PC, CYREG_GPIO_PRT3_PC
.set P1_TxD__0__PC2, CYREG_GPIO_PRT3_PC2
.set P1_TxD__0__PORT, 3
.set P1_TxD__0__PS, CYREG_GPIO_PRT3_PS
.set P1_TxD__0__SHIFT, 7
.set P1_TxD__DR, CYREG_GPIO_PRT3_DR
.set P1_TxD__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P1_TxD__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P1_TxD__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P1_TxD__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P1_TxD__INTR, CYREG_GPIO_PRT3_INTR
.set P1_TxD__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P1_TxD__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P1_TxD__MASK, 0x80
.set P1_TxD__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P1_TxD__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P1_TxD__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P1_TxD__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P1_TxD__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P1_TxD__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P1_TxD__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P1_TxD__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P1_TxD__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P1_TxD__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P1_TxD__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P1_TxD__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P1_TxD__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P1_TxD__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P1_TxD__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P1_TxD__PC, CYREG_GPIO_PRT3_PC
.set P1_TxD__PC2, CYREG_GPIO_PRT3_PC2
.set P1_TxD__PORT, 3
.set P1_TxD__PS, CYREG_GPIO_PRT3_PS
.set P1_TxD__SHIFT, 7

/* PRS */
.set PRS_ClkSp_CtrlReg__0__MASK, 0x01
.set PRS_ClkSp_CtrlReg__0__POS, 0
.set PRS_ClkSp_CtrlReg__1__MASK, 0x02
.set PRS_ClkSp_CtrlReg__1__POS, 1
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL5
.set PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL5
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL5
.set PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL5
.set PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK5
.set PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK5
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK5
.set PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK5
.set PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set PRS_ClkSp_CtrlReg__CONTROL_REG, CYREG_UDB_W8_CTL5
.set PRS_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST5
.set PRS_ClkSp_CtrlReg__COUNT_REG, CYREG_UDB_W8_CTL5
.set PRS_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST5
.set PRS_ClkSp_CtrlReg__MASK, 0x03
.set PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set PRS_ClkSp_CtrlReg__PERIOD_REG, CYREG_UDB_W8_MSK5
.set PRS_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A04
.set PRS_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A14
.set PRS_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D04
.set PRS_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D14
.set PRS_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
.set PRS_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F04
.set PRS_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F14
.set PRS_sC16_PRSdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A04
.set PRS_sC16_PRSdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A14
.set PRS_sC16_PRSdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D04
.set PRS_sC16_PRSdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D14
.set PRS_sC16_PRSdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
.set PRS_sC16_PRSdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F04
.set PRS_sC16_PRSdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F14
.set PRS_sC16_PRSdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A4
.set PRS_sC16_PRSdp_u0__A0_REG, CYREG_UDB_W8_A04
.set PRS_sC16_PRSdp_u0__A1_REG, CYREG_UDB_W8_A14
.set PRS_sC16_PRSdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D4
.set PRS_sC16_PRSdp_u0__D0_REG, CYREG_UDB_W8_D04
.set PRS_sC16_PRSdp_u0__D1_REG, CYREG_UDB_W8_D14
.set PRS_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
.set PRS_sC16_PRSdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F4
.set PRS_sC16_PRSdp_u0__F0_REG, CYREG_UDB_W8_F04
.set PRS_sC16_PRSdp_u0__F1_REG, CYREG_UDB_W8_F14
.set PRS_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A05
.set PRS_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A15
.set PRS_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D05
.set PRS_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D15
.set PRS_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set PRS_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F05
.set PRS_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F15
.set PRS_sC16_PRSdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A5
.set PRS_sC16_PRSdp_u1__A0_REG, CYREG_UDB_W8_A05
.set PRS_sC16_PRSdp_u1__A1_REG, CYREG_UDB_W8_A15
.set PRS_sC16_PRSdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D5
.set PRS_sC16_PRSdp_u1__D0_REG, CYREG_UDB_W8_D05
.set PRS_sC16_PRSdp_u1__D1_REG, CYREG_UDB_W8_D15
.set PRS_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set PRS_sC16_PRSdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F5
.set PRS_sC16_PRSdp_u1__F0_REG, CYREG_UDB_W8_F05
.set PRS_sC16_PRSdp_u1__F1_REG, CYREG_UDB_W8_F15
.set PRS_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set PRS_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5

/* RAIN_SENSOR */
.set RAIN_SENSOR__0__DR, CYREG_GPIO_PRT4_DR
.set RAIN_SENSOR__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set RAIN_SENSOR__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set RAIN_SENSOR__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set RAIN_SENSOR__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set RAIN_SENSOR__0__HSIOM_MASK, 0x0F000000
.set RAIN_SENSOR__0__HSIOM_SHIFT, 24
.set RAIN_SENSOR__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set RAIN_SENSOR__0__INTR, CYREG_GPIO_PRT4_INTR
.set RAIN_SENSOR__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set RAIN_SENSOR__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set RAIN_SENSOR__0__MASK, 0x40
.set RAIN_SENSOR__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set RAIN_SENSOR__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set RAIN_SENSOR__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set RAIN_SENSOR__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set RAIN_SENSOR__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set RAIN_SENSOR__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set RAIN_SENSOR__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set RAIN_SENSOR__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set RAIN_SENSOR__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set RAIN_SENSOR__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set RAIN_SENSOR__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set RAIN_SENSOR__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set RAIN_SENSOR__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set RAIN_SENSOR__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set RAIN_SENSOR__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set RAIN_SENSOR__0__PC, CYREG_GPIO_PRT4_PC
.set RAIN_SENSOR__0__PC2, CYREG_GPIO_PRT4_PC2
.set RAIN_SENSOR__0__PORT, 4
.set RAIN_SENSOR__0__PS, CYREG_GPIO_PRT4_PS
.set RAIN_SENSOR__0__SHIFT, 6
.set RAIN_SENSOR__DR, CYREG_GPIO_PRT4_DR
.set RAIN_SENSOR__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set RAIN_SENSOR__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set RAIN_SENSOR__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set RAIN_SENSOR__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set RAIN_SENSOR__INTR, CYREG_GPIO_PRT4_INTR
.set RAIN_SENSOR__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set RAIN_SENSOR__INTSTAT, CYREG_GPIO_PRT4_INTR
.set RAIN_SENSOR__MASK, 0x40
.set RAIN_SENSOR__PA__CFG0, CYREG_UDB_PA5_CFG0
.set RAIN_SENSOR__PA__CFG1, CYREG_UDB_PA5_CFG1
.set RAIN_SENSOR__PA__CFG10, CYREG_UDB_PA5_CFG10
.set RAIN_SENSOR__PA__CFG11, CYREG_UDB_PA5_CFG11
.set RAIN_SENSOR__PA__CFG12, CYREG_UDB_PA5_CFG12
.set RAIN_SENSOR__PA__CFG13, CYREG_UDB_PA5_CFG13
.set RAIN_SENSOR__PA__CFG14, CYREG_UDB_PA5_CFG14
.set RAIN_SENSOR__PA__CFG2, CYREG_UDB_PA5_CFG2
.set RAIN_SENSOR__PA__CFG3, CYREG_UDB_PA5_CFG3
.set RAIN_SENSOR__PA__CFG4, CYREG_UDB_PA5_CFG4
.set RAIN_SENSOR__PA__CFG5, CYREG_UDB_PA5_CFG5
.set RAIN_SENSOR__PA__CFG6, CYREG_UDB_PA5_CFG6
.set RAIN_SENSOR__PA__CFG7, CYREG_UDB_PA5_CFG7
.set RAIN_SENSOR__PA__CFG8, CYREG_UDB_PA5_CFG8
.set RAIN_SENSOR__PA__CFG9, CYREG_UDB_PA5_CFG9
.set RAIN_SENSOR__PC, CYREG_GPIO_PRT4_PC
.set RAIN_SENSOR__PC2, CYREG_GPIO_PRT4_PC2
.set RAIN_SENSOR__PORT, 4
.set RAIN_SENSOR__PS, CYREG_GPIO_PRT4_PS
.set RAIN_SENSOR__SHIFT, 6

/* RFM69HW_DIO0 */
.set RFM69HW_DIO0__0__DR, CYREG_GPIO_PRT1_DR
.set RFM69HW_DIO0__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set RFM69HW_DIO0__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set RFM69HW_DIO0__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set RFM69HW_DIO0__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set RFM69HW_DIO0__0__HSIOM_MASK, 0x00F00000
.set RFM69HW_DIO0__0__HSIOM_SHIFT, 20
.set RFM69HW_DIO0__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set RFM69HW_DIO0__0__INTR, CYREG_GPIO_PRT1_INTR
.set RFM69HW_DIO0__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set RFM69HW_DIO0__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set RFM69HW_DIO0__0__MASK, 0x20
.set RFM69HW_DIO0__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RFM69HW_DIO0__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RFM69HW_DIO0__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RFM69HW_DIO0__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RFM69HW_DIO0__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RFM69HW_DIO0__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RFM69HW_DIO0__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RFM69HW_DIO0__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RFM69HW_DIO0__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RFM69HW_DIO0__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RFM69HW_DIO0__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RFM69HW_DIO0__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RFM69HW_DIO0__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RFM69HW_DIO0__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RFM69HW_DIO0__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RFM69HW_DIO0__0__PC, CYREG_GPIO_PRT1_PC
.set RFM69HW_DIO0__0__PC2, CYREG_GPIO_PRT1_PC2
.set RFM69HW_DIO0__0__PORT, 1
.set RFM69HW_DIO0__0__PS, CYREG_GPIO_PRT1_PS
.set RFM69HW_DIO0__0__SHIFT, 5
.set RFM69HW_DIO0__DR, CYREG_GPIO_PRT1_DR
.set RFM69HW_DIO0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set RFM69HW_DIO0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set RFM69HW_DIO0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set RFM69HW_DIO0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set RFM69HW_DIO0__INTR, CYREG_GPIO_PRT1_INTR
.set RFM69HW_DIO0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set RFM69HW_DIO0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set RFM69HW_DIO0__MASK, 0x20
.set RFM69HW_DIO0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RFM69HW_DIO0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RFM69HW_DIO0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RFM69HW_DIO0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RFM69HW_DIO0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RFM69HW_DIO0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RFM69HW_DIO0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RFM69HW_DIO0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RFM69HW_DIO0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RFM69HW_DIO0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RFM69HW_DIO0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RFM69HW_DIO0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RFM69HW_DIO0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RFM69HW_DIO0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RFM69HW_DIO0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RFM69HW_DIO0__PC, CYREG_GPIO_PRT1_PC
.set RFM69HW_DIO0__PC2, CYREG_GPIO_PRT1_PC2
.set RFM69HW_DIO0__PORT, 1
.set RFM69HW_DIO0__PS, CYREG_GPIO_PRT1_PS
.set RFM69HW_DIO0__SHIFT, 5

/* RFM69HW_RESET */
.set RFM69HW_RESET__0__DR, CYREG_GPIO_PRT1_DR
.set RFM69HW_RESET__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set RFM69HW_RESET__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set RFM69HW_RESET__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set RFM69HW_RESET__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set RFM69HW_RESET__0__HSIOM_MASK, 0x000F0000
.set RFM69HW_RESET__0__HSIOM_SHIFT, 16
.set RFM69HW_RESET__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set RFM69HW_RESET__0__INTR, CYREG_GPIO_PRT1_INTR
.set RFM69HW_RESET__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set RFM69HW_RESET__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set RFM69HW_RESET__0__MASK, 0x10
.set RFM69HW_RESET__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RFM69HW_RESET__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RFM69HW_RESET__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RFM69HW_RESET__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RFM69HW_RESET__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RFM69HW_RESET__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RFM69HW_RESET__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RFM69HW_RESET__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RFM69HW_RESET__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RFM69HW_RESET__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RFM69HW_RESET__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RFM69HW_RESET__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RFM69HW_RESET__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RFM69HW_RESET__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RFM69HW_RESET__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RFM69HW_RESET__0__PC, CYREG_GPIO_PRT1_PC
.set RFM69HW_RESET__0__PC2, CYREG_GPIO_PRT1_PC2
.set RFM69HW_RESET__0__PORT, 1
.set RFM69HW_RESET__0__PS, CYREG_GPIO_PRT1_PS
.set RFM69HW_RESET__0__SHIFT, 4
.set RFM69HW_RESET__DR, CYREG_GPIO_PRT1_DR
.set RFM69HW_RESET__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set RFM69HW_RESET__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set RFM69HW_RESET__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set RFM69HW_RESET__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set RFM69HW_RESET__INTR, CYREG_GPIO_PRT1_INTR
.set RFM69HW_RESET__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set RFM69HW_RESET__INTSTAT, CYREG_GPIO_PRT1_INTR
.set RFM69HW_RESET__MASK, 0x10
.set RFM69HW_RESET__PA__CFG0, CYREG_UDB_PA1_CFG0
.set RFM69HW_RESET__PA__CFG1, CYREG_UDB_PA1_CFG1
.set RFM69HW_RESET__PA__CFG10, CYREG_UDB_PA1_CFG10
.set RFM69HW_RESET__PA__CFG11, CYREG_UDB_PA1_CFG11
.set RFM69HW_RESET__PA__CFG12, CYREG_UDB_PA1_CFG12
.set RFM69HW_RESET__PA__CFG13, CYREG_UDB_PA1_CFG13
.set RFM69HW_RESET__PA__CFG14, CYREG_UDB_PA1_CFG14
.set RFM69HW_RESET__PA__CFG2, CYREG_UDB_PA1_CFG2
.set RFM69HW_RESET__PA__CFG3, CYREG_UDB_PA1_CFG3
.set RFM69HW_RESET__PA__CFG4, CYREG_UDB_PA1_CFG4
.set RFM69HW_RESET__PA__CFG5, CYREG_UDB_PA1_CFG5
.set RFM69HW_RESET__PA__CFG6, CYREG_UDB_PA1_CFG6
.set RFM69HW_RESET__PA__CFG7, CYREG_UDB_PA1_CFG7
.set RFM69HW_RESET__PA__CFG8, CYREG_UDB_PA1_CFG8
.set RFM69HW_RESET__PA__CFG9, CYREG_UDB_PA1_CFG9
.set RFM69HW_RESET__PC, CYREG_GPIO_PRT1_PC
.set RFM69HW_RESET__PC2, CYREG_GPIO_PRT1_PC2
.set RFM69HW_RESET__PORT, 1
.set RFM69HW_RESET__PS, CYREG_GPIO_PRT1_PS
.set RFM69HW_RESET__SHIFT, 4

/* R_SENS_P */
.set R_SENS_P__0__DR, CYREG_GPIO_PRT5_DR
.set R_SENS_P__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set R_SENS_P__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set R_SENS_P__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set R_SENS_P__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set R_SENS_P__0__HSIOM_MASK, 0x0000000F
.set R_SENS_P__0__HSIOM_SHIFT, 0
.set R_SENS_P__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set R_SENS_P__0__INTR, CYREG_GPIO_PRT5_INTR
.set R_SENS_P__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set R_SENS_P__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set R_SENS_P__0__MASK, 0x01
.set R_SENS_P__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set R_SENS_P__0__OUT_SEL_SHIFT, 0
.set R_SENS_P__0__OUT_SEL_VAL, 1
.set R_SENS_P__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set R_SENS_P__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set R_SENS_P__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set R_SENS_P__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set R_SENS_P__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set R_SENS_P__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set R_SENS_P__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set R_SENS_P__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set R_SENS_P__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set R_SENS_P__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set R_SENS_P__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set R_SENS_P__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set R_SENS_P__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set R_SENS_P__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set R_SENS_P__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set R_SENS_P__0__PC, CYREG_GPIO_PRT5_PC
.set R_SENS_P__0__PC2, CYREG_GPIO_PRT5_PC2
.set R_SENS_P__0__PORT, 5
.set R_SENS_P__0__PS, CYREG_GPIO_PRT5_PS
.set R_SENS_P__0__SHIFT, 0
.set R_SENS_P__DR, CYREG_GPIO_PRT5_DR
.set R_SENS_P__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set R_SENS_P__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set R_SENS_P__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set R_SENS_P__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set R_SENS_P__INTR, CYREG_GPIO_PRT5_INTR
.set R_SENS_P__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set R_SENS_P__INTSTAT, CYREG_GPIO_PRT5_INTR
.set R_SENS_P__MASK, 0x01
.set R_SENS_P__PA__CFG0, CYREG_UDB_PA0_CFG0
.set R_SENS_P__PA__CFG1, CYREG_UDB_PA0_CFG1
.set R_SENS_P__PA__CFG10, CYREG_UDB_PA0_CFG10
.set R_SENS_P__PA__CFG11, CYREG_UDB_PA0_CFG11
.set R_SENS_P__PA__CFG12, CYREG_UDB_PA0_CFG12
.set R_SENS_P__PA__CFG13, CYREG_UDB_PA0_CFG13
.set R_SENS_P__PA__CFG14, CYREG_UDB_PA0_CFG14
.set R_SENS_P__PA__CFG2, CYREG_UDB_PA0_CFG2
.set R_SENS_P__PA__CFG3, CYREG_UDB_PA0_CFG3
.set R_SENS_P__PA__CFG4, CYREG_UDB_PA0_CFG4
.set R_SENS_P__PA__CFG5, CYREG_UDB_PA0_CFG5
.set R_SENS_P__PA__CFG6, CYREG_UDB_PA0_CFG6
.set R_SENS_P__PA__CFG7, CYREG_UDB_PA0_CFG7
.set R_SENS_P__PA__CFG8, CYREG_UDB_PA0_CFG8
.set R_SENS_P__PA__CFG9, CYREG_UDB_PA0_CFG9
.set R_SENS_P__PC, CYREG_GPIO_PRT5_PC
.set R_SENS_P__PC2, CYREG_GPIO_PRT5_PC2
.set R_SENS_P__PORT, 5
.set R_SENS_P__PS, CYREG_GPIO_PRT5_PS
.set R_SENS_P__SHIFT, 0

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL3
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL3
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL3
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL3
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK3
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK3
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK3
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK3
.set SPIM_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set SPIM_BSPIM_BitCounter__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL3
.set SPIM_BSPIM_BitCounter__32BIT_COUNT_REG, CYREG_UDB_W32_CTL3
.set SPIM_BSPIM_BitCounter__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK3
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL3
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL3
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK3
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST3
.set SPIM_BSPIM_BitCounter_ST__32BIT_MASK_REG, CYREG_UDB_W32_MSK3
.set SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_REG, CYREG_UDB_W32_ST3
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK3
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST3
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set SPIM_BSPIM_RxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK2
.set SPIM_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set SPIM_BSPIM_RxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST2
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK2
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST2
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A03
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A13
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D03
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D13
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F03
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F13
.set SPIM_BSPIM_sR8_Dp_u0__32BIT_A0_REG, CYREG_UDB_W32_A03
.set SPIM_BSPIM_sR8_Dp_u0__32BIT_A1_REG, CYREG_UDB_W32_A13
.set SPIM_BSPIM_sR8_Dp_u0__32BIT_D0_REG, CYREG_UDB_W32_D03
.set SPIM_BSPIM_sR8_Dp_u0__32BIT_D1_REG, CYREG_UDB_W32_D13
.set SPIM_BSPIM_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set SPIM_BSPIM_sR8_Dp_u0__32BIT_F0_REG, CYREG_UDB_W32_F03
.set SPIM_BSPIM_sR8_Dp_u0__32BIT_F1_REG, CYREG_UDB_W32_F13
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A3
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A03
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A13
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D3
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D03
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D13
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F3
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F03
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F13
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST4
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK4
.set SPIM_BSPIM_TxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
.set SPIM_BSPIM_TxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST4
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK4
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST4

/* SPIM_RxInternalInterrupt */
.set SPIM_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPIM_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPIM_RxInternalInterrupt__INTC_MASK, 0x01
.set SPIM_RxInternalInterrupt__INTC_NUMBER, 0
.set SPIM_RxInternalInterrupt__INTC_PRIOR_MASK, 0xC0
.set SPIM_RxInternalInterrupt__INTC_PRIOR_NUM, 3
.set SPIM_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SPIM_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPIM_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SPIM_TxInternalInterrupt */
.set SPIM_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPIM_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPIM_TxInternalInterrupt__INTC_MASK, 0x02
.set SPIM_TxInternalInterrupt__INTC_NUMBER, 1
.set SPIM_TxInternalInterrupt__INTC_PRIOR_MASK, 0xC000
.set SPIM_TxInternalInterrupt__INTC_PRIOR_NUM, 3
.set SPIM_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SPIM_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPIM_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SPI_RFM69HW */
.set SPI_RFM69HW_miso_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPI_RFM69HW_miso_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_RFM69HW_miso_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_RFM69HW_miso_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_RFM69HW_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_RFM69HW_miso_m__0__HSIOM_GPIO, 0
.set SPI_RFM69HW_miso_m__0__HSIOM_I2C, 14
.set SPI_RFM69HW_miso_m__0__HSIOM_I2C_SDA, 14
.set SPI_RFM69HW_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_RFM69HW_miso_m__0__HSIOM_SHIFT, 4
.set SPI_RFM69HW_miso_m__0__HSIOM_SPI, 15
.set SPI_RFM69HW_miso_m__0__HSIOM_SPI_MISO, 15
.set SPI_RFM69HW_miso_m__0__HSIOM_UART, 9
.set SPI_RFM69HW_miso_m__0__HSIOM_UART_TX, 9
.set SPI_RFM69HW_miso_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_miso_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_miso_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_miso_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_miso_m__0__MASK, 0x02
.set SPI_RFM69HW_miso_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_RFM69HW_miso_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_RFM69HW_miso_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_miso_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_RFM69HW_miso_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_RFM69HW_miso_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_RFM69HW_miso_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_RFM69HW_miso_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_RFM69HW_miso_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_RFM69HW_miso_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_RFM69HW_miso_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_RFM69HW_miso_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_RFM69HW_miso_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_RFM69HW_miso_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_RFM69HW_miso_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_RFM69HW_miso_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPI_RFM69HW_miso_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_RFM69HW_miso_m__0__PORT, 1
.set SPI_RFM69HW_miso_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPI_RFM69HW_miso_m__0__SHIFT, 1
.set SPI_RFM69HW_miso_m__DR, CYREG_GPIO_PRT1_DR
.set SPI_RFM69HW_miso_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_RFM69HW_miso_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_RFM69HW_miso_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_RFM69HW_miso_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_miso_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_miso_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_miso_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_miso_m__MASK, 0x02
.set SPI_RFM69HW_miso_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_RFM69HW_miso_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_RFM69HW_miso_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_miso_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_RFM69HW_miso_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_RFM69HW_miso_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_RFM69HW_miso_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_RFM69HW_miso_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_RFM69HW_miso_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_RFM69HW_miso_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_RFM69HW_miso_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_RFM69HW_miso_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_RFM69HW_miso_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_RFM69HW_miso_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_RFM69HW_miso_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_RFM69HW_miso_m__PC, CYREG_GPIO_PRT1_PC
.set SPI_RFM69HW_miso_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_RFM69HW_miso_m__PORT, 1
.set SPI_RFM69HW_miso_m__PS, CYREG_GPIO_PRT1_PS
.set SPI_RFM69HW_miso_m__SHIFT, 1
.set SPI_RFM69HW_mosi_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPI_RFM69HW_mosi_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_RFM69HW_mosi_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_RFM69HW_mosi_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_RFM69HW_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_RFM69HW_mosi_m__0__HSIOM_GPIO, 0
.set SPI_RFM69HW_mosi_m__0__HSIOM_I2C, 14
.set SPI_RFM69HW_mosi_m__0__HSIOM_I2C_SCL, 14
.set SPI_RFM69HW_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_RFM69HW_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_RFM69HW_mosi_m__0__HSIOM_SPI, 15
.set SPI_RFM69HW_mosi_m__0__HSIOM_SPI_MOSI, 15
.set SPI_RFM69HW_mosi_m__0__HSIOM_UART, 9
.set SPI_RFM69HW_mosi_m__0__HSIOM_UART_RX, 9
.set SPI_RFM69HW_mosi_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_mosi_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_mosi_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_mosi_m__0__MASK, 0x01
.set SPI_RFM69HW_mosi_m__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_mosi_m__0__OUT_SEL_SHIFT, 0
.set SPI_RFM69HW_mosi_m__0__OUT_SEL_VAL, -1
.set SPI_RFM69HW_mosi_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_RFM69HW_mosi_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_RFM69HW_mosi_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_mosi_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_RFM69HW_mosi_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_RFM69HW_mosi_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_RFM69HW_mosi_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_RFM69HW_mosi_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_RFM69HW_mosi_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_RFM69HW_mosi_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_RFM69HW_mosi_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_RFM69HW_mosi_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_RFM69HW_mosi_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_RFM69HW_mosi_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_RFM69HW_mosi_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_RFM69HW_mosi_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPI_RFM69HW_mosi_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_RFM69HW_mosi_m__0__PORT, 1
.set SPI_RFM69HW_mosi_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPI_RFM69HW_mosi_m__0__SHIFT, 0
.set SPI_RFM69HW_mosi_m__DR, CYREG_GPIO_PRT1_DR
.set SPI_RFM69HW_mosi_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_RFM69HW_mosi_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_RFM69HW_mosi_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_RFM69HW_mosi_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_mosi_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_mosi_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_mosi_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_mosi_m__MASK, 0x01
.set SPI_RFM69HW_mosi_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_RFM69HW_mosi_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_RFM69HW_mosi_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_mosi_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_RFM69HW_mosi_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_RFM69HW_mosi_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_RFM69HW_mosi_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_RFM69HW_mosi_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_RFM69HW_mosi_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_RFM69HW_mosi_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_RFM69HW_mosi_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_RFM69HW_mosi_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_RFM69HW_mosi_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_RFM69HW_mosi_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_RFM69HW_mosi_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_RFM69HW_mosi_m__PC, CYREG_GPIO_PRT1_PC
.set SPI_RFM69HW_mosi_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_RFM69HW_mosi_m__PORT, 1
.set SPI_RFM69HW_mosi_m__PS, CYREG_GPIO_PRT1_PS
.set SPI_RFM69HW_mosi_m__SHIFT, 0
.set SPI_RFM69HW_SCB__CTRL, CYREG_SCB0_CTRL
.set SPI_RFM69HW_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set SPI_RFM69HW_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set SPI_RFM69HW_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SPI_RFM69HW_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SPI_RFM69HW_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SPI_RFM69HW_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SPI_RFM69HW_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SPI_RFM69HW_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SPI_RFM69HW_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SPI_RFM69HW_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SPI_RFM69HW_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SPI_RFM69HW_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SPI_RFM69HW_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set SPI_RFM69HW_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SPI_RFM69HW_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SPI_RFM69HW_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SPI_RFM69HW_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SPI_RFM69HW_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SPI_RFM69HW_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SPI_RFM69HW_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SPI_RFM69HW_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SPI_RFM69HW_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SPI_RFM69HW_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SPI_RFM69HW_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set SPI_RFM69HW_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SPI_RFM69HW_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SPI_RFM69HW_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set SPI_RFM69HW_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set SPI_RFM69HW_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set SPI_RFM69HW_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set SPI_RFM69HW_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set SPI_RFM69HW_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set SPI_RFM69HW_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SPI_RFM69HW_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SPI_RFM69HW_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SPI_RFM69HW_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SPI_RFM69HW_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SPI_RFM69HW_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SPI_RFM69HW_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SPI_RFM69HW_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SPI_RFM69HW_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SPI_RFM69HW_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SPI_RFM69HW_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SPI_RFM69HW_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SPI_RFM69HW_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SPI_RFM69HW_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SPI_RFM69HW_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SPI_RFM69HW_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SPI_RFM69HW_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SPI_RFM69HW_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SPI_RFM69HW_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SPI_RFM69HW_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SPI_RFM69HW_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SPI_RFM69HW_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SPI_RFM69HW_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SPI_RFM69HW_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SPI_RFM69HW_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SPI_RFM69HW_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SPI_RFM69HW_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SPI_RFM69HW_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SPI_RFM69HW_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SPI_RFM69HW_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SPI_RFM69HW_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SPI_RFM69HW_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SPI_RFM69HW_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SPI_RFM69HW_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SPI_RFM69HW_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SPI_RFM69HW_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SPI_RFM69HW_SCB__SS0_POSISTION, 0
.set SPI_RFM69HW_SCB__SS1_POSISTION, 1
.set SPI_RFM69HW_SCB__SS2_POSISTION, 2
.set SPI_RFM69HW_SCB__SS3_POSISTION, 3
.set SPI_RFM69HW_SCB__STATUS, CYREG_SCB0_STATUS
.set SPI_RFM69HW_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SPI_RFM69HW_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SPI_RFM69HW_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SPI_RFM69HW_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SPI_RFM69HW_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SPI_RFM69HW_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set SPI_RFM69HW_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SPI_RFM69HW_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SPI_RFM69HW_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set SPI_RFM69HW_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set SPI_RFM69HW_SCBCLK__DIV_ID, 0x00000040
.set SPI_RFM69HW_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set SPI_RFM69HW_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPI_RFM69HW_sclk_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPI_RFM69HW_sclk_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_RFM69HW_sclk_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_RFM69HW_sclk_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_RFM69HW_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_RFM69HW_sclk_m__0__HSIOM_GPIO, 0
.set SPI_RFM69HW_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPI_RFM69HW_sclk_m__0__HSIOM_SHIFT, 8
.set SPI_RFM69HW_sclk_m__0__HSIOM_SPI, 15
.set SPI_RFM69HW_sclk_m__0__HSIOM_SPI_CLK, 15
.set SPI_RFM69HW_sclk_m__0__HSIOM_UART, 9
.set SPI_RFM69HW_sclk_m__0__HSIOM_UART_CTS, 9
.set SPI_RFM69HW_sclk_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_sclk_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_sclk_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_sclk_m__0__MASK, 0x04
.set SPI_RFM69HW_sclk_m__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_sclk_m__0__OUT_SEL_SHIFT, 4
.set SPI_RFM69HW_sclk_m__0__OUT_SEL_VAL, -1
.set SPI_RFM69HW_sclk_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_RFM69HW_sclk_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_RFM69HW_sclk_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_sclk_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_RFM69HW_sclk_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_RFM69HW_sclk_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_RFM69HW_sclk_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_RFM69HW_sclk_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_RFM69HW_sclk_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_RFM69HW_sclk_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_RFM69HW_sclk_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_RFM69HW_sclk_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_RFM69HW_sclk_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_RFM69HW_sclk_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_RFM69HW_sclk_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_RFM69HW_sclk_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPI_RFM69HW_sclk_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_RFM69HW_sclk_m__0__PORT, 1
.set SPI_RFM69HW_sclk_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPI_RFM69HW_sclk_m__0__SHIFT, 2
.set SPI_RFM69HW_sclk_m__DR, CYREG_GPIO_PRT1_DR
.set SPI_RFM69HW_sclk_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_RFM69HW_sclk_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_RFM69HW_sclk_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_RFM69HW_sclk_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_sclk_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_sclk_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_sclk_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_sclk_m__MASK, 0x04
.set SPI_RFM69HW_sclk_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_RFM69HW_sclk_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_RFM69HW_sclk_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_sclk_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_RFM69HW_sclk_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_RFM69HW_sclk_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_RFM69HW_sclk_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_RFM69HW_sclk_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_RFM69HW_sclk_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_RFM69HW_sclk_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_RFM69HW_sclk_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_RFM69HW_sclk_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_RFM69HW_sclk_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_RFM69HW_sclk_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_RFM69HW_sclk_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_RFM69HW_sclk_m__PC, CYREG_GPIO_PRT1_PC
.set SPI_RFM69HW_sclk_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_RFM69HW_sclk_m__PORT, 1
.set SPI_RFM69HW_sclk_m__PS, CYREG_GPIO_PRT1_PS
.set SPI_RFM69HW_sclk_m__SHIFT, 2
.set SPI_RFM69HW_ss0_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPI_RFM69HW_ss0_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_RFM69HW_ss0_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_RFM69HW_ss0_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_RFM69HW_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_RFM69HW_ss0_m__0__HSIOM_GPIO, 0
.set SPI_RFM69HW_ss0_m__0__HSIOM_MASK, 0x0000F000
.set SPI_RFM69HW_ss0_m__0__HSIOM_SHIFT, 12
.set SPI_RFM69HW_ss0_m__0__HSIOM_SPI, 15
.set SPI_RFM69HW_ss0_m__0__HSIOM_SPI_SELECT0, 15
.set SPI_RFM69HW_ss0_m__0__HSIOM_UART, 9
.set SPI_RFM69HW_ss0_m__0__HSIOM_UART_RTS, 9
.set SPI_RFM69HW_ss0_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_ss0_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_ss0_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_ss0_m__0__MASK, 0x08
.set SPI_RFM69HW_ss0_m__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_ss0_m__0__OUT_SEL_SHIFT, 6
.set SPI_RFM69HW_ss0_m__0__OUT_SEL_VAL, -1
.set SPI_RFM69HW_ss0_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_RFM69HW_ss0_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_RFM69HW_ss0_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_ss0_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_RFM69HW_ss0_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_RFM69HW_ss0_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_RFM69HW_ss0_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_RFM69HW_ss0_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_RFM69HW_ss0_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_RFM69HW_ss0_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_RFM69HW_ss0_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_RFM69HW_ss0_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_RFM69HW_ss0_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_RFM69HW_ss0_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_RFM69HW_ss0_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_RFM69HW_ss0_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPI_RFM69HW_ss0_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_RFM69HW_ss0_m__0__PORT, 1
.set SPI_RFM69HW_ss0_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPI_RFM69HW_ss0_m__0__SHIFT, 3
.set SPI_RFM69HW_ss0_m__DR, CYREG_GPIO_PRT1_DR
.set SPI_RFM69HW_ss0_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPI_RFM69HW_ss0_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPI_RFM69HW_ss0_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPI_RFM69HW_ss0_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_ss0_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_ss0_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPI_RFM69HW_ss0_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPI_RFM69HW_ss0_m__MASK, 0x08
.set SPI_RFM69HW_ss0_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_RFM69HW_ss0_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_RFM69HW_ss0_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_RFM69HW_ss0_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_RFM69HW_ss0_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_RFM69HW_ss0_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_RFM69HW_ss0_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_RFM69HW_ss0_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_RFM69HW_ss0_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_RFM69HW_ss0_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_RFM69HW_ss0_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_RFM69HW_ss0_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_RFM69HW_ss0_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_RFM69HW_ss0_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_RFM69HW_ss0_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_RFM69HW_ss0_m__PC, CYREG_GPIO_PRT1_PC
.set SPI_RFM69HW_ss0_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPI_RFM69HW_ss0_m__PORT, 1
.set SPI_RFM69HW_ss0_m__PS, CYREG_GPIO_PRT1_PS
.set SPI_RFM69HW_ss0_m__SHIFT, 3

/* TIMER0_ISR */
.set TIMER0_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set TIMER0_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set TIMER0_ISR__INTC_MASK, 0x100000
.set TIMER0_ISR__INTC_NUMBER, 20
.set TIMER0_ISR__INTC_PRIOR_MASK, 0xC0
.set TIMER0_ISR__INTC_PRIOR_NUM, 3
.set TIMER0_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set TIMER0_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set TIMER0_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* TIMER1 */
.set TIMER1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set TIMER1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set TIMER1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set TIMER1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set TIMER1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set TIMER1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set TIMER1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set TIMER1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set TIMER1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set TIMER1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set TIMER1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set TIMER1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set TIMER1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set TIMER1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set TIMER1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT6_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT6_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_GPIO_PRT6_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT6_PC2
.set UART_rx__0__PORT, 6
.set UART_rx__0__PS, CYREG_GPIO_PRT6_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT6_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT6_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT6_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_GPIO_PRT6_PC
.set UART_rx__PC2, CYREG_GPIO_PRT6_PC2
.set UART_rx__PORT, 6
.set UART_rx__PS, CYREG_GPIO_PRT6_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__CTRL, CYREG_SCB3_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB3_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB3_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB3_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set UART_SCBCLK__DIV_ID, 0x00000042
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT6_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT6_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT6_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT6_PC2
.set UART_tx__0__PORT, 6
.set UART_tx__0__PS, CYREG_GPIO_PRT6_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT6_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT6_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT6_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT6_PC
.set UART_tx__PC2, CYREG_GPIO_PRT6_PC2
.set UART_tx__PORT, 6
.set UART_tx__PS, CYREG_GPIO_PRT6_PS
.set UART_tx__SHIFT, 1

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x100811A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_RTC_SOURCE_DIV, 32768
.set CYDEV_RTC_SOURCE_WDT, 2
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYDEV_WDT2_DIV, 32768
.set CydwClock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL20
.set CydwClock_1__DIV_ID, 0x000000C0
.set CydwClock_1__DIV_REGISTER, CYREG_PERI_DIV_24_5_CTL
.set CydwClock_1__FRAC_MASK, 0x000000F8
.set CydwClock_1__PA_DIV_ID, 0x000000FF
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
