// Seed: 1534937276
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  assign id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output tri1 id_2,
    input wand id_3,
    output uwire id_4,
    output wand id_5,
    output tri1 id_6,
    output tri0 id_7,
    output wand id_8,
    output supply1 id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_0, id_0
  );
  tri0  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ;
  assign id_16 = 1;
endmodule
