/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* PWM_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_2 */
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_3 */
#define PWM_3_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PWM_3_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PWM_3_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PWM_3_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PWM_3_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PWM_3_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PWM_3_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PWM_3_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PWM_3_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_4 */
#define PWM_4_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_4_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_4_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_4_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_4_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_4_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_4_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_4_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_4_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_4_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_4_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_4_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_4_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_4_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define Clock_1__DIV_ID 0x00000042u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL8
#define Clock_2__DIV_ID 0x00000040u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Clock_3 */
#define Clock_3__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define Clock_3__DIV_ID 0x00000043u
#define Clock_3__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_3__PA_DIV_ID 0x000000FFu

/* Clock_4 */
#define Clock_4__CTRL_REGISTER CYREG_PERI_PCLK_CTL9
#define Clock_4__DIV_ID 0x00000041u
#define Clock_4__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_4__PA_DIV_ID 0x000000FFu

/* Pin_RED */
#define Pin_RED__0__DR CYREG_GPIO_PRT2_DR
#define Pin_RED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_RED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_RED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_RED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_RED__0__HSIOM_MASK 0x0F000000u
#define Pin_RED__0__HSIOM_SHIFT 24u
#define Pin_RED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_RED__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_RED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_RED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_RED__0__MASK 0x40u
#define Pin_RED__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Pin_RED__0__OUT_SEL_SHIFT 12u
#define Pin_RED__0__OUT_SEL_VAL 0u
#define Pin_RED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_RED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_RED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_RED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_RED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_RED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_RED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_RED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_RED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_RED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_RED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_RED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_RED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_RED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_RED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_RED__0__PC CYREG_GPIO_PRT2_PC
#define Pin_RED__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_RED__0__PORT 2u
#define Pin_RED__0__PS CYREG_GPIO_PRT2_PS
#define Pin_RED__0__SHIFT 6u
#define Pin_RED__DR CYREG_GPIO_PRT2_DR
#define Pin_RED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_RED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_RED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_RED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_RED__INTR CYREG_GPIO_PRT2_INTR
#define Pin_RED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_RED__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_RED__MASK 0x40u
#define Pin_RED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_RED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_RED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_RED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_RED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_RED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_RED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_RED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_RED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_RED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_RED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_RED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_RED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_RED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_RED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_RED__PC CYREG_GPIO_PRT2_PC
#define Pin_RED__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_RED__PORT 2u
#define Pin_RED__PS CYREG_GPIO_PRT2_PS
#define Pin_RED__SHIFT 6u

/* Pin_SW2 */
#define Pin_SW2__0__DR CYREG_GPIO_PRT2_DR
#define Pin_SW2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_SW2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_SW2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_SW2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_SW2__0__HSIOM_MASK 0xF0000000u
#define Pin_SW2__0__HSIOM_SHIFT 28u
#define Pin_SW2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_SW2__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_SW2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_SW2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_SW2__0__MASK 0x80u
#define Pin_SW2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_SW2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_SW2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_SW2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_SW2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_SW2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_SW2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_SW2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_SW2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_SW2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_SW2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_SW2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_SW2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_SW2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_SW2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_SW2__0__PC CYREG_GPIO_PRT2_PC
#define Pin_SW2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_SW2__0__PORT 2u
#define Pin_SW2__0__PS CYREG_GPIO_PRT2_PS
#define Pin_SW2__0__SHIFT 7u
#define Pin_SW2__DR CYREG_GPIO_PRT2_DR
#define Pin_SW2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_SW2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_SW2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_SW2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_SW2__INTR CYREG_GPIO_PRT2_INTR
#define Pin_SW2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_SW2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_SW2__MASK 0x80u
#define Pin_SW2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_SW2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_SW2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_SW2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_SW2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_SW2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_SW2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_SW2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_SW2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_SW2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_SW2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_SW2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_SW2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_SW2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_SW2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_SW2__PC CYREG_GPIO_PRT2_PC
#define Pin_SW2__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_SW2__PORT 2u
#define Pin_SW2__PS CYREG_GPIO_PRT2_PS
#define Pin_SW2__SHIFT 7u
#define Pin_SW2__SNAP CYREG_GPIO_PRT2_INTR
#define Pin_SW2_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Pin_SW2_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Pin_SW2_int__INTC_MASK 0x04u
#define Pin_SW2_int__INTC_NUMBER 2u
#define Pin_SW2_int__INTC_PRIOR_MASK 0xC00000u
#define Pin_SW2_int__INTC_PRIOR_NUM 3u
#define Pin_SW2_int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Pin_SW2_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Pin_SW2_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Pin_pair01 */
#define Pin_pair01__0__DR CYREG_GPIO_PRT0_DR
#define Pin_pair01__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_pair01__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_pair01__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_pair01__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_pair01__0__HSIOM_MASK 0x0000F000u
#define Pin_pair01__0__HSIOM_SHIFT 12u
#define Pin_pair01__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair01__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_pair01__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair01__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_pair01__0__MASK 0x08u
#define Pin_pair01__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_pair01__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_pair01__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_pair01__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_pair01__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_pair01__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_pair01__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_pair01__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_pair01__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_pair01__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_pair01__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_pair01__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_pair01__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_pair01__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_pair01__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_pair01__0__PC CYREG_GPIO_PRT0_PC
#define Pin_pair01__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_pair01__0__PORT 0u
#define Pin_pair01__0__PS CYREG_GPIO_PRT0_PS
#define Pin_pair01__0__SHIFT 3u
#define Pin_pair01__DR CYREG_GPIO_PRT0_DR
#define Pin_pair01__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_pair01__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_pair01__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_pair01__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair01__INTR CYREG_GPIO_PRT0_INTR
#define Pin_pair01__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair01__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_pair01__MASK 0x08u
#define Pin_pair01__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_pair01__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_pair01__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_pair01__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_pair01__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_pair01__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_pair01__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_pair01__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_pair01__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_pair01__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_pair01__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_pair01__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_pair01__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_pair01__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_pair01__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_pair01__PC CYREG_GPIO_PRT0_PC
#define Pin_pair01__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_pair01__PORT 0u
#define Pin_pair01__PS CYREG_GPIO_PRT0_PS
#define Pin_pair01__SHIFT 3u

/* Pin_pair02 */
#define Pin_pair02__0__DR CYREG_GPIO_PRT0_DR
#define Pin_pair02__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_pair02__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_pair02__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_pair02__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_pair02__0__HSIOM_MASK 0x0000000Fu
#define Pin_pair02__0__HSIOM_SHIFT 0u
#define Pin_pair02__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair02__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_pair02__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair02__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_pair02__0__MASK 0x01u
#define Pin_pair02__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_pair02__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_pair02__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_pair02__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_pair02__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_pair02__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_pair02__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_pair02__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_pair02__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_pair02__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_pair02__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_pair02__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_pair02__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_pair02__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_pair02__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_pair02__0__PC CYREG_GPIO_PRT0_PC
#define Pin_pair02__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_pair02__0__PORT 0u
#define Pin_pair02__0__PS CYREG_GPIO_PRT0_PS
#define Pin_pair02__0__SHIFT 0u
#define Pin_pair02__DR CYREG_GPIO_PRT0_DR
#define Pin_pair02__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_pair02__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_pair02__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_pair02__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair02__INTR CYREG_GPIO_PRT0_INTR
#define Pin_pair02__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair02__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_pair02__MASK 0x01u
#define Pin_pair02__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_pair02__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_pair02__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_pair02__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_pair02__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_pair02__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_pair02__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_pair02__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_pair02__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_pair02__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_pair02__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_pair02__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_pair02__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_pair02__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_pair02__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_pair02__PC CYREG_GPIO_PRT0_PC
#define Pin_pair02__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_pair02__PORT 0u
#define Pin_pair02__PS CYREG_GPIO_PRT0_PS
#define Pin_pair02__SHIFT 0u

/* Pin_pair03 */
#define Pin_pair03__0__DR CYREG_GPIO_PRT0_DR
#define Pin_pair03__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_pair03__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_pair03__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_pair03__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_pair03__0__HSIOM_MASK 0x000F0000u
#define Pin_pair03__0__HSIOM_SHIFT 16u
#define Pin_pair03__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair03__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_pair03__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair03__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_pair03__0__MASK 0x10u
#define Pin_pair03__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_pair03__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_pair03__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_pair03__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_pair03__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_pair03__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_pair03__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_pair03__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_pair03__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_pair03__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_pair03__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_pair03__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_pair03__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_pair03__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_pair03__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_pair03__0__PC CYREG_GPIO_PRT0_PC
#define Pin_pair03__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_pair03__0__PORT 0u
#define Pin_pair03__0__PS CYREG_GPIO_PRT0_PS
#define Pin_pair03__0__SHIFT 4u
#define Pin_pair03__DR CYREG_GPIO_PRT0_DR
#define Pin_pair03__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_pair03__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_pair03__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_pair03__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair03__INTR CYREG_GPIO_PRT0_INTR
#define Pin_pair03__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair03__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_pair03__MASK 0x10u
#define Pin_pair03__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_pair03__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_pair03__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_pair03__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_pair03__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_pair03__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_pair03__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_pair03__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_pair03__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_pair03__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_pair03__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_pair03__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_pair03__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_pair03__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_pair03__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_pair03__PC CYREG_GPIO_PRT0_PC
#define Pin_pair03__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_pair03__PORT 0u
#define Pin_pair03__PS CYREG_GPIO_PRT0_PS
#define Pin_pair03__SHIFT 4u

/* Pin_pair04 */
#define Pin_pair04__0__DR CYREG_GPIO_PRT0_DR
#define Pin_pair04__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_pair04__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_pair04__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_pair04__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_pair04__0__HSIOM_MASK 0x00F00000u
#define Pin_pair04__0__HSIOM_SHIFT 20u
#define Pin_pair04__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair04__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_pair04__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair04__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_pair04__0__MASK 0x20u
#define Pin_pair04__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_pair04__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_pair04__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_pair04__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_pair04__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_pair04__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_pair04__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_pair04__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_pair04__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_pair04__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_pair04__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_pair04__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_pair04__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_pair04__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_pair04__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_pair04__0__PC CYREG_GPIO_PRT0_PC
#define Pin_pair04__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_pair04__0__PORT 0u
#define Pin_pair04__0__PS CYREG_GPIO_PRT0_PS
#define Pin_pair04__0__SHIFT 5u
#define Pin_pair04__DR CYREG_GPIO_PRT0_DR
#define Pin_pair04__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_pair04__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_pair04__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_pair04__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair04__INTR CYREG_GPIO_PRT0_INTR
#define Pin_pair04__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_pair04__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_pair04__MASK 0x20u
#define Pin_pair04__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_pair04__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_pair04__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_pair04__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_pair04__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_pair04__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_pair04__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_pair04__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_pair04__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_pair04__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_pair04__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_pair04__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_pair04__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_pair04__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_pair04__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_pair04__PC CYREG_GPIO_PRT0_PC
#define Pin_pair04__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_pair04__PORT 0u
#define Pin_pair04__PS CYREG_GPIO_PRT0_PS
#define Pin_pair04__SHIFT 5u

/* Pin_PairLine1 */
#define Pin_PairLine1__0__DR CYREG_GPIO_PRT1_DR
#define Pin_PairLine1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_PairLine1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_PairLine1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_PairLine1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_PairLine1__0__HSIOM_MASK 0x0000F000u
#define Pin_PairLine1__0__HSIOM_SHIFT 12u
#define Pin_PairLine1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine1__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_PairLine1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_PairLine1__0__MASK 0x08u
#define Pin_PairLine1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_PairLine1__0__OUT_SEL_SHIFT 6u
#define Pin_PairLine1__0__OUT_SEL_VAL 2u
#define Pin_PairLine1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_PairLine1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_PairLine1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_PairLine1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_PairLine1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_PairLine1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_PairLine1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_PairLine1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_PairLine1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_PairLine1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_PairLine1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_PairLine1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_PairLine1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_PairLine1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_PairLine1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_PairLine1__0__PC CYREG_GPIO_PRT1_PC
#define Pin_PairLine1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_PairLine1__0__PORT 1u
#define Pin_PairLine1__0__PS CYREG_GPIO_PRT1_PS
#define Pin_PairLine1__0__SHIFT 3u
#define Pin_PairLine1__DR CYREG_GPIO_PRT1_DR
#define Pin_PairLine1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_PairLine1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_PairLine1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_PairLine1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine1__INTR CYREG_GPIO_PRT1_INTR
#define Pin_PairLine1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_PairLine1__MASK 0x08u
#define Pin_PairLine1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_PairLine1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_PairLine1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_PairLine1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_PairLine1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_PairLine1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_PairLine1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_PairLine1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_PairLine1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_PairLine1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_PairLine1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_PairLine1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_PairLine1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_PairLine1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_PairLine1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_PairLine1__PC CYREG_GPIO_PRT1_PC
#define Pin_PairLine1__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_PairLine1__PORT 1u
#define Pin_PairLine1__PS CYREG_GPIO_PRT1_PS
#define Pin_PairLine1__SHIFT 3u

/* Pin_PairLine2 */
#define Pin_PairLine2__0__DR CYREG_GPIO_PRT1_DR
#define Pin_PairLine2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_PairLine2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_PairLine2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_PairLine2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_PairLine2__0__HSIOM_MASK 0x0000000Fu
#define Pin_PairLine2__0__HSIOM_SHIFT 0u
#define Pin_PairLine2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine2__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_PairLine2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_PairLine2__0__MASK 0x01u
#define Pin_PairLine2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_PairLine2__0__OUT_SEL_SHIFT 0u
#define Pin_PairLine2__0__OUT_SEL_VAL 0u
#define Pin_PairLine2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_PairLine2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_PairLine2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_PairLine2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_PairLine2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_PairLine2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_PairLine2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_PairLine2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_PairLine2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_PairLine2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_PairLine2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_PairLine2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_PairLine2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_PairLine2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_PairLine2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_PairLine2__0__PC CYREG_GPIO_PRT1_PC
#define Pin_PairLine2__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_PairLine2__0__PORT 1u
#define Pin_PairLine2__0__PS CYREG_GPIO_PRT1_PS
#define Pin_PairLine2__0__SHIFT 0u
#define Pin_PairLine2__DR CYREG_GPIO_PRT1_DR
#define Pin_PairLine2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_PairLine2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_PairLine2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_PairLine2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine2__INTR CYREG_GPIO_PRT1_INTR
#define Pin_PairLine2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_PairLine2__MASK 0x01u
#define Pin_PairLine2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_PairLine2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_PairLine2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_PairLine2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_PairLine2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_PairLine2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_PairLine2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_PairLine2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_PairLine2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_PairLine2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_PairLine2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_PairLine2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_PairLine2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_PairLine2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_PairLine2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_PairLine2__PC CYREG_GPIO_PRT1_PC
#define Pin_PairLine2__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_PairLine2__PORT 1u
#define Pin_PairLine2__PS CYREG_GPIO_PRT1_PS
#define Pin_PairLine2__SHIFT 0u

/* Pin_PairLine3 */
#define Pin_PairLine3__0__DR CYREG_GPIO_PRT1_DR
#define Pin_PairLine3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_PairLine3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_PairLine3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_PairLine3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_PairLine3__0__HSIOM_MASK 0x000F0000u
#define Pin_PairLine3__0__HSIOM_SHIFT 16u
#define Pin_PairLine3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine3__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_PairLine3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_PairLine3__0__MASK 0x10u
#define Pin_PairLine3__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_PairLine3__0__OUT_SEL_SHIFT 8u
#define Pin_PairLine3__0__OUT_SEL_VAL 0u
#define Pin_PairLine3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_PairLine3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_PairLine3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_PairLine3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_PairLine3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_PairLine3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_PairLine3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_PairLine3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_PairLine3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_PairLine3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_PairLine3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_PairLine3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_PairLine3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_PairLine3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_PairLine3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_PairLine3__0__PC CYREG_GPIO_PRT1_PC
#define Pin_PairLine3__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_PairLine3__0__PORT 1u
#define Pin_PairLine3__0__PS CYREG_GPIO_PRT1_PS
#define Pin_PairLine3__0__SHIFT 4u
#define Pin_PairLine3__DR CYREG_GPIO_PRT1_DR
#define Pin_PairLine3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_PairLine3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_PairLine3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_PairLine3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine3__INTR CYREG_GPIO_PRT1_INTR
#define Pin_PairLine3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine3__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_PairLine3__MASK 0x10u
#define Pin_PairLine3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_PairLine3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_PairLine3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_PairLine3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_PairLine3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_PairLine3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_PairLine3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_PairLine3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_PairLine3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_PairLine3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_PairLine3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_PairLine3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_PairLine3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_PairLine3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_PairLine3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_PairLine3__PC CYREG_GPIO_PRT1_PC
#define Pin_PairLine3__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_PairLine3__PORT 1u
#define Pin_PairLine3__PS CYREG_GPIO_PRT1_PS
#define Pin_PairLine3__SHIFT 4u

/* Pin_PairLine4 */
#define Pin_PairLine4__0__DR CYREG_GPIO_PRT1_DR
#define Pin_PairLine4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_PairLine4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_PairLine4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_PairLine4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_PairLine4__0__HSIOM_MASK 0x00F00000u
#define Pin_PairLine4__0__HSIOM_SHIFT 20u
#define Pin_PairLine4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine4__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_PairLine4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_PairLine4__0__MASK 0x20u
#define Pin_PairLine4__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_PairLine4__0__OUT_SEL_SHIFT 10u
#define Pin_PairLine4__0__OUT_SEL_VAL 3u
#define Pin_PairLine4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_PairLine4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_PairLine4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_PairLine4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_PairLine4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_PairLine4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_PairLine4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_PairLine4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_PairLine4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_PairLine4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_PairLine4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_PairLine4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_PairLine4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_PairLine4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_PairLine4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_PairLine4__0__PC CYREG_GPIO_PRT1_PC
#define Pin_PairLine4__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_PairLine4__0__PORT 1u
#define Pin_PairLine4__0__PS CYREG_GPIO_PRT1_PS
#define Pin_PairLine4__0__SHIFT 5u
#define Pin_PairLine4__DR CYREG_GPIO_PRT1_DR
#define Pin_PairLine4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_PairLine4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_PairLine4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_PairLine4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine4__INTR CYREG_GPIO_PRT1_INTR
#define Pin_PairLine4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_PairLine4__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_PairLine4__MASK 0x20u
#define Pin_PairLine4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_PairLine4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_PairLine4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_PairLine4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_PairLine4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_PairLine4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_PairLine4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_PairLine4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_PairLine4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_PairLine4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_PairLine4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_PairLine4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_PairLine4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_PairLine4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_PairLine4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_PairLine4__PC CYREG_GPIO_PRT1_PC
#define Pin_PairLine4__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_PairLine4__PORT 1u
#define Pin_PairLine4__PS CYREG_GPIO_PRT1_PS
#define Pin_PairLine4__SHIFT 5u

/* Miscellaneous */
#define CY_PROJECT_NAME "Design02"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
