// Seed: 2241012881
module module_0 (
    output wor id_0
    , id_21,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    input tri0 id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    output wire id_13,
    input uwire id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri id_17,
    input tri0 id_18,
    input wand id_19
);
  assign id_10 = id_15;
  initial #1 #1 #1 id_21 = id_5 == 1'h0;
  assign id_0 = id_14;
  assign module_1.type_7 = 0;
  id_22(
      id_12, id_18, id_5
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri id_3,
    output tri0 id_4,
    input wor id_5,
    input tri id_6
    , id_47,
    input tri id_7,
    input wor id_8,
    input wor id_9,
    output supply0 id_10,
    input wand id_11,
    input wor id_12,
    output tri1 id_13,
    input tri1 id_14,
    output wand id_15,
    input tri0 id_16,
    input tri0 id_17,
    input uwire id_18,
    input tri1 id_19,
    input wor id_20,
    input tri id_21
    , id_48,
    input tri1 id_22,
    input uwire id_23,
    input wor id_24,
    output supply1 id_25,
    output tri1 id_26,
    input tri1 id_27,
    output uwire id_28,
    output tri0 id_29
    , id_49,
    input tri id_30,
    output tri id_31,
    input supply0 id_32,
    output wor id_33
    , id_50,
    input tri0 id_34,
    inout supply1 id_35,
    output supply0 id_36,
    input wire id_37,
    output wire id_38,
    output uwire id_39,
    input wand id_40,
    output wand id_41
    , id_51,
    input supply0 id_42,
    output wor id_43,
    output wor id_44
    , id_52,
    output tri0 id_45
);
  module_0 modCall_1 (
      id_4,
      id_22,
      id_24,
      id_3,
      id_40,
      id_27,
      id_9,
      id_12,
      id_43,
      id_17,
      id_10,
      id_32,
      id_30,
      id_4,
      id_19,
      id_5,
      id_42,
      id_16,
      id_14,
      id_34
  );
endmodule
