D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/immGenerator.v {1 {vlog -work work -vopt -stats=none D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/immGenerator.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module immGenerator

Top level modules:
	immGenerator

} {} {}} D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory_Testbench.v {1 {vlog -work work -vopt -stats=none D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory_Testbench.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module DataMemory_Testbench

Top level modules:
	DataMemory_Testbench

} {} {}} D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/testbench/immGen_testbench.v {1 {vlog -work work -vopt -stats=none D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Risc_V_Verilog/testbench/immGen_testbench.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module immGen_testbench

Top level modules:
	immGen_testbench

} {} {}} D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory.v {1 {vlog -work work -vopt -stats=none D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB4/DataMemory.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module DataMemory

Top level modules:
	DataMemory

} {} {}}
