

================================================================
== Vivado HLS Report for 'conv_line_buffer_shi'
================================================================
* Date:           Sun Dec  6 13:34:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution5_unroll_11
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.790|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- conv_line_buffer_shift_1_bit_label4   |   27|   27|         9|          -|          -|     3|    no    |
        | + conv_line_buffer_shift_1_bit_label5  |    6|    6|         2|          -|          -|     3|    no    |
        |- conv_line_buffer_shift_1_bit_label6   |   36|   36|        18|          -|          -|     2|    no    |
        | + conv_line_buffer_shift_1_bit_label7  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 3 
6 --> 5 
7 --> 8 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 10 [2/2] (2.15ns)   --->   "%go_up_0 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4" [conv.cpp:58]   --->   Operation 10 'load' 'go_up_0' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 11 [2/2] (2.15ns)   --->   "%go_up_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8" [conv.cpp:59]   --->   Operation 11 'load' 'go_up_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind" [conv.cpp:54]   --->   Operation 12 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (2.15ns)   --->   "%go_up_0 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4" [conv.cpp:58]   --->   Operation 13 'load' 'go_up_0' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 14 [1/2] (2.15ns)   --->   "%go_up_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8" [conv.cpp:59]   --->   Operation 14 'load' 'go_up_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 15 [1/1] (1.66ns)   --->   "br label %1" [conv.cpp:62]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %conv_line_buffer_shift_1_bit_label4_end ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.93ns)   --->   "%icmp_ln62 = icmp eq i2 %i_0, -1" [conv.cpp:62]   --->   Operation 17 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [conv.cpp:62]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.preheader.preheader, label %conv_line_buffer_shift_1_bit_label4_begin" [conv.cpp:62]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_131 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i_0, i3 0)" [conv.cpp:69]   --->   Operation 21 'bitconcatenate' 'tmp_131' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln69 = or i5 %tmp_131, 3" [conv.cpp:69]   --->   Operation 22 'or' 'or_ln69' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln69)" [conv.cpp:69]   --->   Operation 23 'bitconcatenate' 'tmp_132' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%conv_line_buffer_add = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %tmp_132" [conv.cpp:69]   --->   Operation 24 'getelementptr' 'conv_line_buffer_add' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa = load i32* %conv_line_buffer_add, align 4" [conv.cpp:69]   --->   Operation 25 'load' 'conv_line_buffer_loa' <Predicate = (!icmp_ln62)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/1] (1.66ns)   --->   "br label %.preheader" [conv.cpp:75]   --->   Operation 26 'br' <Predicate = (icmp_ln62)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str4) nounwind" [conv.cpp:63]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @p_str4) nounwind" [conv.cpp:63]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i2 %i_0 to i5" [conv.cpp:67]   --->   Operation 29 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_130 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [conv.cpp:67]   --->   Operation 30 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i4 %tmp_130 to i5" [conv.cpp:67]   --->   Operation 31 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.77ns)   --->   "%sub_ln67 = sub i5 %zext_ln67_1, %zext_ln67" [conv.cpp:67]   --->   Operation 32 'sub' 'sub_ln67' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i_0, i32 1)" [conv.cpp:68]   --->   Operation 33 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa = load i32* %conv_line_buffer_add, align 4" [conv.cpp:69]   --->   Operation 34 'load' 'conv_line_buffer_loa' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/1] (1.66ns)   --->   "br label %2" [conv.cpp:64]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.66>

State 5 <SV = 4> <Delay = 5.59>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %conv_line_buffer_shift_1_bit_label4_begin ], [ %j, %6 ]"   --->   Operation 36 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.93ns)   --->   "%icmp_ln64 = icmp eq i2 %j_0, -1" [conv.cpp:64]   --->   Operation 37 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [conv.cpp:64]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %conv_line_buffer_shift_1_bit_label4_end, label %3" [conv.cpp:64]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str5) nounwind" [conv.cpp:65]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %j_0, i32 1)" [conv.cpp:66]   --->   Operation 42 'bitselect' 'tmp_136' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_136, label %5, label %4" [conv.cpp:66]   --->   Operation 43 'br' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i2 %j to i5" [conv.cpp:67]   --->   Operation 44 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln64 & !tmp_136)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.86ns)   --->   "%add_ln67 = add i5 %sub_ln67, %zext_ln67_2" [conv.cpp:67]   --->   Operation 45 'add' 'add_ln67' <Predicate = (!icmp_ln64 & !tmp_136)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i5 %add_ln67 to i64" [conv.cpp:67]   --->   Operation 46 'sext' 'sext_ln67' <Predicate = (!icmp_ln64 & !tmp_136)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%cal_conv_addr = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln67" [conv.cpp:67]   --->   Operation 47 'getelementptr' 'cal_conv_addr' <Predicate = (!icmp_ln64 & !tmp_136)> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (2.15ns)   --->   "%cal_conv_load = load i32* %cal_conv_addr, align 4" [conv.cpp:67]   --->   Operation 48 'load' 'cal_conv_load' <Predicate = (!icmp_ln64 & !tmp_136)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i2 %j_0 to i5" [conv.cpp:67]   --->   Operation 49 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln64 & !tmp_136)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.86ns)   --->   "%add_ln67_1 = add i5 %sub_ln67, %zext_ln67_3" [conv.cpp:67]   --->   Operation 50 'add' 'add_ln67_1' <Predicate = (!icmp_ln64 & !tmp_136)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i2 %j_0 to i5" [conv.cpp:69]   --->   Operation 51 'zext' 'zext_ln69' <Predicate = (!icmp_ln64 & tmp_136)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.86ns)   --->   "%add_ln69 = add i5 %sub_ln67, %zext_ln69" [conv.cpp:69]   --->   Operation 52 'add' 'add_ln69' <Predicate = (!icmp_ln64 & tmp_136)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i5 %add_ln69 to i64" [conv.cpp:69]   --->   Operation 53 'sext' 'sext_ln69' <Predicate = (!icmp_ln64 & tmp_136)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%cal_conv_addr_3 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln69" [conv.cpp:69]   --->   Operation 54 'getelementptr' 'cal_conv_addr_3' <Predicate = (!icmp_ln64 & tmp_136)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.79ns)   --->   "%select_ln69 = select i1 %tmp_133, i32 %data_read, i32 %conv_line_buffer_loa" [conv.cpp:69]   --->   Operation 55 'select' 'select_ln69' <Predicate = (!icmp_ln64 & tmp_136)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (2.15ns)   --->   "store i32 %select_ln69, i32* %cal_conv_addr_3, align 4" [conv.cpp:69]   --->   Operation 56 'store' <Predicate = (!icmp_ln64 & tmp_136)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 57 'br' <Predicate = (!icmp_ln64 & tmp_136)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @p_str4, i32 %tmp) nounwind" [conv.cpp:73]   --->   Operation 58 'specregionend' 'empty_206' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:62]   --->   Operation 59 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 60 [1/2] (2.15ns)   --->   "%cal_conv_load = load i32* %cal_conv_addr, align 4" [conv.cpp:67]   --->   Operation 60 'load' 'cal_conv_load' <Predicate = (!tmp_136)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i5 %add_ln67_1 to i64" [conv.cpp:67]   --->   Operation 61 'sext' 'sext_ln67_1' <Predicate = (!tmp_136)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%cal_conv_addr_2 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln67_1" [conv.cpp:67]   --->   Operation 62 'getelementptr' 'cal_conv_addr_2' <Predicate = (!tmp_136)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load, i32* %cal_conv_addr_2, align 4" [conv.cpp:67]   --->   Operation 63 'store' <Predicate = (!tmp_136)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %6" [conv.cpp:67]   --->   Operation 64 'br' <Predicate = (!tmp_136)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:64]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.66>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ %i_3, %conv_line_buffer_shift_1_bit_label6_end ], [ 0, %.preheader.preheader ]"   --->   Operation 66 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.93ns)   --->   "%icmp_ln75 = icmp eq i2 %i1_0, -2" [conv.cpp:75]   --->   Operation 67 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_207 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 68 'speclooptripcount' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.58ns)   --->   "%i_3 = add i2 %i1_0, 1" [conv.cpp:75]   --->   Operation 69 'add' 'i_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %12, label %conv_line_buffer_shift_1_bit_label6_begin" [conv.cpp:75]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str6) nounwind" [conv.cpp:76]   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @p_str6) nounwind" [conv.cpp:76]   --->   Operation 72 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_134 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0, i3 0)" [conv.cpp:80]   --->   Operation 73 'bitconcatenate' 'tmp_134' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %tmp_134 to i6" [conv.cpp:80]   --->   Operation 74 'zext' 'zext_ln80' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln80 = or i5 %tmp_134, 7" [conv.cpp:80]   --->   Operation 75 'or' 'or_ln80' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln80)" [conv.cpp:80]   --->   Operation 76 'bitconcatenate' 'tmp_135' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_16 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %tmp_135" [conv.cpp:80]   --->   Operation 77 'getelementptr' 'conv_line_buffer_add_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i2 %i1_0 to i1" [conv.cpp:80]   --->   Operation 78 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.79ns)   --->   "%select_ln80 = select i1 %trunc_ln80, i32 %go_up_1, i32 %go_up_0" [conv.cpp:80]   --->   Operation 79 'select' 'select_ln80' <Predicate = (!icmp_ln75)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.66ns)   --->   "br label %7" [conv.cpp:77]   --->   Operation 80 'br' <Predicate = (!icmp_ln75)> <Delay = 1.66>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:86]   --->   Operation 81 'ret' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.79>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ 0, %conv_line_buffer_shift_1_bit_label6_begin ], [ %j_2, %11 ]"   --->   Operation 82 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.44ns)   --->   "%icmp_ln77 = icmp eq i4 %j2_0, -8" [conv.cpp:77]   --->   Operation 83 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_208 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.77ns)   --->   "%j_2 = add i4 %j2_0, 1" [conv.cpp:77]   --->   Operation 85 'add' 'j_2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %conv_line_buffer_shift_1_bit_label6_end, label %8" [conv.cpp:77]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str7) nounwind" [conv.cpp:78]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.44ns)   --->   "%icmp_ln79 = icmp eq i4 %j2_0, 7" [conv.cpp:79]   --->   Operation 88 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %9, label %10" [conv.cpp:79]   --->   Operation 89 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %j_2 to i6" [conv.cpp:82]   --->   Operation 90 'zext' 'zext_ln82' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.86ns)   --->   "%add_ln82 = add i6 %zext_ln80, %zext_ln82" [conv.cpp:82]   --->   Operation 91 'add' 'add_ln82' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i6 %add_ln82 to i64" [conv.cpp:82]   --->   Operation 92 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_17 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln82_1" [conv.cpp:82]   --->   Operation 93 'getelementptr' 'conv_line_buffer_add_17' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_1 = load i32* %conv_line_buffer_add_17, align 4" [conv.cpp:82]   --->   Operation 94 'load' 'conv_line_buffer_loa_1' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i4 %j2_0 to i6" [conv.cpp:82]   --->   Operation 95 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.86ns)   --->   "%add_ln82_1 = add i6 %zext_ln80, %zext_ln82_2" [conv.cpp:82]   --->   Operation 96 'add' 'add_ln82_1' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (2.15ns)   --->   "store i32 %select_ln80, i32* %conv_line_buffer_add_16, align 4" [conv.cpp:80]   --->   Operation 97 'store' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br label %11" [conv.cpp:80]   --->   Operation 98 'br' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @p_str6, i32 %tmp_s) nounwind" [conv.cpp:85]   --->   Operation 99 'specregionend' 'empty_209' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader" [conv.cpp:75]   --->   Operation 100 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 4.30>
ST_9 : Operation 101 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_1 = load i32* %conv_line_buffer_add_17, align 4" [conv.cpp:82]   --->   Operation 101 'load' 'conv_line_buffer_loa_1' <Predicate = (!icmp_ln79)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i6 %add_ln82_1 to i64" [conv.cpp:82]   --->   Operation 102 'zext' 'zext_ln82_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%conv_line_buffer_add_18 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln82_3" [conv.cpp:82]   --->   Operation 103 'getelementptr' 'conv_line_buffer_add_18' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_1, i32* %conv_line_buffer_add_18, align 4" [conv.cpp:82]   --->   Operation 104 'store' <Predicate = (!icmp_ln79)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 105 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %7" [conv.cpp:77]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	'load' operation ('go_up[0]', conv.cpp:58) on array 'cal_conv' [5]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'load' operation ('go_up[0]', conv.cpp:58) on array 'cal_conv' [5]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv.cpp:62) [9]  (0 ns)
	'or' operation ('or_ln69', conv.cpp:69) [22]  (0 ns)
	'getelementptr' operation ('conv_line_buffer_add', conv.cpp:69) [24]  (0 ns)
	'load' operation ('conv_line_buffer_loa', conv.cpp:69) on array 'conv_line_buffer' [26]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa', conv.cpp:69) on array 'conv_line_buffer' [26]  (2.15 ns)

 <State 5>: 5.6ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv.cpp:64) [29]  (0 ns)
	'add' operation ('j', conv.cpp:64) [32]  (1.58 ns)
	'add' operation ('add_ln67', conv.cpp:67) [40]  (1.86 ns)
	'getelementptr' operation ('cal_conv_addr', conv.cpp:67) [42]  (0 ns)
	'load' operation ('cal_conv_load', conv.cpp:67) on array 'cal_conv' [43]  (2.15 ns)

 <State 6>: 4.3ns
The critical path consists of the following:
	'load' operation ('cal_conv_load', conv.cpp:67) on array 'cal_conv' [43]  (2.15 ns)
	'store' operation ('store_ln67', conv.cpp:67) of variable 'cal_conv_load', conv.cpp:67 on array 'cal_conv' [48]  (2.15 ns)

 <State 7>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', conv.cpp:77) [83]  (1.66 ns)

 <State 8>: 5.79ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv.cpp:77) [83]  (0 ns)
	'add' operation ('j', conv.cpp:77) [86]  (1.78 ns)
	'add' operation ('add_ln82', conv.cpp:82) [94]  (1.86 ns)
	'getelementptr' operation ('conv_line_buffer_add_17', conv.cpp:82) [96]  (0 ns)
	'load' operation ('conv_line_buffer_loa_1', conv.cpp:82) on array 'conv_line_buffer' [97]  (2.15 ns)

 <State 9>: 4.3ns
The critical path consists of the following:
	'load' operation ('conv_line_buffer_loa_1', conv.cpp:82) on array 'conv_line_buffer' [97]  (2.15 ns)
	'store' operation ('store_ln82', conv.cpp:82) of variable 'conv_line_buffer_loa_1', conv.cpp:82 on array 'conv_line_buffer' [102]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
