/*
 * Copyright (c) 2022, Arm Limited. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef SGI_SOC_CSS_DEF_V2_H
#define SGI_SOC_CSS_DEF_V2_H

/* Trusted watchdog (SP805) Interrupt ID */
#define IRQ_TWDOG_INTID			107

/* Maximum SPI */
#define PLAT_MAX_SPI_OFFSET_ID		256

/* AP_REFCLK Generic Timer, Non-secure. */
#define IRQ_CNTPSIRQ1			109

#endif /* SGI_SOC_CSS_DEF_V2_H */

