

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 18:41:39 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       binaria_normal_optimizada
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.090|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  1027|    1|  1027|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1025|  1025|         4|          2|          1|   512|    yes   |
        |- Loop 2  |  1025|  1025|         4|          2|          1|   512|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    153|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    164|    -|
|Register         |        -|      -|     106|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     106|    317|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_301_p2                      |     +    |      0|  0|  13|          11|           2|
    |i_fu_355_p2                        |     +    |      0|  0|  13|          11|           2|
    |and_ln25_fu_241_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_235_p2                |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln36_1_fu_247_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln36_fu_335_p2                |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln37_fu_345_p2                |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln46_fu_281_p2                |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln47_fu_291_p2                |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_324_p2                  |    or    |      0|  0|  10|          10|           1|
    |or_ln36_fu_340_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln37_fu_350_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln43_fu_270_p2                  |    or    |      0|  0|  10|          10|           1|
    |or_ln46_fu_286_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln47_fu_296_p2                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 153|         116|          71|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_155_p4  |   9|          2|   11|         22|
    |ap_phi_mux_i_0_phi_fu_167_p4   |   9|          2|   11|         22|
    |i1_0_reg_151                   |   9|          2|   11|         22|
    |i_0_reg_163                    |   9|          2|   11|         22|
    |result_V_V_blk_n               |   9|          2|    1|          2|
    |result_V_V_din                 |  33|          6|   11|         66|
    |tree_V_address0                |  15|          3|   10|         30|
    |tree_V_address1                |  15|          3|   10|         30|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 164|         33|   79|        227|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln25_reg_373         |   1|   0|    1|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |i1_0_reg_151             |  11|   0|   11|          0|
    |i_0_reg_163              |  11|   0|   11|          0|
    |i_1_reg_417              |  11|   0|   11|          0|
    |i_reg_454                |  11|   0|   11|          0|
    |icmp_ln36_1_reg_377      |   1|   0|    1|          0|
    |or_ln36_reg_436          |   1|   0|    1|          0|
    |or_ln37_reg_445          |   1|   0|    1|          0|
    |or_ln46_reg_399          |   1|   0|    1|          0|
    |or_ln47_reg_408          |   1|   0|    1|          0|
    |tmp_2_reg_422            |   1|   0|    1|          0|
    |tmp_3_reg_385            |   1|   0|    1|          0|
    |tmp_V_1_reg_403          |  11|   0|   11|          0|
    |tmp_V_2_reg_449          |  11|   0|   11|          0|
    |tmp_V_3_reg_412          |  11|   0|   11|          0|
    |tmp_V_reg_440            |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 106|   0|  106|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|tree_V_address0    | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce0         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_q0          |  in |   24|  ap_memory |     tree_V     |     array    |
|tree_V_address1    | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce1         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_q1          |  in |   24|  ap_memory |     tree_V     |     array    |
|nodo_V             |  in |   11|   ap_none  |     nodo_V     |    scalar    |
|relationship_V     |  in |    2|   ap_none  | relationship_V |    scalar    |
|fatherSearch       |  in |    1|   ap_none  |  fatherSearch  |    scalar    |
|result_V_V_din     | out |   11|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |   result_V_V   |    pointer   |
+-------------------+-----+-----+------------+----------------+--------------+

