[{"lang": "Verilog", "timestamp": "1234251708", "id": "474872", "text": "Open source camera under the hood: from Verilog to PHP"}, {"lang": "Verilog", "timestamp": "1250784815", "id": "775354", "text": "VeriLisp: turns Common Lisp into a frontend to Verilog."}, {"lang": "Verilog", "timestamp": "1291486735", "id": "1969788", "text": "100 MIPs FPGA-based CPU in under 200 lines of Verilog"}, {"lang": "Verilog", "timestamp": "1296243757", "id": "2153217", "text": "Shift Register Design in Verilog"}, {"lang": "Verilog", "timestamp": "1314810130", "id": "2946425", "text": "FPGA, VHDL and Verilog online courses from Altera"}, {"lang": "Verilog", "timestamp": "1334049249", "id": "3821400", "text": "Show HN: My hardware implementation of the DCPU-16 in Verilog RTL"}, {"lang": "Verilog", "timestamp": "1353864830", "id": "4828637", "text": "Digital Design Tools: Verilog, HDLs"}, {"lang": "Verilog", "timestamp": "1370317448", "id": "5817589", "text": "Verilog to FPGA"}, {"lang": "Verilog", "timestamp": "1375543653", "id": "6152356", "text": "What's Good about Bluespec System Verilog"}, {"lang": "Verilog", "timestamp": "1375624484", "id": "6155644", "text": "What's Bad about Bluespec System Verilog, Part 1"}, {"lang": "Verilog", "timestamp": "1378008780", "id": "6309126", "text": "What's Bad about Bluespec System Verilog"}, {"lang": "Verilog", "timestamp": "1378614990", "id": "6347848", "text": "Why hardware development is hard: Verilog is weird"}, {"lang": "Verilog", "timestamp": "1378699932", "id": "6351804", "text": "Tiny Computer: complete CPU in under two pages of FPGA-ready Verilog"}, {"lang": "Verilog", "timestamp": "1379296971", "id": "6391203", "text": "How to Write Safe Verilog: Become a PL Troll"}, {"lang": "Verilog", "timestamp": "1379948883", "id": "6431454", "text": "Why hardware development is hard, part 1: Verilog is weird"}, {"lang": "Verilog", "timestamp": "1384149537", "id": "6710211", "text": "Why Hardware Development Is Hard, Part 1: Verilog Is Weird"}, {"lang": "Verilog", "timestamp": "1389972137", "id": "7076187", "text": "EDA Playground: web-based Verilog, VHDL, MyHDL ide"}, {"lang": "Verilog", "timestamp": "1392311968", "id": "7232606", "text": "Coroutine based library for writing VHDL and Verilog testbenches in Python"}, {"lang": "Verilog", "timestamp": "1394480724", "id": "7375242", "text": "High-Level C to Verilog Synthesis with LegUp"}, {"lang": "Verilog", "timestamp": "1401783011", "id": "7838662", "text": "J1: a CPU core in 200 lines of Verilog (2010)"}, {"lang": "Verilog", "timestamp": "1403388256", "id": "7926190", "text": "The world's most compact HQ2X in Verilog?"}, {"lang": "Verilog", "timestamp": "1403403965", "id": "7926689", "text": "HQ2X implementation in Verilog"}, {"lang": "Verilog", "timestamp": "1403657167", "id": "7941616", "text": "Verilog for Software Programmers"}, {"lang": "Verilog", "timestamp": "1407165720", "id": "8132122", "text": "Tachyon DA's CVC Full 1364 Verilog HDL Compiled Simulator is now Open Source"}, {"lang": "Verilog", "timestamp": "1420106050", "id": "8822534", "text": "Hydra: A programmable cryptographic coprocessor in Verilog"}, {"lang": "Verilog", "timestamp": "1420413757", "id": "8836324", "text": "Design Hardware with Python: Python to Verilog and VHDL"}]