#ifndef __HALCLKHWIOASM_H__
#define __HALCLKHWIOASM_H__
/*
===========================================================================
*/
/**
  @file HALclkHWIOASM.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    SDM845 (Napali) [napali_v1.0_p3q1r50.0.0_MTO_partitioned_rtl]
 
  This file contains HWIO register definitions for the following modules:
    TURING_CC
    TURING_QDSP6V65SS_PUB
    TURING_QDSP6V65SS_CSR
    TURING_QDSP6SS_QDSP6SS_QTMR_AC
    TURING_QDSP6SS_QTMR_F0_0
    TURING_QDSP6SS_QTMR_F1_1
    TURING_QDSP6SS_QTMR_F2_2
    TURING_QDSP6V65SS_PRIVATE
    TCSR_TCSR_REGS

  'Include' filters applied: 
  'Exclude' filters applied: 
*/
/*
  ===========================================================================

  Copyright (c) 2017 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/core.qdsp6/2.1.c4/systemdrivers/clock/image/cdsp/hw/sdm845/HALclkHWIOASM.h#1 $
  $DateTime: 2018/07/30 01:21:36 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#define TURING_BASE_PHYS    0x08000000
#define TURING_BASE   TURING_BASE_PHYS

#define CORE_TOP_CSR_BASE_PHYS    0x01f00000
#define CORE_TOP_CSR_BASE         CORE_TOP_CSR_BASE_PHYS

/*----------------------------------------------------------------------------
 * MODULE: TURING_CC
 *--------------------------------------------------------------------------*/

#define TURING_CC_REG_BASE                                                                                        (TURING_BASE      + 0x00000000)
#define TURING_CC_REG_BASE_OFFS                                                                                   0x00000000

#define HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR                                                                     (TURING_CC_REG_BASE      + 0x00001004)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_OFFS                                                                     (TURING_CC_REG_BASE_OFFS + 0x00001004)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_RMSK                                                                         0xffff
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR, HWIO_TURING_TURING_DIG_PLL_L_VAL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_L_VAL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_L_VAL_IN)
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_PLL_L_BMSK                                                                   0xffff
#define HWIO_TURING_TURING_DIG_PLL_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_ADDR                                                                 (TURING_CC_REG_BASE      + 0x00001008)
#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_OFFS                                                                 (TURING_CC_REG_BASE_OFFS + 0x00001008)
#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_RMSK                                                                     0xffff
#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_ADDR, HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_IN)
#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_PLL_CAL_L_BMSK                                                           0xffff
#define HWIO_TURING_TURING_DIG_PLL_CAL_L_VAL_PLL_CAL_L_SHFT                                                              0x0

#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR                                                                  (TURING_CC_REG_BASE      + 0x0000100c)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x0000100c)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR, HWIO_TURING_TURING_DIG_PLL_USER_CTL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_USER_CTL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_USER_CTL_IN)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS31_19_BMSK                                                0xfff80000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS31_19_SHFT                                                      0x13
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                                       0x70000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                                          0x10
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_POST_DIV_RATIO_ODD_BMSK                                                   0xf000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_POST_DIV_RATIO_ODD_SHFT                                                      0xc
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_POST_DIV_RATIO_EVEN_BMSK                                                   0xf00
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_POST_DIV_RATIO_EVEN_SHFT                                                     0x8
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OUT_CLK_POLARITY_BMSK                                                       0x80
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_OUT_CLK_POLARITY_SHFT                                                        0x7
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                                        0x60
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                                         0x5
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_TEST_BMSK                                                            0x10
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_TEST_SHFT                                                             0x4
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS3_BMSK                                                           0x8
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_RESERVE_BITS3_SHFT                                                           0x3
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_ODD_BMSK                                                              0x4
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_ODD_SHFT                                                              0x2
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_EVEN_BMSK                                                             0x2
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_EVEN_SHFT                                                             0x1
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_MAIN_BMSK                                                             0x1
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_PLLOUT_MAIN_SHFT                                                             0x0

#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR                                                                (TURING_CC_REG_BASE      + 0x00001010)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_OFFS                                                                (TURING_CC_REG_BASE_OFFS + 0x00001010)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_RMSK                                                                0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR, HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_IN)
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_RESERVE_BITS31_22_BMSK                                              0xffc00000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_RESERVE_BITS31_22_SHFT                                                    0x16
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_BMSK                                    0x200000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_SHFT                                        0x15
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_DROOP_DIVIDER_SEL_BMSK                                                0x100000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_DROOP_DIVIDER_SEL_SHFT                                                    0x14
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_SCALE_FREQ_ON_DROOP_BMSK                                               0x80000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_SCALE_FREQ_ON_DROOP_SHFT                                                  0x13
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_BMSK                                               0x40000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_SHFT                                                  0x12
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_BMSK                                               0x20000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_SHFT                                                  0x11
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_BMSK                                                0x10000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_SHFT                                                   0x10
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_FRAC_FORMAT_SEL_BMSK                                                    0x8000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_FRAC_FORMAT_SEL_SHFT                                                       0xf
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BMSK                                                 0x4000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_SHFT                                                    0xe
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_REF_CLK_AT_OUT_BMSK                                                     0x2000
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_REF_CLK_AT_OUT_SHFT                                                        0xd
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_BMSK                                              0x1800
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SHFT                                                 0xb
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                              0x400
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                                0xa
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                                                     0x3e0
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                                                       0x5
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_WRITE_STATE_EN_BMSK                                                       0x10
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_WRITE_STATE_EN_SHFT                                                        0x4
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_CALIB_CTRL_BMSK                                                            0xe
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_CALIB_CTRL_SHFT                                                            0x1
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_BMSK                                                0x1
#define HWIO_TURING_TURING_DIG_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_SHFT                                                0x0

#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR                                                                (TURING_CC_REG_BASE      + 0x00001014)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_OFFS                                                                (TURING_CC_REG_BASE_OFFS + 0x00001014)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR, HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_IN)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_BMSK                                             0xfc000000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_SHFT                                                   0x1a
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_BMSK                                            0x3c00000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_SHFT                                                 0x16
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_BMSK                                    0x3c0000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_SHFT                                        0x12
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_BMSK                                     0x3c000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_SHFT                                         0xe
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_BMSK                                            0x3800
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_SHFT                                               0xb
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_BMSK                                           0x700
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_SHFT                                             0x8
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_BMSK                                                 0xf0
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_SHFT                                                  0x4
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FWD_GAIN_KFN_BMSK                                                          0xf
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_FWD_GAIN_KFN_SHFT                                                          0x0

#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_ADDR                                                              (TURING_CC_REG_BASE      + 0x00001018)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_OFFS                                                              (TURING_CC_REG_BASE_OFFS + 0x00001018)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_RMSK                                                              0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_ADDR, HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_IN)
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_BIST_CFG_BMSK                                                     0xfff00000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_BIST_CFG_SHFT                                                           0x14
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_RESERVE_BITS_19_18_BMSK                                              0xc0000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_RESERVE_BITS_19_18_SHFT                                                 0x12
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_FORCE_DAC_ON_BMSK                                                    0x30000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_FORCE_DAC_ON_SHFT                                                       0x10
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_BMSK                                               0x8000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_SHFT                                                  0xf
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_BYPASS_DROOP_DIV_BMSK                                                 0x4000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_BYPASS_DROOP_DIV_SHFT                                                    0xe
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_BMSK                                                0x3000
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_SHFT                                                   0xc
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_BMSK                                               0xc00
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_SHFT                                                 0xa
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_BMSK                                                   0x380
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_SHFT                                                     0x7
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_BMSK                                        0x40
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_SHFT                                         0x6
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_BMSK                                               0x30
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_SHFT                                                0x4
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_BMSK                                               0x8
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_SHFT                                               0x3
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_BMSK                                                    0x6
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_SHFT                                                    0x1
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_BMSK                                             0x1
#define HWIO_TURING_TURING_DIG_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_SHFT                                             0x0

#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR                                                                  (TURING_CC_REG_BASE      + 0x0000101c)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x0000101c)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR, HWIO_TURING_TURING_DIG_PLL_TEST_CTL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_TEST_CTL_IN)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_BMSK                                          0xc0000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_SHFT                                                0x1e
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_BMSK                                      0x30000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_SHFT                                            0x1c
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_BMSK                                             0x8000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_SHFT                                                  0x1b
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_FINE_FCW_BMSK                                                          0x7e00000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_FINE_FCW_SHFT                                                               0x15
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                                  0x100000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                      0x14
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_COARSE_FCW_BMSK                                                          0xff000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_COARSE_FCW_SHFT                                                              0xc
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_BMSK                                                   0x800
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_SHFT                                                     0xb
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_PROCESS_CALIB_WORD_BMSK                                                    0x700
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_PROCESS_CALIB_WORD_SHFT                                                      0x8
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_BMSK                                                    0x80
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_SHFT                                                     0x7
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                                           0x40
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                                            0x6
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_EN_VREF_TEST_BMSK                                                           0x20
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_EN_VREF_TEST_SHFT                                                            0x5
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_EN_VDCO_TEST_BMSK                                                           0x10
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_EN_VDCO_TEST_SHFT                                                            0x4
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_BYPASS_ATEST_BUFFER_BMSK                                                     0x8
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_BYPASS_ATEST_BUFFER_SHFT                                                     0x3
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_EN_IVCO_TEST_BMSK                                                            0x4
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_EN_IVCO_TEST_SHFT                                                            0x2
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR                                                                (TURING_CC_REG_BASE      + 0x00001020)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OFFS                                                                (TURING_CC_REG_BASE_OFFS + 0x00001020)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_RMSK                                                                0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR, HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_IN)
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_BMSK                                            0x80000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_SHFT                                                  0x1f
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_BMSK                                               0x40000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_SHFT                                                     0x1e
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_BIAS_DET_BMSK                                                0x20000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_BIAS_DET_SHFT                                                      0x1d
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_BMSK                                               0x10000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_SHFT                                                     0x1c
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_BMSK                                          0x8000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_SHFT                                               0x1b
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_BMSK                                       0x6000000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_SHFT                                            0x19
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_BMSK                                            0x1c00000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_SHFT                                                 0x16
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_BMSK                                             0x200000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_SHFT                                                 0x15
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DISABLE_CLAMP_BMSK                                                    0x100000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DISABLE_CLAMP_SHFT                                                        0x14
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_BMSK                                               0x80000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_SHFT                                                  0x13
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_BMSK                                           0x40000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_SHFT                                              0x12
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BIAS_ADJUST_BMSK                                                       0x30000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_BIAS_ADJUST_SHFT                                                          0x10
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DIV2_NMO_EN_BMSK                                                        0x8000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DIV2_NMO_EN_SHFT                                                           0xf
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DIS_LEAK_CMP_BMSK                                                       0x4000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DIS_LEAK_CMP_SHFT                                                          0xe
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_SINGLE_DMET_EN_BMSK                                                     0x2000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_SINGLE_DMET_EN_SHFT                                                        0xd
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_BMSK                                                   0x1000
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_SHFT                                                      0xc
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                         0xc00
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                           0xa
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                                           0x380
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                                             0x7
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NOISE_GEN_EN_BMSK                                                         0x40
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_NOISE_GEN_EN_SHFT                                                          0x6
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                         0x20
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                          0x5
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                     0x18
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                      0x3
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_STATUS_REG_EN_BMSK                                                         0x4
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_STATUS_REG_EN_SHFT                                                         0x2
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_SKIP_FINE_TUNE_BMSK                                                        0x2
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_SKIP_FINE_TUNE_SHFT                                                        0x1
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_SKIP_FAST_LOCK_BMSK                                                        0x1
#define HWIO_TURING_TURING_DIG_PLL_TEST_CTL_U_SKIP_FAST_LOCK_SHFT                                                        0x0

#define HWIO_TURING_TURING_DIG_PLL_MODE_ADDR                                                                      (TURING_CC_REG_BASE      + 0x00001000)
#define HWIO_TURING_TURING_DIG_PLL_MODE_OFFS                                                                      (TURING_CC_REG_BASE_OFFS + 0x00001000)
#define HWIO_TURING_TURING_DIG_PLL_MODE_RMSK                                                                      0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_MODE_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_MODE_ADDR, HWIO_TURING_TURING_DIG_PLL_MODE_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_MODE_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_MODE_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_MODE_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_MODE_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_MODE_IN)
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_DET_BMSK                                                         0x80000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_DET_SHFT                                                               0x1f
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                                                      0x40000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                                            0x1e
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_ACK_LATCH_BMSK                                                        0x20000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_ACK_LATCH_SHFT                                                              0x1d
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_DET_FINE_BMSK                                                    0x10000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_DET_FINE_SHFT                                                          0x1c
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BITS27_25_BMSK                                                     0xe000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BITS27_25_SHFT                                                          0x19
#define HWIO_TURING_TURING_DIG_PLL_MODE_FSM_LEGACY_MODE_BMSK                                                       0x1000000
#define HWIO_TURING_TURING_DIG_PLL_MODE_FSM_LEGACY_MODE_SHFT                                                            0x18
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                             0x800000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                                 0x17
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_UPDATE_BMSK                                                             0x400000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_UPDATE_SHFT                                                                 0x16
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BITS7_3_BMSK                                                            0xf8
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BITS7_3_SHFT                                                             0x3
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BIT1_BMSK                                                                0x2
#define HWIO_TURING_TURING_DIG_PLL_MODE_RESERVE_BIT1_SHFT                                                                0x1
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_TURING_TURING_DIG_PLL_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_TURING_TURING_DIG_PLL_STATUS_ADDR                                                                    (TURING_CC_REG_BASE      + 0x00001024)
#define HWIO_TURING_TURING_DIG_PLL_STATUS_OFFS                                                                    (TURING_CC_REG_BASE_OFFS + 0x00001024)
#define HWIO_TURING_TURING_DIG_PLL_STATUS_RMSK                                                                    0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_STATUS_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_STATUS_ADDR, HWIO_TURING_TURING_DIG_PLL_STATUS_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_STATUS_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_STATUS_STATUS_31_0_BMSK                                                        0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_STATUS_STATUS_31_0_SHFT                                                               0x0

#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR                                                                  (TURING_CC_REG_BASE      + 0x00001028)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x00001028)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_RMSK                                                                  0xffffffff
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR, HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_IN)
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_RESERVE_BITS31_27_BMSK                                                0xf8000000
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_RESERVE_BITS31_27_SHFT                                                      0x1b
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_FCW_PCAL_BMSK                                                          0x7000000
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_FCW_PCAL_SHFT                                                               0x18
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_FCW_ACC_BMSK                                                            0xffffff
#define HWIO_TURING_TURING_DIG_PLL_FREQ_CTL_FCW_ACC_SHFT                                                                 0x0

#define HWIO_TURING_TURING_DIG_PLL_OPMODE_ADDR                                                                    (TURING_CC_REG_BASE      + 0x0000102c)
#define HWIO_TURING_TURING_DIG_PLL_OPMODE_OFFS                                                                    (TURING_CC_REG_BASE_OFFS + 0x0000102c)
#define HWIO_TURING_TURING_DIG_PLL_OPMODE_RMSK                                                                           0x7
#define HWIO_TURING_TURING_DIG_PLL_OPMODE_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_OPMODE_ADDR, HWIO_TURING_TURING_DIG_PLL_OPMODE_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_OPMODE_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_OPMODE_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_OPMODE_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_OPMODE_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_OPMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_OPMODE_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_OPMODE_IN)
#define HWIO_TURING_TURING_DIG_PLL_OPMODE_PLL_OPMODE_BMSK                                                                0x7
#define HWIO_TURING_TURING_DIG_PLL_OPMODE_PLL_OPMODE_SHFT                                                                0x0

#define HWIO_TURING_TURING_DIG_PLL_STATE_ADDR                                                                     (TURING_CC_REG_BASE      + 0x00001030)
#define HWIO_TURING_TURING_DIG_PLL_STATE_OFFS                                                                     (TURING_CC_REG_BASE_OFFS + 0x00001030)
#define HWIO_TURING_TURING_DIG_PLL_STATE_RMSK                                                                            0x7
#define HWIO_TURING_TURING_DIG_PLL_STATE_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_STATE_ADDR, HWIO_TURING_TURING_DIG_PLL_STATE_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_STATE_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_STATE_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_STATE_PLL_STATE_BMSK                                                                  0x7
#define HWIO_TURING_TURING_DIG_PLL_STATE_PLL_STATE_SHFT                                                                  0x0

#define HWIO_TURING_TURING_DIG_PLL_DROOP_ADDR                                                                     (TURING_CC_REG_BASE      + 0x00001034)
#define HWIO_TURING_TURING_DIG_PLL_DROOP_OFFS                                                                     (TURING_CC_REG_BASE_OFFS + 0x00001034)
#define HWIO_TURING_TURING_DIG_PLL_DROOP_RMSK                                                                           0xff
#define HWIO_TURING_TURING_DIG_PLL_DROOP_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_DROOP_ADDR, HWIO_TURING_TURING_DIG_PLL_DROOP_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_DROOP_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_DROOP_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_DROOP_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_DROOP_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_DROOP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_DROOP_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_DROOP_IN)
#define HWIO_TURING_TURING_DIG_PLL_DROOP_DROOP_CODE_BMSK                                                                0xfe
#define HWIO_TURING_TURING_DIG_PLL_DROOP_DROOP_CODE_SHFT                                                                 0x1
#define HWIO_TURING_TURING_DIG_PLL_DROOP_DROOP_EN_BMSK                                                                   0x1
#define HWIO_TURING_TURING_DIG_PLL_DROOP_DROOP_EN_SHFT                                                                   0x0

#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_ADDR                                                                  (TURING_CC_REG_BASE      + 0x00001038)
#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x00001038)
#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_RMSK                                                                      0xffff
#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_ADDR, HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_IN)
#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_PLL_FRAC_VAL_BMSK                                                         0xffff
#define HWIO_TURING_TURING_DIG_PLL_FRAC_VAL_PLL_FRAC_VAL_SHFT                                                            0x0

#define HWIO_TURING_TURING_DIG_PLL_SPARE_ADDR                                                                     (TURING_CC_REG_BASE      + 0x0000103c)
#define HWIO_TURING_TURING_DIG_PLL_SPARE_OFFS                                                                     (TURING_CC_REG_BASE_OFFS + 0x0000103c)
#define HWIO_TURING_TURING_DIG_PLL_SPARE_RMSK                                                                           0xff
#define HWIO_TURING_TURING_DIG_PLL_SPARE_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_SPARE_ADDR, HWIO_TURING_TURING_DIG_PLL_SPARE_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_SPARE_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_SPARE_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_SPARE_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_SPARE_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_SPARE_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_SPARE_IN)
#define HWIO_TURING_TURING_DIG_PLL_SPARE_SPARE_OUTPUTS_BMSK                                                             0xf0
#define HWIO_TURING_TURING_DIG_PLL_SPARE_SPARE_OUTPUTS_SHFT                                                              0x4
#define HWIO_TURING_TURING_DIG_PLL_SPARE_SPARE_INPUTS_BMSK                                                               0xf
#define HWIO_TURING_TURING_DIG_PLL_SPARE_SPARE_INPUTS_SHFT                                                               0x0

#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_ADDR                                                           (TURING_CC_REG_BASE      + 0x00001040)
#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_OFFS                                                           (TURING_CC_REG_BASE_OFFS + 0x00001040)
#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_RMSK                                                                 0xff
#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_ADDR, HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_IN)
#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                                 0xff
#define HWIO_TURING_TURING_DIG_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                                  0x0

#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_ADDR                                                             (TURING_CC_REG_BASE      + 0x00001044)
#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_OFFS                                                             (TURING_CC_REG_BASE_OFFS + 0x00001044)
#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_RMSK                                                                    0xf
#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_ADDR, HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_IN)
#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                                      0xf
#define HWIO_TURING_TURING_DIG_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                                      0x0

#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_ADDR                                                           (TURING_CC_REG_BASE      + 0x00001048)
#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_OFFS                                                           (TURING_CC_REG_BASE_OFFS + 0x00001048)
#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_RMSK                                                                  0xf
#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_ADDR, HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_IN)
#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                                  0xf
#define HWIO_TURING_TURING_DIG_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR                                                                (TURING_CC_REG_BASE      + 0x0000104c)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_OFFS                                                                (TURING_CC_REG_BASE_OFFS + 0x0000104c)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_RMSK                                                                       0xf
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR, HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_IN)
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_ODD_CGC_EN_BMSK                                                        0x8
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_ODD_CGC_EN_SHFT                                                        0x3
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_EVEN_CGC_EN_BMSK                                                       0x4
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_EVEN_CGC_EN_SHFT                                                       0x2
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_MAIN_SVS_CGC_EN_BMSK                                                   0x2
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_MAIN_SVS_CGC_EN_SHFT                                                   0x1
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_MAIN_CGC_EN_BMSK                                                       0x1
#define HWIO_TURING_TURING_DIG_PLL_CLK_CGC_EN_CLK_MAIN_CGC_EN_SHFT                                                       0x0

#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR                                                                   (TURING_CC_REG_BASE      + 0x00001050)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_OFFS                                                                   (TURING_CC_REG_BASE_OFFS + 0x00001050)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_RMSK                                                                          0x3
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_IN          \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR, HWIO_TURING_TURING_DIG_PLL_CLK_DIV_RMSK)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR, m)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_OUT(v)      \
        out_dword(HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR,v)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_DIG_PLL_CLK_DIV_ADDR,m,v,HWIO_TURING_TURING_DIG_PLL_CLK_DIV_IN)
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_CLK_MAIN_DIV_BMSK                                                             0x3
#define HWIO_TURING_TURING_DIG_PLL_CLK_DIV_CLK_MAIN_DIV_SHFT                                                             0x0

#define HWIO_TURING_Q6SS_BCR_ADDR                                                                                 (TURING_CC_REG_BASE      + 0x00003000)
#define HWIO_TURING_Q6SS_BCR_OFFS                                                                                 (TURING_CC_REG_BASE_OFFS + 0x00003000)
#define HWIO_TURING_Q6SS_BCR_RMSK                                                                                 0x80000003
#define HWIO_TURING_Q6SS_BCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_BCR_ADDR, HWIO_TURING_Q6SS_BCR_RMSK)
#define HWIO_TURING_Q6SS_BCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_BCR_ADDR, m)
#define HWIO_TURING_Q6SS_BCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_BCR_ADDR,v)
#define HWIO_TURING_Q6SS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_BCR_ADDR,m,v,HWIO_TURING_Q6SS_BCR_IN)
#define HWIO_TURING_Q6SS_BCR_DFD_STATUS_BMSK                                                                      0x80000000
#define HWIO_TURING_Q6SS_BCR_DFD_STATUS_SHFT                                                                            0x1f
#define HWIO_TURING_Q6SS_BCR_DFD_EN_BMSK                                                                                 0x2
#define HWIO_TURING_Q6SS_BCR_DFD_EN_SHFT                                                                                 0x1
#define HWIO_TURING_Q6SS_BCR_BLK_ARES_BMSK                                                                               0x1
#define HWIO_TURING_Q6SS_BCR_BLK_ARES_SHFT                                                                               0x0

#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR                                                                        (TURING_CC_REG_BASE      + 0x00003004)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_OFFS                                                                        (TURING_CC_REG_BASE_OFFS + 0x00003004)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_RMSK                                                                        0x80000003
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR, HWIO_TURING_Q6SS_BCR_SLP_CBCR_RMSK)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_BCR_SLP_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_BCR_SLP_CBCR_IN)
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_HW_CTL_BMSK                                                                        0x2
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_HW_CTL_SHFT                                                                        0x1
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_TURING_Q6SS_BCR_SLP_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_ADDR                                                                  (TURING_CC_REG_BASE      + 0x00004000)
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x00004000)
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_RMSK                                                                  0x80000003
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_ADDR, HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_RMSK)
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_IN)
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_TURING_Q6SS_ALT_RESET_AON_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_TURING_Q6SS_ALT_RESET_CTL_ADDR                                                                       (TURING_CC_REG_BASE      + 0x00004004)
#define HWIO_TURING_Q6SS_ALT_RESET_CTL_OFFS                                                                       (TURING_CC_REG_BASE_OFFS + 0x00004004)
#define HWIO_TURING_Q6SS_ALT_RESET_CTL_RMSK                                                                              0x1
#define HWIO_TURING_Q6SS_ALT_RESET_CTL_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_ALT_RESET_CTL_ADDR, HWIO_TURING_Q6SS_ALT_RESET_CTL_RMSK)
#define HWIO_TURING_Q6SS_ALT_RESET_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_ALT_RESET_CTL_ADDR, m)
#define HWIO_TURING_Q6SS_ALT_RESET_CTL_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_ALT_RESET_CTL_ADDR,v)
#define HWIO_TURING_Q6SS_ALT_RESET_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_ALT_RESET_CTL_ADDR,m,v,HWIO_TURING_Q6SS_ALT_RESET_CTL_IN)
#define HWIO_TURING_Q6SS_ALT_RESET_CTL_ALT_ARES_BYPASS_BMSK                                                              0x1
#define HWIO_TURING_Q6SS_ALT_RESET_CTL_ALT_ARES_BYPASS_SHFT                                                              0x0

#define HWIO_TURING_AON_CMD_RCGR_ADDR                                                                             (TURING_CC_REG_BASE      + 0x00005000)
#define HWIO_TURING_AON_CMD_RCGR_OFFS                                                                             (TURING_CC_REG_BASE_OFFS + 0x00005000)
#define HWIO_TURING_AON_CMD_RCGR_RMSK                                                                             0x800000f3
#define HWIO_TURING_AON_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_AON_CMD_RCGR_ADDR, HWIO_TURING_AON_CMD_RCGR_RMSK)
#define HWIO_TURING_AON_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_CMD_RCGR_ADDR, m)
#define HWIO_TURING_AON_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_AON_CMD_RCGR_ADDR,v)
#define HWIO_TURING_AON_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_CMD_RCGR_ADDR,m,v,HWIO_TURING_AON_CMD_RCGR_IN)
#define HWIO_TURING_AON_CMD_RCGR_ROOT_OFF_BMSK                                                                    0x80000000
#define HWIO_TURING_AON_CMD_RCGR_ROOT_OFF_SHFT                                                                          0x1f
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_D_BMSK                                                                           0x80
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_D_SHFT                                                                            0x7
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_N_BMSK                                                                           0x40
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_N_SHFT                                                                            0x6
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_M_BMSK                                                                           0x20
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_M_SHFT                                                                            0x5
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                                    0x10
#define HWIO_TURING_AON_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                     0x4
#define HWIO_TURING_AON_CMD_RCGR_ROOT_EN_BMSK                                                                            0x2
#define HWIO_TURING_AON_CMD_RCGR_ROOT_EN_SHFT                                                                            0x1
#define HWIO_TURING_AON_CMD_RCGR_UPDATE_BMSK                                                                             0x1
#define HWIO_TURING_AON_CMD_RCGR_UPDATE_SHFT                                                                             0x0

#define HWIO_TURING_AON_CFG_RCGR_ADDR                                                                             (TURING_CC_REG_BASE      + 0x00005004)
#define HWIO_TURING_AON_CFG_RCGR_OFFS                                                                             (TURING_CC_REG_BASE_OFFS + 0x00005004)
#define HWIO_TURING_AON_CFG_RCGR_RMSK                                                                                 0x771f
#define HWIO_TURING_AON_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_AON_CFG_RCGR_ADDR, HWIO_TURING_AON_CFG_RCGR_RMSK)
#define HWIO_TURING_AON_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_CFG_RCGR_ADDR, m)
#define HWIO_TURING_AON_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_AON_CFG_RCGR_ADDR,v)
#define HWIO_TURING_AON_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_CFG_RCGR_ADDR,m,v,HWIO_TURING_AON_CFG_RCGR_IN)
#define HWIO_TURING_AON_CFG_RCGR_ALT_SRC_SEL_BMSK                                                                     0x4000
#define HWIO_TURING_AON_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                        0xe
#define HWIO_TURING_AON_CFG_RCGR_MODE_BMSK                                                                            0x3000
#define HWIO_TURING_AON_CFG_RCGR_MODE_SHFT                                                                               0xc
#define HWIO_TURING_AON_CFG_RCGR_SRC_SEL_BMSK                                                                          0x700
#define HWIO_TURING_AON_CFG_RCGR_SRC_SEL_SHFT                                                                            0x8
#define HWIO_TURING_AON_CFG_RCGR_SRC_DIV_BMSK                                                                           0x1f
#define HWIO_TURING_AON_CFG_RCGR_SRC_DIV_SHFT                                                                            0x0

#define HWIO_TURING_AON_M_ADDR                                                                                    (TURING_CC_REG_BASE      + 0x00005008)
#define HWIO_TURING_AON_M_OFFS                                                                                    (TURING_CC_REG_BASE_OFFS + 0x00005008)
#define HWIO_TURING_AON_M_RMSK                                                                                          0xff
#define HWIO_TURING_AON_M_IN          \
        in_dword_masked(HWIO_TURING_AON_M_ADDR, HWIO_TURING_AON_M_RMSK)
#define HWIO_TURING_AON_M_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_M_ADDR, m)
#define HWIO_TURING_AON_M_OUT(v)      \
        out_dword(HWIO_TURING_AON_M_ADDR,v)
#define HWIO_TURING_AON_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_M_ADDR,m,v,HWIO_TURING_AON_M_IN)
#define HWIO_TURING_AON_M_M_BMSK                                                                                        0xff
#define HWIO_TURING_AON_M_M_SHFT                                                                                         0x0

#define HWIO_TURING_AON_N_ADDR                                                                                    (TURING_CC_REG_BASE      + 0x0000500c)
#define HWIO_TURING_AON_N_OFFS                                                                                    (TURING_CC_REG_BASE_OFFS + 0x0000500c)
#define HWIO_TURING_AON_N_RMSK                                                                                          0xff
#define HWIO_TURING_AON_N_IN          \
        in_dword_masked(HWIO_TURING_AON_N_ADDR, HWIO_TURING_AON_N_RMSK)
#define HWIO_TURING_AON_N_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_N_ADDR, m)
#define HWIO_TURING_AON_N_OUT(v)      \
        out_dword(HWIO_TURING_AON_N_ADDR,v)
#define HWIO_TURING_AON_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_N_ADDR,m,v,HWIO_TURING_AON_N_IN)
#define HWIO_TURING_AON_N_NOT_N_MINUS_M_BMSK                                                                            0xff
#define HWIO_TURING_AON_N_NOT_N_MINUS_M_SHFT                                                                             0x0

#define HWIO_TURING_AON_D_ADDR                                                                                    (TURING_CC_REG_BASE      + 0x00005010)
#define HWIO_TURING_AON_D_OFFS                                                                                    (TURING_CC_REG_BASE_OFFS + 0x00005010)
#define HWIO_TURING_AON_D_RMSK                                                                                          0xff
#define HWIO_TURING_AON_D_IN          \
        in_dword_masked(HWIO_TURING_AON_D_ADDR, HWIO_TURING_AON_D_RMSK)
#define HWIO_TURING_AON_D_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_D_ADDR, m)
#define HWIO_TURING_AON_D_OUT(v)      \
        out_dword(HWIO_TURING_AON_D_ADDR,v)
#define HWIO_TURING_AON_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_D_ADDR,m,v,HWIO_TURING_AON_D_IN)
#define HWIO_TURING_AON_D_NOT_2D_BMSK                                                                                   0xff
#define HWIO_TURING_AON_D_NOT_2D_SHFT                                                                                    0x0

#define HWIO_TURING_AON_CMD_DFSR_ADDR                                                                             (TURING_CC_REG_BASE      + 0x00005014)
#define HWIO_TURING_AON_CMD_DFSR_OFFS                                                                             (TURING_CC_REG_BASE_OFFS + 0x00005014)
#define HWIO_TURING_AON_CMD_DFSR_RMSK                                                                                 0xbfef
#define HWIO_TURING_AON_CMD_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_CMD_DFSR_ADDR, HWIO_TURING_AON_CMD_DFSR_RMSK)
#define HWIO_TURING_AON_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_CMD_DFSR_ADDR, m)
#define HWIO_TURING_AON_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_CMD_DFSR_ADDR,v)
#define HWIO_TURING_AON_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_CMD_DFSR_ADDR,m,v,HWIO_TURING_AON_CMD_DFSR_IN)
#define HWIO_TURING_AON_CMD_DFSR_RCG_SW_CTRL_BMSK                                                                     0x8000
#define HWIO_TURING_AON_CMD_DFSR_RCG_SW_CTRL_SHFT                                                                        0xf
#define HWIO_TURING_AON_CMD_DFSR_SW_PERF_STATE_BMSK                                                                   0x3800
#define HWIO_TURING_AON_CMD_DFSR_SW_PERF_STATE_SHFT                                                                      0xb
#define HWIO_TURING_AON_CMD_DFSR_SW_OVERRIDE_BMSK                                                                      0x400
#define HWIO_TURING_AON_CMD_DFSR_SW_OVERRIDE_SHFT                                                                        0xa
#define HWIO_TURING_AON_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                                         0x200
#define HWIO_TURING_AON_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                                           0x9
#define HWIO_TURING_AON_CMD_DFSR_DFS_FSM_STATE_BMSK                                                                    0x1c0
#define HWIO_TURING_AON_CMD_DFSR_DFS_FSM_STATE_SHFT                                                                      0x6
#define HWIO_TURING_AON_CMD_DFSR_HW_CLK_CONTROL_BMSK                                                                    0x20
#define HWIO_TURING_AON_CMD_DFSR_HW_CLK_CONTROL_SHFT                                                                     0x5
#define HWIO_TURING_AON_CMD_DFSR_CURR_PERF_STATE_BMSK                                                                    0xe
#define HWIO_TURING_AON_CMD_DFSR_CURR_PERF_STATE_SHFT                                                                    0x1
#define HWIO_TURING_AON_CMD_DFSR_DFS_EN_BMSK                                                                             0x1
#define HWIO_TURING_AON_CMD_DFSR_DFS_EN_SHFT                                                                             0x0

#define HWIO_TURING_AON_PERF0_DFSR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00005018)
#define HWIO_TURING_AON_PERF0_DFSR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00005018)
#define HWIO_TURING_AON_PERF0_DFSR_RMSK                                                                               0x371f
#define HWIO_TURING_AON_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF0_DFSR_ADDR, HWIO_TURING_AON_PERF0_DFSR_RMSK)
#define HWIO_TURING_AON_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF0_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF0_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF0_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF0_DFSR_IN)
#define HWIO_TURING_AON_PERF0_DFSR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_AON_PERF0_DFSR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_AON_PERF0_DFSR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_AON_PERF0_DFSR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_AON_PERF0_DFSR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_AON_PERF0_DFSR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_AON_PERF1_DFSR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x0000501c)
#define HWIO_TURING_AON_PERF1_DFSR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x0000501c)
#define HWIO_TURING_AON_PERF1_DFSR_RMSK                                                                               0x371f
#define HWIO_TURING_AON_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF1_DFSR_ADDR, HWIO_TURING_AON_PERF1_DFSR_RMSK)
#define HWIO_TURING_AON_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF1_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF1_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF1_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF1_DFSR_IN)
#define HWIO_TURING_AON_PERF1_DFSR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_AON_PERF1_DFSR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_AON_PERF1_DFSR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_AON_PERF1_DFSR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_AON_PERF1_DFSR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_AON_PERF1_DFSR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_AON_PERF2_DFSR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00005020)
#define HWIO_TURING_AON_PERF2_DFSR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00005020)
#define HWIO_TURING_AON_PERF2_DFSR_RMSK                                                                               0x371f
#define HWIO_TURING_AON_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF2_DFSR_ADDR, HWIO_TURING_AON_PERF2_DFSR_RMSK)
#define HWIO_TURING_AON_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF2_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF2_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF2_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF2_DFSR_IN)
#define HWIO_TURING_AON_PERF2_DFSR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_AON_PERF2_DFSR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_AON_PERF2_DFSR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_AON_PERF2_DFSR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_AON_PERF2_DFSR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_AON_PERF2_DFSR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_AON_PERF3_DFSR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00005024)
#define HWIO_TURING_AON_PERF3_DFSR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00005024)
#define HWIO_TURING_AON_PERF3_DFSR_RMSK                                                                               0x371f
#define HWIO_TURING_AON_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF3_DFSR_ADDR, HWIO_TURING_AON_PERF3_DFSR_RMSK)
#define HWIO_TURING_AON_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF3_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF3_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF3_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF3_DFSR_IN)
#define HWIO_TURING_AON_PERF3_DFSR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_AON_PERF3_DFSR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_AON_PERF3_DFSR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_AON_PERF3_DFSR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_AON_PERF3_DFSR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_AON_PERF3_DFSR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_AON_PERF4_DFSR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00005028)
#define HWIO_TURING_AON_PERF4_DFSR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00005028)
#define HWIO_TURING_AON_PERF4_DFSR_RMSK                                                                               0x371f
#define HWIO_TURING_AON_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF4_DFSR_ADDR, HWIO_TURING_AON_PERF4_DFSR_RMSK)
#define HWIO_TURING_AON_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF4_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF4_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF4_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF4_DFSR_IN)
#define HWIO_TURING_AON_PERF4_DFSR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_AON_PERF4_DFSR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_AON_PERF4_DFSR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_AON_PERF4_DFSR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_AON_PERF4_DFSR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_AON_PERF4_DFSR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_AON_PERF5_DFSR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x0000502c)
#define HWIO_TURING_AON_PERF5_DFSR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x0000502c)
#define HWIO_TURING_AON_PERF5_DFSR_RMSK                                                                               0x371f
#define HWIO_TURING_AON_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF5_DFSR_ADDR, HWIO_TURING_AON_PERF5_DFSR_RMSK)
#define HWIO_TURING_AON_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF5_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF5_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF5_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF5_DFSR_IN)
#define HWIO_TURING_AON_PERF5_DFSR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_AON_PERF5_DFSR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_AON_PERF5_DFSR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_AON_PERF5_DFSR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_AON_PERF5_DFSR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_AON_PERF5_DFSR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_AON_PERF6_DFSR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00005030)
#define HWIO_TURING_AON_PERF6_DFSR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00005030)
#define HWIO_TURING_AON_PERF6_DFSR_RMSK                                                                               0x371f
#define HWIO_TURING_AON_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF6_DFSR_ADDR, HWIO_TURING_AON_PERF6_DFSR_RMSK)
#define HWIO_TURING_AON_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF6_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF6_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF6_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF6_DFSR_IN)
#define HWIO_TURING_AON_PERF6_DFSR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_AON_PERF6_DFSR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_AON_PERF6_DFSR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_AON_PERF6_DFSR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_AON_PERF6_DFSR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_AON_PERF6_DFSR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_AON_PERF7_DFSR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00005034)
#define HWIO_TURING_AON_PERF7_DFSR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00005034)
#define HWIO_TURING_AON_PERF7_DFSR_RMSK                                                                               0x371f
#define HWIO_TURING_AON_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF7_DFSR_ADDR, HWIO_TURING_AON_PERF7_DFSR_RMSK)
#define HWIO_TURING_AON_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF7_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF7_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF7_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF7_DFSR_IN)
#define HWIO_TURING_AON_PERF7_DFSR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_AON_PERF7_DFSR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_AON_PERF7_DFSR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_AON_PERF7_DFSR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_AON_PERF7_DFSR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_AON_PERF7_DFSR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_AON_PERF0_M_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005038)
#define HWIO_TURING_AON_PERF0_M_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005038)
#define HWIO_TURING_AON_PERF0_M_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF0_M_DFSR_ADDR, HWIO_TURING_AON_PERF0_M_DFSR_RMSK)
#define HWIO_TURING_AON_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF0_M_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF0_M_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF0_M_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF0_M_DFSR_IN)
#define HWIO_TURING_AON_PERF0_M_DFSR_M_BMSK                                                                             0xff
#define HWIO_TURING_AON_PERF0_M_DFSR_M_SHFT                                                                              0x0

#define HWIO_TURING_AON_PERF1_M_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x0000503c)
#define HWIO_TURING_AON_PERF1_M_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x0000503c)
#define HWIO_TURING_AON_PERF1_M_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF1_M_DFSR_ADDR, HWIO_TURING_AON_PERF1_M_DFSR_RMSK)
#define HWIO_TURING_AON_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF1_M_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF1_M_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF1_M_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF1_M_DFSR_IN)
#define HWIO_TURING_AON_PERF1_M_DFSR_M_BMSK                                                                             0xff
#define HWIO_TURING_AON_PERF1_M_DFSR_M_SHFT                                                                              0x0

#define HWIO_TURING_AON_PERF2_M_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005040)
#define HWIO_TURING_AON_PERF2_M_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005040)
#define HWIO_TURING_AON_PERF2_M_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF2_M_DFSR_ADDR, HWIO_TURING_AON_PERF2_M_DFSR_RMSK)
#define HWIO_TURING_AON_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF2_M_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF2_M_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF2_M_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF2_M_DFSR_IN)
#define HWIO_TURING_AON_PERF2_M_DFSR_M_BMSK                                                                             0xff
#define HWIO_TURING_AON_PERF2_M_DFSR_M_SHFT                                                                              0x0

#define HWIO_TURING_AON_PERF3_M_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005044)
#define HWIO_TURING_AON_PERF3_M_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005044)
#define HWIO_TURING_AON_PERF3_M_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF3_M_DFSR_ADDR, HWIO_TURING_AON_PERF3_M_DFSR_RMSK)
#define HWIO_TURING_AON_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF3_M_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF3_M_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF3_M_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF3_M_DFSR_IN)
#define HWIO_TURING_AON_PERF3_M_DFSR_M_BMSK                                                                             0xff
#define HWIO_TURING_AON_PERF3_M_DFSR_M_SHFT                                                                              0x0

#define HWIO_TURING_AON_PERF4_M_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005048)
#define HWIO_TURING_AON_PERF4_M_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005048)
#define HWIO_TURING_AON_PERF4_M_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF4_M_DFSR_ADDR, HWIO_TURING_AON_PERF4_M_DFSR_RMSK)
#define HWIO_TURING_AON_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF4_M_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF4_M_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF4_M_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF4_M_DFSR_IN)
#define HWIO_TURING_AON_PERF4_M_DFSR_M_BMSK                                                                             0xff
#define HWIO_TURING_AON_PERF4_M_DFSR_M_SHFT                                                                              0x0

#define HWIO_TURING_AON_PERF5_M_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x0000504c)
#define HWIO_TURING_AON_PERF5_M_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x0000504c)
#define HWIO_TURING_AON_PERF5_M_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF5_M_DFSR_ADDR, HWIO_TURING_AON_PERF5_M_DFSR_RMSK)
#define HWIO_TURING_AON_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF5_M_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF5_M_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF5_M_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF5_M_DFSR_IN)
#define HWIO_TURING_AON_PERF5_M_DFSR_M_BMSK                                                                             0xff
#define HWIO_TURING_AON_PERF5_M_DFSR_M_SHFT                                                                              0x0

#define HWIO_TURING_AON_PERF6_M_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005050)
#define HWIO_TURING_AON_PERF6_M_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005050)
#define HWIO_TURING_AON_PERF6_M_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF6_M_DFSR_ADDR, HWIO_TURING_AON_PERF6_M_DFSR_RMSK)
#define HWIO_TURING_AON_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF6_M_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF6_M_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF6_M_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF6_M_DFSR_IN)
#define HWIO_TURING_AON_PERF6_M_DFSR_M_BMSK                                                                             0xff
#define HWIO_TURING_AON_PERF6_M_DFSR_M_SHFT                                                                              0x0

#define HWIO_TURING_AON_PERF7_M_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005054)
#define HWIO_TURING_AON_PERF7_M_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005054)
#define HWIO_TURING_AON_PERF7_M_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF7_M_DFSR_ADDR, HWIO_TURING_AON_PERF7_M_DFSR_RMSK)
#define HWIO_TURING_AON_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF7_M_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF7_M_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF7_M_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF7_M_DFSR_IN)
#define HWIO_TURING_AON_PERF7_M_DFSR_M_BMSK                                                                             0xff
#define HWIO_TURING_AON_PERF7_M_DFSR_M_SHFT                                                                              0x0

#define HWIO_TURING_AON_PERF0_N_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005058)
#define HWIO_TURING_AON_PERF0_N_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005058)
#define HWIO_TURING_AON_PERF0_N_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF0_N_DFSR_ADDR, HWIO_TURING_AON_PERF0_N_DFSR_RMSK)
#define HWIO_TURING_AON_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF0_N_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF0_N_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF0_N_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF0_N_DFSR_IN)
#define HWIO_TURING_AON_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_TURING_AON_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_TURING_AON_PERF1_N_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x0000505c)
#define HWIO_TURING_AON_PERF1_N_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x0000505c)
#define HWIO_TURING_AON_PERF1_N_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF1_N_DFSR_ADDR, HWIO_TURING_AON_PERF1_N_DFSR_RMSK)
#define HWIO_TURING_AON_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF1_N_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF1_N_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF1_N_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF1_N_DFSR_IN)
#define HWIO_TURING_AON_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_TURING_AON_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_TURING_AON_PERF2_N_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005060)
#define HWIO_TURING_AON_PERF2_N_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005060)
#define HWIO_TURING_AON_PERF2_N_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF2_N_DFSR_ADDR, HWIO_TURING_AON_PERF2_N_DFSR_RMSK)
#define HWIO_TURING_AON_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF2_N_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF2_N_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF2_N_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF2_N_DFSR_IN)
#define HWIO_TURING_AON_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_TURING_AON_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_TURING_AON_PERF3_N_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005064)
#define HWIO_TURING_AON_PERF3_N_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005064)
#define HWIO_TURING_AON_PERF3_N_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF3_N_DFSR_ADDR, HWIO_TURING_AON_PERF3_N_DFSR_RMSK)
#define HWIO_TURING_AON_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF3_N_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF3_N_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF3_N_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF3_N_DFSR_IN)
#define HWIO_TURING_AON_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_TURING_AON_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_TURING_AON_PERF4_N_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005068)
#define HWIO_TURING_AON_PERF4_N_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005068)
#define HWIO_TURING_AON_PERF4_N_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF4_N_DFSR_ADDR, HWIO_TURING_AON_PERF4_N_DFSR_RMSK)
#define HWIO_TURING_AON_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF4_N_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF4_N_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF4_N_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF4_N_DFSR_IN)
#define HWIO_TURING_AON_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_TURING_AON_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_TURING_AON_PERF5_N_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x0000506c)
#define HWIO_TURING_AON_PERF5_N_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x0000506c)
#define HWIO_TURING_AON_PERF5_N_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF5_N_DFSR_ADDR, HWIO_TURING_AON_PERF5_N_DFSR_RMSK)
#define HWIO_TURING_AON_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF5_N_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF5_N_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF5_N_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF5_N_DFSR_IN)
#define HWIO_TURING_AON_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_TURING_AON_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_TURING_AON_PERF6_N_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005070)
#define HWIO_TURING_AON_PERF6_N_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005070)
#define HWIO_TURING_AON_PERF6_N_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF6_N_DFSR_ADDR, HWIO_TURING_AON_PERF6_N_DFSR_RMSK)
#define HWIO_TURING_AON_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF6_N_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF6_N_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF6_N_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF6_N_DFSR_IN)
#define HWIO_TURING_AON_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_TURING_AON_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_TURING_AON_PERF7_N_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005074)
#define HWIO_TURING_AON_PERF7_N_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005074)
#define HWIO_TURING_AON_PERF7_N_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF7_N_DFSR_ADDR, HWIO_TURING_AON_PERF7_N_DFSR_RMSK)
#define HWIO_TURING_AON_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF7_N_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF7_N_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF7_N_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF7_N_DFSR_IN)
#define HWIO_TURING_AON_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_TURING_AON_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_TURING_AON_PERF0_D_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005078)
#define HWIO_TURING_AON_PERF0_D_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005078)
#define HWIO_TURING_AON_PERF0_D_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF0_D_DFSR_ADDR, HWIO_TURING_AON_PERF0_D_DFSR_RMSK)
#define HWIO_TURING_AON_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF0_D_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF0_D_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF0_D_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF0_D_DFSR_IN)
#define HWIO_TURING_AON_PERF0_D_DFSR_NOT_2D_BMSK                                                                        0xff
#define HWIO_TURING_AON_PERF0_D_DFSR_NOT_2D_SHFT                                                                         0x0

#define HWIO_TURING_AON_PERF1_D_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x0000507c)
#define HWIO_TURING_AON_PERF1_D_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x0000507c)
#define HWIO_TURING_AON_PERF1_D_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF1_D_DFSR_ADDR, HWIO_TURING_AON_PERF1_D_DFSR_RMSK)
#define HWIO_TURING_AON_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF1_D_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF1_D_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF1_D_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF1_D_DFSR_IN)
#define HWIO_TURING_AON_PERF1_D_DFSR_NOT_2D_BMSK                                                                        0xff
#define HWIO_TURING_AON_PERF1_D_DFSR_NOT_2D_SHFT                                                                         0x0

#define HWIO_TURING_AON_PERF2_D_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005080)
#define HWIO_TURING_AON_PERF2_D_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005080)
#define HWIO_TURING_AON_PERF2_D_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF2_D_DFSR_ADDR, HWIO_TURING_AON_PERF2_D_DFSR_RMSK)
#define HWIO_TURING_AON_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF2_D_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF2_D_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF2_D_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF2_D_DFSR_IN)
#define HWIO_TURING_AON_PERF2_D_DFSR_NOT_2D_BMSK                                                                        0xff
#define HWIO_TURING_AON_PERF2_D_DFSR_NOT_2D_SHFT                                                                         0x0

#define HWIO_TURING_AON_PERF3_D_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005084)
#define HWIO_TURING_AON_PERF3_D_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005084)
#define HWIO_TURING_AON_PERF3_D_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF3_D_DFSR_ADDR, HWIO_TURING_AON_PERF3_D_DFSR_RMSK)
#define HWIO_TURING_AON_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF3_D_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF3_D_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF3_D_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF3_D_DFSR_IN)
#define HWIO_TURING_AON_PERF3_D_DFSR_NOT_2D_BMSK                                                                        0xff
#define HWIO_TURING_AON_PERF3_D_DFSR_NOT_2D_SHFT                                                                         0x0

#define HWIO_TURING_AON_PERF4_D_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005088)
#define HWIO_TURING_AON_PERF4_D_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005088)
#define HWIO_TURING_AON_PERF4_D_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF4_D_DFSR_ADDR, HWIO_TURING_AON_PERF4_D_DFSR_RMSK)
#define HWIO_TURING_AON_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF4_D_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF4_D_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF4_D_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF4_D_DFSR_IN)
#define HWIO_TURING_AON_PERF4_D_DFSR_NOT_2D_BMSK                                                                        0xff
#define HWIO_TURING_AON_PERF4_D_DFSR_NOT_2D_SHFT                                                                         0x0

#define HWIO_TURING_AON_PERF5_D_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x0000508c)
#define HWIO_TURING_AON_PERF5_D_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x0000508c)
#define HWIO_TURING_AON_PERF5_D_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF5_D_DFSR_ADDR, HWIO_TURING_AON_PERF5_D_DFSR_RMSK)
#define HWIO_TURING_AON_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF5_D_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF5_D_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF5_D_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF5_D_DFSR_IN)
#define HWIO_TURING_AON_PERF5_D_DFSR_NOT_2D_BMSK                                                                        0xff
#define HWIO_TURING_AON_PERF5_D_DFSR_NOT_2D_SHFT                                                                         0x0

#define HWIO_TURING_AON_PERF6_D_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005090)
#define HWIO_TURING_AON_PERF6_D_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005090)
#define HWIO_TURING_AON_PERF6_D_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF6_D_DFSR_ADDR, HWIO_TURING_AON_PERF6_D_DFSR_RMSK)
#define HWIO_TURING_AON_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF6_D_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF6_D_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF6_D_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF6_D_DFSR_IN)
#define HWIO_TURING_AON_PERF6_D_DFSR_NOT_2D_BMSK                                                                        0xff
#define HWIO_TURING_AON_PERF6_D_DFSR_NOT_2D_SHFT                                                                         0x0

#define HWIO_TURING_AON_PERF7_D_DFSR_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00005094)
#define HWIO_TURING_AON_PERF7_D_DFSR_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00005094)
#define HWIO_TURING_AON_PERF7_D_DFSR_RMSK                                                                               0xff
#define HWIO_TURING_AON_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_TURING_AON_PERF7_D_DFSR_ADDR, HWIO_TURING_AON_PERF7_D_DFSR_RMSK)
#define HWIO_TURING_AON_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_TURING_AON_PERF7_D_DFSR_ADDR, m)
#define HWIO_TURING_AON_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_TURING_AON_PERF7_D_DFSR_ADDR,v)
#define HWIO_TURING_AON_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_AON_PERF7_D_DFSR_ADDR,m,v,HWIO_TURING_AON_PERF7_D_DFSR_IN)
#define HWIO_TURING_AON_PERF7_D_DFSR_NOT_2D_BMSK                                                                        0xff
#define HWIO_TURING_AON_PERF7_D_DFSR_NOT_2D_SHFT                                                                         0x0

#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR                                                                  (TURING_CC_REG_BASE      + 0x00005098)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x00005098)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_RMSK                                                                  0x80000003
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_TURING_TURING_WRAPPER_AON_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_TURING_SLEEP_CMD_RCGR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00006000)
#define HWIO_TURING_SLEEP_CMD_RCGR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00006000)
#define HWIO_TURING_SLEEP_CMD_RCGR_RMSK                                                                           0x800000f3
#define HWIO_TURING_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_SLEEP_CMD_RCGR_ADDR, HWIO_TURING_SLEEP_CMD_RCGR_RMSK)
#define HWIO_TURING_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_TURING_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_TURING_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_TURING_SLEEP_CMD_RCGR_IN)
#define HWIO_TURING_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                                  0x80000000
#define HWIO_TURING_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                                        0x1f
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_D_BMSK                                                                         0x80
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_D_SHFT                                                                          0x7
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_N_BMSK                                                                         0x40
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_N_SHFT                                                                          0x6
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_M_BMSK                                                                         0x20
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_M_SHFT                                                                          0x5
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                                  0x10
#define HWIO_TURING_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                   0x4
#define HWIO_TURING_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                                          0x2
#define HWIO_TURING_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                                          0x1
#define HWIO_TURING_SLEEP_CMD_RCGR_UPDATE_BMSK                                                                           0x1
#define HWIO_TURING_SLEEP_CMD_RCGR_UPDATE_SHFT                                                                           0x0

#define HWIO_TURING_SLEEP_CFG_RCGR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00006004)
#define HWIO_TURING_SLEEP_CFG_RCGR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00006004)
#define HWIO_TURING_SLEEP_CFG_RCGR_RMSK                                                                              0x1371f
#define HWIO_TURING_SLEEP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_SLEEP_CFG_RCGR_ADDR, HWIO_TURING_SLEEP_CFG_RCGR_RMSK)
#define HWIO_TURING_SLEEP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_SLEEP_CFG_RCGR_ADDR, m)
#define HWIO_TURING_SLEEP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_SLEEP_CFG_RCGR_ADDR,v)
#define HWIO_TURING_SLEEP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_SLEEP_CFG_RCGR_ADDR,m,v,HWIO_TURING_SLEEP_CFG_RCGR_IN)
#define HWIO_TURING_SLEEP_CFG_RCGR_RCGLITE_DISABLE_BMSK                                                              0x10000
#define HWIO_TURING_SLEEP_CFG_RCGR_RCGLITE_DISABLE_SHFT                                                                 0x10
#define HWIO_TURING_SLEEP_CFG_RCGR_MODE_BMSK                                                                          0x3000
#define HWIO_TURING_SLEEP_CFG_RCGR_MODE_SHFT                                                                             0xc
#define HWIO_TURING_SLEEP_CFG_RCGR_SRC_SEL_BMSK                                                                        0x700
#define HWIO_TURING_SLEEP_CFG_RCGR_SRC_SEL_SHFT                                                                          0x8
#define HWIO_TURING_SLEEP_CFG_RCGR_SRC_DIV_BMSK                                                                         0x1f
#define HWIO_TURING_SLEEP_CFG_RCGR_SRC_DIV_SHFT                                                                          0x0

#define HWIO_TURING_XO_CMD_RCGR_ADDR                                                                              (TURING_CC_REG_BASE      + 0x00007000)
#define HWIO_TURING_XO_CMD_RCGR_OFFS                                                                              (TURING_CC_REG_BASE_OFFS + 0x00007000)
#define HWIO_TURING_XO_CMD_RCGR_RMSK                                                                              0x800000f3
#define HWIO_TURING_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_XO_CMD_RCGR_ADDR, HWIO_TURING_XO_CMD_RCGR_RMSK)
#define HWIO_TURING_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_XO_CMD_RCGR_ADDR, m)
#define HWIO_TURING_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_XO_CMD_RCGR_ADDR,v)
#define HWIO_TURING_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_XO_CMD_RCGR_ADDR,m,v,HWIO_TURING_XO_CMD_RCGR_IN)
#define HWIO_TURING_XO_CMD_RCGR_ROOT_OFF_BMSK                                                                     0x80000000
#define HWIO_TURING_XO_CMD_RCGR_ROOT_OFF_SHFT                                                                           0x1f
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_D_BMSK                                                                            0x80
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_D_SHFT                                                                             0x7
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_N_BMSK                                                                            0x40
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_N_SHFT                                                                             0x6
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_M_BMSK                                                                            0x20
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_M_SHFT                                                                             0x5
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                                     0x10
#define HWIO_TURING_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                      0x4
#define HWIO_TURING_XO_CMD_RCGR_ROOT_EN_BMSK                                                                             0x2
#define HWIO_TURING_XO_CMD_RCGR_ROOT_EN_SHFT                                                                             0x1
#define HWIO_TURING_XO_CMD_RCGR_UPDATE_BMSK                                                                              0x1
#define HWIO_TURING_XO_CMD_RCGR_UPDATE_SHFT                                                                              0x0

#define HWIO_TURING_XO_CFG_RCGR_ADDR                                                                              (TURING_CC_REG_BASE      + 0x00007004)
#define HWIO_TURING_XO_CFG_RCGR_OFFS                                                                              (TURING_CC_REG_BASE_OFFS + 0x00007004)
#define HWIO_TURING_XO_CFG_RCGR_RMSK                                                                                 0x1771f
#define HWIO_TURING_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_XO_CFG_RCGR_ADDR, HWIO_TURING_XO_CFG_RCGR_RMSK)
#define HWIO_TURING_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_XO_CFG_RCGR_ADDR, m)
#define HWIO_TURING_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_XO_CFG_RCGR_ADDR,v)
#define HWIO_TURING_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_XO_CFG_RCGR_ADDR,m,v,HWIO_TURING_XO_CFG_RCGR_IN)
#define HWIO_TURING_XO_CFG_RCGR_RCGLITE_DISABLE_BMSK                                                                 0x10000
#define HWIO_TURING_XO_CFG_RCGR_RCGLITE_DISABLE_SHFT                                                                    0x10
#define HWIO_TURING_XO_CFG_RCGR_ALT_SRC_SEL_BMSK                                                                      0x4000
#define HWIO_TURING_XO_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                         0xe
#define HWIO_TURING_XO_CFG_RCGR_MODE_BMSK                                                                             0x3000
#define HWIO_TURING_XO_CFG_RCGR_MODE_SHFT                                                                                0xc
#define HWIO_TURING_XO_CFG_RCGR_SRC_SEL_BMSK                                                                           0x700
#define HWIO_TURING_XO_CFG_RCGR_SRC_SEL_SHFT                                                                             0x8
#define HWIO_TURING_XO_CFG_RCGR_SRC_DIV_BMSK                                                                            0x1f
#define HWIO_TURING_XO_CFG_RCGR_SRC_DIV_SHFT                                                                             0x0

#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_ADDR                                                        (TURING_CC_REG_BASE      + 0x00008000)
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_OFFS                                                        (TURING_CC_REG_BASE_OFFS + 0x00008000)
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_RMSK                                                        0x80000003
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_TURING_TURING_WRAPPER_CNOC_SWAY_AON_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR                                                                       (TURING_CC_REG_BASE      + 0x00009000)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_OFFS                                                                       (TURING_CC_REG_BASE_OFFS + 0x00009000)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_RMSK                                                                       0x80000003
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR, HWIO_TURING_Q6SS_AHBM_AON_CBCR_RMSK)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_AHBM_AON_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_AHBM_AON_CBCR_IN)
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_HW_CTL_BMSK                                                                       0x2
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_HW_CTL_SHFT                                                                       0x1
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_TURING_Q6SS_AHBM_AON_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_ADDR                                                            (TURING_CC_REG_BASE      + 0x0000a000)
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_OFFS                                                            (TURING_CC_REG_BASE_OFFS + 0x0000a000)
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_RMSK                                                            0x80000003
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_TURING_TURING_WRAPPER_CNOC_AHBS_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR                                                                        (TURING_CC_REG_BASE      + 0x0000b000)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_OFFS                                                                        (TURING_CC_REG_BASE_OFFS + 0x0000b000)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_RMSK                                                                        0x80000003
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR, HWIO_TURING_Q6SS_Q6_AXIM_CBCR_RMSK)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_Q6_AXIM_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_Q6_AXIM_CBCR_IN)
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_HW_CTL_BMSK                                                                        0x2
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_HW_CTL_SHFT                                                                        0x1
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_TURING_Q6SS_Q6_AXIM_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR                                                       (TURING_CC_REG_BASE      + 0x0000c000)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_OFFS                                                       (TURING_CC_REG_BASE_OFFS + 0x0000c000)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_RMSK                                                       0x80000003
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR, HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_RMSK)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_IN)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR                                                       (TURING_CC_REG_BASE      + 0x0000d000)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_OFFS                                                       (TURING_CC_REG_BASE_OFFS + 0x0000d000)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_RMSK                                                       0x80000003
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR, HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_RMSK)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_IN)
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_TURING_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR                                                                       (TURING_CC_REG_BASE      + 0x00010000)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_OFFS                                                                       (TURING_CC_REG_BASE_OFFS + 0x00010000)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_RMSK                                                                       0x80000003
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR, HWIO_TURING_Q6SS_AHBS_AON_CBCR_RMSK)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_AHBS_AON_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_AHBS_AON_CBCR_IN)
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_HW_CTL_BMSK                                                                       0x2
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_HW_CTL_SHFT                                                                       0x1
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_TURING_Q6SS_AHBS_AON_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR                                                           (TURING_CC_REG_BASE      + 0x00011000)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_OFFS                                                           (TURING_CC_REG_BASE_OFFS + 0x00011000)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_N_BMSK                                                         0x40
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_N_SHFT                                                          0x6
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_M_BMSK                                                         0x20
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_M_SHFT                                                          0x5
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR                                                           (TURING_CC_REG_BASE      + 0x00011004)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_OFFS                                                           (TURING_CC_REG_BASE_OFFS + 0x00011004)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_RMSK                                                               0x771f
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ALT_SRC_SEL_BMSK                                                   0x4000
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_ALT_SRC_SEL_SHFT                                                      0xe
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR                                                                  (TURING_CC_REG_BASE      + 0x00011008)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x00011008)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_RMSK                                                                        0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_M_BMSK                                                                      0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_M_M_SHFT                                                                       0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR                                                                  (TURING_CC_REG_BASE      + 0x0001100c)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x0001100c)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_RMSK                                                                        0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR                                                                  (TURING_CC_REG_BASE      + 0x00011010)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x00011010)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_RMSK                                                                        0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_IN          \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR, HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_RMSK)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_INM(m)      \
        in_dword_masked(HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR, m)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_OUT(v)      \
        out_dword(HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR,v)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_ADDR,m,v,HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_IN)
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_TURING_QOS_FIXED_LAT_COUNTER_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR                                                         (TURING_CC_REG_BASE      + 0x00011014)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_OFFS                                                         (TURING_CC_REG_BASE_OFFS + 0x00011014)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_RMSK                                                         0x80000003
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_AHBS_AON_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR                                                   (TURING_CC_REG_BASE      + 0x00011018)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_OFFS                                                   (TURING_CC_REG_BASE_OFFS + 0x00011018)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_RMSK                                                   0x80000003
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_XO_LAT_COUNTER_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR                                       (TURING_CC_REG_BASE      + 0x0001101c)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_OFFS                                       (TURING_CC_REG_BASE_OFFS + 0x0001101c)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_RMSK                                       0x80000003
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_HW_CTL_BMSK                                       0x2
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_HW_CTL_SHFT                                       0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR                                         (TURING_CC_REG_BASE      + 0x00011020)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_OFFS                                         (TURING_CC_REG_BASE_OFFS + 0x00011020)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_RMSK                                         0x80000003
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_HW_CTL_BMSK                                         0x2
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_HW_CTL_SHFT                                         0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_TURING_TURING_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR                                                 (TURING_CC_REG_BASE      + 0x00012004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_OFFS                                                 (TURING_CC_REG_BASE_OFFS + 0x00012004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_RMSK                                                        0x1
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_VAPSS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_BMSK                   0x1
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6_VAPSS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_SHFT                   0x0

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR                                                 (TURING_CC_REG_BASE      + 0x00012008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OFFS                                                 (TURING_CC_REG_BASE_OFFS + 0x00012008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_RMSK                                                        0x1
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_VAPSS_SEQUENCE_ABORT_IRQ_EN_BMSK                            0x1
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_VAPSS_SEQUENCE_ABORT_IRQ_EN_SHFT                            0x0

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR                                               (TURING_CC_REG_BASE      + 0x00013004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_OFFS                                               (TURING_CC_REG_BASE_OFFS + 0x00013004)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_RMSK                                                      0x1
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_VAPSS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_BMSK                 0x1
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS_VAPSS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_SHFT                 0x0

#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR                                               (TURING_CC_REG_BASE      + 0x00013008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OFFS                                               (TURING_CC_REG_BASE_OFFS + 0x00013008)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_RMSK                                                      0x1
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_IN          \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR, HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_RMSK)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_INM(m)      \
        in_dword_masked(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR, m)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OUT(v)      \
        out_dword(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR,v)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR,m,v,HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_IN)
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_VAPSS_SEQUENCE_ABORT_IRQ_EN_BMSK                          0x1
#define HWIO_TURING_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_VAPSS_SEQUENCE_ABORT_IRQ_EN_SHFT                          0x0

#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR                                                      (TURING_CC_REG_BASE      + 0x00014000)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_OFFS                                                      (TURING_CC_REG_BASE_OFFS + 0x00014000)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_RMSK                                                      0x80000003
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_TURING_TURING_WRAPPER_BUS_TIMEOUT_AON_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_TURING_JBIST_PLL_SRC_SEL_ADDR                                                                        (TURING_CC_REG_BASE      + 0x00015000)
#define HWIO_TURING_JBIST_PLL_SRC_SEL_OFFS                                                                        (TURING_CC_REG_BASE_OFFS + 0x00015000)
#define HWIO_TURING_JBIST_PLL_SRC_SEL_RMSK                                                                               0x3
#define HWIO_TURING_JBIST_PLL_SRC_SEL_IN          \
        in_dword_masked(HWIO_TURING_JBIST_PLL_SRC_SEL_ADDR, HWIO_TURING_JBIST_PLL_SRC_SEL_RMSK)
#define HWIO_TURING_JBIST_PLL_SRC_SEL_INM(m)      \
        in_dword_masked(HWIO_TURING_JBIST_PLL_SRC_SEL_ADDR, m)
#define HWIO_TURING_JBIST_PLL_SRC_SEL_OUT(v)      \
        out_dword(HWIO_TURING_JBIST_PLL_SRC_SEL_ADDR,v)
#define HWIO_TURING_JBIST_PLL_SRC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_JBIST_PLL_SRC_SEL_ADDR,m,v,HWIO_TURING_JBIST_PLL_SRC_SEL_IN)
#define HWIO_TURING_JBIST_PLL_SRC_SEL_JBIST_PLL_CLK_SRC_SEL_BMSK                                                         0x3
#define HWIO_TURING_JBIST_PLL_SRC_SEL_JBIST_PLL_CLK_SRC_SEL_SHFT                                                         0x0

#define HWIO_TURING_JBIST_MODE_ADDR                                                                               (TURING_CC_REG_BASE      + 0x00015004)
#define HWIO_TURING_JBIST_MODE_OFFS                                                                               (TURING_CC_REG_BASE_OFFS + 0x00015004)
#define HWIO_TURING_JBIST_MODE_RMSK                                                                               0xffffffff
#define HWIO_TURING_JBIST_MODE_IN          \
        in_dword_masked(HWIO_TURING_JBIST_MODE_ADDR, HWIO_TURING_JBIST_MODE_RMSK)
#define HWIO_TURING_JBIST_MODE_INM(m)      \
        in_dword_masked(HWIO_TURING_JBIST_MODE_ADDR, m)
#define HWIO_TURING_JBIST_MODE_OUT(v)      \
        out_dword(HWIO_TURING_JBIST_MODE_ADDR,v)
#define HWIO_TURING_JBIST_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_JBIST_MODE_ADDR,m,v,HWIO_TURING_JBIST_MODE_IN)
#define HWIO_TURING_JBIST_MODE_RESERVE_BITS31_4_BMSK                                                              0xfffffff0
#define HWIO_TURING_JBIST_MODE_RESERVE_BITS31_4_SHFT                                                                     0x4
#define HWIO_TURING_JBIST_MODE_START_MEAS_BMSK                                                                           0x8
#define HWIO_TURING_JBIST_MODE_START_MEAS_SHFT                                                                           0x3
#define HWIO_TURING_JBIST_MODE_JBIST_TEST_BMSK                                                                           0x4
#define HWIO_TURING_JBIST_MODE_JBIST_TEST_SHFT                                                                           0x2
#define HWIO_TURING_JBIST_MODE_RESET_N_BMSK                                                                              0x2
#define HWIO_TURING_JBIST_MODE_RESET_N_SHFT                                                                              0x1
#define HWIO_TURING_JBIST_MODE_SLEEP_N_BMSK                                                                              0x1
#define HWIO_TURING_JBIST_MODE_SLEEP_N_SHFT                                                                              0x0

#define HWIO_TURING_JBIST_CONFIG_CTL_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00015008)
#define HWIO_TURING_JBIST_CONFIG_CTL_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00015008)
#define HWIO_TURING_JBIST_CONFIG_CTL_RMSK                                                                         0xffffffff
#define HWIO_TURING_JBIST_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_TURING_JBIST_CONFIG_CTL_ADDR, HWIO_TURING_JBIST_CONFIG_CTL_RMSK)
#define HWIO_TURING_JBIST_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_JBIST_CONFIG_CTL_ADDR, m)
#define HWIO_TURING_JBIST_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_JBIST_CONFIG_CTL_ADDR,v)
#define HWIO_TURING_JBIST_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_JBIST_CONFIG_CTL_ADDR,m,v,HWIO_TURING_JBIST_CONFIG_CTL_IN)
#define HWIO_TURING_JBIST_CONFIG_CTL_JBIST_CONFIG_CTL_BMSK                                                        0xffffffff
#define HWIO_TURING_JBIST_CONFIG_CTL_JBIST_CONFIG_CTL_SHFT                                                               0x0

#define HWIO_TURING_JBIST_USER_CTL_ADDR                                                                           (TURING_CC_REG_BASE      + 0x0001500c)
#define HWIO_TURING_JBIST_USER_CTL_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x0001500c)
#define HWIO_TURING_JBIST_USER_CTL_RMSK                                                                           0xffffffff
#define HWIO_TURING_JBIST_USER_CTL_IN          \
        in_dword_masked(HWIO_TURING_JBIST_USER_CTL_ADDR, HWIO_TURING_JBIST_USER_CTL_RMSK)
#define HWIO_TURING_JBIST_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_JBIST_USER_CTL_ADDR, m)
#define HWIO_TURING_JBIST_USER_CTL_OUT(v)      \
        out_dword(HWIO_TURING_JBIST_USER_CTL_ADDR,v)
#define HWIO_TURING_JBIST_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_JBIST_USER_CTL_ADDR,m,v,HWIO_TURING_JBIST_USER_CTL_IN)
#define HWIO_TURING_JBIST_USER_CTL_JBIST_USER_CTL_BMSK                                                            0xffffffff
#define HWIO_TURING_JBIST_USER_CTL_JBIST_USER_CTL_SHFT                                                                   0x0

#define HWIO_TURING_JBIST_USER_CTL_U_ADDR                                                                         (TURING_CC_REG_BASE      + 0x00015010)
#define HWIO_TURING_JBIST_USER_CTL_U_OFFS                                                                         (TURING_CC_REG_BASE_OFFS + 0x00015010)
#define HWIO_TURING_JBIST_USER_CTL_U_RMSK                                                                         0xffffffff
#define HWIO_TURING_JBIST_USER_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_JBIST_USER_CTL_U_ADDR, HWIO_TURING_JBIST_USER_CTL_U_RMSK)
#define HWIO_TURING_JBIST_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_JBIST_USER_CTL_U_ADDR, m)
#define HWIO_TURING_JBIST_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_JBIST_USER_CTL_U_ADDR,v)
#define HWIO_TURING_JBIST_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_JBIST_USER_CTL_U_ADDR,m,v,HWIO_TURING_JBIST_USER_CTL_U_IN)
#define HWIO_TURING_JBIST_USER_CTL_U_JBIST_USER_CTL_U_BMSK                                                        0xffffffff
#define HWIO_TURING_JBIST_USER_CTL_U_JBIST_USER_CTL_U_SHFT                                                               0x0

#define HWIO_TURING_JBIST_TEST_CTL_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00015014)
#define HWIO_TURING_JBIST_TEST_CTL_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00015014)
#define HWIO_TURING_JBIST_TEST_CTL_RMSK                                                                           0xffffffff
#define HWIO_TURING_JBIST_TEST_CTL_IN          \
        in_dword_masked(HWIO_TURING_JBIST_TEST_CTL_ADDR, HWIO_TURING_JBIST_TEST_CTL_RMSK)
#define HWIO_TURING_JBIST_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_JBIST_TEST_CTL_ADDR, m)
#define HWIO_TURING_JBIST_TEST_CTL_OUT(v)      \
        out_dword(HWIO_TURING_JBIST_TEST_CTL_ADDR,v)
#define HWIO_TURING_JBIST_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_JBIST_TEST_CTL_ADDR,m,v,HWIO_TURING_JBIST_TEST_CTL_IN)
#define HWIO_TURING_JBIST_TEST_CTL_JBIST_TEST_CTL_BMSK                                                            0xffffffff
#define HWIO_TURING_JBIST_TEST_CTL_JBIST_TEST_CTL_SHFT                                                                   0x0

#define HWIO_TURING_JBIST_STATUS_ADDR                                                                             (TURING_CC_REG_BASE      + 0x00015018)
#define HWIO_TURING_JBIST_STATUS_OFFS                                                                             (TURING_CC_REG_BASE_OFFS + 0x00015018)
#define HWIO_TURING_JBIST_STATUS_RMSK                                                                             0xffffffff
#define HWIO_TURING_JBIST_STATUS_IN          \
        in_dword_masked(HWIO_TURING_JBIST_STATUS_ADDR, HWIO_TURING_JBIST_STATUS_RMSK)
#define HWIO_TURING_JBIST_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_JBIST_STATUS_ADDR, m)
#define HWIO_TURING_JBIST_STATUS_JBIST_STATUS_BMSK                                                                0xffffffff
#define HWIO_TURING_JBIST_STATUS_JBIST_STATUS_SHFT                                                                       0x0

#define HWIO_TURING_JBIST_MEAS_DONE_ADDR                                                                          (TURING_CC_REG_BASE      + 0x0001501c)
#define HWIO_TURING_JBIST_MEAS_DONE_OFFS                                                                          (TURING_CC_REG_BASE_OFFS + 0x0001501c)
#define HWIO_TURING_JBIST_MEAS_DONE_RMSK                                                                          0xffffffff
#define HWIO_TURING_JBIST_MEAS_DONE_IN          \
        in_dword_masked(HWIO_TURING_JBIST_MEAS_DONE_ADDR, HWIO_TURING_JBIST_MEAS_DONE_RMSK)
#define HWIO_TURING_JBIST_MEAS_DONE_INM(m)      \
        in_dword_masked(HWIO_TURING_JBIST_MEAS_DONE_ADDR, m)
#define HWIO_TURING_JBIST_MEAS_DONE_OUT(v)      \
        out_dword(HWIO_TURING_JBIST_MEAS_DONE_ADDR,v)
#define HWIO_TURING_JBIST_MEAS_DONE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_JBIST_MEAS_DONE_ADDR,m,v,HWIO_TURING_JBIST_MEAS_DONE_IN)
#define HWIO_TURING_JBIST_MEAS_DONE_RESERVE_BITS31_1_BMSK                                                         0xfffffffe
#define HWIO_TURING_JBIST_MEAS_DONE_RESERVE_BITS31_1_SHFT                                                                0x1
#define HWIO_TURING_JBIST_MEAS_DONE_JBIST_MEAS_DONE_BMSK                                                                 0x1
#define HWIO_TURING_JBIST_MEAS_DONE_JBIST_MEAS_DONE_SHFT                                                                 0x0

#define HWIO_TURING_VAPSS_GDSCR_ADDR                                                                              (TURING_CC_REG_BASE      + 0x00016000)
#define HWIO_TURING_VAPSS_GDSCR_OFFS                                                                              (TURING_CC_REG_BASE_OFFS + 0x00016000)
#define HWIO_TURING_VAPSS_GDSCR_RMSK                                                                              0xf8ffffff
#define HWIO_TURING_VAPSS_GDSCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_GDSCR_ADDR, HWIO_TURING_VAPSS_GDSCR_RMSK)
#define HWIO_TURING_VAPSS_GDSCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_GDSCR_ADDR, m)
#define HWIO_TURING_VAPSS_GDSCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_GDSCR_ADDR,v)
#define HWIO_TURING_VAPSS_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_GDSCR_ADDR,m,v,HWIO_TURING_VAPSS_GDSCR_IN)
#define HWIO_TURING_VAPSS_GDSCR_PWR_ON_BMSK                                                                       0x80000000
#define HWIO_TURING_VAPSS_GDSCR_PWR_ON_SHFT                                                                             0x1f
#define HWIO_TURING_VAPSS_GDSCR_GDSC_STATE_BMSK                                                                   0x78000000
#define HWIO_TURING_VAPSS_GDSCR_GDSC_STATE_SHFT                                                                         0x1b
#define HWIO_TURING_VAPSS_GDSCR_EN_REST_WAIT_BMSK                                                                   0xf00000
#define HWIO_TURING_VAPSS_GDSCR_EN_REST_WAIT_SHFT                                                                       0x14
#define HWIO_TURING_VAPSS_GDSCR_EN_FEW_WAIT_BMSK                                                                     0xf0000
#define HWIO_TURING_VAPSS_GDSCR_EN_FEW_WAIT_SHFT                                                                        0x10
#define HWIO_TURING_VAPSS_GDSCR_CLK_DIS_WAIT_BMSK                                                                     0xf000
#define HWIO_TURING_VAPSS_GDSCR_CLK_DIS_WAIT_SHFT                                                                        0xc
#define HWIO_TURING_VAPSS_GDSCR_RETAIN_FF_ENABLE_BMSK                                                                  0x800
#define HWIO_TURING_VAPSS_GDSCR_RETAIN_FF_ENABLE_SHFT                                                                    0xb
#define HWIO_TURING_VAPSS_GDSCR_RESTORE_BMSK                                                                           0x400
#define HWIO_TURING_VAPSS_GDSCR_RESTORE_SHFT                                                                             0xa
#define HWIO_TURING_VAPSS_GDSCR_SAVE_BMSK                                                                              0x200
#define HWIO_TURING_VAPSS_GDSCR_SAVE_SHFT                                                                                0x9
#define HWIO_TURING_VAPSS_GDSCR_RETAIN_BMSK                                                                            0x100
#define HWIO_TURING_VAPSS_GDSCR_RETAIN_SHFT                                                                              0x8
#define HWIO_TURING_VAPSS_GDSCR_EN_REST_BMSK                                                                            0x80
#define HWIO_TURING_VAPSS_GDSCR_EN_REST_SHFT                                                                             0x7
#define HWIO_TURING_VAPSS_GDSCR_EN_FEW_BMSK                                                                             0x40
#define HWIO_TURING_VAPSS_GDSCR_EN_FEW_SHFT                                                                              0x6
#define HWIO_TURING_VAPSS_GDSCR_CLAMP_IO_BMSK                                                                           0x20
#define HWIO_TURING_VAPSS_GDSCR_CLAMP_IO_SHFT                                                                            0x5
#define HWIO_TURING_VAPSS_GDSCR_CLK_DISABLE_BMSK                                                                        0x10
#define HWIO_TURING_VAPSS_GDSCR_CLK_DISABLE_SHFT                                                                         0x4
#define HWIO_TURING_VAPSS_GDSCR_PD_ARES_BMSK                                                                             0x8
#define HWIO_TURING_VAPSS_GDSCR_PD_ARES_SHFT                                                                             0x3
#define HWIO_TURING_VAPSS_GDSCR_SW_OVERRIDE_BMSK                                                                         0x4
#define HWIO_TURING_VAPSS_GDSCR_SW_OVERRIDE_SHFT                                                                         0x2
#define HWIO_TURING_VAPSS_GDSCR_HW_CONTROL_BMSK                                                                          0x2
#define HWIO_TURING_VAPSS_GDSCR_HW_CONTROL_SHFT                                                                          0x1
#define HWIO_TURING_VAPSS_GDSCR_SW_COLLAPSE_BMSK                                                                         0x1
#define HWIO_TURING_VAPSS_GDSCR_SW_COLLAPSE_SHFT                                                                         0x0

#define HWIO_TURING_VAPSS_CFG_GDSCR_ADDR                                                                          (TURING_CC_REG_BASE      + 0x00016004)
#define HWIO_TURING_VAPSS_CFG_GDSCR_OFFS                                                                          (TURING_CC_REG_BASE_OFFS + 0x00016004)
#define HWIO_TURING_VAPSS_CFG_GDSCR_RMSK                                                                          0xffffffff
#define HWIO_TURING_VAPSS_CFG_GDSCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_CFG_GDSCR_ADDR, HWIO_TURING_VAPSS_CFG_GDSCR_RMSK)
#define HWIO_TURING_VAPSS_CFG_GDSCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_CFG_GDSCR_ADDR, m)
#define HWIO_TURING_VAPSS_CFG_GDSCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_CFG_GDSCR_ADDR,v)
#define HWIO_TURING_VAPSS_CFG_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_CFG_GDSCR_ADDR,m,v,HWIO_TURING_VAPSS_CFG_GDSCR_IN)
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_SPARE_CTRL_IN_BMSK                                                       0xf0000000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_SPARE_CTRL_IN_SHFT                                                             0x1c
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_BMSK                                                       0xc000000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_SHFT                                                            0x1a
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PWR_UP_START_BMSK                                                         0x2000000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PWR_UP_START_SHFT                                                              0x19
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PWR_DWN_START_BMSK                                                        0x1000000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PWR_DWN_START_SHFT                                                             0x18
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_BMSK                                                  0xf00000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_SHFT                                                      0x14
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_BMSK                                                     0x80000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_SHFT                                                        0x13
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_ENR_ACK_STATUS_BMSK                                                         0x40000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_ENR_ACK_STATUS_SHFT                                                            0x12
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_ENF_ACK_STATUS_BMSK                                                         0x20000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_ENF_ACK_STATUS_SHFT                                                            0x11
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_BMSK                                                      0x10000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_SHFT                                                         0x10
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_BMSK                                                     0x8000
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_SHFT                                                        0xf
#define HWIO_TURING_VAPSS_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_BMSK                                                    0x7800
#define HWIO_TURING_VAPSS_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_SHFT                                                       0xb
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_HANDSHAKE_DIS_BMSK                                                            0x400
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_HANDSHAKE_DIS_SHFT                                                              0xa
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_BMSK                                                     0x200
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_SHFT                                                       0x9
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_BMSK                                                     0x100
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_SHFT                                                       0x8
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_BMSK                                                         0x80
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_SHFT                                                          0x7
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_BMSK                                                0x60
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_SHFT                                                 0x5
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_BMSK                                                          0x10
#define HWIO_TURING_VAPSS_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_SHFT                                                           0x4
#define HWIO_TURING_VAPSS_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_BMSK                                                    0x8
#define HWIO_TURING_VAPSS_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_SHFT                                                    0x3
#define HWIO_TURING_VAPSS_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_BMSK                                                  0x4
#define HWIO_TURING_VAPSS_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_SHFT                                                  0x2
#define HWIO_TURING_VAPSS_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_BMSK                                                      0x2
#define HWIO_TURING_VAPSS_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_SHFT                                                      0x1
#define HWIO_TURING_VAPSS_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_BMSK                                                   0x1
#define HWIO_TURING_VAPSS_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_SHFT                                                   0x0

#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_ADDR                                                                       (TURING_CC_REG_BASE      + 0x00016008)
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_OFFS                                                                       (TURING_CC_REG_BASE_OFFS + 0x00016008)
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_RMSK                                                                       0x80000003
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_GDSC_XO_CBCR_ADDR, HWIO_TURING_VAPSS_GDSC_XO_CBCR_RMSK)
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_GDSC_XO_CBCR_ADDR, m)
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_GDSC_XO_CBCR_ADDR,v)
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_GDSC_XO_CBCR_ADDR,m,v,HWIO_TURING_VAPSS_GDSC_XO_CBCR_IN)
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_HW_CTL_BMSK                                                                       0x2
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_HW_CTL_SHFT                                                                       0x1
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_TURING_VAPSS_GDSC_XO_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_TURING_VAPSS_GDS_HW_CTRL_ADDR                                                                        (TURING_CC_REG_BASE      + 0x0001600c)
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_OFFS                                                                        (TURING_CC_REG_BASE_OFFS + 0x0001600c)
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_RMSK                                                                        0xffffffff
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_GDS_HW_CTRL_ADDR, HWIO_TURING_VAPSS_GDS_HW_CTRL_RMSK)
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_GDS_HW_CTRL_ADDR, m)
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_GDS_HW_CTRL_ADDR,v)
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_GDS_HW_CTRL_ADDR,m,v,HWIO_TURING_VAPSS_GDS_HW_CTRL_IN)
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_POWER_ON_STATUS_BMSK                                                        0x80000000
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_POWER_ON_STATUS_SHFT                                                              0x1f
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT1_PWR_DOWN_ACK_STATUS_BMSK                                              0x78000000
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT1_PWR_DOWN_ACK_STATUS_SHFT                                                    0x1b
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT1_PWR_UP_ACK_STATUS_BMSK                                                 0x7800000
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT1_PWR_UP_ACK_STATUS_SHFT                                                      0x17
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT2_PWR_DOWN_ACK_STATUS_BMSK                                                0x780000
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT2_PWR_DOWN_ACK_STATUS_SHFT                                                    0x13
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT2_PWR_UP_ACK_STATUS_BMSK                                                   0x78000
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT2_PWR_UP_ACK_STATUS_SHFT                                                       0xf
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_COLLAPSE_OUT_BMSK                                                               0x4000
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_COLLAPSE_OUT_SHFT                                                                  0xe
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_RESERVE_BITS13_BMSK                                                             0x2000
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_RESERVE_BITS13_SHFT                                                                0xd
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT_ACK_TIME_OUT_BMSK                                                          0x1fe0
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_HALT_ACK_TIME_OUT_SHFT                                                             0x5
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_GDS_HW_STATE_BMSK                                                                 0x1e
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_GDS_HW_STATE_SHFT                                                                  0x1
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_SW_OVERRIDE_BMSK                                                                   0x1
#define HWIO_TURING_VAPSS_GDS_HW_CTRL_SW_OVERRIDE_SHFT                                                                   0x0

#define HWIO_TURING_VAPSS_BCR_ADDR                                                                                (TURING_CC_REG_BASE      + 0x00017000)
#define HWIO_TURING_VAPSS_BCR_OFFS                                                                                (TURING_CC_REG_BASE_OFFS + 0x00017000)
#define HWIO_TURING_VAPSS_BCR_RMSK                                                                                0x80000003
#define HWIO_TURING_VAPSS_BCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_BCR_ADDR, HWIO_TURING_VAPSS_BCR_RMSK)
#define HWIO_TURING_VAPSS_BCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_BCR_ADDR, m)
#define HWIO_TURING_VAPSS_BCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_BCR_ADDR,v)
#define HWIO_TURING_VAPSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_BCR_ADDR,m,v,HWIO_TURING_VAPSS_BCR_IN)
#define HWIO_TURING_VAPSS_BCR_DFD_STATUS_BMSK                                                                     0x80000000
#define HWIO_TURING_VAPSS_BCR_DFD_STATUS_SHFT                                                                           0x1f
#define HWIO_TURING_VAPSS_BCR_DFD_EN_BMSK                                                                                0x2
#define HWIO_TURING_VAPSS_BCR_DFD_EN_SHFT                                                                                0x1
#define HWIO_TURING_VAPSS_BCR_BLK_ARES_BMSK                                                                              0x1
#define HWIO_TURING_VAPSS_BCR_BLK_ARES_SHFT                                                                              0x0

#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_ADDR                                                                       (TURING_CC_REG_BASE      + 0x00017004)
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_OFFS                                                                       (TURING_CC_REG_BASE_OFFS + 0x00017004)
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_RMSK                                                                       0x80000003
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_BCR_SLP_CBCR_ADDR, HWIO_TURING_VAPSS_BCR_SLP_CBCR_RMSK)
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_BCR_SLP_CBCR_ADDR, m)
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_BCR_SLP_CBCR_ADDR,v)
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_BCR_SLP_CBCR_ADDR,m,v,HWIO_TURING_VAPSS_BCR_SLP_CBCR_IN)
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_HW_CTL_BMSK                                                                       0x2
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_HW_CTL_SHFT                                                                       0x1
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_TURING_VAPSS_BCR_SLP_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_TURING_VAPSS_AXI_CBCR_ADDR                                                                           (TURING_CC_REG_BASE      + 0x00017008)
#define HWIO_TURING_VAPSS_AXI_CBCR_OFFS                                                                           (TURING_CC_REG_BASE_OFFS + 0x00017008)
#define HWIO_TURING_VAPSS_AXI_CBCR_RMSK                                                                           0x80007ff3
#define HWIO_TURING_VAPSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_AXI_CBCR_ADDR, HWIO_TURING_VAPSS_AXI_CBCR_RMSK)
#define HWIO_TURING_VAPSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_AXI_CBCR_ADDR, m)
#define HWIO_TURING_VAPSS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_AXI_CBCR_ADDR,v)
#define HWIO_TURING_VAPSS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_AXI_CBCR_ADDR,m,v,HWIO_TURING_VAPSS_AXI_CBCR_IN)
#define HWIO_TURING_VAPSS_AXI_CBCR_CLK_OFF_BMSK                                                                   0x80000000
#define HWIO_TURING_VAPSS_AXI_CBCR_CLK_OFF_SHFT                                                                         0x1f
#define HWIO_TURING_VAPSS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                             0x4000
#define HWIO_TURING_VAPSS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                                0xe
#define HWIO_TURING_VAPSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                           0x2000
#define HWIO_TURING_VAPSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                              0xd
#define HWIO_TURING_VAPSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                          0x1000
#define HWIO_TURING_VAPSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                             0xc
#define HWIO_TURING_VAPSS_AXI_CBCR_WAKEUP_BMSK                                                                         0xf00
#define HWIO_TURING_VAPSS_AXI_CBCR_WAKEUP_SHFT                                                                           0x8
#define HWIO_TURING_VAPSS_AXI_CBCR_SLEEP_BMSK                                                                           0xf0
#define HWIO_TURING_VAPSS_AXI_CBCR_SLEEP_SHFT                                                                            0x4
#define HWIO_TURING_VAPSS_AXI_CBCR_HW_CTL_BMSK                                                                           0x2
#define HWIO_TURING_VAPSS_AXI_CBCR_HW_CTL_SHFT                                                                           0x1
#define HWIO_TURING_VAPSS_AXI_CBCR_CLK_ENABLE_BMSK                                                                       0x1
#define HWIO_TURING_VAPSS_AXI_CBCR_CLK_ENABLE_SHFT                                                                       0x0

#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_ADDR                                                                      (TURING_CC_REG_BASE      + 0x0001700c)
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_OFFS                                                                      (TURING_CC_REG_BASE_OFFS + 0x0001700c)
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_RMSK                                                                      0x80000003
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_AHBS_AON_CBCR_ADDR, HWIO_TURING_VAPSS_AHBS_AON_CBCR_RMSK)
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_AHBS_AON_CBCR_ADDR, m)
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_AHBS_AON_CBCR_ADDR,v)
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_AHBS_AON_CBCR_ADDR,m,v,HWIO_TURING_VAPSS_AHBS_AON_CBCR_IN)
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_TURING_VAPSS_AHBS_AON_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_TURING_VAP_CORE_CMD_RCGR_ADDR                                                                        (TURING_CC_REG_BASE      + 0x00018000)
#define HWIO_TURING_VAP_CORE_CMD_RCGR_OFFS                                                                        (TURING_CC_REG_BASE_OFFS + 0x00018000)
#define HWIO_TURING_VAP_CORE_CMD_RCGR_RMSK                                                                        0x800000f3
#define HWIO_TURING_VAP_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_VAP_CORE_CMD_RCGR_ADDR, HWIO_TURING_VAP_CORE_CMD_RCGR_RMSK)
#define HWIO_TURING_VAP_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_CORE_CMD_RCGR_ADDR, m)
#define HWIO_TURING_VAP_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_VAP_CORE_CMD_RCGR_ADDR,v)
#define HWIO_TURING_VAP_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_CORE_CMD_RCGR_ADDR,m,v,HWIO_TURING_VAP_CORE_CMD_RCGR_IN)
#define HWIO_TURING_VAP_CORE_CMD_RCGR_ROOT_OFF_BMSK                                                               0x80000000
#define HWIO_TURING_VAP_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                                     0x1f
#define HWIO_TURING_VAP_CORE_CMD_RCGR_DIRTY_D_BMSK                                                                      0x80
#define HWIO_TURING_VAP_CORE_CMD_RCGR_DIRTY_D_SHFT                                                                       0x7
#define HWIO_TURING_VAP_CORE_CMD_RCGR_DIRTY_N_BMSK                                                                      0x40
#define HWIO_TURING_VAP_CORE_CMD_RCGR_DIRTY_N_SHFT                                                                       0x6
#define HWIO_TURING_VAP_CORE_CMD_RCGR_DIRTY_M_BMSK                                                                      0x20
#define HWIO_TURING_VAP_CORE_CMD_RCGR_DIRTY_M_SHFT                                                                       0x5
#define HWIO_TURING_VAP_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                               0x10
#define HWIO_TURING_VAP_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                0x4
#define HWIO_TURING_VAP_CORE_CMD_RCGR_ROOT_EN_BMSK                                                                       0x2
#define HWIO_TURING_VAP_CORE_CMD_RCGR_ROOT_EN_SHFT                                                                       0x1
#define HWIO_TURING_VAP_CORE_CMD_RCGR_UPDATE_BMSK                                                                        0x1
#define HWIO_TURING_VAP_CORE_CMD_RCGR_UPDATE_SHFT                                                                        0x0

#define HWIO_TURING_VAP_CORE_CFG_RCGR_ADDR                                                                        (TURING_CC_REG_BASE      + 0x00018004)
#define HWIO_TURING_VAP_CORE_CFG_RCGR_OFFS                                                                        (TURING_CC_REG_BASE_OFFS + 0x00018004)
#define HWIO_TURING_VAP_CORE_CFG_RCGR_RMSK                                                                            0x771f
#define HWIO_TURING_VAP_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_VAP_CORE_CFG_RCGR_ADDR, HWIO_TURING_VAP_CORE_CFG_RCGR_RMSK)
#define HWIO_TURING_VAP_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_CORE_CFG_RCGR_ADDR, m)
#define HWIO_TURING_VAP_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_VAP_CORE_CFG_RCGR_ADDR,v)
#define HWIO_TURING_VAP_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_CORE_CFG_RCGR_ADDR,m,v,HWIO_TURING_VAP_CORE_CFG_RCGR_IN)
#define HWIO_TURING_VAP_CORE_CFG_RCGR_ALT_SRC_SEL_BMSK                                                                0x4000
#define HWIO_TURING_VAP_CORE_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                   0xe
#define HWIO_TURING_VAP_CORE_CFG_RCGR_MODE_BMSK                                                                       0x3000
#define HWIO_TURING_VAP_CORE_CFG_RCGR_MODE_SHFT                                                                          0xc
#define HWIO_TURING_VAP_CORE_CFG_RCGR_SRC_SEL_BMSK                                                                     0x700
#define HWIO_TURING_VAP_CORE_CFG_RCGR_SRC_SEL_SHFT                                                                       0x8
#define HWIO_TURING_VAP_CORE_CFG_RCGR_SRC_DIV_BMSK                                                                      0x1f
#define HWIO_TURING_VAP_CORE_CFG_RCGR_SRC_DIV_SHFT                                                                       0x0

#define HWIO_TURING_VAP_CORE_M_ADDR                                                                               (TURING_CC_REG_BASE      + 0x00018008)
#define HWIO_TURING_VAP_CORE_M_OFFS                                                                               (TURING_CC_REG_BASE_OFFS + 0x00018008)
#define HWIO_TURING_VAP_CORE_M_RMSK                                                                                     0xff
#define HWIO_TURING_VAP_CORE_M_IN          \
        in_dword_masked(HWIO_TURING_VAP_CORE_M_ADDR, HWIO_TURING_VAP_CORE_M_RMSK)
#define HWIO_TURING_VAP_CORE_M_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_CORE_M_ADDR, m)
#define HWIO_TURING_VAP_CORE_M_OUT(v)      \
        out_dword(HWIO_TURING_VAP_CORE_M_ADDR,v)
#define HWIO_TURING_VAP_CORE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_CORE_M_ADDR,m,v,HWIO_TURING_VAP_CORE_M_IN)
#define HWIO_TURING_VAP_CORE_M_M_BMSK                                                                                   0xff
#define HWIO_TURING_VAP_CORE_M_M_SHFT                                                                                    0x0

#define HWIO_TURING_VAP_CORE_N_ADDR                                                                               (TURING_CC_REG_BASE      + 0x0001800c)
#define HWIO_TURING_VAP_CORE_N_OFFS                                                                               (TURING_CC_REG_BASE_OFFS + 0x0001800c)
#define HWIO_TURING_VAP_CORE_N_RMSK                                                                                     0xff
#define HWIO_TURING_VAP_CORE_N_IN          \
        in_dword_masked(HWIO_TURING_VAP_CORE_N_ADDR, HWIO_TURING_VAP_CORE_N_RMSK)
#define HWIO_TURING_VAP_CORE_N_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_CORE_N_ADDR, m)
#define HWIO_TURING_VAP_CORE_N_OUT(v)      \
        out_dword(HWIO_TURING_VAP_CORE_N_ADDR,v)
#define HWIO_TURING_VAP_CORE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_CORE_N_ADDR,m,v,HWIO_TURING_VAP_CORE_N_IN)
#define HWIO_TURING_VAP_CORE_N_NOT_N_MINUS_M_BMSK                                                                       0xff
#define HWIO_TURING_VAP_CORE_N_NOT_N_MINUS_M_SHFT                                                                        0x0

#define HWIO_TURING_VAP_CORE_D_ADDR                                                                               (TURING_CC_REG_BASE      + 0x00018010)
#define HWIO_TURING_VAP_CORE_D_OFFS                                                                               (TURING_CC_REG_BASE_OFFS + 0x00018010)
#define HWIO_TURING_VAP_CORE_D_RMSK                                                                                     0xff
#define HWIO_TURING_VAP_CORE_D_IN          \
        in_dword_masked(HWIO_TURING_VAP_CORE_D_ADDR, HWIO_TURING_VAP_CORE_D_RMSK)
#define HWIO_TURING_VAP_CORE_D_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_CORE_D_ADDR, m)
#define HWIO_TURING_VAP_CORE_D_OUT(v)      \
        out_dword(HWIO_TURING_VAP_CORE_D_ADDR,v)
#define HWIO_TURING_VAP_CORE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_CORE_D_ADDR,m,v,HWIO_TURING_VAP_CORE_D_IN)
#define HWIO_TURING_VAP_CORE_D_NOT_2D_BMSK                                                                              0xff
#define HWIO_TURING_VAP_CORE_D_NOT_2D_SHFT                                                                               0x0

#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_ADDR                                                                      (TURING_CC_REG_BASE      + 0x00018014)
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_OFFS                                                                      (TURING_CC_REG_BASE_OFFS + 0x00018014)
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_RMSK                                                                      0x80007ff3
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_VAP_CORE_CBCR_ADDR, HWIO_TURING_VAPSS_VAP_CORE_CBCR_RMSK)
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_VAP_CORE_CBCR_ADDR, m)
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_VAP_CORE_CBCR_ADDR,v)
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_VAP_CORE_CBCR_ADDR,m,v,HWIO_TURING_VAPSS_VAP_CORE_CBCR_IN)
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                                        0x4000
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                           0xe
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                      0x2000
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                         0xd
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                     0x1000
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                        0xc
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_WAKEUP_BMSK                                                                    0xf00
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_WAKEUP_SHFT                                                                      0x8
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_SLEEP_BMSK                                                                      0xf0
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_SLEEP_SHFT                                                                       0x4
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_TURING_VAPSS_VAP_CORE_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_TURING_VAP_TCMS_CMD_RCGR_ADDR                                                                        (TURING_CC_REG_BASE      + 0x00019000)
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_OFFS                                                                        (TURING_CC_REG_BASE_OFFS + 0x00019000)
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_RMSK                                                                        0x800000f3
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_VAP_TCMS_CMD_RCGR_ADDR, HWIO_TURING_VAP_TCMS_CMD_RCGR_RMSK)
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_TCMS_CMD_RCGR_ADDR, m)
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_VAP_TCMS_CMD_RCGR_ADDR,v)
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_TCMS_CMD_RCGR_ADDR,m,v,HWIO_TURING_VAP_TCMS_CMD_RCGR_IN)
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_ROOT_OFF_BMSK                                                               0x80000000
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_ROOT_OFF_SHFT                                                                     0x1f
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_DIRTY_D_BMSK                                                                      0x80
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_DIRTY_D_SHFT                                                                       0x7
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_DIRTY_N_BMSK                                                                      0x40
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_DIRTY_N_SHFT                                                                       0x6
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_DIRTY_M_BMSK                                                                      0x20
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_DIRTY_M_SHFT                                                                       0x5
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                               0x10
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                0x4
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_ROOT_EN_BMSK                                                                       0x2
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_ROOT_EN_SHFT                                                                       0x1
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_UPDATE_BMSK                                                                        0x1
#define HWIO_TURING_VAP_TCMS_CMD_RCGR_UPDATE_SHFT                                                                        0x0

#define HWIO_TURING_VAP_TCMS_CFG_RCGR_ADDR                                                                        (TURING_CC_REG_BASE      + 0x00019004)
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_OFFS                                                                        (TURING_CC_REG_BASE_OFFS + 0x00019004)
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_RMSK                                                                            0x771f
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_VAP_TCMS_CFG_RCGR_ADDR, HWIO_TURING_VAP_TCMS_CFG_RCGR_RMSK)
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_TCMS_CFG_RCGR_ADDR, m)
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_VAP_TCMS_CFG_RCGR_ADDR,v)
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_TCMS_CFG_RCGR_ADDR,m,v,HWIO_TURING_VAP_TCMS_CFG_RCGR_IN)
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_ALT_SRC_SEL_BMSK                                                                0x4000
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                   0xe
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_MODE_BMSK                                                                       0x3000
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_MODE_SHFT                                                                          0xc
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_SRC_SEL_BMSK                                                                     0x700
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_SRC_SEL_SHFT                                                                       0x8
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_SRC_DIV_BMSK                                                                      0x1f
#define HWIO_TURING_VAP_TCMS_CFG_RCGR_SRC_DIV_SHFT                                                                       0x0

#define HWIO_TURING_VAP_TCMS_M_ADDR                                                                               (TURING_CC_REG_BASE      + 0x00019008)
#define HWIO_TURING_VAP_TCMS_M_OFFS                                                                               (TURING_CC_REG_BASE_OFFS + 0x00019008)
#define HWIO_TURING_VAP_TCMS_M_RMSK                                                                                     0xff
#define HWIO_TURING_VAP_TCMS_M_IN          \
        in_dword_masked(HWIO_TURING_VAP_TCMS_M_ADDR, HWIO_TURING_VAP_TCMS_M_RMSK)
#define HWIO_TURING_VAP_TCMS_M_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_TCMS_M_ADDR, m)
#define HWIO_TURING_VAP_TCMS_M_OUT(v)      \
        out_dword(HWIO_TURING_VAP_TCMS_M_ADDR,v)
#define HWIO_TURING_VAP_TCMS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_TCMS_M_ADDR,m,v,HWIO_TURING_VAP_TCMS_M_IN)
#define HWIO_TURING_VAP_TCMS_M_M_BMSK                                                                                   0xff
#define HWIO_TURING_VAP_TCMS_M_M_SHFT                                                                                    0x0

#define HWIO_TURING_VAP_TCMS_N_ADDR                                                                               (TURING_CC_REG_BASE      + 0x0001900c)
#define HWIO_TURING_VAP_TCMS_N_OFFS                                                                               (TURING_CC_REG_BASE_OFFS + 0x0001900c)
#define HWIO_TURING_VAP_TCMS_N_RMSK                                                                                     0xff
#define HWIO_TURING_VAP_TCMS_N_IN          \
        in_dword_masked(HWIO_TURING_VAP_TCMS_N_ADDR, HWIO_TURING_VAP_TCMS_N_RMSK)
#define HWIO_TURING_VAP_TCMS_N_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_TCMS_N_ADDR, m)
#define HWIO_TURING_VAP_TCMS_N_OUT(v)      \
        out_dword(HWIO_TURING_VAP_TCMS_N_ADDR,v)
#define HWIO_TURING_VAP_TCMS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_TCMS_N_ADDR,m,v,HWIO_TURING_VAP_TCMS_N_IN)
#define HWIO_TURING_VAP_TCMS_N_NOT_N_MINUS_M_BMSK                                                                       0xff
#define HWIO_TURING_VAP_TCMS_N_NOT_N_MINUS_M_SHFT                                                                        0x0

#define HWIO_TURING_VAP_TCMS_D_ADDR                                                                               (TURING_CC_REG_BASE      + 0x00019010)
#define HWIO_TURING_VAP_TCMS_D_OFFS                                                                               (TURING_CC_REG_BASE_OFFS + 0x00019010)
#define HWIO_TURING_VAP_TCMS_D_RMSK                                                                                     0xff
#define HWIO_TURING_VAP_TCMS_D_IN          \
        in_dword_masked(HWIO_TURING_VAP_TCMS_D_ADDR, HWIO_TURING_VAP_TCMS_D_RMSK)
#define HWIO_TURING_VAP_TCMS_D_INM(m)      \
        in_dword_masked(HWIO_TURING_VAP_TCMS_D_ADDR, m)
#define HWIO_TURING_VAP_TCMS_D_OUT(v)      \
        out_dword(HWIO_TURING_VAP_TCMS_D_ADDR,v)
#define HWIO_TURING_VAP_TCMS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAP_TCMS_D_ADDR,m,v,HWIO_TURING_VAP_TCMS_D_IN)
#define HWIO_TURING_VAP_TCMS_D_NOT_2D_BMSK                                                                              0xff
#define HWIO_TURING_VAP_TCMS_D_NOT_2D_SHFT                                                                               0x0

#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_ADDR                                                                      (TURING_CC_REG_BASE      + 0x00019014)
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_OFFS                                                                      (TURING_CC_REG_BASE_OFFS + 0x00019014)
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_RMSK                                                                      0x80007ff3
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_VAP_TCMS_CBCR_ADDR, HWIO_TURING_VAPSS_VAP_TCMS_CBCR_RMSK)
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_VAP_TCMS_CBCR_ADDR, m)
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_VAP_TCMS_CBCR_ADDR,v)
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_VAP_TCMS_CBCR_ADDR,m,v,HWIO_TURING_VAPSS_VAP_TCMS_CBCR_IN)
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                        0x4000
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                           0xe
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                      0x2000
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                         0xd
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                     0x1000
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                        0xc
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_WAKEUP_BMSK                                                                    0xf00
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_WAKEUP_SHFT                                                                      0x8
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_SLEEP_BMSK                                                                      0xf0
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_SLEEP_SHFT                                                                       0x4
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_TURING_VAPSS_VAP_TCMS_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_TURING_VAPSS_XO_CBCR_ADDR                                                                            (TURING_CC_REG_BASE      + 0x00019018)
#define HWIO_TURING_VAPSS_XO_CBCR_OFFS                                                                            (TURING_CC_REG_BASE_OFFS + 0x00019018)
#define HWIO_TURING_VAPSS_XO_CBCR_RMSK                                                                            0x80000003
#define HWIO_TURING_VAPSS_XO_CBCR_IN          \
        in_dword_masked(HWIO_TURING_VAPSS_XO_CBCR_ADDR, HWIO_TURING_VAPSS_XO_CBCR_RMSK)
#define HWIO_TURING_VAPSS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_VAPSS_XO_CBCR_ADDR, m)
#define HWIO_TURING_VAPSS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_VAPSS_XO_CBCR_ADDR,v)
#define HWIO_TURING_VAPSS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_VAPSS_XO_CBCR_ADDR,m,v,HWIO_TURING_VAPSS_XO_CBCR_IN)
#define HWIO_TURING_VAPSS_XO_CBCR_CLK_OFF_BMSK                                                                    0x80000000
#define HWIO_TURING_VAPSS_XO_CBCR_CLK_OFF_SHFT                                                                          0x1f
#define HWIO_TURING_VAPSS_XO_CBCR_HW_CTL_BMSK                                                                            0x2
#define HWIO_TURING_VAPSS_XO_CBCR_HW_CTL_SHFT                                                                            0x1
#define HWIO_TURING_VAPSS_XO_CBCR_CLK_ENABLE_BMSK                                                                        0x1
#define HWIO_TURING_VAPSS_XO_CBCR_CLK_ENABLE_SHFT                                                                        0x0

#define HWIO_TURING_Q6SS_AXIS2_CBCR_ADDR                                                                          (TURING_CC_REG_BASE      + 0x0001a000)
#define HWIO_TURING_Q6SS_AXIS2_CBCR_OFFS                                                                          (TURING_CC_REG_BASE_OFFS + 0x0001a000)
#define HWIO_TURING_Q6SS_AXIS2_CBCR_RMSK                                                                          0x80000003
#define HWIO_TURING_Q6SS_AXIS2_CBCR_IN          \
        in_dword_masked(HWIO_TURING_Q6SS_AXIS2_CBCR_ADDR, HWIO_TURING_Q6SS_AXIS2_CBCR_RMSK)
#define HWIO_TURING_Q6SS_AXIS2_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_Q6SS_AXIS2_CBCR_ADDR, m)
#define HWIO_TURING_Q6SS_AXIS2_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_Q6SS_AXIS2_CBCR_ADDR,v)
#define HWIO_TURING_Q6SS_AXIS2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_Q6SS_AXIS2_CBCR_ADDR,m,v,HWIO_TURING_Q6SS_AXIS2_CBCR_IN)
#define HWIO_TURING_Q6SS_AXIS2_CBCR_CLK_OFF_BMSK                                                                  0x80000000
#define HWIO_TURING_Q6SS_AXIS2_CBCR_CLK_OFF_SHFT                                                                        0x1f
#define HWIO_TURING_Q6SS_AXIS2_CBCR_HW_CTL_BMSK                                                                          0x2
#define HWIO_TURING_Q6SS_AXIS2_CBCR_HW_CTL_SHFT                                                                          0x1
#define HWIO_TURING_Q6SS_AXIS2_CBCR_CLK_ENABLE_BMSK                                                                      0x1
#define HWIO_TURING_Q6SS_AXIS2_CBCR_CLK_ENABLE_SHFT                                                                      0x0

#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_ADDR                                                         (TURING_CC_REG_BASE      + 0x0001b000)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_OFFS                                                         (TURING_CC_REG_BASE_OFFS + 0x0001b000)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_RMSK                                                         0x80007ff3
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_ADDR                                                         (TURING_CC_REG_BASE      + 0x0001c000)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_OFFS                                                         (TURING_CC_REG_BASE_OFFS + 0x0001c000)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_RMSK                                                         0x80000003
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_TURING_TURING_WRAPPER_CDSP_NOC_AON_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_ADDR                                                              (TURING_CC_REG_BASE      + 0x00021000)
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_OFFS                                                              (TURING_CC_REG_BASE_OFFS + 0x00021000)
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_RMSK                                                              0x80000003
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_TURING_TURING_WRAPPER_RSCC_XO_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_ADDR                                                             (TURING_CC_REG_BASE      + 0x00021004)
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_OFFS                                                             (TURING_CC_REG_BASE_OFFS + 0x00021004)
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_RMSK                                                             0x80000003
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_TURING_TURING_WRAPPER_RSCC_AON_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_ADDR                                                             (TURING_CC_REG_BASE      + 0x00021008)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OFFS                                                             (TURING_CC_REG_BASE_OFFS + 0x00021008)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_RMSK                                                                    0xf
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_RSC_BR_EVENT_BMSK                                                       0xf
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_RSC_BR_EVENT_SHFT                                                       0x0

#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_ADDR                                               (TURING_CC_REG_BASE      + 0x0002100c)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_OFFS                                               (TURING_CC_REG_BASE_OFFS + 0x0002100c)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_RMSK                                                      0xf
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_RSC_BR_EVENT_OVERRIDE_MASK_BMSK                           0xf
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK_RSC_BR_EVENT_OVERRIDE_MASK_SHFT                           0x0

#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_ADDR                                                (TURING_CC_REG_BASE      + 0x00021010)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_OFFS                                                (TURING_CC_REG_BASE_OFFS + 0x00021010)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_RMSK                                                       0xf
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_RSC_BR_EVENT_OVERRIDE_VAL_BMSK                             0xf
#define HWIO_TURING_TURING_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL_RSC_BR_EVENT_OVERRIDE_VAL_SHFT                             0x0

#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_ADDR                                               (TURING_CC_REG_BASE      + 0x00021014)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_OFFS                                               (TURING_CC_REG_BASE_OFFS + 0x00021014)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_RMSK                                               0xfffffc00
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_RSC_PWR_CTRL_OVERRIDE_MASK_BMSK                    0xfffffc00
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK_RSC_PWR_CTRL_OVERRIDE_MASK_SHFT                           0xa

#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_ADDR                                                (TURING_CC_REG_BASE      + 0x00021018)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_OFFS                                                (TURING_CC_REG_BASE_OFFS + 0x00021018)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_RMSK                                                0xfffffc00
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_RSC_PWR_CTRL_OVERRIDE_VAL_BMSK                      0xfffffc00
#define HWIO_TURING_TURING_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL_RSC_PWR_CTRL_OVERRIDE_VAL_SHFT                             0xa

#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_ADDR                                             (TURING_CC_REG_BASE      + 0x0002101c)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_OFFS                                             (TURING_CC_REG_BASE_OFFS + 0x0002101c)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_RMSK                                             0xfffffc00
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_RSC_WAIT_EVENT_OVERRIDE_MASK_BMSK                0xfffffc00
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK_RSC_WAIT_EVENT_OVERRIDE_MASK_SHFT                       0xa

#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_ADDR                                              (TURING_CC_REG_BASE      + 0x00021020)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_OFFS                                              (TURING_CC_REG_BASE_OFFS + 0x00021020)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_RMSK                                              0xfffffc00
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_IN          \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_ADDR, HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_RMSK)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_ADDR, m)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_OUT(v)      \
        out_dword(HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_ADDR,v)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_ADDR,m,v,HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_IN)
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_RSC_WAIT_EVENT_OVERRIDE_VAL_BMSK                  0xfffffc00
#define HWIO_TURING_TURING_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL_RSC_WAIT_EVENT_OVERRIDE_VAL_SHFT                         0xa

#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_ADDR                                                                 (TURING_CC_REG_BASE      + 0x00022000)
#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_OFFS                                                                 (TURING_CC_REG_BASE_OFFS + 0x00022000)
#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_RMSK                                                                     0xffff
#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_ADDR, HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_RMSK)
#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_ADDR, m)
#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_ADDR,v)
#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_ADDR,m,v,HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_IN)
#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_MUX_SEL_BMSK                                                             0xffff
#define HWIO_TURING_TURING_CC_DEBUG_MUX_MUXR_MUX_SEL_SHFT                                                                0x0

#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_ADDR                                                                (TURING_CC_REG_BASE      + 0x00022004)
#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_OFFS                                                                (TURING_CC_REG_BASE_OFFS + 0x00022004)
#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_RMSK                                                                       0x3
#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_ADDR, HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_RMSK)
#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_ADDR, m)
#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_ADDR,v)
#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_ADDR,m,v,HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_IN)
#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_CLK_DIV_BMSK                                                               0x3
#define HWIO_TURING_TURING_CC_DEBUG_DIV_CDIVR_CLK_DIV_SHFT                                                               0x0

#define HWIO_TURING_TURING_CC_DEBUG_CBCR_ADDR                                                                     (TURING_CC_REG_BASE      + 0x00022008)
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_OFFS                                                                     (TURING_CC_REG_BASE_OFFS + 0x00022008)
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_RMSK                                                                     0x80000001
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_DEBUG_CBCR_ADDR, HWIO_TURING_TURING_CC_DEBUG_CBCR_RMSK)
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_DEBUG_CBCR_ADDR, m)
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_DEBUG_CBCR_ADDR,v)
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_DEBUG_CBCR_ADDR,m,v,HWIO_TURING_TURING_CC_DEBUG_CBCR_IN)
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_TURING_TURING_CC_DEBUG_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_ADDR                                                              (TURING_CC_REG_BASE      + 0x0002200c)
#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_OFFS                                                              (TURING_CC_REG_BASE_OFFS + 0x0002200c)
#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_RMSK                                                                     0x3
#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_ADDR, HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_RMSK)
#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_ADDR, m)
#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_ADDR,v)
#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_ADDR,m,v,HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_IN)
#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_MUX_SEL_BMSK                                                             0x3
#define HWIO_TURING_TURING_CC_PLL_TEST_MUX_MUXR_MUX_SEL_SHFT                                                             0x0

#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_ADDR                                                             (TURING_CC_REG_BASE      + 0x00022010)
#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_OFFS                                                             (TURING_CC_REG_BASE_OFFS + 0x00022010)
#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_RMSK                                                                    0x3
#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_ADDR, HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_RMSK)
#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_ADDR, m)
#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_ADDR,v)
#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_ADDR,m,v,HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_IN)
#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_CLK_DIV_BMSK                                                            0x3
#define HWIO_TURING_TURING_CC_PLL_TEST_DIV_CDIVR_CLK_DIV_SHFT                                                            0x0

#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_ADDR                                                                  (TURING_CC_REG_BASE      + 0x00022014)
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_OFFS                                                                  (TURING_CC_REG_BASE_OFFS + 0x00022014)
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_RMSK                                                                  0x80000001
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_TEST_CBCR_ADDR, HWIO_TURING_TURING_CC_PLL_TEST_CBCR_RMSK)
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_TEST_CBCR_ADDR, m)
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_PLL_TEST_CBCR_ADDR,v)
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_PLL_TEST_CBCR_ADDR,m,v,HWIO_TURING_TURING_CC_PLL_TEST_CBCR_IN)
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_TURING_TURING_CC_PLL_TEST_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_ADDR                                                               (TURING_CC_REG_BASE      + 0x00022018)
#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_OFFS                                                               (TURING_CC_REG_BASE_OFFS + 0x00022018)
#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_RMSK                                                                      0x7
#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_ADDR, HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_RMSK)
#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_ADDR, m)
#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_ADDR,v)
#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_ADDR,m,v,HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_IN)
#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_MUX_SEL_BMSK                                                              0x7
#define HWIO_TURING_TURING_CC_PLL_RESET_N_MUXR_MUX_SEL_SHFT                                                              0x0

#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_ADDR                                                              (TURING_CC_REG_BASE      + 0x00022020)
#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_OFFS                                                              (TURING_CC_REG_BASE_OFFS + 0x00022020)
#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_RMSK                                                                     0x7
#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_ADDR, HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_RMSK)
#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_ADDR, m)
#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_ADDR,v)
#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_ADDR,m,v,HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_IN)
#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_MUX_SEL_BMSK                                                             0x7
#define HWIO_TURING_TURING_CC_PLL_BYPASSNL_MUXR_MUX_SEL_SHFT                                                             0x0

#define HWIO_TURING_TEST_BUS_SEL_ADDR                                                                             (TURING_CC_REG_BASE      + 0x00022024)
#define HWIO_TURING_TEST_BUS_SEL_OFFS                                                                             (TURING_CC_REG_BASE_OFFS + 0x00022024)
#define HWIO_TURING_TEST_BUS_SEL_RMSK                                                                                    0x3
#define HWIO_TURING_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TURING_TEST_BUS_SEL_ADDR, HWIO_TURING_TEST_BUS_SEL_RMSK)
#define HWIO_TURING_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TURING_TEST_BUS_SEL_ADDR, m)
#define HWIO_TURING_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TURING_TEST_BUS_SEL_ADDR,v)
#define HWIO_TURING_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TEST_BUS_SEL_ADDR,m,v,HWIO_TURING_TEST_BUS_SEL_IN)
#define HWIO_TURING_TEST_BUS_SEL_SEL_BMSK                                                                                0x3
#define HWIO_TURING_TEST_BUS_SEL_SEL_SHFT                                                                                0x0

#define HWIO_TURING_TURING_CC_SPARE_REG_ADDR                                                                      (TURING_CC_REG_BASE      + 0x00023000)
#define HWIO_TURING_TURING_CC_SPARE_REG_OFFS                                                                      (TURING_CC_REG_BASE_OFFS + 0x00023000)
#define HWIO_TURING_TURING_CC_SPARE_REG_RMSK                                                                      0xffffffff
#define HWIO_TURING_TURING_CC_SPARE_REG_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_SPARE_REG_ADDR, HWIO_TURING_TURING_CC_SPARE_REG_RMSK)
#define HWIO_TURING_TURING_CC_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_SPARE_REG_ADDR, m)
#define HWIO_TURING_TURING_CC_SPARE_REG_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_SPARE_REG_ADDR,v)
#define HWIO_TURING_TURING_CC_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_SPARE_REG_ADDR,m,v,HWIO_TURING_TURING_CC_SPARE_REG_IN)
#define HWIO_TURING_TURING_CC_SPARE_REG_SPARE_BMSK                                                                0xffffffff
#define HWIO_TURING_TURING_CC_SPARE_REG_SPARE_SHFT                                                                       0x0

#define HWIO_TURING_TURING_CC_SPARE1_REG_ADDR                                                                     (TURING_CC_REG_BASE      + 0x00023004)
#define HWIO_TURING_TURING_CC_SPARE1_REG_OFFS                                                                     (TURING_CC_REG_BASE_OFFS + 0x00023004)
#define HWIO_TURING_TURING_CC_SPARE1_REG_RMSK                                                                     0xffffffff
#define HWIO_TURING_TURING_CC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_TURING_TURING_CC_SPARE1_REG_ADDR, HWIO_TURING_TURING_CC_SPARE1_REG_RMSK)
#define HWIO_TURING_TURING_CC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_TURING_TURING_CC_SPARE1_REG_ADDR, m)
#define HWIO_TURING_TURING_CC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_TURING_TURING_CC_SPARE1_REG_ADDR,v)
#define HWIO_TURING_TURING_CC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_TURING_CC_SPARE1_REG_ADDR,m,v,HWIO_TURING_TURING_CC_SPARE1_REG_IN)
#define HWIO_TURING_TURING_CC_SPARE1_REG_SPARE1_BMSK                                                              0xffffffff
#define HWIO_TURING_TURING_CC_SPARE1_REG_SPARE1_SHFT                                                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_QDSP6V65SS_PUB
 *--------------------------------------------------------------------------*/

#define TURING_QDSP6V65SS_PUB_REG_BASE                                                 (TURING_BASE      + 0x00300000)
#define TURING_QDSP6V65SS_PUB_REG_BASE_OFFS                                            0x00300000

#define HWIO_TURING_QDSP6SS_VERSION_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000000)
#define HWIO_TURING_QDSP6SS_VERSION_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000000)
#define HWIO_TURING_QDSP6SS_VERSION_RMSK                                               0xffffffff
#define HWIO_TURING_QDSP6SS_VERSION_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_VERSION_ADDR, HWIO_TURING_QDSP6SS_VERSION_RMSK)
#define HWIO_TURING_QDSP6SS_VERSION_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_VERSION_ADDR, m)
#define HWIO_TURING_QDSP6SS_VERSION_MAJOR_BMSK                                         0xf0000000
#define HWIO_TURING_QDSP6SS_VERSION_MAJOR_SHFT                                               0x1c
#define HWIO_TURING_QDSP6SS_VERSION_MINOR_BMSK                                          0xfff0000
#define HWIO_TURING_QDSP6SS_VERSION_MINOR_SHFT                                               0x10
#define HWIO_TURING_QDSP6SS_VERSION_STEP_BMSK                                              0xffff
#define HWIO_TURING_QDSP6SS_VERSION_STEP_SHFT                                                 0x0

#define HWIO_TURING_QDSP6SS_CONFIG_ID_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000004)
#define HWIO_TURING_QDSP6SS_CONFIG_ID_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000004)
#define HWIO_TURING_QDSP6SS_CONFIG_ID_RMSK                                             0xfff1ff3f
#define HWIO_TURING_QDSP6SS_CONFIG_ID_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CONFIG_ID_ADDR, HWIO_TURING_QDSP6SS_CONFIG_ID_RMSK)
#define HWIO_TURING_QDSP6SS_CONFIG_ID_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CONFIG_ID_ADDR, m)
#define HWIO_TURING_QDSP6SS_CONFIG_ID_NUM_L2VIC_SRC_BMSK                               0xfff00000
#define HWIO_TURING_QDSP6SS_CONFIG_ID_NUM_L2VIC_SRC_SHFT                                     0x14
#define HWIO_TURING_QDSP6SS_CONFIG_ID_ZMEAS_PRESENT_BMSK                                  0x10000
#define HWIO_TURING_QDSP6SS_CONFIG_ID_ZMEAS_PRESENT_SHFT                                     0x10
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PMIC_IF_PRESENT_BMSK                                 0x8000
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PMIC_IF_PRESENT_SHFT                                    0xf
#define HWIO_TURING_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_BMSK                                    0x7000
#define HWIO_TURING_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_SHFT                                       0xc
#define HWIO_TURING_QDSP6SS_CONFIG_ID_LDO_PRESENT_BMSK                                      0x800
#define HWIO_TURING_QDSP6SS_CONFIG_ID_LDO_PRESENT_SHFT                                        0xb
#define HWIO_TURING_QDSP6SS_CONFIG_ID_BHS_PRESENT_BMSK                                      0x400
#define HWIO_TURING_QDSP6SS_CONFIG_ID_BHS_PRESENT_SHFT                                        0xa
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PLL_VOTE_BMSK                                         0x200
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PLL_VOTE_SHFT                                           0x9
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PLL_PRESENT_BMSK                                      0x100
#define HWIO_TURING_QDSP6SS_CONFIG_ID_PLL_PRESENT_SHFT                                        0x8
#define HWIO_TURING_QDSP6SS_CONFIG_ID_L2_SIZE_BMSK                                           0x3f
#define HWIO_TURING_QDSP6SS_CONFIG_ID_L2_SIZE_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_RST_EVB_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000010)
#define HWIO_TURING_QDSP6SS_RST_EVB_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000010)
#define HWIO_TURING_QDSP6SS_RST_EVB_RMSK                                                0xffffff0
#define HWIO_TURING_QDSP6SS_RST_EVB_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RST_EVB_ADDR, HWIO_TURING_QDSP6SS_RST_EVB_RMSK)
#define HWIO_TURING_QDSP6SS_RST_EVB_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RST_EVB_ADDR, m)
#define HWIO_TURING_QDSP6SS_RST_EVB_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RST_EVB_ADDR,v)
#define HWIO_TURING_QDSP6SS_RST_EVB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RST_EVB_ADDR,m,v,HWIO_TURING_QDSP6SS_RST_EVB_IN)
#define HWIO_TURING_QDSP6SS_RST_EVB_EVB_BMSK                                            0xffffff0
#define HWIO_TURING_QDSP6SS_RST_EVB_EVB_SHFT                                                  0x4

#define HWIO_TURING_QDSP6SS_DBG_CFG_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000018)
#define HWIO_TURING_QDSP6SS_DBG_CFG_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000018)
#define HWIO_TURING_QDSP6SS_DBG_CFG_RMSK                                               0xffff0002
#define HWIO_TURING_QDSP6SS_DBG_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_CFG_ADDR, HWIO_TURING_QDSP6SS_DBG_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_DBG_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_DBG_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_DBG_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_DBG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_DBG_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_DBG_CFG_IN)
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_SW_REG_BMSK                                    0xff000000
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_SW_REG_SHFT                                          0x18
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_SPARE_BMSK                                       0xff0000
#define HWIO_TURING_QDSP6SS_DBG_CFG_DBG_SPARE_SHFT                                           0x10
#define HWIO_TURING_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_BMSK                                         0x2
#define HWIO_TURING_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_SHFT                                         0x1

#define HWIO_TURING_QDSP6SS_RET_CFG_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000001c)
#define HWIO_TURING_QDSP6SS_RET_CFG_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000001c)
#define HWIO_TURING_QDSP6SS_RET_CFG_RMSK                                                      0x1
#define HWIO_TURING_QDSP6SS_RET_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RET_CFG_ADDR, HWIO_TURING_QDSP6SS_RET_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_RET_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RET_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_RET_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RET_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_RET_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RET_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_RET_CFG_IN)
#define HWIO_TURING_QDSP6SS_RET_CFG_RET_ARES_ENA_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_RET_CFG_RET_ARES_ENA_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_CORE_CBCR_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000020)
#define HWIO_TURING_QDSP6SS_CORE_CBCR_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000020)
#define HWIO_TURING_QDSP6SS_CORE_CBCR_RMSK                                             0x80000001
#define HWIO_TURING_QDSP6SS_CORE_CBCR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CBCR_ADDR, HWIO_TURING_QDSP6SS_CORE_CBCR_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CBCR_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_CBCR_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CORE_CBCR_ADDR,m,v,HWIO_TURING_QDSP6SS_CORE_CBCR_IN)
#define HWIO_TURING_QDSP6SS_CORE_CBCR_CLKOFF_BMSK                                      0x80000000
#define HWIO_TURING_QDSP6SS_CORE_CBCR_CLKOFF_SHFT                                            0x1f
#define HWIO_TURING_QDSP6SS_CORE_CBCR_CLKEN_BMSK                                              0x1
#define HWIO_TURING_QDSP6SS_CORE_CBCR_CLKEN_SHFT                                              0x0

#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR                                         (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000028)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_OFFS                                         (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000028)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_RMSK                                         0x80000013
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR, HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ADDR,m,v,HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_IN)
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_CORE_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR                                         (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000002c)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_OFFS                                         (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000002c)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_RMSK                                           0x11071f
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR, HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_ADDR,m,v,HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_IN)
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_HW_CLK_CONTROL_BMSK                            0x100000
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_HW_CLK_CONTROL_SHFT                                0x14
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_RCGLITE_DISABLE_BMSK                            0x10000
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_RCGLITE_DISABLE_SHFT                               0x10
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_TURING_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000048)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000048)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_RMSK                                               0x1
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR, HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_RMSK)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR, m)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR,v)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_ADDR,m,v,HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_IN)
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_Q6_MON_CLKEN_BMSK                                  0x1
#define HWIO_TURING_QDSP6SS_CLOCK_SPDM_MON_Q6_MON_CLKEN_SHFT                                  0x0

#define HWIO_TURING_QDSP6SS_XO_CBCR_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000038)
#define HWIO_TURING_QDSP6SS_XO_CBCR_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000038)
#define HWIO_TURING_QDSP6SS_XO_CBCR_RMSK                                               0x80000001
#define HWIO_TURING_QDSP6SS_XO_CBCR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_XO_CBCR_ADDR, HWIO_TURING_QDSP6SS_XO_CBCR_RMSK)
#define HWIO_TURING_QDSP6SS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_XO_CBCR_ADDR, m)
#define HWIO_TURING_QDSP6SS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_XO_CBCR_ADDR,v)
#define HWIO_TURING_QDSP6SS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_XO_CBCR_ADDR,m,v,HWIO_TURING_QDSP6SS_XO_CBCR_IN)
#define HWIO_TURING_QDSP6SS_XO_CBCR_CLKOFF_BMSK                                        0x80000000
#define HWIO_TURING_QDSP6SS_XO_CBCR_CLKOFF_SHFT                                              0x1f
#define HWIO_TURING_QDSP6SS_XO_CBCR_CLKEN_BMSK                                                0x1
#define HWIO_TURING_QDSP6SS_XO_CBCR_CLKEN_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000003c)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000003c)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_RMSK                                            0x80000001
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR, HWIO_TURING_QDSP6SS_SLEEP_CBCR_RMSK)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR, m)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR,v)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_SLEEP_CBCR_ADDR,m,v,HWIO_TURING_QDSP6SS_SLEEP_CBCR_IN)
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_CLKOFF_BMSK                                     0x80000000
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_CLKOFF_SHFT                                           0x1f
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_CLKEN_BMSK                                             0x1
#define HWIO_TURING_QDSP6SS_SLEEP_CBCR_CLKEN_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_NMI_ADDR                                                   (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000040)
#define HWIO_TURING_QDSP6SS_NMI_OFFS                                                   (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000040)
#define HWIO_TURING_QDSP6SS_NMI_RMSK                                                          0x3
#define HWIO_TURING_QDSP6SS_NMI_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_NMI_ADDR,v)
#define HWIO_TURING_QDSP6SS_NMI_CLEAR_STATUS_BMSK                                             0x2
#define HWIO_TURING_QDSP6SS_NMI_CLEAR_STATUS_SHFT                                             0x1
#define HWIO_TURING_QDSP6SS_NMI_SET_NMI_BMSK                                                  0x1
#define HWIO_TURING_QDSP6SS_NMI_SET_NMI_SHFT                                                  0x0

#define HWIO_TURING_QDSP6SS_NMI_STATUS_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000044)
#define HWIO_TURING_QDSP6SS_NMI_STATUS_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000044)
#define HWIO_TURING_QDSP6SS_NMI_STATUS_RMSK                                                   0x7
#define HWIO_TURING_QDSP6SS_NMI_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_NMI_STATUS_ADDR, HWIO_TURING_QDSP6SS_NMI_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_NMI_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_NMI_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_NMI_STATUS_EXT_DBG_TRIG_BMSK                                      0x4
#define HWIO_TURING_QDSP6SS_NMI_STATUS_EXT_DBG_TRIG_SHFT                                      0x2
#define HWIO_TURING_QDSP6SS_NMI_STATUS_WDOG_TRIG_BMSK                                         0x2
#define HWIO_TURING_QDSP6SS_NMI_STATUS_WDOG_TRIG_SHFT                                         0x1
#define HWIO_TURING_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_LDO_USER_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000050)
#define HWIO_TURING_QDSP6SS_LDO_USER_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000050)
#define HWIO_TURING_QDSP6SS_LDO_USER_RMSK                                              0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_USER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_USER_ADDR, HWIO_TURING_QDSP6SS_LDO_USER_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_USER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_USER_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_USER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_USER_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_USER_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_USER_IN)
#define HWIO_TURING_QDSP6SS_LDO_USER_DATA_BMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_USER_DATA_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_LDO_CFG0_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000054)
#define HWIO_TURING_QDSP6SS_LDO_CFG0_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000054)
#define HWIO_TURING_QDSP6SS_LDO_CFG0_RMSK                                              0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_CFG0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CFG0_ADDR, HWIO_TURING_QDSP6SS_LDO_CFG0_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_CFG0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CFG0_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_CFG0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_CFG0_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_CFG0_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_CFG0_IN)
#define HWIO_TURING_QDSP6SS_LDO_CFG0_DATA_BMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_CFG0_DATA_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_LDO_CFG1_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000058)
#define HWIO_TURING_QDSP6SS_LDO_CFG1_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000058)
#define HWIO_TURING_QDSP6SS_LDO_CFG1_RMSK                                              0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_CFG1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CFG1_ADDR, HWIO_TURING_QDSP6SS_LDO_CFG1_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_CFG1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CFG1_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_CFG1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_CFG1_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_CFG1_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_CFG1_IN)
#define HWIO_TURING_QDSP6SS_LDO_CFG1_DATA_BMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_CFG1_DATA_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_LDO_CFG2_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000005c)
#define HWIO_TURING_QDSP6SS_LDO_CFG2_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000005c)
#define HWIO_TURING_QDSP6SS_LDO_CFG2_RMSK                                              0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_CFG2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CFG2_ADDR, HWIO_TURING_QDSP6SS_LDO_CFG2_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_CFG2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CFG2_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_CFG2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_CFG2_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_CFG2_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_CFG2_IN)
#define HWIO_TURING_QDSP6SS_LDO_CFG2_DATA_BMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_CFG2_DATA_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000060)
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000060)
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_RMSK                                             0x1007f
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_VREF_SET_ADDR, HWIO_TURING_QDSP6SS_LDO_VREF_SET_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_VREF_SET_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_VREF_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_VREF_SET_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_VREF_SET_IN)
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_LDO_VREF_SEL_RST_BMSK                            0x10000
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_LDO_VREF_SEL_RST_SHFT                               0x10
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_VREF_LDO_BMSK                                       0x7f
#define HWIO_TURING_QDSP6SS_LDO_VREF_SET_VREF_LDO_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_LDO_VREF_CMD_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000064)
#define HWIO_TURING_QDSP6SS_LDO_VREF_CMD_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000064)
#define HWIO_TURING_QDSP6SS_LDO_VREF_CMD_RMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_LDO_VREF_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_VREF_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_VREF_CMD_LDO_VREF_SEL_UPDATE_BMSK                             0x1
#define HWIO_TURING_QDSP6SS_LDO_VREF_CMD_LDO_VREF_SEL_UPDATE_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000068)
#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000068)
#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_RMSK                                                0xffff
#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_LD_CTL_ADDR, HWIO_TURING_QDSP6SS_LDO_LD_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_LD_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_LD_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_LD_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_LD_CTL_IN)
#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_DATA_BMSK                                           0xffff
#define HWIO_TURING_QDSP6SS_LDO_LD_CTL_DATA_SHFT                                              0x0

#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000006c)
#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000006c)
#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_RMSK                                                0xff
#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_ADDR, HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_IN)
#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_DATA_BMSK                                           0xff
#define HWIO_TURING_QDSP6SS_LDO_TRIM_CTL_DATA_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_LDO_STATUS_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000070)
#define HWIO_TURING_QDSP6SS_LDO_STATUS_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000070)
#define HWIO_TURING_QDSP6SS_LDO_STATUS_RMSK                                            0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_STATUS_ADDR, HWIO_TURING_QDSP6SS_LDO_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_STATUS_STATUS_BMSK                                     0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_STATUS_STATUS_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_ADDR                                      (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000074)
#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_OFFS                                      (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000074)
#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_RMSK                                            0x3f
#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_ADDR, HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_LDO_VREF_TRIM_BMSK                              0x3e
#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_LDO_VREF_TRIM_SHFT                               0x1
#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_LDO_EN_BMSK                                      0x1
#define HWIO_TURING_QDSP6SS_LDO_EFUSE_STATUS_LDO_EN_SHFT                                      0x0

#define HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000078)
#define HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000078)
#define HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_RMSK                                               0x1
#define HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_ADDR, HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_LDO_READY_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_LDO_PWR_STATUS_LDO_READY_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_ADDR                                         (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000007c)
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_OFFS                                         (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000007c)
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_RMSK                                                0x3
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_PREON_CTL_ADDR, HWIO_TURING_QDSP6SS_LDO_PREON_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_PREON_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_PREON_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_PREON_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_PREON_CTL_IN)
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_CORE_PREON_EN_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_CORE_PREON_EN_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_CP_PREON_EN_BMSK                                    0x1
#define HWIO_TURING_QDSP6SS_LDO_PREON_CTL_CP_PREON_EN_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000088)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000088)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_RMSK                                                 0x7
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR, HWIO_TURING_QDSP6SS_INTF_HALTREQ_RMSK)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR, m)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR,v)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_INTF_HALTREQ_ADDR,m,v,HWIO_TURING_QDSP6SS_INTF_HALTREQ_IN)
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_AXIM2_BMSK                                           0x4
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_AXIM2_SHFT                                           0x2
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_AXIM_BMSK                                            0x2
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_AXIM_SHFT                                            0x1
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_ALL_BMSK                                             0x1
#define HWIO_TURING_QDSP6SS_INTF_HALTREQ_ALL_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_INTF_HALTACK_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000008c)
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000008c)
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_RMSK                                                 0x7
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_HALTACK_ADDR, HWIO_TURING_QDSP6SS_INTF_HALTACK_RMSK)
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_HALTACK_ADDR, m)
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_AXIM2_BMSK                                           0x4
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_AXIM2_SHFT                                           0x2
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_AXIM_BMSK                                            0x2
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_AXIM_SHFT                                            0x1
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_ALL_BMSK                                             0x1
#define HWIO_TURING_QDSP6SS_INTF_HALTACK_ALL_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_ADDR                                         (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000090)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_OFFS                                         (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000090)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_RMSK                                                0xf
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_INTFCLAMP_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_E_BMSK                                  0x8
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_E_SHFT                                  0x3
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_L_BMSK                                  0x4
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_L_SHFT                                  0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_E_BMSK                                   0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_E_SHFT                                   0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_L_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_L_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_ADDR                                       (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000094)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_OFFS                                       (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000094)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_RMSK                                              0xf
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_E_BMSK                                0x8
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_E_SHFT                                0x3
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_L_BMSK                                0x4
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_L_SHFT                                0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_E_BMSK                                 0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_E_SHFT                                 0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_L_BMSK                                 0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_L_SHFT                                 0x0

#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_ADDR                                      (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000098)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_OFFS                                      (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000098)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_RMSK                                             0xf
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_ADDR, HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_E_BMSK                               0x8
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_E_SHFT                               0x3
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_L_BMSK                               0x4
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_L_SHFT                               0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_E_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_E_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_L_BMSK                                0x1
#define HWIO_TURING_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_L_SHFT                                0x0

#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR                                       (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000009c)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_OFFS                                       (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000009c)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_RMSK                                              0x3
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR, HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_RMSK)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR, m)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR,v)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_ADDR,m,v,HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_IN)
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_AXIM2_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_AXIM2_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_AXIM_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_INTF_FIFO_RESET_AXIM_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x000000a0)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000a0)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_RMSK                                                 0xf
#define HWIO_TURING_QDSP6SS_STATERET_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR, HWIO_TURING_QDSP6SS_STATERET_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STATERET_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_STATERET_CTL_IN)
#define HWIO_TURING_QDSP6SS_STATERET_CTL_WAKEUP_IN_BMSK                                       0x8
#define HWIO_TURING_QDSP6SS_STATERET_CTL_WAKEUP_IN_SHFT                                       0x3
#define HWIO_TURING_QDSP6SS_STATERET_CTL_WAKE_IRQ_BMSK                                        0x4
#define HWIO_TURING_QDSP6SS_STATERET_CTL_WAKE_IRQ_SHFT                                        0x2
#define HWIO_TURING_QDSP6SS_STATERET_CTL_RESTORE_BMSK                                         0x2
#define HWIO_TURING_QDSP6SS_STATERET_CTL_RESTORE_SHFT                                         0x1
#define HWIO_TURING_QDSP6SS_STATERET_CTL_SAVE_BMSK                                            0x1
#define HWIO_TURING_QDSP6SS_STATERET_CTL_SAVE_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x000000b0)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000b0)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_RMSK                                              0xffff
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR, HWIO_TURING_QDSP6SS_CGC_OVERRIDE_RMSK)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR, m)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR,v)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CGC_OVERRIDE_ADDR,m,v,HWIO_TURING_QDSP6SS_CGC_OVERRIDE_IN)
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CP0_CLK_EN_BMSK                                   0x8000
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CP0_CLK_EN_SHFT                                      0xf
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_SPARE_BIT14_BMSK                                  0x4000
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_SPARE_BIT14_SHFT                                     0xe
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_BMSK                                  0x2000
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_SHFT                                     0xd
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_SPARE_BIT12_BMSK                                  0x1000
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_SPARE_BIT12_SHFT                                     0xc
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_BMSK                                   0x800
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_SHFT                                     0xb
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_BMSK                                   0x400
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_SHFT                                     0xa
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_BMSK                              0x300
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_SHFT                                0x8
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_SPARE_BIT7_BMSK                                     0x80
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_SPARE_BIT7_SHFT                                      0x7
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_BMSK                              0x60
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_SHFT                               0x5
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_BMSK                               0x10
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_SHFT                                0x4
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_BMSK                                 0x8
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_SHFT                                 0x3
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_BMSK                                     0x4
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_SHFT                                     0x2
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x000000c0)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000c0)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_RMSK                                                 0xf
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR, HWIO_TURING_QDSP6SS_CORE_BHS_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CORE_BHS_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_CORE_BHS_CTL_IN)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_DRIVE_SEL_BMSK                                       0xf
#define HWIO_TURING_QDSP6SS_CORE_BHS_CTL_DRIVE_SEL_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x000000c4)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000c4)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_RMSK                                                   0xf
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR, HWIO_TURING_QDSP6SS_CP_BHS_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_BHS_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_BHS_CTL_IN)
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_DRIVE_SEL_BMSK                                         0xf
#define HWIO_TURING_QDSP6SS_CP_BHS_CTL_DRIVE_SEL_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x000000d0)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000d0)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_RMSK                                                 0x3
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR, HWIO_TURING_QDSP6SS_CPR_OVERRIDE_RMSK)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR, m)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR,v)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CPR_OVERRIDE_ADDR,m,v,HWIO_TURING_QDSP6SS_CPR_OVERRIDE_IN)
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_EXT_ABYP_DIS_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_EXT_ABYP_DIS_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_LOCAL_BYP_DIS_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_CPR_OVERRIDE_LOCAL_BYP_DIS_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000100)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000100)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_RMSK                                             0xfffc0000
#define HWIO_TURING_QDSP6SS_STRAP_TCM_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR, HWIO_TURING_QDSP6SS_STRAP_TCM_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_TCM_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_TCM_IN)
#define HWIO_TURING_QDSP6SS_STRAP_TCM_BASE_ADDR_BMSK                                   0xfffc0000
#define HWIO_TURING_QDSP6SS_STRAP_TCM_BASE_ADDR_SHFT                                         0x12

#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000104)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000104)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_RMSK                                        0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR, HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_IN)
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_BMSK                             0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_SHFT                                    0xe

#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000108)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000108)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_RMSK                                        0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR, HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_IN)
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_BMSK                             0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_SHFT                                    0xe

#define HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000110)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000110)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_RMSK                                             0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_ACC_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR, HWIO_TURING_QDSP6SS_STRAP_ACC_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_ACC_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_ACC_IN)
#define HWIO_TURING_QDSP6SS_STRAP_ACC_DATA_BMSK                                        0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_ACC_DATA_SHFT                                               0x0

#define HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000118)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000118)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_RMSK                                              0xffffffff
#define HWIO_TURING_QDSP6SS_DCC_CTRL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR, HWIO_TURING_QDSP6SS_DCC_CTRL_RMSK)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR, m)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR,v)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_DCC_CTRL_ADDR,m,v,HWIO_TURING_QDSP6SS_DCC_CTRL_IN)
#define HWIO_TURING_QDSP6SS_DCC_CTRL_CTRL_BMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_DCC_CTRL_CTRL_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR                                      (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000011c)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_OFFS                                      (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000011c)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_RMSK                                      0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR, HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_IN)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_UPPER_ADDR_BMSK                           0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2UPPER_UPPER_ADDR_SHFT                                  0xe

#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR                                      (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000120)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_OFFS                                      (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000120)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_RMSK                                      0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR, HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_IN)
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_LOWER_ADDR_BMSK                           0xffffc000
#define HWIO_TURING_QDSP6SS_STRAP_AXIM2LOWER_LOWER_ADDR_SHFT                                  0xe

#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR                                     (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000124)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_OFFS                                     (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000124)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_RMSK                                            0x1
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR, HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_IN)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_STRAP_QMC_ACC_SEL_BMSK                          0x1
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_SEL_STRAP_QMC_ACC_SEL_SHFT                          0x0

#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR                                         (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000128)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_OFFS                                         (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000128)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_RMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR, HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_IN)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_BMSK                           0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_SHFT                                  0x0

#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR                                       (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000012c)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_OFFS                                       (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000012c)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_RMSK                                       0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR, HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_RMSK)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR, m)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR,v)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_ADDR,m,v,HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_IN)
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_STRAP_QMC_ACC_U_BMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_STRAP_QMC_ACC_U_STRAP_QMC_ACC_U_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR                                           (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000130)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_OFFS                                           (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000130)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_RMSK                                                  0x3
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR, HWIO_TURING_QDSP6SS_QMC_SVS_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QMC_SVS_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_QMC_SVS_CTL_IN)
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SEL_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SEL_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_BMSK                                      0x1
#define HWIO_TURING_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SHFT                                      0x0

#define HWIO_TURING_QDSP6SS_PLL_MODE_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000200)
#define HWIO_TURING_QDSP6SS_PLL_MODE_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000200)
#define HWIO_TURING_QDSP6SS_PLL_MODE_RMSK                                              0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_MODE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_MODE_ADDR, HWIO_TURING_QDSP6SS_PLL_MODE_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_MODE_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_MODE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_MODE_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_MODE_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_MODE_IN)
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_DET_BMSK                                 0x80000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_DET_SHFT                                       0x1f
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                              0x40000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                    0x1e
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_ACK_LATCH_BMSK                                0x20000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_ACK_LATCH_SHFT                                      0x1d
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_DET_FINE_BMSK                            0x10000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_DET_FINE_SHFT                                  0x1c
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BITS27_24_BMSK                             0xf000000
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BITS27_24_SHFT                                  0x18
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                     0x800000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                         0x17
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_UPDATE_BMSK                                     0x400000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_UPDATE_SHFT                                         0x16
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                             0x200000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                 0x15
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                               0x100000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                   0x14
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_BIAS_COUNT_BMSK                                  0xfc000
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_BIAS_COUNT_SHFT                                      0xe
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_COUNT_BMSK                                   0x3f00
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_LOCK_COUNT_SHFT                                      0x8
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BITS7_3_BMSK                                    0xf8
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BITS7_3_SHFT                                     0x3
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_RESET_N_BMSK                                         0x4
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_RESET_N_SHFT                                         0x2
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BIT1_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_PLL_MODE_RESERVE_BIT1_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_OUTCTRL_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_PLL_MODE_PLL_OUTCTRL_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000204)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000204)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_RMSK                                                 0xffff
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR, HWIO_TURING_QDSP6SS_PLL_L_VAL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_L_VAL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_L_VAL_IN)
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_PLL_L_BMSK                                           0xffff
#define HWIO_TURING_QDSP6SS_PLL_L_VAL_PLL_L_SHFT                                              0x0

#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_ADDR                                         (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000208)
#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_OFFS                                         (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000208)
#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_RMSK                                             0xffff
#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_ADDR, HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_IN)
#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_PLL_CAL_L_BMSK                                   0xffff
#define HWIO_TURING_QDSP6SS_PLL_CAL_L_VAL_PLL_CAL_L_SHFT                                      0x0

#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000020c)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000020c)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RMSK                                          0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR, HWIO_TURING_QDSP6SS_PLL_USER_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_USER_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_USER_CTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS31_19_BMSK                        0xfff80000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS31_19_SHFT                              0x13
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                               0x70000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                  0x10
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_ODD_BMSK                           0xf000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_ODD_SHFT                              0xc
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_EVEN_BMSK                           0xf00
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_EVEN_SHFT                             0x8
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OUT_CLK_POLARITY_BMSK                               0x80
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_OUT_CLK_POLARITY_SHFT                                0x7
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                0x60
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                 0x5
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_TEST_BMSK                                    0x10
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_TEST_SHFT                                     0x4
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BIT3_BMSK                                    0x8
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_RESERVE_BIT3_SHFT                                    0x3
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_ODD_BMSK                                      0x4
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_ODD_SHFT                                      0x2
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_EVEN_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_EVEN_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_MAIN_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_PLLOUT_MAIN_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000210)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000210)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_RMSK                                        0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR, HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_IN)
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_RESERVE_BITS31_19_BMSK                      0xfff80000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_RESERVE_BITS31_19_SHFT                            0x13
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_BMSK                       0x40000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_SHFT                          0x12
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_BMSK                       0x20000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_SHFT                          0x11
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_BMSK                        0x10000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_SHFT                           0x10
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_FRAC_FORMAT_SEL_BMSK                            0x8000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_FRAC_FORMAT_SEL_SHFT                               0xf
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BMSK                         0x4000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_SHFT                            0xe
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_REF_CLK_AT_OUT_BMSK                             0x2000
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_REF_CLK_AT_OUT_SHFT                                0xd
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_BMSK                      0x1800
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SHFT                         0xb
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                      0x400
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                        0xa
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                             0x3e0
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                               0x5
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_EN_BMSK                               0x10
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_EN_SHFT                                0x4
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_CALIB_CTRL_BMSK                                    0xe
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_CALIB_CTRL_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_BMSK                        0x1
#define HWIO_TURING_QDSP6SS_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_SHFT                        0x0

#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000214)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000214)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_RMSK                                        0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR, HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_BMSK                     0xfc000000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_SHFT                           0x1a
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_BMSK                    0x3c00000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_SHFT                         0x16
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_BMSK            0x3c0000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_SHFT                0x12
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_BMSK             0x3c000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_SHFT                 0xe
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_BMSK                    0x3800
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_SHFT                       0xb
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_BMSK                   0x700
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_SHFT                     0x8
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_BMSK                         0xf0
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_SHFT                          0x4
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FWD_GAIN_KFN_BMSK                                  0xf
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_FWD_GAIN_KFN_SHFT                                  0x0

#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_ADDR                                      (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000218)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_OFFS                                      (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000218)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_RMSK                                      0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_ADDR, HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_IN)
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_BIST_CFG_BMSK                             0xfff00000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_BIST_CFG_SHFT                                   0x14
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_RESERVE_BITS19_12_BMSK                       0xff000
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_RESERVE_BITS19_12_SHFT                           0xc
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_BMSK                       0xc00
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_SHFT                         0xa
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_BMSK                           0x380
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_SHFT                             0x7
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_BMSK                0x40
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_SHFT                 0x6
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_BMSK                       0x30
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_SHFT                        0x4
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_BMSK                       0x8
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_SHFT                       0x3
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_BMSK                            0x6
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_SHFT                            0x1
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_BMSK                     0x1
#define HWIO_TURING_QDSP6SS_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_SHFT                     0x0

#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000021c)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000021c)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_RMSK                                          0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR, HWIO_TURING_QDSP6SS_PLL_TEST_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_TEST_CTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_BMSK                  0xc0000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_SHFT                        0x1e
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_BMSK              0x30000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_SHFT                    0x1c
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_BMSK                     0x8000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_SHFT                          0x1b
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_FINE_FCW_BMSK                                  0x7e00000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_FINE_FCW_SHFT                                       0x15
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                          0x100000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                              0x14
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_COARSE_FCW_BMSK                                  0xff000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_COARSE_FCW_SHFT                                      0xc
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_BMSK                           0x800
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_SHFT                             0xb
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_PROCESS_CALIB_WORD_BMSK                            0x700
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_PROCESS_CALIB_WORD_SHFT                              0x8
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_BMSK                            0x80
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_SHFT                             0x7
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                   0x40
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                    0x6
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST1_SEL_BMSK                                     0x30
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST1_SEL_SHFT                                      0x4
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST0_SEL_BMSK                                      0xc
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST0_SEL_SHFT                                      0x2
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_BMSK                                       0x2
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_SHFT                                       0x1
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000220)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000220)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_RMSK                                        0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR, HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_IN)
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_BMSK                    0x80000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_SHFT                          0x1f
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_BMSK                       0x40000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_SHFT                             0x1e
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_BIAS_DET_BMSK                        0x20000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_BIAS_DET_SHFT                              0x1d
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_BMSK                       0x10000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_SHFT                             0x1c
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_BMSK                  0x8000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_SHFT                       0x1b
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_BMSK               0x6000000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_SHFT                    0x19
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_BMSK                    0x1c00000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_SHFT                         0x16
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_BMSK                     0x200000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_SHFT                         0x15
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DISABLE_CLAMP_BMSK                            0x100000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DISABLE_CLAMP_SHFT                                0x14
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_BMSK                       0x80000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_SHFT                          0x13
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_BMSK                   0x40000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_SHFT                      0x12
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BIAS_ADJUST_BMSK                               0x30000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_BIAS_ADJUST_SHFT                                  0x10
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DIV2_NMO_EN_BMSK                                0x8000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DIV2_NMO_EN_SHFT                                   0xf
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DIS_LEAK_CMP_BMSK                               0x4000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DIS_LEAK_CMP_SHFT                                  0xe
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_SINGLE_DMET_EN_BMSK                             0x2000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_SINGLE_DMET_EN_SHFT                                0xd
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_BMSK                           0x1000
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_SHFT                              0xc
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                 0xc00
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                   0xa
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                   0x380
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                     0x7
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_EN_BMSK                                 0x40
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_EN_SHFT                                  0x6
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                 0x20
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                  0x5
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                             0x18
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                              0x3
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_STATUS_REG_EN_BMSK                                 0x4
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_STATUS_REG_EN_SHFT                                 0x2
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_SKIP_FINE_TUNE_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_SKIP_FINE_TUNE_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_SKIP_FAST_LOCK_BMSK                                0x1
#define HWIO_TURING_QDSP6SS_PLL_TEST_CTL_U_SKIP_FAST_LOCK_SHFT                                0x0

#define HWIO_TURING_QDSP6SS_PLL_STATUS_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000224)
#define HWIO_TURING_QDSP6SS_PLL_STATUS_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000224)
#define HWIO_TURING_QDSP6SS_PLL_STATUS_RMSK                                            0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_STATUS_ADDR, HWIO_TURING_QDSP6SS_PLL_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_STATUS_STATUS_31_0_BMSK                                0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_STATUS_STATUS_31_0_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000228)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000228)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_RMSK                                          0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR, HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_PLL_OPMODE_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000022c)
#define HWIO_TURING_QDSP6SS_PLL_OPMODE_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000022c)
#define HWIO_TURING_QDSP6SS_PLL_OPMODE_RMSK                                                   0x7
#define HWIO_TURING_QDSP6SS_PLL_OPMODE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_OPMODE_ADDR, HWIO_TURING_QDSP6SS_PLL_OPMODE_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_OPMODE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_OPMODE_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_OPMODE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_OPMODE_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_OPMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_OPMODE_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_OPMODE_IN)
#define HWIO_TURING_QDSP6SS_PLL_OPMODE_PLL_OPMODE_BMSK                                        0x7
#define HWIO_TURING_QDSP6SS_PLL_OPMODE_PLL_OPMODE_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_PLL_STATE_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000230)
#define HWIO_TURING_QDSP6SS_PLL_STATE_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000230)
#define HWIO_TURING_QDSP6SS_PLL_STATE_RMSK                                                    0x7
#define HWIO_TURING_QDSP6SS_PLL_STATE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_STATE_ADDR, HWIO_TURING_QDSP6SS_PLL_STATE_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_STATE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_STATE_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_STATE_PLL_STATE_BMSK                                          0x7
#define HWIO_TURING_QDSP6SS_PLL_STATE_PLL_STATE_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_PLL_DROOP_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000234)
#define HWIO_TURING_QDSP6SS_PLL_DROOP_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000234)
#define HWIO_TURING_QDSP6SS_PLL_DROOP_RMSK                                                   0xff
#define HWIO_TURING_QDSP6SS_PLL_DROOP_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_DROOP_ADDR, HWIO_TURING_QDSP6SS_PLL_DROOP_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_DROOP_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_DROOP_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_DROOP_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_DROOP_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_DROOP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_DROOP_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_DROOP_IN)
#define HWIO_TURING_QDSP6SS_PLL_DROOP_DROOP_CODE_BMSK                                        0xfe
#define HWIO_TURING_QDSP6SS_PLL_DROOP_DROOP_CODE_SHFT                                         0x1
#define HWIO_TURING_QDSP6SS_PLL_DROOP_DROOP_EN_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_PLL_DROOP_DROOP_EN_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000238)
#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000238)
#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_RMSK                                              0xffff
#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_ADDR, HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_IN)
#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_PLL_FRAC_VAL_BMSK                                 0xffff
#define HWIO_TURING_QDSP6SS_PLL_FRAC_VAL_PLL_FRAC_VAL_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_PLL_SPARE_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000023c)
#define HWIO_TURING_QDSP6SS_PLL_SPARE_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000023c)
#define HWIO_TURING_QDSP6SS_PLL_SPARE_RMSK                                                   0xff
#define HWIO_TURING_QDSP6SS_PLL_SPARE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_SPARE_ADDR, HWIO_TURING_QDSP6SS_PLL_SPARE_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_SPARE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_SPARE_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_SPARE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_SPARE_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_SPARE_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_SPARE_IN)
#define HWIO_TURING_QDSP6SS_PLL_SPARE_SPARE_OUTPUTS_BMSK                                     0xf0
#define HWIO_TURING_QDSP6SS_PLL_SPARE_SPARE_OUTPUTS_SHFT                                      0x4
#define HWIO_TURING_QDSP6SS_PLL_SPARE_SPARE_INPUTS_BMSK                                       0xf
#define HWIO_TURING_QDSP6SS_PLL_SPARE_SPARE_INPUTS_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR                                   (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000240)
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_OFFS                                   (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000240)
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_RMSK                                   0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR, HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_IN)
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_RESERVE_BITS31_8_BMSK                  0xffffff00
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_RESERVE_BITS31_8_SHFT                         0x8
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                         0xff
#define HWIO_TURING_QDSP6SS_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                          0x0

#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR                                   (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000244)
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_OFFS                                   (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000244)
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_RMSK                                   0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR, HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_IN)
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_RESERVE_BITS31_4_BMSK                  0xfffffff0
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_RESERVE_BITS31_4_SHFT                         0x4
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                          0xf
#define HWIO_TURING_QDSP6SS_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                          0x0

#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR                                     (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000248)
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_OFFS                                     (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000248)
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_RMSK                                     0xffffffff
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR, HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_IN)
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_RESERVE_BITS31_4_BMSK                    0xfffffff0
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_RESERVE_BITS31_4_SHFT                           0x4
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                              0xf
#define HWIO_TURING_QDSP6SS_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR                                 (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000250)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_OFFS                                 (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000250)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_RMSK                                        0x3
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR, HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_RCG2PLL_UPD_STATUS_BMSK                     0x2
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_RCG2PLL_UPD_STATUS_SHFT                     0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_PLL2RCG_UPD_STATUS_BMSK                     0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_STATUS_PLL2RCG_UPD_STATUS_SHFT                     0x0

#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR                                    (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000254)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_OFFS                                    (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000254)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_RMSK                                           0x3
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR, HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_IN)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_RCG2PLL_UPD_EN_BMSK                            0x2
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_RCG2PLL_UPD_EN_SHFT                            0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_PLL2RCG_UPD_EN_BMSK                            0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CFG_PLL2RCG_UPD_EN_SHFT                            0x0

#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR                                 (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000258)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OFFS                                 (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000258)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_RMSK                                       0x1f
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR, HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_RMSK)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_IN)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_MATCH_VALUE_BMSK                           0x1f
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_MATCH_VALUE_SHFT                            0x0

#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_ADDR                                    (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000025c)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_OFFS                                    (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000025c)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_RMSK                                           0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_CMD_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_PLL_RCG_UPDATE_CMD_CMD_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR                                           (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000300)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_OFFS                                           (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000300)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_RMSK                                                  0xf
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR, HWIO_TURING_QDSP6SS_DBG_NMI_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_DBG_NMI_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_DBG_NMI_CFG_IN)
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_APCR_BMSK                               0x8
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_APCR_SHFT                               0x3
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_PWR_COLLAPSE_BMSK                       0x4
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_PWR_COLLAPSE_SHFT                       0x2
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_DISABLE_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_DISABLE_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_WAKEUP_DISABLE_BMSK                           0x1
#define HWIO_TURING_QDSP6SS_DBG_NMI_CFG_DBG_NMI_WAKEUP_DISABLE_SHFT                           0x0

#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR                                    (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000304)
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_OFFS                                    (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000304)
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_RMSK                                           0x3
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR, HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_PWR_COLLAPSE_BMSK                        0x2
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_PWR_COLLAPSE_SHFT                        0x1
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_IN_SLEEP_BMSK                            0x1
#define HWIO_TURING_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_IN_SLEEP_SHFT                            0x0

#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_ADDR                                       (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000400)
#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_OFFS                                       (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000400)
#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_RMSK                                              0x1
#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_BOOT_CORE_START_ADDR, HWIO_TURING_QDSP6SS_BOOT_CORE_START_RMSK)
#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_BOOT_CORE_START_ADDR, m)
#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_BOOT_CORE_START_ADDR,v)
#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_BOOT_CORE_START_ADDR,m,v,HWIO_TURING_QDSP6SS_BOOT_CORE_START_IN)
#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_START_BMSK                                        0x1
#define HWIO_TURING_QDSP6SS_BOOT_CORE_START_START_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_BOOT_CMD_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000404)
#define HWIO_TURING_QDSP6SS_BOOT_CMD_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000404)
#define HWIO_TURING_QDSP6SS_BOOT_CMD_RMSK                                                     0x1
#define HWIO_TURING_QDSP6SS_BOOT_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_BOOT_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_BOOT_CMD_CMD_BMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_BOOT_CMD_CMD_SHFT                                                 0x0

#define HWIO_TURING_QDSP6SS_BOOT_STATUS_ADDR                                           (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000408)
#define HWIO_TURING_QDSP6SS_BOOT_STATUS_OFFS                                           (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000408)
#define HWIO_TURING_QDSP6SS_BOOT_STATUS_RMSK                                                  0x1
#define HWIO_TURING_QDSP6SS_BOOT_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_BOOT_STATUS_ADDR, HWIO_TURING_QDSP6SS_BOOT_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_BOOT_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_BOOT_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_BOOT_STATUS_STATUS_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_BOOT_STATUS_STATUS_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000410)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000410)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_RMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_BHS_CFG_ADDR, HWIO_TURING_QDSP6SS_CORE_BHS_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_BHS_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_BHS_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CORE_BHS_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_CORE_BHS_CFG_IN)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_BHS_ON_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_CORE_BHS_CFG_BHS_ON_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_CORE_BHS_CMD_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000414)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CMD_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000414)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CMD_RMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_CORE_BHS_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CORE_BHS_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_CORE_BHS_CMD_UPDATE_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_CORE_BHS_CMD_UPDATE_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_ADDR                                       (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000418)
#define HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_OFFS                                       (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000418)
#define HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_RMSK                                              0x1
#define HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_ADDR, HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_BHS_ON_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_CORE_BHS_STATUS_BHS_ON_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_ADDR                                           (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000420)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_OFFS                                           (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000420)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_RMSK                                                  0x7
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CTL_CFG_ADDR, HWIO_TURING_QDSP6SS_LDO_CTL_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CTL_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_CTL_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_CTL_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_CTL_CFG_IN)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_LDO_PWR_UP_BG_BMSK                                    0x4
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_LDO_PWR_UP_BG_SHFT                                    0x2
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_LDO_PWR_UP_BMSK                                       0x2
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_LDO_PWR_UP_SHFT                                       0x1
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_LDO_BYP_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_LDO_CTL_CFG_LDO_BYP_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_ADDR                                           (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000424)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_OFFS                                           (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000424)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_RMSK                                                  0x7
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_CTL_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_LDO_PWR_UP_BG_UPDATE_BMSK                             0x4
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_LDO_PWR_UP_BG_UPDATE_SHFT                             0x2
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_LDO_PWR_UP_UPDATE_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_LDO_PWR_UP_UPDATE_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_LDO_BYP_UPDATE_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_LDO_CTL_CMD_LDO_BYP_UPDATE_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000428)
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000428)
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_RMSK                                               0x7
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_ADDR, HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_LDO_PWR_UP_BG_BMSK                                 0x4
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_LDO_PWR_UP_BG_SHFT                                 0x2
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_LDO_PWR_UP_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_LDO_PWR_UP_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_LDO_BYP_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_LDO_CTL_STATUS_LDO_BYP_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_MEM_CFG_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000430)
#define HWIO_TURING_QDSP6SS_MEM_CFG_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000430)
#define HWIO_TURING_QDSP6SS_MEM_CFG_RMSK                                                 0x1f001f
#define HWIO_TURING_QDSP6SS_MEM_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_MEM_CFG_ADDR, HWIO_TURING_QDSP6SS_MEM_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_MEM_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_MEM_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_MEM_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_MEM_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_MEM_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_MEM_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_MEM_CFG_IN)
#define HWIO_TURING_QDSP6SS_MEM_CFG_L2MEM_SLP_RET_N_BMSK                                 0x1e0000
#define HWIO_TURING_QDSP6SS_MEM_CFG_L2MEM_SLP_RET_N_SHFT                                     0x11
#define HWIO_TURING_QDSP6SS_MEM_CFG_MEM_SLP_RET_N_BMSK                                    0x10000
#define HWIO_TURING_QDSP6SS_MEM_CFG_MEM_SLP_RET_N_SHFT                                       0x10
#define HWIO_TURING_QDSP6SS_MEM_CFG_L2MEM_SLP_NRET_N_BMSK                                    0x1e
#define HWIO_TURING_QDSP6SS_MEM_CFG_L2MEM_SLP_NRET_N_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_MEM_CFG_MEM_SLP_NRET_N_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_MEM_CFG_MEM_SLP_NRET_N_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_MEM_CMD_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000434)
#define HWIO_TURING_QDSP6SS_MEM_CMD_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000434)
#define HWIO_TURING_QDSP6SS_MEM_CMD_RMSK                                                      0x3
#define HWIO_TURING_QDSP6SS_MEM_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_MEM_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_MEM_CMD_UPDATE_SLP_RET_N_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_MEM_CMD_UPDATE_SLP_RET_N_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_MEM_CMD_UPDATE_SLP_NRET_N_BMSK                                    0x1
#define HWIO_TURING_QDSP6SS_MEM_CMD_UPDATE_SLP_NRET_N_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_MEM_STATUS_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000438)
#define HWIO_TURING_QDSP6SS_MEM_STATUS_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000438)
#define HWIO_TURING_QDSP6SS_MEM_STATUS_RMSK                                              0x1f001f
#define HWIO_TURING_QDSP6SS_MEM_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_MEM_STATUS_ADDR, HWIO_TURING_QDSP6SS_MEM_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_MEM_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_MEM_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_MEM_STATUS_L2MEM_SLP_RET_N_BMSK                              0x1e0000
#define HWIO_TURING_QDSP6SS_MEM_STATUS_L2MEM_SLP_RET_N_SHFT                                  0x11
#define HWIO_TURING_QDSP6SS_MEM_STATUS_MEM_SLP_RET_N_BMSK                                 0x10000
#define HWIO_TURING_QDSP6SS_MEM_STATUS_MEM_SLP_RET_N_SHFT                                    0x10
#define HWIO_TURING_QDSP6SS_MEM_STATUS_L2MEM_SLP_NRET_N_BMSK                                 0x1e
#define HWIO_TURING_QDSP6SS_MEM_STATUS_L2MEM_SLP_NRET_N_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_MEM_STATUS_MEM_SLP_NRET_N_BMSK                                    0x1
#define HWIO_TURING_QDSP6SS_MEM_STATUS_MEM_SLP_NRET_N_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_RESET_CFG_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000440)
#define HWIO_TURING_QDSP6SS_RESET_CFG_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000440)
#define HWIO_TURING_QDSP6SS_RESET_CFG_RMSK                                                 0x1fff
#define HWIO_TURING_QDSP6SS_RESET_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RESET_CFG_ADDR, HWIO_TURING_QDSP6SS_RESET_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_RESET_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RESET_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_RESET_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RESET_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_RESET_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RESET_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_RESET_CFG_IN)
#define HWIO_TURING_QDSP6SS_RESET_CFG_APB_BMSK                                             0x1000
#define HWIO_TURING_QDSP6SS_RESET_CFG_APB_SHFT                                                0xc
#define HWIO_TURING_QDSP6SS_RESET_CFG_AXIS2_BMSK                                            0x800
#define HWIO_TURING_QDSP6SS_RESET_CFG_AXIS2_SHFT                                              0xb
#define HWIO_TURING_QDSP6SS_RESET_CFG_CSI1_BMSK                                             0x400
#define HWIO_TURING_QDSP6SS_RESET_CFG_CSI1_SHFT                                               0xa
#define HWIO_TURING_QDSP6SS_RESET_CFG_CSI0_BMSK                                             0x200
#define HWIO_TURING_QDSP6SS_RESET_CFG_CSI0_SHFT                                               0x9
#define HWIO_TURING_QDSP6SS_RESET_CFG_ARCH_BMSK                                             0x100
#define HWIO_TURING_QDSP6SS_RESET_CFG_ARCH_SHFT                                               0x8
#define HWIO_TURING_QDSP6SS_RESET_CFG_CORE_BMSK                                              0x80
#define HWIO_TURING_QDSP6SS_RESET_CFG_CORE_SHFT                                               0x7
#define HWIO_TURING_QDSP6SS_RESET_CFG_AXIM2_BMSK                                             0x40
#define HWIO_TURING_QDSP6SS_RESET_CFG_AXIM2_SHFT                                              0x6
#define HWIO_TURING_QDSP6SS_RESET_CFG_AXIS_BMSK                                              0x20
#define HWIO_TURING_QDSP6SS_RESET_CFG_AXIS_SHFT                                               0x5
#define HWIO_TURING_QDSP6SS_RESET_CFG_ATBM_BMSK                                              0x10
#define HWIO_TURING_QDSP6SS_RESET_CFG_ATBM_SHFT                                               0x4
#define HWIO_TURING_QDSP6SS_RESET_CFG_AHBM_BMSK                                               0x8
#define HWIO_TURING_QDSP6SS_RESET_CFG_AHBM_SHFT                                               0x3
#define HWIO_TURING_QDSP6SS_RESET_CFG_AXIM_BMSK                                               0x4
#define HWIO_TURING_QDSP6SS_RESET_CFG_AXIM_SHFT                                               0x2
#define HWIO_TURING_QDSP6SS_RESET_CFG_ISDB_ETM_BMSK                                           0x2
#define HWIO_TURING_QDSP6SS_RESET_CFG_ISDB_ETM_SHFT                                           0x1
#define HWIO_TURING_QDSP6SS_RESET_CFG_RET_BMSK                                                0x1
#define HWIO_TURING_QDSP6SS_RESET_CFG_RET_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_RESET_CMD_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000444)
#define HWIO_TURING_QDSP6SS_RESET_CMD_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000444)
#define HWIO_TURING_QDSP6SS_RESET_CMD_RMSK                                                    0x1
#define HWIO_TURING_QDSP6SS_RESET_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RESET_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_RESET_CMD_UPDATE_BMSK                                             0x1
#define HWIO_TURING_QDSP6SS_RESET_CMD_UPDATE_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_RESET_STATUS_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000448)
#define HWIO_TURING_QDSP6SS_RESET_STATUS_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000448)
#define HWIO_TURING_QDSP6SS_RESET_STATUS_RMSK                                              0x1fff
#define HWIO_TURING_QDSP6SS_RESET_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RESET_STATUS_ADDR, HWIO_TURING_QDSP6SS_RESET_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RESET_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RESET_STATUS_ADDR,v)
#define HWIO_TURING_QDSP6SS_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RESET_STATUS_ADDR,m,v,HWIO_TURING_QDSP6SS_RESET_STATUS_IN)
#define HWIO_TURING_QDSP6SS_RESET_STATUS_APB_BMSK                                          0x1000
#define HWIO_TURING_QDSP6SS_RESET_STATUS_APB_SHFT                                             0xc
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AXIS2_BMSK                                         0x800
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AXIS2_SHFT                                           0xb
#define HWIO_TURING_QDSP6SS_RESET_STATUS_CSI1_BMSK                                          0x400
#define HWIO_TURING_QDSP6SS_RESET_STATUS_CSI1_SHFT                                            0xa
#define HWIO_TURING_QDSP6SS_RESET_STATUS_CSI0_BMSK                                          0x200
#define HWIO_TURING_QDSP6SS_RESET_STATUS_CSI0_SHFT                                            0x9
#define HWIO_TURING_QDSP6SS_RESET_STATUS_ARCH_BMSK                                          0x100
#define HWIO_TURING_QDSP6SS_RESET_STATUS_ARCH_SHFT                                            0x8
#define HWIO_TURING_QDSP6SS_RESET_STATUS_CORE_BMSK                                           0x80
#define HWIO_TURING_QDSP6SS_RESET_STATUS_CORE_SHFT                                            0x7
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AXIM2_BMSK                                          0x40
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AXIM2_SHFT                                           0x6
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AXIS_BMSK                                           0x20
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AXIS_SHFT                                            0x5
#define HWIO_TURING_QDSP6SS_RESET_STATUS_ATBM_BMSK                                           0x10
#define HWIO_TURING_QDSP6SS_RESET_STATUS_ATBM_SHFT                                            0x4
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AHBM_BMSK                                            0x8
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AHBM_SHFT                                            0x3
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AXIM_BMSK                                            0x4
#define HWIO_TURING_QDSP6SS_RESET_STATUS_AXIM_SHFT                                            0x2
#define HWIO_TURING_QDSP6SS_RESET_STATUS_ISDB_ETM_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_RESET_STATUS_ISDB_ETM_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_RESET_STATUS_RET_BMSK                                             0x1
#define HWIO_TURING_QDSP6SS_RESET_STATUS_RET_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_CLAMP_CFG_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000450)
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000450)
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_RMSK                                                    0xf
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLAMP_CFG_ADDR, HWIO_TURING_QDSP6SS_CLAMP_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLAMP_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CLAMP_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CLAMP_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_CLAMP_CFG_IN)
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_CLAMP_MSS2CX_BMSK                                       0x8
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_CLAMP_MSS2CX_SHFT                                       0x3
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_CLAMP_QMC_MEM_BMSK                                      0x4
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_CLAMP_QMC_MEM_SHFT                                      0x2
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_CLAMP_WL_BMSK                                           0x2
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_CLAMP_WL_SHFT                                           0x1
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_CLAMP_IO_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_CLAMP_CFG_CLAMP_IO_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_CLAMP_CMD_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000454)
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000454)
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_RMSK                                                    0xf
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CLAMP_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_MSS2CX_BMSK                                0x8
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_MSS2CX_SHFT                                0x3
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_QMC_MEM_BMSK                               0x4
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_QMC_MEM_SHFT                               0x2
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_WL_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_WL_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_IO_BMSK                                    0x1
#define HWIO_TURING_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_IO_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000458)
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000458)
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_RMSK                                                 0xf
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLAMP_STATUS_ADDR, HWIO_TURING_QDSP6SS_CLAMP_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLAMP_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_CLAMP_MSS2CX_BMSK                                    0x8
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_CLAMP_MSS2CX_SHFT                                    0x3
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_CLAMP_QMC_MEM_BMSK                                   0x4
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_CLAMP_QMC_MEM_SHFT                                   0x2
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_CLAMP_WL_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_CLAMP_WL_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_CLAMP_IO_BMSK                                        0x1
#define HWIO_TURING_QDSP6SS_CLAMP_STATUS_CLAMP_IO_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_CLK_CFG_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000460)
#define HWIO_TURING_QDSP6SS_CLK_CFG_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000460)
#define HWIO_TURING_QDSP6SS_CLK_CFG_RMSK                                                    0x3ff
#define HWIO_TURING_QDSP6SS_CLK_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLK_CFG_ADDR, HWIO_TURING_QDSP6SS_CLK_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_CLK_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLK_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_CLK_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CLK_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_CLK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CLK_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_CLK_CFG_IN)
#define HWIO_TURING_QDSP6SS_CLK_CFG_AXIS2_BMSK                                              0x200
#define HWIO_TURING_QDSP6SS_CLK_CFG_AXIS2_SHFT                                                0x9
#define HWIO_TURING_QDSP6SS_CLK_CFG_CSI1_BMSK                                               0x100
#define HWIO_TURING_QDSP6SS_CLK_CFG_CSI1_SHFT                                                 0x8
#define HWIO_TURING_QDSP6SS_CLK_CFG_CSI0_BMSK                                                0x80
#define HWIO_TURING_QDSP6SS_CLK_CFG_CSI0_SHFT                                                 0x7
#define HWIO_TURING_QDSP6SS_CLK_CFG_AXIM2_BMSK                                               0x40
#define HWIO_TURING_QDSP6SS_CLK_CFG_AXIM2_SHFT                                                0x6
#define HWIO_TURING_QDSP6SS_CLK_CFG_AXIS_BMSK                                                0x20
#define HWIO_TURING_QDSP6SS_CLK_CFG_AXIS_SHFT                                                 0x5
#define HWIO_TURING_QDSP6SS_CLK_CFG_ATBM_BMSK                                                0x10
#define HWIO_TURING_QDSP6SS_CLK_CFG_ATBM_SHFT                                                 0x4
#define HWIO_TURING_QDSP6SS_CLK_CFG_AHBM_BMSK                                                 0x8
#define HWIO_TURING_QDSP6SS_CLK_CFG_AHBM_SHFT                                                 0x3
#define HWIO_TURING_QDSP6SS_CLK_CFG_AXIM_BMSK                                                 0x4
#define HWIO_TURING_QDSP6SS_CLK_CFG_AXIM_SHFT                                                 0x2
#define HWIO_TURING_QDSP6SS_CLK_CFG_APB_BMSK                                                  0x2
#define HWIO_TURING_QDSP6SS_CLK_CFG_APB_SHFT                                                  0x1
#define HWIO_TURING_QDSP6SS_CLK_CFG_CORE_BMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_CLK_CFG_CORE_SHFT                                                 0x0

#define HWIO_TURING_QDSP6SS_CLK_CMD_ADDR                                               (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000464)
#define HWIO_TURING_QDSP6SS_CLK_CMD_OFFS                                               (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000464)
#define HWIO_TURING_QDSP6SS_CLK_CMD_RMSK                                                      0x1
#define HWIO_TURING_QDSP6SS_CLK_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CLK_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_CLK_CMD_UPDATE_CLK_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_CLK_CMD_UPDATE_CLK_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_CLK_STATUS_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000468)
#define HWIO_TURING_QDSP6SS_CLK_STATUS_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000468)
#define HWIO_TURING_QDSP6SS_CLK_STATUS_RMSK                                                 0x3ff
#define HWIO_TURING_QDSP6SS_CLK_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLK_STATUS_ADDR, HWIO_TURING_QDSP6SS_CLK_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CLK_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AXIS2_BMSK                                           0x200
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AXIS2_SHFT                                             0x9
#define HWIO_TURING_QDSP6SS_CLK_STATUS_CSI1_BMSK                                            0x100
#define HWIO_TURING_QDSP6SS_CLK_STATUS_CSI1_SHFT                                              0x8
#define HWIO_TURING_QDSP6SS_CLK_STATUS_CSI0_BMSK                                             0x80
#define HWIO_TURING_QDSP6SS_CLK_STATUS_CSI0_SHFT                                              0x7
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AXIM2_BMSK                                            0x40
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AXIM2_SHFT                                             0x6
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AXIS_BMSK                                             0x20
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AXIS_SHFT                                              0x5
#define HWIO_TURING_QDSP6SS_CLK_STATUS_ATBM_BMSK                                             0x10
#define HWIO_TURING_QDSP6SS_CLK_STATUS_ATBM_SHFT                                              0x4
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AHBM_BMSK                                              0x8
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AHBM_SHFT                                              0x3
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AXIM_BMSK                                              0x4
#define HWIO_TURING_QDSP6SS_CLK_STATUS_AXIM_SHFT                                              0x2
#define HWIO_TURING_QDSP6SS_CLK_STATUS_APB_BMSK                                               0x2
#define HWIO_TURING_QDSP6SS_CLK_STATUS_APB_SHFT                                               0x1
#define HWIO_TURING_QDSP6SS_CLK_STATUS_CORE_BMSK                                              0x1
#define HWIO_TURING_QDSP6SS_CLK_STATUS_CORE_SHFT                                              0x0

#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000500)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000500)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_RMSK                                                  0x1d
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR, HWIO_TURING_QDSP6SS_CP_PWR_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_PWR_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_PWR_CTL_IN)
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_CLAMP_QMC_MEM_BMSK                                    0x10
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_CLAMP_QMC_MEM_SHFT                                     0x4
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_LDO_2PASS_ON_BMSK                                      0x8
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_LDO_2PASS_ON_SHFT                                      0x3
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_SHUNT_BHS_ON_BMSK                                      0x4
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_SHUNT_BHS_ON_SHFT                                      0x2
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_CLAMP_IO_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_CP_PWR_CTL_CLAMP_IO_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_CP_RESET_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000504)
#define HWIO_TURING_QDSP6SS_CP_RESET_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000504)
#define HWIO_TURING_QDSP6SS_CP_RESET_RMSK                                                     0x1
#define HWIO_TURING_QDSP6SS_CP_RESET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_RESET_ADDR, HWIO_TURING_QDSP6SS_CP_RESET_RMSK)
#define HWIO_TURING_QDSP6SS_CP_RESET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_RESET_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_RESET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_RESET_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_RESET_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_RESET_IN)
#define HWIO_TURING_QDSP6SS_CP_RESET_ARES_BMSK                                                0x1
#define HWIO_TURING_QDSP6SS_CP_RESET_ARES_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000508)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000508)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_RMSK                                                   0x1
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR, HWIO_TURING_QDSP6SS_CP_CLK_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_CLK_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_CLK_CTL_IN)
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_CLK_ENA_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_CP_CLK_CTL_CLK_ENA_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000510)
#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000510)
#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_RMSK                                                   0x1
#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_BHS_CFG_ADDR, HWIO_TURING_QDSP6SS_CP_BHS_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_BHS_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_BHS_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CP_BHS_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_CP_BHS_CFG_IN)
#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_BHS_ON_BMSK                                            0x1
#define HWIO_TURING_QDSP6SS_CP_BHS_CFG_BHS_ON_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_CP_BHS_CMD_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000514)
#define HWIO_TURING_QDSP6SS_CP_BHS_CMD_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000514)
#define HWIO_TURING_QDSP6SS_CP_BHS_CMD_RMSK                                                   0x1
#define HWIO_TURING_QDSP6SS_CP_BHS_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CP_BHS_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_CP_BHS_CMD_UPDATE_BMSK                                            0x1
#define HWIO_TURING_QDSP6SS_CP_BHS_CMD_UPDATE_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_CP_BHS_STATUS_ADDR                                         (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000518)
#define HWIO_TURING_QDSP6SS_CP_BHS_STATUS_OFFS                                         (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000518)
#define HWIO_TURING_QDSP6SS_CP_BHS_STATUS_RMSK                                                0x1
#define HWIO_TURING_QDSP6SS_CP_BHS_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_BHS_STATUS_ADDR, HWIO_TURING_QDSP6SS_CP_BHS_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CP_BHS_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_BHS_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_BHS_STATUS_BHS_ON_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_CP_BHS_STATUS_BHS_ON_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_CPMEM_CFG_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000520)
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000520)
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_RMSK                                                    0x3
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPMEM_CFG_ADDR, HWIO_TURING_QDSP6SS_CPMEM_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPMEM_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CPMEM_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CPMEM_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_CPMEM_CFG_IN)
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_VTCM_SLP_RET_N_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_VTCM_SLP_RET_N_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_VTCM_SLP_NRET_N_BMSK                                    0x1
#define HWIO_TURING_QDSP6SS_CPMEM_CFG_VTCM_SLP_NRET_N_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_CPMEM_CMD_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000524)
#define HWIO_TURING_QDSP6SS_CPMEM_CMD_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000524)
#define HWIO_TURING_QDSP6SS_CPMEM_CMD_RMSK                                                    0x3
#define HWIO_TURING_QDSP6SS_CPMEM_CMD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CPMEM_CMD_ADDR,v)
#define HWIO_TURING_QDSP6SS_CPMEM_CMD_UPDATE_VTCM_SLP_RET_N_BMSK                              0x2
#define HWIO_TURING_QDSP6SS_CPMEM_CMD_UPDATE_VTCM_SLP_RET_N_SHFT                              0x1
#define HWIO_TURING_QDSP6SS_CPMEM_CMD_UPDATE_VTCM_SLP_NRET_N_BMSK                             0x1
#define HWIO_TURING_QDSP6SS_CPMEM_CMD_UPDATE_VTCM_SLP_NRET_N_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00000528)
#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000528)
#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_RMSK                                                 0x3
#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPMEM_STATUS_ADDR, HWIO_TURING_QDSP6SS_CPMEM_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPMEM_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_VTCM_SLP_RET_N_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_VTCM_SLP_RET_N_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_VTCM_SLP_NRET_N_BMSK                                 0x1
#define HWIO_TURING_QDSP6SS_CPMEM_STATUS_VTCM_SLP_NRET_N_SHFT                                 0x0

#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002000)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002000)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_RMSK                                          0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR, HWIO_TURING_QDSP6SS_TEST_BUS_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_TEST_BUS_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_TEST_BUS_CTL_IN)
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_BMSK                                0xff000000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_SHFT                                      0x18
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_HWE_INV_BMSK                                    0x800000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_HWE_INV_SHFT                                        0x17
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_HWE_SEL_BMSK                                    0x7c0000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_HWE_SEL_SHFT                                        0x12
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_BMSK                                  0x20000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_SHFT                                     0x11
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_Q6_SEL_BMSK                                      0x10000
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_Q6_SEL_SHFT                                         0x10
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_SEL_BMSK                                          0xffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_CTL_SEL_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002004)
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002004)
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_RMSK                                        0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_ADDR, HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_RMSK)
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_ADDR, m)
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_VALUE_BMSK                                  0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_VALUE_VALUE_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR                                        (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002008)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_OFFS                                        (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002008)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_RMSK                                        0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR, HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_RMSK)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR, m)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR,v)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_ADDR,m,v,HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_IN)
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_VALUE_BMSK                                  0xffffffff
#define HWIO_TURING_QDSP6SS_TEST_BUS_WDATA_VALUE_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR                                            (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000200c)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_OFFS                                            (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000200c)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_RMSK                                                   0x1
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR, HWIO_TURING_QDSP6SS_PWRDBG_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_PWRDBG_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_PWRDBG_CTL_IN)
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_ENA_BMSK                                               0x1
#define HWIO_TURING_QDSP6SS_PWRDBG_CTL_ENA_SHFT                                               0x0

#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002010)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002010)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_RMSK                                                0x7f
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR, HWIO_TURING_QDSP6SS_TEST_CLK_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_TEST_CLK_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_TEST_CLK_CTL_IN)
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_BMSK                                  0x40
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_SHFT                                   0x6
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_BMSK                                 0x20
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_SHFT                                  0x5
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_BMSK                                    0x1f
#define HWIO_TURING_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_BHS_TEST_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002014)
#define HWIO_TURING_QDSP6SS_BHS_TEST_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002014)
#define HWIO_TURING_QDSP6SS_BHS_TEST_RMSK                                                     0x1
#define HWIO_TURING_QDSP6SS_BHS_TEST_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_BHS_TEST_ADDR, HWIO_TURING_QDSP6SS_BHS_TEST_RMSK)
#define HWIO_TURING_QDSP6SS_BHS_TEST_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_BHS_TEST_ADDR, m)
#define HWIO_TURING_QDSP6SS_BHS_TEST_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_BHS_TEST_ADDR,v)
#define HWIO_TURING_QDSP6SS_BHS_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_BHS_TEST_ADDR,m,v,HWIO_TURING_QDSP6SS_BHS_TEST_IN)
#define HWIO_TURING_QDSP6SS_BHS_TEST_INSTANT_ON_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_BHS_TEST_INSTANT_ON_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002018)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002018)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_RMSK                                            0xffffff
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR, HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_RMSK)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR, m)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR,v)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ADDR,m,v,HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_IN)
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_BMSK                                0xffffe0
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_SHFT                                     0x5
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_BMSK                                        0x10
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_SHFT                                         0x4
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_BMSK                                 0x8
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_SHFT                                 0x3
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_BMSK                                    0x4
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_SHFT                                    0x2
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_BMSK                                  0x1
#define HWIO_TURING_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_SHFT                                  0x0

#define HWIO_TURING_QDSP6SS_LDO_TEST_ADDR                                              (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000201c)
#define HWIO_TURING_QDSP6SS_LDO_TEST_OFFS                                              (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000201c)
#define HWIO_TURING_QDSP6SS_LDO_TEST_RMSK                                              0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_TEST_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_TEST_ADDR, HWIO_TURING_QDSP6SS_LDO_TEST_RMSK)
#define HWIO_TURING_QDSP6SS_LDO_TEST_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_LDO_TEST_ADDR, m)
#define HWIO_TURING_QDSP6SS_LDO_TEST_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_LDO_TEST_ADDR,v)
#define HWIO_TURING_QDSP6SS_LDO_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_LDO_TEST_ADDR,m,v,HWIO_TURING_QDSP6SS_LDO_TEST_IN)
#define HWIO_TURING_QDSP6SS_LDO_TEST_DATA_BMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_LDO_TEST_DATA_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_CORE_STATUS_ADDR                                           (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002028)
#define HWIO_TURING_QDSP6SS_CORE_STATUS_OFFS                                           (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002028)
#define HWIO_TURING_QDSP6SS_CORE_STATUS_RMSK                                                  0x7
#define HWIO_TURING_QDSP6SS_CORE_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_STATUS_ADDR, HWIO_TURING_QDSP6SS_CORE_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CORE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CORE_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CP0_IDLE_BMSK                                         0x4
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CP0_IDLE_SHFT                                         0x2
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CORE_IN_SLEEP_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CORE_IN_SLEEP_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CORE_STATE_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_CORE_STATUS_CORE_STATE_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_MEM_DEBUG_ADDR                                             (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002030)
#define HWIO_TURING_QDSP6SS_MEM_DEBUG_OFFS                                             (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002030)
#define HWIO_TURING_QDSP6SS_MEM_DEBUG_RMSK                                             0xffffffff
#define HWIO_TURING_QDSP6SS_MEM_DEBUG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_MEM_DEBUG_ADDR, HWIO_TURING_QDSP6SS_MEM_DEBUG_RMSK)
#define HWIO_TURING_QDSP6SS_MEM_DEBUG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_MEM_DEBUG_ADDR, m)
#define HWIO_TURING_QDSP6SS_MEM_DEBUG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_MEM_DEBUG_ADDR,v)
#define HWIO_TURING_QDSP6SS_MEM_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_MEM_DEBUG_ADDR,m,v,HWIO_TURING_QDSP6SS_MEM_DEBUG_IN)
#define HWIO_TURING_QDSP6SS_MEM_DEBUG_OFF_BMSK                                         0xffffffff
#define HWIO_TURING_QDSP6SS_MEM_DEBUG_OFF_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002034)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002034)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_RMSK                                          0xffffffff
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_ADDR, HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_RMSK)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_ADDR, m)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_ADDR,v)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_ADDR,m,v,HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_IN)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_OFF_BMSK                                      0xffffffff
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG0_OFF_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_ADDR                                          (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x00002038)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_OFFS                                          (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002038)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_RMSK                                          0xffffffff
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_ADDR, HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_RMSK)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_ADDR, m)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_ADDR,v)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_ADDR,m,v,HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_IN)
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_OFF_BMSK                                      0xffffffff
#define HWIO_TURING_QDSP6SS_L2MEM_DEBUG1_OFF_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_ADDR                                           (TURING_QDSP6V65SS_PUB_REG_BASE      + 0x0000203c)
#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_OFFS                                           (TURING_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000203c)
#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_RMSK                                           0xffffffff
#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPMEM_DEBUG_ADDR, HWIO_TURING_QDSP6SS_CPMEM_DEBUG_RMSK)
#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CPMEM_DEBUG_ADDR, m)
#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_CPMEM_DEBUG_ADDR,v)
#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_CPMEM_DEBUG_ADDR,m,v,HWIO_TURING_QDSP6SS_CPMEM_DEBUG_IN)
#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_OFF_BMSK                                       0xffffffff
#define HWIO_TURING_QDSP6SS_CPMEM_DEBUG_OFF_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_QDSP6V65SS_CSR
 *--------------------------------------------------------------------------*/

#define TURING_QDSP6V65SS_CSR_REG_BASE                                                      (TURING_BASE      + 0x00380000)
#define TURING_QDSP6V65SS_CSR_REG_BASE_OFFS                                                 0x00380000

#define HWIO_TURING_QDSP6SS_INSTANCE_ID_ADDR                                                (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00000000)
#define HWIO_TURING_QDSP6SS_INSTANCE_ID_OFFS                                                (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00000000)
#define HWIO_TURING_QDSP6SS_INSTANCE_ID_RMSK                                                       0x7
#define HWIO_TURING_QDSP6SS_INSTANCE_ID_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_INSTANCE_ID_ADDR, HWIO_TURING_QDSP6SS_INSTANCE_ID_RMSK)
#define HWIO_TURING_QDSP6SS_INSTANCE_ID_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_INSTANCE_ID_ADDR, m)
#define HWIO_TURING_QDSP6SS_INSTANCE_ID_ID_BMSK                                                    0x7
#define HWIO_TURING_QDSP6SS_INSTANCE_ID_ID_SHFT                                                    0x0

#define HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_ADDR                                            (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00000100)
#define HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_OFFS                                            (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00000100)
#define HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_RMSK                                                   0x1
#define HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_ADDR, HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_HVX_EN_BMSK                                            0x1
#define HWIO_TURING_QDSP6SS_CP_EFUSE_STATUS_HVX_EN_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_WDOG_RESET_ADDR                                                 (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00004000)
#define HWIO_TURING_QDSP6SS_WDOG_RESET_OFFS                                                 (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00004000)
#define HWIO_TURING_QDSP6SS_WDOG_RESET_RMSK                                                        0x1
#define HWIO_TURING_QDSP6SS_WDOG_RESET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WDOG_RESET_ADDR,v)
#define HWIO_TURING_QDSP6SS_WDOG_RESET_WDOG_RESET_BMSK                                             0x1
#define HWIO_TURING_QDSP6SS_WDOG_RESET_WDOG_RESET_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_WDOG_CTL_ADDR                                                   (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00004004)
#define HWIO_TURING_QDSP6SS_WDOG_CTL_OFFS                                                   (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00004004)
#define HWIO_TURING_QDSP6SS_WDOG_CTL_RMSK                                                          0x7
#define HWIO_TURING_QDSP6SS_WDOG_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_CTL_ADDR, HWIO_TURING_QDSP6SS_WDOG_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_WDOG_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_WDOG_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WDOG_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_WDOG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_WDOG_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_WDOG_CTL_IN)
#define HWIO_TURING_QDSP6SS_WDOG_CTL_WDOG_TO_NMI_EN_BMSK                                           0x4
#define HWIO_TURING_QDSP6SS_WDOG_CTL_WDOG_TO_NMI_EN_SHFT                                           0x2
#define HWIO_TURING_QDSP6SS_WDOG_CTL_UNMASKED_INT_EN_BMSK                                          0x2
#define HWIO_TURING_QDSP6SS_WDOG_CTL_UNMASKED_INT_EN_SHFT                                          0x1
#define HWIO_TURING_QDSP6SS_WDOG_CTL_ENABLE_BMSK                                                   0x1
#define HWIO_TURING_QDSP6SS_WDOG_CTL_ENABLE_SHFT                                                   0x0

#define HWIO_TURING_QDSP6SS_WDOG_STATUS_ADDR                                                (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00004008)
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_OFFS                                                (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00004008)
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_RMSK                                                0xf81fffff
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_STATUS_ADDR, HWIO_TURING_QDSP6SS_WDOG_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_RESET_SYNC_STATUS_BMSK                              0x80000000
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_RESET_SYNC_STATUS_SHFT                                    0x1f
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_BITE_TIME_SYNC_STATUS_BMSK                          0x40000000
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_BITE_TIME_SYNC_STATUS_SHFT                                0x1e
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_BARK_TIME_SYNC_STATUS_BMSK                          0x20000000
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_BARK_TIME_SYNC_STATUS_SHFT                                0x1d
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_NMI_TIME_SYNC_STATUS_BMSK                           0x10000000
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_NMI_TIME_SYNC_STATUS_SHFT                                 0x1c
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_TEST_LOAD_SYNC_STATUS_BMSK                           0x8000000
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_TEST_LOAD_SYNC_STATUS_SHFT                                0x1b
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_WDOG_COUNT_BMSK                                       0x1ffffe
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_WDOG_COUNT_SHFT                                            0x1
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_WDOG_EXPIRED_STATUS_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_WDOG_STATUS_WDOG_EXPIRED_STATUS_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_ADDR                                             (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000400c)
#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_OFFS                                             (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000400c)
#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_RMSK                                                0xfffff
#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_ADDR, HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_RMSK)
#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_ADDR, m)
#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_ADDR,v)
#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_ADDR,m,v,HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_IN)
#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_DATA_BMSK                                           0xfffff
#define HWIO_TURING_QDSP6SS_WDOG_BARK_TIME_DATA_SHFT                                               0x0

#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_ADDR                                             (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00004010)
#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_OFFS                                             (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00004010)
#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_RMSK                                                0xfffff
#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_ADDR, HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_RMSK)
#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_ADDR, m)
#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_ADDR,v)
#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_ADDR,m,v,HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_IN)
#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_DATA_BMSK                                           0xfffff
#define HWIO_TURING_QDSP6SS_WDOG_BITE_TIME_DATA_SHFT                                               0x0

#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_ADDR                                              (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00004014)
#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_OFFS                                              (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00004014)
#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_RMSK                                                 0xfffff
#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_ADDR, HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_RMSK)
#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_ADDR, m)
#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_ADDR,v)
#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_ADDR,m,v,HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_IN)
#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_DATA_BMSK                                            0xfffff
#define HWIO_TURING_QDSP6SS_WDOG_NMI_TIME_DATA_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_ADDR                                             (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00004018)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_OFFS                                             (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00004018)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_RMSK                                                    0x1
#define HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_ADDR,v)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_LOAD_BMSK                                               0x1
#define HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_LOAD_SHFT                                               0x0

#define HWIO_TURING_QDSP6SS_WDOG_TEST_ADDR                                                  (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000401c)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_OFFS                                                  (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000401c)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_RMSK                                                    0x1fffff
#define HWIO_TURING_QDSP6SS_WDOG_TEST_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_TEST_ADDR, HWIO_TURING_QDSP6SS_WDOG_TEST_RMSK)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_WDOG_TEST_ADDR, m)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WDOG_TEST_ADDR,v)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_WDOG_TEST_ADDR,m,v,HWIO_TURING_QDSP6SS_WDOG_TEST_IN)
#define HWIO_TURING_QDSP6SS_WDOG_TEST_SYNC_STATUS_BMSK                                        0x100000
#define HWIO_TURING_QDSP6SS_WDOG_TEST_SYNC_STATUS_SHFT                                            0x14
#define HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_VALUE_BMSK                                          0xfffff
#define HWIO_TURING_QDSP6SS_WDOG_TEST_LOAD_VALUE_SHFT                                              0x0

#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_ADDR                                            (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00004100)
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_OFFS                                            (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00004100)
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_RMSK                                                   0xf
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_ADDR, HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_IN)
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_MAX_COUNT_BMSK                                         0xe
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_MAX_COUNT_SHFT                                         0x1
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_DISABLE_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_GLBCNT_TRIG_CFG_DISABLE_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_TS_m_EN_ADDR(m)                                                 (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00005000 + 0x10 * (m))
#define HWIO_TURING_QDSP6SS_TS_m_EN_OFFS(m)                                                 (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00005000 + 0x10 * (m))
#define HWIO_TURING_QDSP6SS_TS_m_EN_RMSK                                                           0x7
#define HWIO_TURING_QDSP6SS_TS_m_EN_MAXm                                                             3
#define HWIO_TURING_QDSP6SS_TS_m_EN_INI(m)        \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_m_EN_ADDR(m), HWIO_TURING_QDSP6SS_TS_m_EN_RMSK)
#define HWIO_TURING_QDSP6SS_TS_m_EN_INMI(m,mask)    \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_m_EN_ADDR(m), mask)
#define HWIO_TURING_QDSP6SS_TS_m_EN_OUTI(m,val)    \
        out_dword(HWIO_TURING_QDSP6SS_TS_m_EN_ADDR(m),val)
#define HWIO_TURING_QDSP6SS_TS_m_EN_OUTMI(m,mask,val) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_TS_m_EN_ADDR(m),mask,val,HWIO_TURING_QDSP6SS_TS_m_EN_INI(m))
#define HWIO_TURING_QDSP6SS_TS_m_EN_MODE_BMSK                                                      0x4
#define HWIO_TURING_QDSP6SS_TS_m_EN_MODE_SHFT                                                      0x2
#define HWIO_TURING_QDSP6SS_TS_m_EN_CLEAR_BMSK                                                     0x2
#define HWIO_TURING_QDSP6SS_TS_m_EN_CLEAR_SHFT                                                     0x1
#define HWIO_TURING_QDSP6SS_TS_m_EN_EN_BMSK                                                        0x1
#define HWIO_TURING_QDSP6SS_TS_m_EN_EN_SHFT                                                        0x0

#define HWIO_TURING_QDSP6SS_TS_m_STATUS_ADDR(m)                                             (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00005004 + 0x10 * (m))
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_OFFS(m)                                             (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00005004 + 0x10 * (m))
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_RMSK                                                     0x101
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_MAXm                                                         3
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_INI(m)        \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_m_STATUS_ADDR(m), HWIO_TURING_QDSP6SS_TS_m_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_INMI(m,mask)    \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_m_STATUS_ADDR(m), mask)
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_OVERFLOW_BMSK                                            0x100
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_OVERFLOW_SHFT                                              0x8
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_VALID_BMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_TS_m_STATUS_VALID_SHFT                                                 0x0

#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_ADDR(m)                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00005008 + 0x10 * (m))
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_OFFS(m)                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00005008 + 0x10 * (m))
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_RMSK                                           0xffffffff
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_MAXm                                                    3
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_INI(m)        \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_ADDR(m), HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_RMSK)
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_INMI(m,mask)    \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_ADDR(m), mask)
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_DATA_L_BMSK                                    0xffffffff
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_L_DATA_L_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_ADDR(m)                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000500c + 0x10 * (m))
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_OFFS(m)                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000500c + 0x10 * (m))
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_RMSK                                             0xffffff
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_MAXm                                                    3
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_INI(m)        \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_ADDR(m), HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_RMSK)
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_INMI(m,mask)    \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_ADDR(m), mask)
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_DATA_H_BMSK                                      0xffffff
#define HWIO_TURING_QDSP6SS_TS_m_TIMESTAMP_H_DATA_H_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_ADDR                                                 (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00005100)
#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_OFFS                                                 (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00005100)
#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_RMSK                                                       0x1f
#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_HWE_SEL_ADDR, HWIO_TURING_QDSP6SS_TS_HWE_SEL_RMSK)
#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_TS_HWE_SEL_ADDR, m)
#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_TS_HWE_SEL_ADDR,v)
#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_TS_HWE_SEL_ADDR,m,v,HWIO_TURING_QDSP6SS_TS_HWE_SEL_IN)
#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_MUX_SEL_BMSK                                               0x1f
#define HWIO_TURING_QDSP6SS_TS_HWE_SEL_MUX_SEL_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_IPC_ADDR                                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00008000)
#define HWIO_TURING_QDSP6SS_IPC_OFFS                                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00008000)
#define HWIO_TURING_QDSP6SS_IPC_RMSK                                                        0xffffffff
#define HWIO_TURING_QDSP6SS_IPC_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_IPC_ADDR,v)
#define HWIO_TURING_QDSP6SS_IPC_INTR_BMSK                                                   0xffffffff
#define HWIO_TURING_QDSP6SS_IPC_INTR_SHFT                                                          0x0

#define HWIO_TURING_QDSP6SS_IPC1_ADDR                                                       (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x00008004)
#define HWIO_TURING_QDSP6SS_IPC1_OFFS                                                       (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x00008004)
#define HWIO_TURING_QDSP6SS_IPC1_RMSK                                                       0xffffffff
#define HWIO_TURING_QDSP6SS_IPC1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_IPC1_ADDR,v)
#define HWIO_TURING_QDSP6SS_IPC1_INTR_BMSK                                                  0xffffffff
#define HWIO_TURING_QDSP6SS_IPC1_INTR_SHFT                                                         0x0

#define HWIO_TURING_QDSP6SS_BLOCK_INTR_ADDR                                                 (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c008)
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_OFFS                                                 (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c008)
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_RMSK                                                        0x7
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_BLOCK_INTR_ADDR, HWIO_TURING_QDSP6SS_BLOCK_INTR_RMSK)
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_BLOCK_INTR_ADDR, m)
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_BLOCK_INTR_ADDR,v)
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_BLOCK_INTR_ADDR,m,v,HWIO_TURING_QDSP6SS_BLOCK_INTR_IN)
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_CLEAR_BLOCK_BMSK                                            0x4
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_CLEAR_BLOCK_SHFT                                            0x2
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_BLOCK_STATUS_BMSK                                           0x2
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_BLOCK_STATUS_SHFT                                           0x1
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_BLOCK_INTR_BMSK                                             0x1
#define HWIO_TURING_QDSP6SS_BLOCK_INTR_BLOCK_INTR_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_SLPC_CFG_ADDR                                                   (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c01c)
#define HWIO_TURING_QDSP6SS_SLPC_CFG_OFFS                                                   (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c01c)
#define HWIO_TURING_QDSP6SS_SLPC_CFG_RMSK                                                       0xffa0
#define HWIO_TURING_QDSP6SS_SLPC_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_SLPC_CFG_ADDR, HWIO_TURING_QDSP6SS_SLPC_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_SLPC_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_SLPC_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_SLPC_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_SLPC_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_SLPC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_SLPC_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_SLPC_CFG_IN)
#define HWIO_TURING_QDSP6SS_SLPC_CFG_STAGGER_LKAD_DIS_BMSK                                      0x8000
#define HWIO_TURING_QDSP6SS_SLPC_CFG_STAGGER_LKAD_DIS_SHFT                                         0xf
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_FAST_STAGGER_BMSK                                      0x4000
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_FAST_STAGGER_SHFT                                         0xe
#define HWIO_TURING_QDSP6SS_SLPC_CFG_IDLE_CORE_CLK_EN_BMSK                                      0x2000
#define HWIO_TURING_QDSP6SS_SLPC_CFG_IDLE_CORE_CLK_EN_SHFT                                         0xd
#define HWIO_TURING_QDSP6SS_SLPC_CFG_EXTHW_WAKE_EN_BMSK                                         0x1000
#define HWIO_TURING_QDSP6SS_SLPC_CFG_EXTHW_WAKE_EN_SHFT                                            0xc
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_PU_PERI_STAGGER_BMSK                                    0x800
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_PU_PERI_STAGGER_SHFT                                      0xb
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_PD_PERI_STAGGER_BMSK                                    0x400
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_PD_PERI_STAGGER_SHFT                                      0xa
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_PU_ARRY_STAGGER_BMSK                                    0x200
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_PU_ARRY_STAGGER_SHFT                                      0x9
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_PD_ARRY_STAGGER_BMSK                                    0x100
#define HWIO_TURING_QDSP6SS_SLPC_CFG_MEM_PD_ARRY_STAGGER_SHFT                                      0x8
#define HWIO_TURING_QDSP6SS_SLPC_CFG_WAKEUP_IN_EN_BMSK                                            0x80
#define HWIO_TURING_QDSP6SS_SLPC_CFG_WAKEUP_IN_EN_SHFT                                             0x7
#define HWIO_TURING_QDSP6SS_SLPC_CFG_CLK_GATING_MODE_BMSK                                         0x20
#define HWIO_TURING_QDSP6SS_SLPC_CFG_CLK_GATING_MODE_SHFT                                          0x5

#define HWIO_TURING_QDSP6SS_RSCCTL_BR_ADDR                                                  (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c020)
#define HWIO_TURING_QDSP6SS_RSCCTL_BR_OFFS                                                  (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c020)
#define HWIO_TURING_QDSP6SS_RSCCTL_BR_RMSK                                                         0xe
#define HWIO_TURING_QDSP6SS_RSCCTL_BR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_BR_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_BR_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_BR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_BR_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_BR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_BR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_BR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_BR_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_BR_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_BR_EVENT_BMSK                                                   0xe
#define HWIO_TURING_QDSP6SS_RSCCTL_BR_EVENT_SHFT                                                   0x1

#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_ADDR                                                 (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c024)
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_OFFS                                                 (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c024)
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_RMSK                                                        0x3
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_WAKEUP_CTL_ADDR, HWIO_TURING_QDSP6SS_WAKEUP_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_WAKEUP_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WAKEUP_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_WAKEUP_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_WAKEUP_CTL_IN)
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_NMI_WAKE_EN_BMSK                                            0x2
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_NMI_WAKE_EN_SHFT                                            0x1
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_L2VIC_WAKE_EN_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_WAKEUP_CTL_L2VIC_WAKE_EN_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_ADDR                                            (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c028)
#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_OFFS                                            (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c028)
#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_RMSK                                                  0x1c
#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_ADDR, HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_RMSK)
#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_ADDR, m)
#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_ADDR,v)
#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_ADDR,m,v,HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_IN)
#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_WAKEUP_EN_BMSK                                        0x1c
#define HWIO_TURING_QDSP6SS_L2VIC_WAKEUP_EN_WAKEUP_EN_SHFT                                         0x2

#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_ADDR                                              (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c02c)
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_OFFS                                              (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c02c)
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_RMSK                                                    0x1f
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_WAKEUP_STATUS_ADDR, HWIO_TURING_QDSP6SS_WAKEUP_STATUS_RMSK)
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_WAKEUP_STATUS_ADDR, m)
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_WAKEUP_STATUS_ADDR,v)
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_WAKEUP_STATUS_ADDR,m,v,HWIO_TURING_QDSP6SS_WAKEUP_STATUS_IN)
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_AXIS_WAKEUP_STICKY_BMSK                                 0x10
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_AXIS_WAKEUP_STICKY_SHFT                                  0x4
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_AXIS_WAKEUP_BMSK                                         0x8
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_AXIS_WAKEUP_SHFT                                         0x3
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_DBG_NMI_BMSK                                             0x4
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_DBG_NMI_SHFT                                             0x2
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_EXT_TRIGGER_BMSK                                         0x2
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_EXT_TRIGGER_SHFT                                         0x1
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_L2VIC_WAKEUP_BMSK                                        0x1
#define HWIO_TURING_QDSP6SS_WAKEUP_STATUS_L2VIC_WAKEUP_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_ADDR                                      (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c054)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_OFFS                                      (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c054)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_RMSK                                             0x7
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_ADDR, HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_RMSK)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_ADDR,m,v,HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_IN)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_AXIM2_HALTACK_OVRRD_BMSK                         0x4
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_AXIM2_HALTACK_OVRRD_SHFT                         0x2
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_AXIM_HALTACK_OVRRD_BMSK                          0x2
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_AXIM_HALTACK_OVRRD_SHFT                          0x1
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_ALL_HALTACK_OVRRD_BMSK                           0x1
#define HWIO_TURING_QDSP6SS_RSC_EVENT_ISOINTF_OVR_ALL_HALTACK_OVRRD_SHFT                           0x0

#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_ADDR                                         (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c058)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_OFFS                                         (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c058)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_RMSK                                             0x3fff
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_ADDR, HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_RMSK)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_ADDR,m,v,HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_IN)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_SPARE_OVRRD_BMSK                                 0x3c00
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_SPARE_OVRRD_SHFT                                    0xa
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_TCS_HW_ACK_OVRRD_BMSK                             0x3fc
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_TCS_HW_ACK_OVRRD_SHFT                               0x2
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_BRINGUP_ACK_OVRRD_BMSK                              0x2
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_BRINGUP_ACK_OVRRD_SHFT                              0x1
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_SHUTDOWN_ACK_OVRRD_BMSK                             0x1
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PRSC_OVR_SHUTDOWN_ACK_OVRRD_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c05c)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c05c)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_RMSK                                                 0x3
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_ADDR, HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_RMSK)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_ADDR,m,v,HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_IN)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_PLL_FINE_OVRRD_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_PLL_FINE_OVRRD_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_PLL_OVRRD_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_RSC_EVENT_PLL_OVR_PLL_OVRRD_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c060)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c060)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_RMSK                                                0x1f
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_ADDR, HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_RMSK)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_ADDR,m,v,HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_IN)
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_REFRESH_BMSK                                        0x10
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_REFRESH_SHFT                                         0x4
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_PERIPH_PD_BMSK                                       0x8
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_PERIPH_PD_SHFT                                       0x3
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_PERIPH_READY_BMSK                                    0x4
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_PERIPH_READY_SHFT                                    0x2
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_CORE_PD_BMSK                                         0x2
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_CORE_PD_SHFT                                         0x1
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_CORE_READY_BMSK                                      0x1
#define HWIO_TURING_QDSP6SS_RSC_EVENT_MEM_OVR_CORE_READY_SHFT                                      0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ADDR                                             (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c100)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_OFFS                                             (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c100)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_RMSK                                                 0x1fff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_APB_BMSK                                             0x1000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_APB_SHFT                                                0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AXIS2_BMSK                                            0x800
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AXIS2_SHFT                                              0xb
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CSI1_BMSK                                             0x400
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CSI1_SHFT                                               0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CSI0_BMSK                                             0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CSI0_SHFT                                               0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ARCH_BMSK                                             0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ARCH_SHFT                                               0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CORE_BMSK                                              0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CORE_SHFT                                               0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AXIM2_BMSK                                             0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AXIM2_SHFT                                              0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AXIS_BMSK                                              0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AXIS_SHFT                                               0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ATBM_BMSK                                              0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ATBM_SHFT                                               0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AHBM_BMSK                                               0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AHBM_SHFT                                               0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AXIM_BMSK                                               0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_AXIM_SHFT                                               0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ISDB_ETM_BMSK                                           0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_ISDB_ETM_SHFT                                           0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_RET_BMSK                                                0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_RET_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_ADDR                                            (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c104)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_OFFS                                            (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c104)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_RMSK                                                   0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLAMP_MSS2CX_BMSK                                      0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLAMP_MSS2CX_SHFT                                      0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLAMP_IO_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLAMP_IO_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_ADDR                                              (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c108)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_OFFS                                              (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c108)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_RMSK                                                   0x3ff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AXIS2_BMSK                                             0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AXIS2_SHFT                                               0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CSI1_BMSK                                              0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CSI1_SHFT                                                0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CSI0_BMSK                                               0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CSI0_SHFT                                                0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AXIM2_BMSK                                              0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AXIM2_SHFT                                               0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AXIS_BMSK                                               0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AXIS_SHFT                                                0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_ATBM_BMSK                                               0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_ATBM_SHFT                                                0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AHBM_BMSK                                                0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AHBM_SHFT                                                0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AXIM_BMSK                                                0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_AXIM_SHFT                                                0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_APB_BMSK                                                 0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_APB_SHFT                                                 0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CORE_BMSK                                                0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CORE_SHFT                                                0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c10c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c10c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_RMSK                                             0xfffff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L2CLADE_BMSK                                     0xc0000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L2CLADE_SHFT                                        0x12
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L2TAG_BMSK                                       0x3c000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L2TAG_SHFT                                           0xe
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1DU_BMSK                                         0x3000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1DU_SHFT                                            0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1IU_BMSK                                          0xc00
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1IU_SHFT                                            0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1DU_TAG_BMSK                                      0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1DU_TAG_SHFT                                        0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_JU_BMSK                                            0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_JU_SHFT                                              0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L2PLRU_BMSK                                         0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L2PLRU_SHFT                                          0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_ETB_BMSK                                            0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_ETB_SHFT                                             0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L2STBUF_BMSK                                        0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L2STBUF_SHFT                                         0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1IU_BTB_BMSK                                       0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1IU_BTB_SHFT                                        0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1IU_TAG_BMSK                                        0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1IU_TAG_SHFT                                        0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1IU_PDEC_BMSK                                       0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_L1IU_PDEC_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c110)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c110)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_RMSK                                                 0xe
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLAMP_QMC_MEM_BMSK                                   0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLAMP_QMC_MEM_SHFT                                   0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLAMP_WL_BMSK                                        0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLAMP_WL_SHFT                                        0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_MEM_PERIPH_BMSK                                      0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_MEM_PERIPH_SHFT                                      0x1

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_ADDR                                              (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c114)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_OFFS                                              (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c114)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_RMSK                                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_BHS_BMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_BHS_SHFT                                                 0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_ADDR                                              (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c118)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_OFFS                                              (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c118)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_RMSK                                                    0x7f
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_BG_OFF_BMSK                                             0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_BG_OFF_SHFT                                              0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_FORCEOFF_BMSK                                           0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_FORCEOFF_SHFT                                            0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SPARE_BITS4_2_BMSK                                      0x1c
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SPARE_BITS4_2_SHFT                                       0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_VREF_SEL_UPDATE_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_VREF_SEL_UPDATE_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_BYPASS_OPEN_BMSK                                         0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_BYPASS_OPEN_SHFT                                         0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_ADDR                                              (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c11c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_OFFS                                              (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c11c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_RMSK                                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_XO_ENABLE_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_XO_ENABLE_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_ADDR                                              (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c120)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_OFFS                                              (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c120)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_RMSK                                                    0x17
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_PLL_STBY_BMSK                                           0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_PLL_STBY_SHFT                                            0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_PLL_OUTDIS_BMSK                                          0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_PLL_OUTDIS_SHFT                                          0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_PLL_OPMODE1_BMSK                                         0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_PLL_OPMODE1_SHFT                                         0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_PLL_RESET_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_PLL_RESET_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_ADDR                                         (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c124)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_OFFS                                         (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c124)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_RMSK                                                0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_WAKE_IRQ_BMSK                                       0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_WAKE_IRQ_SHFT                                       0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_RESTORE_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_RESTORE_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SAVE_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SAVE_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_ADDR                                      (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c128)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_OFFS                                      (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c128)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_RMSK                                            0x3d
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_AXIM2_FIFO_ARESET_BMSK                          0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_AXIM2_FIFO_ARESET_SHFT                           0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_AXIM2_HALTREQ_BMSK                              0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_AXIM2_HALTREQ_SHFT                               0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_AXIM_FIFO_ARESET_BMSK                            0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_AXIM_FIFO_ARESET_SHFT                            0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_AXIM_HALTREQ_BMSK                                0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_AXIM_HALTREQ_SHFT                                0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_BUSM_HALTREQ_BMSK                                0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_BUSM_HALTREQ_SHFT                                0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_ADDR                                    (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c12c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_OFFS                                    (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c12c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_RMSK                                          0xff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM2_CLAMP_E_CLEAR_BMSK                      0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM2_CLAMP_E_CLEAR_SHFT                       0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM2_CLAMP_E_SET_BMSK                        0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM2_CLAMP_E_SET_SHFT                         0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM2_CLAMP_L_CLEAR_BMSK                      0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM2_CLAMP_L_CLEAR_SHFT                       0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM2_CLAMP_L_SET_BMSK                        0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM2_CLAMP_L_SET_SHFT                         0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM_CLAMP_E_CLEAR_BMSK                        0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM_CLAMP_E_CLEAR_SHFT                        0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM_CLAMP_E_SET_BMSK                          0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM_CLAMP_E_SET_SHFT                          0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM_CLAMP_L_CLEAR_BMSK                        0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM_CLAMP_L_CLEAR_SHFT                        0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM_CLAMP_L_SET_BMSK                          0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_AXIM_CLAMP_L_SET_SHFT                          0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_ADDR                                      (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c130)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_OFFS                                      (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c130)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_RMSK                                             0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_AXIM2_BMSK                                       0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_AXIM2_SHFT                                       0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_AXIM_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_AXIM_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CORE_BMSK                                        0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CORE_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_ADDR                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c134)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_OFFS                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c134)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_RMSK                                               0xf
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_L2DATA_BMSK                                        0xf
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_L2DATA_SHFT                                        0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_ADDR                                             (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c138)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_OFFS                                             (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c138)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_RMSK                                                 0x3fff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_ADDR, HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_RMSK)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_ADDR, m)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_ADDR,m,v,HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_IN)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SPARE_BMSK                                           0x3c00
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SPARE_SHFT                                              0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_TCS_HW_TRIGGER_BMSK                                   0x3fc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_TCS_HW_TRIGGER_SHFT                                     0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_BRINGUP_REQ_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_BRINGUP_REQ_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SHUTDOWN_REQ_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SHUTDOWN_REQ_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_ADDR                                         (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c180)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_OFFS                                         (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c180)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_RMSK                                             0x1fff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_APB_BMSK                                         0x1000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_APB_SHFT                                            0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AXIS2_BMSK                                        0x800
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AXIS2_SHFT                                          0xb
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_CSI1_BMSK                                         0x400
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_CSI1_SHFT                                           0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_CSI0_BMSK                                         0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_CSI0_SHFT                                           0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_ARCH_BMSK                                         0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_ARCH_SHFT                                           0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_CORE_BMSK                                          0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_CORE_SHFT                                           0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AXIM2_BMSK                                         0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AXIM2_SHFT                                          0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AXIS_BMSK                                          0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AXIS_SHFT                                           0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_ATBM_BMSK                                          0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_ATBM_SHFT                                           0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AHBM_BMSK                                           0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AHBM_SHFT                                           0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AXIM_BMSK                                           0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_AXIM_SHFT                                           0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_ISDB_ETM_BMSK                                       0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_ISDB_ETM_SHFT                                       0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_RET_BMSK                                            0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_SET_RET_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_ADDR                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c184)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_OFFS                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c184)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_RMSK                                               0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_CLAMP_MSS2CX_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_CLAMP_MSS2CX_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_CLAMP_IO_BMSK                                      0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_SET_CLAMP_IO_SHFT                                      0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c188)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c188)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_RMSK                                               0x3ff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AXIS2_BMSK                                         0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AXIS2_SHFT                                           0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_CSI1_BMSK                                          0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_CSI1_SHFT                                            0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_CSI0_BMSK                                           0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_CSI0_SHFT                                            0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AXIM2_BMSK                                          0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AXIM2_SHFT                                           0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AXIS_BMSK                                           0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AXIS_SHFT                                            0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_ATBM_BMSK                                           0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_ATBM_SHFT                                            0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AHBM_BMSK                                            0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AHBM_SHFT                                            0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AXIM_BMSK                                            0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_AXIM_SHFT                                            0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_APB_BMSK                                             0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_APB_SHFT                                             0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_CORE_BMSK                                            0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_SET_CORE_SHFT                                            0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_ADDR                                      (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c18c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_OFFS                                      (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c18c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_RMSK                                         0xfffff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L2CLADE_BMSK                                 0xc0000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L2CLADE_SHFT                                    0x12
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L2TAG_BMSK                                   0x3c000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L2TAG_SHFT                                       0xe
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1DU_BMSK                                     0x3000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1DU_SHFT                                        0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1IU_BMSK                                      0xc00
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1IU_SHFT                                        0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1DU_TAG_BMSK                                  0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1DU_TAG_SHFT                                    0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_JU_BMSK                                        0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_JU_SHFT                                          0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L2PLRU_BMSK                                     0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L2PLRU_SHFT                                      0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_ETB_BMSK                                        0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_ETB_SHFT                                         0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L2STBUF_BMSK                                    0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L2STBUF_SHFT                                     0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1IU_BTB_BMSK                                   0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1IU_BTB_SHFT                                    0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1IU_TAG_BMSK                                    0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1IU_TAG_SHFT                                    0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1IU_PDEC_BMSK                                   0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_SET_L1IU_PDEC_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_ADDR                                      (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c190)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_OFFS                                      (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c190)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_RMSK                                             0xe
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_CLAMP_QMC_MEM_BMSK                               0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_CLAMP_QMC_MEM_SHFT                               0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_CLAMP_WL_BMSK                                    0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_CLAMP_WL_SHFT                                    0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_MEM_PERIPH_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_SET_MEM_PERIPH_SHFT                                  0x1

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_SET_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c194)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_SET_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c194)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_SET_RMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_SET_BHS_BMSK                                             0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_SET_BHS_SHFT                                             0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c198)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c198)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_RMSK                                                0x7f
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_BG_OFF_BMSK                                         0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_BG_OFF_SHFT                                          0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_FORCEOFF_BMSK                                       0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_FORCEOFF_SHFT                                        0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_SPARE_BITS4_2_BMSK                                  0x1c
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_SPARE_BITS4_2_SHFT                                   0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_UPDATE_BMSK                                          0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_UPDATE_SHFT                                          0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_BYPASS_OPEN_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_SET_BYPASS_OPEN_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_SET_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c19c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_SET_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c19c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_SET_RMSK                                                 0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_SET_XO_ENABLE_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_SET_XO_ENABLE_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_ADDR                                          (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c1a0)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_OFFS                                          (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c1a0)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_RMSK                                                0x17
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_PLL_STBY_BMSK                                       0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_PLL_STBY_SHFT                                        0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_PLL_OUTDIS_BMSK                                      0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_PLL_OUTDIS_SHFT                                      0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_PLL_OPMODE1_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_PLL_OPMODE1_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_PLL_RESET_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_SET_PLL_RESET_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_ADDR                                     (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c1a4)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_OFFS                                     (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c1a4)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_RMSK                                            0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_WAKE_IRQ_BMSK                                   0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_WAKE_IRQ_SHFT                                   0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_RESTORE_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_RESTORE_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_SAVE_BMSK                                       0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_SET_SAVE_SHFT                                       0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_ADDR                                  (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c1a8)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_OFFS                                  (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c1a8)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_RMSK                                        0x3d
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_AXIM2_FIFO_ARESET_BMSK                      0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_AXIM2_FIFO_ARESET_SHFT                       0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_AXIM2_HALTREQ_BMSK                          0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_AXIM2_HALTREQ_SHFT                           0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_AXIM_FIFO_ARESET_BMSK                        0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_AXIM_FIFO_ARESET_SHFT                        0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_AXIM_HALTREQ_BMSK                            0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_AXIM_HALTREQ_SHFT                            0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_BUSM_HALTREQ_BMSK                            0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET_BUSM_HALTREQ_SHFT                            0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_ADDR                                (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c1ac)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_OFFS                                (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c1ac)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_RMSK                                      0xff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM2_CLAMP_E_CLEAR_BMSK                  0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM2_CLAMP_E_CLEAR_SHFT                   0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM2_CLAMP_E_SET_BMSK                    0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM2_CLAMP_E_SET_SHFT                     0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM2_CLAMP_L_CLEAR_BMSK                  0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM2_CLAMP_L_CLEAR_SHFT                   0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM2_CLAMP_L_SET_BMSK                    0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM2_CLAMP_L_SET_SHFT                     0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM_CLAMP_E_CLEAR_BMSK                    0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM_CLAMP_E_CLEAR_SHFT                    0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM_CLAMP_E_SET_BMSK                      0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM_CLAMP_E_SET_SHFT                      0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM_CLAMP_L_CLEAR_BMSK                    0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM_CLAMP_L_CLEAR_SHFT                    0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM_CLAMP_L_SET_BMSK                      0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET_AXIM_CLAMP_L_SET_SHFT                      0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_ADDR                                  (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c1b0)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_OFFS                                  (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c1b0)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_RMSK                                         0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_AXIM2_BMSK                                   0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_AXIM2_SHFT                                   0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_AXIM_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_AXIM_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_CORE_BMSK                                    0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET_CORE_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET_ADDR                                    (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c1b4)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET_OFFS                                    (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c1b4)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET_RMSK                                           0xf
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET_L2DATA_BMSK                                    0xf
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET_L2DATA_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_ADDR                                         (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c1b8)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_OFFS                                         (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c1b8)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_RMSK                                             0x3fff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_SPARE_BMSK                                       0x3c00
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_SPARE_SHFT                                          0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_TCS_HW_TRIGGER_BMSK                               0x3fc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_TCS_HW_TRIGGER_SHFT                                 0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_BRINGUP_REQ_BMSK                                    0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_BRINGUP_REQ_SHFT                                    0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_SHUTDOWN_REQ_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_SET_SHUTDOWN_REQ_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_ADDR                                       (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c200)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_OFFS                                       (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c200)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_RMSK                                           0x1fff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_APB_BMSK                                       0x1000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_APB_SHFT                                          0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AXIS2_BMSK                                      0x800
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AXIS2_SHFT                                        0xb
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_CSI1_BMSK                                       0x400
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_CSI1_SHFT                                         0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_CSI0_BMSK                                       0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_CSI0_SHFT                                         0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_ARCH_BMSK                                       0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_ARCH_SHFT                                         0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_CORE_BMSK                                        0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_CORE_SHFT                                         0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AXIM2_BMSK                                       0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AXIM2_SHFT                                        0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AXIS_BMSK                                        0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AXIS_SHFT                                         0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_ATBM_BMSK                                        0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_ATBM_SHFT                                         0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AHBM_BMSK                                         0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AHBM_SHFT                                         0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AXIM_BMSK                                         0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_AXIM_SHFT                                         0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_ISDB_ETM_BMSK                                     0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_ISDB_ETM_SHFT                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_RET_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ARES_CLEAR_RET_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_ADDR                                      (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c204)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_OFFS                                      (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c204)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_RMSK                                             0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_CLAMP_MSS2CX_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_CLAMP_MSS2CX_SHFT                                0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_CLAMP_IO_BMSK                                    0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR_CLAMP_IO_SHFT                                    0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_ADDR                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c208)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_OFFS                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c208)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_RMSK                                             0x3ff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AXIS2_BMSK                                       0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AXIS2_SHFT                                         0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_CSI1_BMSK                                        0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_CSI1_SHFT                                          0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_CSI0_BMSK                                         0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_CSI0_SHFT                                          0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AXIM2_BMSK                                        0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AXIM2_SHFT                                         0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AXIS_BMSK                                         0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AXIS_SHFT                                          0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_ATBM_BMSK                                         0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_ATBM_SHFT                                          0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AHBM_BMSK                                          0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AHBM_SHFT                                          0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AXIM_BMSK                                          0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_AXIM_SHFT                                          0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_APB_BMSK                                           0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_APB_SHFT                                           0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_CORE_BMSK                                          0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_CLK_CLEAR_CORE_SHFT                                          0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_ADDR                                    (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c20c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_OFFS                                    (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c20c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_RMSK                                       0xfffff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L2CLADE_BMSK                               0xc0000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L2CLADE_SHFT                                  0x12
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L2TAG_BMSK                                 0x3c000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L2TAG_SHFT                                     0xe
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1DU_BMSK                                   0x3000
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1DU_SHFT                                      0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1IU_BMSK                                    0xc00
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1IU_SHFT                                      0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1DU_TAG_BMSK                                0x200
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1DU_TAG_SHFT                                  0x9
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_JU_BMSK                                      0x100
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_JU_SHFT                                        0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L2PLRU_BMSK                                   0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L2PLRU_SHFT                                    0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_ETB_BMSK                                      0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_ETB_SHFT                                       0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L2STBUF_BMSK                                  0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L2STBUF_SHFT                                   0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1IU_BTB_BMSK                                 0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1IU_BTB_SHFT                                  0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1IU_TAG_BMSK                                  0xc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1IU_TAG_SHFT                                  0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1IU_PDEC_BMSK                                 0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR_L1IU_PDEC_SHFT                                 0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_ADDR                                    (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c210)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_OFFS                                    (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c210)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_RMSK                                           0xe
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_CLAMP_QMC_MEM_BMSK                             0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_CLAMP_QMC_MEM_SHFT                             0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_CLAMP_WL_BMSK                                  0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_CLAMP_WL_SHFT                                  0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_MEM_PERIPH_BMSK                                0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR_MEM_PERIPH_SHFT                                0x1

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_CLEAR_ADDR                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c214)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_CLEAR_OFFS                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c214)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_CLEAR_RMSK                                               0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_CLEAR_BHS_BMSK                                           0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_BHS_CLEAR_BHS_SHFT                                           0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_ADDR                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c218)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_OFFS                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c218)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_RMSK                                              0x7f
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_BG_OFF_BMSK                                       0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_BG_OFF_SHFT                                        0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_FORCEOFF_BMSK                                     0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_FORCEOFF_SHFT                                      0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_SPARE_BITS4_2_BMSK                                0x1c
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_SPARE_BITS4_2_SHFT                                 0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_UPDATE_BMSK                                        0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_UPDATE_SHFT                                        0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_BYPASS_OPEN_BMSK                                   0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_LDO_CLEAR_BYPASS_OPEN_SHFT                                   0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_CLEAR_ADDR                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c21c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_CLEAR_OFFS                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c21c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_CLEAR_RMSK                                               0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_CLEAR_XO_ENABLE_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_EXT_CLEAR_XO_ENABLE_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_ADDR                                        (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c220)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_OFFS                                        (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c220)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_RMSK                                              0x17
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_PLL_STBY_BMSK                                     0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_PLL_STBY_SHFT                                      0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_PLL_OUTDIS_BMSK                                    0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_PLL_OUTDIS_SHFT                                    0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_PLL_OPMODE1_BMSK                                   0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_PLL_OPMODE1_SHFT                                   0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_PLL_RESET_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PLL_CLEAR_PLL_RESET_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_ADDR                                   (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c224)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_OFFS                                   (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c224)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_RMSK                                          0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_WAKE_IRQ_BMSK                                 0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_WAKE_IRQ_SHFT                                 0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_RESTORE_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_RESTORE_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_SAVE_BMSK                                     0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_STATERET_CLEAR_SAVE_SHFT                                     0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_ADDR                                (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c228)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_OFFS                                (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c228)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_RMSK                                      0x3d
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_AXIM2_FIFO_ARESET_BMSK                    0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_AXIM2_FIFO_ARESET_SHFT                     0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_AXIM2_HALTREQ_BMSK                        0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_AXIM2_HALTREQ_SHFT                         0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_AXIM_FIFO_ARESET_BMSK                      0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_AXIM_FIFO_ARESET_SHFT                      0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_AXIM_HALTREQ_BMSK                          0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_AXIM_HALTREQ_SHFT                          0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_BUSM_HALTREQ_BMSK                          0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR_BUSM_HALTREQ_SHFT                          0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_ADDR                              (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c22c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_OFFS                              (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c22c)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_RMSK                                    0xff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM2_CLAMP_E_CLEAR_BMSK                0x80
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM2_CLAMP_E_CLEAR_SHFT                 0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM2_CLAMP_E_SET_BMSK                  0x40
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM2_CLAMP_E_SET_SHFT                   0x6
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM2_CLAMP_L_CLEAR_BMSK                0x20
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM2_CLAMP_L_CLEAR_SHFT                 0x5
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM2_CLAMP_L_SET_BMSK                  0x10
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM2_CLAMP_L_SET_SHFT                   0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM_CLAMP_E_CLEAR_BMSK                  0x8
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM_CLAMP_E_CLEAR_SHFT                  0x3
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM_CLAMP_E_SET_BMSK                    0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM_CLAMP_E_SET_SHFT                    0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM_CLAMP_L_CLEAR_BMSK                  0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM_CLAMP_L_CLEAR_SHFT                  0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM_CLAMP_L_SET_BMSK                    0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR_AXIM_CLAMP_L_SET_SHFT                    0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_ADDR                                (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c230)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_OFFS                                (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c230)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_RMSK                                       0x7
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_AXIM2_BMSK                                 0x4
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_AXIM2_SHFT                                 0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_AXIM_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_AXIM_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_CORE_BMSK                                  0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR_CORE_SHFT                                  0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR_ADDR                                  (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c234)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR_OFFS                                  (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c234)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR_RMSK                                         0xf
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR_L2DATA_BMSK                                  0xf
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR_L2DATA_SHFT                                  0x0

#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_ADDR                                       (TURING_QDSP6V65SS_CSR_REG_BASE      + 0x0000c238)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_OFFS                                       (TURING_QDSP6V65SS_CSR_REG_BASE_OFFS + 0x0000c238)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_RMSK                                           0x3fff
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_ADDR,v)
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_SPARE_BMSK                                     0x3c00
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_SPARE_SHFT                                        0xa
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_TCS_HW_TRIGGER_BMSK                             0x3fc
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_TCS_HW_TRIGGER_SHFT                               0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_BRINGUP_REQ_BMSK                                  0x2
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_BRINGUP_REQ_SHFT                                  0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_SHUTDOWN_REQ_BMSK                                 0x1
#define HWIO_TURING_QDSP6SS_RSCCTL_EN_PRSC_CLEAR_SHUTDOWN_REQ_SHFT                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_QDSP6SS_QDSP6SS_QTMR_AC
 *--------------------------------------------------------------------------*/

#define TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE                                (TURING_BASE      + 0x003a0000)
#define TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS                           0x003a0000

#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_ADDR                                (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000000)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_OFFS                                (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000000)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_RMSK                                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_ADDR, HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_IN)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_CNTFRQ_BMSK                         0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTFRQ_CNTFRQ_SHFT                                0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR                           (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000004)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_OFFS                           (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000004)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_RMSK                                  0x7
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR, HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_NSN_BMSK                              0x7
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTNSAR_FG0_NSN_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_ADDR                           (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000008)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_OFFS                           (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000008)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_RMSK                           0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_ADDR, HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F7_CFG_BMSK                    0xf0000000
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F7_CFG_SHFT                          0x1c
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F6_CFG_BMSK                     0xf000000
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F6_CFG_SHFT                          0x18
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F5_CFG_BMSK                      0xf00000
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F5_CFG_SHFT                          0x14
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F4_CFG_BMSK                       0xf0000
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F4_CFG_SHFT                          0x10
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F3_CFG_BMSK                        0xf000
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F3_CFG_SHFT                           0xc
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F2_CFG_BMSK                         0xf00
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F2_CFG_SHFT                           0x8
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F1_CFG_BMSK                          0xf0
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F1_CFG_SHFT                           0x4
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F0_CFG_BMSK                           0xf
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F0_CFG_SHFT                           0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n)                        (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000040 + 0x4 * (n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_OFFS(n)                        (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000040 + 0x4 * (n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RMSK                                 0x3f
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_MAXn                                    2
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_INI(n)        \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n), HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_INMI(n,mask)    \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n), mask)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_OUTI(n,val)    \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n),val)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n),mask,val,HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_INI(n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWPT_BMSK                            0x20
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWPT_SHFT                             0x5
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWVT_BMSK                            0x10
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWVT_SHFT                             0x4
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RVOFF_BMSK                            0x8
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RVOFF_SHFT                            0x3
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RFRQ_BMSK                             0x4
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RFRQ_SHFT                             0x2
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPVCT_BMSK                            0x2
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPVCT_SHFT                            0x1
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPCT_BMSK                             0x1
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPCT_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n)                   (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000080 + 0x8 * (n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_OFFS(n)                   (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000080 + 0x8 * (n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_RMSK                      0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_MAXn                               2
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_INI(n)        \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n), HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n), mask)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_OUTI(n,val)    \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n),val)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n),mask,val,HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_INI(n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_CNTVOFF_LO_BMSK           0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_CNTVOFF_LO_SHFT                  0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n)                   (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000084 + 0x8 * (n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_OFFS(n)                   (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000084 + 0x8 * (n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_RMSK                        0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_MAXn                               2
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_INI(n)        \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n), HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n), mask)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_OUTI(n,val)    \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n),val)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n),mask,val,HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_INI(n))
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_CNTVOFF_HI_BMSK             0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_CNTVOFF_HI_SHFT                  0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_ADDR                                   (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000fc0)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_OFFS                                   (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000fc0)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_RMSK                                          0x3
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CFG_ADDR, HWIO_TURING_QDSP6SS_QTMR_AC_CFG_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_CFG_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_AC_CFG_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_AC_CFG_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_AC_CFG_IN)
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_DSBL_ATOMIC_BMSK                              0x2
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_DSBL_ATOMIC_SHFT                              0x1
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_TEST_BUS_EN_BMSK                              0x1
#define HWIO_TURING_QDSP6SS_QTMR_AC_CFG_TEST_BUS_EN_SHFT                              0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_ADDR                               (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000fd0)
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_OFFS                               (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_RMSK                               0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_ADDR, HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_MAJOR_BMSK                         0xf0000000
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_MAJOR_SHFT                               0x1c
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_MINOR_BMSK                          0xfff0000
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_MINOR_SHFT                               0x10
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_STEP_BMSK                              0xffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_VERSION_STEP_SHFT                                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR                        (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000fe0)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_OFFS                        (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000fe0)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_RMSK                        0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_HW_FRAME_SEL1_BMSK          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_HW_FRAME_SEL1_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR                        (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000ff0)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_OFFS                        (TURING_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000ff0)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_RMSK                        0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_HW_FRAME_SEL2_BMSK          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_HW_FRAME_SEL2_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_QDSP6SS_QTMR_F0_0
 *--------------------------------------------------------------------------*/

#define TURING_QDSP6SS_QTMR_F0_0_REG_BASE                                     (TURING_BASE      + 0x003a1000)
#define TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS                                0x003a1000

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_ADDR                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000000)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_OFFS                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_CNTPCT_LO_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_0_CNTPCT_LO_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_ADDR                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000004)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_OFFS                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_RMSK                            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_CNTPCT_HI_BMSK                  0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_0_CNTPCT_HI_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_ADDR                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000008)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_OFFS                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_CNTVCT_LO_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_0_CNTVCT_LO_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_ADDR                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x0000000c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_OFFS                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_RMSK                            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_CNTVCT_HI_BMSK                  0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_0_CNTVCT_HI_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_ADDR                             (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000010)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_OFFS                             (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_RMSK                             0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_CNTFRQ_BMSK                      0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_0_CNTFRQ_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000014)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_OFFS                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_RMSK                               0x303
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0CTEN_BMSK                       0x200
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0CTEN_SHFT                         0x9
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0VTEN_BMSK                       0x100
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0VTEN_SHFT                         0x8
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0VCTEN_BMSK                        0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0VCTEN_SHFT                        0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0PCTEN_BMSK                        0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0PCTEN_SHFT                        0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_ADDR                         (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000018)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_OFFS                         (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_RMSK                         0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_CNTVOFF_L0_BMSK              0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_CNTVOFF_L0_SHFT                     0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_ADDR                         (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x0000001c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_OFFS                         (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_RMSK                           0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_CNTVOFF_HI_BMSK                0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_CNTVOFF_HI_SHFT                     0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR                       (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000020)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_OFFS                       (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_RMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_CNTP_CVAL_L0_BMSK          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_CNTP_CVAL_L0_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR                       (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000024)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_OFFS                       (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_RMSK                         0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_CNTP_CVAL_HI_BMSK            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_CNTP_CVAL_HI_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000028)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_OFFS                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_CNTP_TVAL_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_0_CNTP_TVAL_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR                           (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x0000002c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_OFFS                           (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_RMSK                                  0x7
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_ISTAT_BMSK                            0x4
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_ISTAT_SHFT                            0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_IMSK_BMSK                             0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_IMSK_SHFT                             0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_EN_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_0_EN_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR                       (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000030)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_OFFS                       (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_RMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_CNTV_CVAL_L0_BMSK          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_CNTV_CVAL_L0_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR                       (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000034)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_OFFS                       (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_RMSK                         0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_CNTV_CVAL_HI_BMSK            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_CNTV_CVAL_HI_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000038)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_OFFS                          (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_CNTV_TVAL_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_0_CNTV_TVAL_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR                           (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x0000003c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_OFFS                           (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_RMSK                                  0x7
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_ISTAT_BMSK                            0x4
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_ISTAT_SHFT                            0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_IMSK_BMSK                             0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_IMSK_SHFT                             0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_EN_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_0_EN_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_ADDR                            (TURING_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000fd0)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_OFFS                            (TURING_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_RMSK                            0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_MAJOR_BMSK                      0xf0000000
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_MAJOR_SHFT                            0x1c
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_MINOR_BMSK                       0xfff0000
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_MINOR_SHFT                            0x10
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_STEP_BMSK                           0xffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_0_STEP_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_QDSP6SS_QTMR_F1_1
 *--------------------------------------------------------------------------*/

#define TURING_QDSP6SS_QTMR_F1_1_REG_BASE                                     (TURING_BASE      + 0x003a2000)
#define TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS                                0x003a2000

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_ADDR                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000000)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_OFFS                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_CNTPCT_LO_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_1_CNTPCT_LO_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_ADDR                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000004)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_OFFS                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_RMSK                            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_CNTPCT_HI_BMSK                  0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_1_CNTPCT_HI_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_ADDR                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000008)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_OFFS                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_CNTVCT_LO_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_1_CNTVCT_LO_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_ADDR                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x0000000c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_OFFS                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_RMSK                            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_CNTVCT_HI_BMSK                  0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_1_CNTVCT_HI_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_ADDR                             (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000010)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_OFFS                             (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_RMSK                             0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_CNTFRQ_BMSK                      0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_1_CNTFRQ_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000014)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_OFFS                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_RMSK                               0x303
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0CTEN_BMSK                       0x200
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0CTEN_SHFT                         0x9
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0VTEN_BMSK                       0x100
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0VTEN_SHFT                         0x8
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0VCTEN_BMSK                        0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0VCTEN_SHFT                        0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0PCTEN_BMSK                        0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0PCTEN_SHFT                        0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_ADDR                         (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000018)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_OFFS                         (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_RMSK                         0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_CNTVOFF_L0_BMSK              0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_CNTVOFF_L0_SHFT                     0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_ADDR                         (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x0000001c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_OFFS                         (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_RMSK                           0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_CNTVOFF_HI_BMSK                0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_CNTVOFF_HI_SHFT                     0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR                       (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000020)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_OFFS                       (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_RMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_CNTP_CVAL_L0_BMSK          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_CNTP_CVAL_L0_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR                       (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000024)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_OFFS                       (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_RMSK                         0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_CNTP_CVAL_HI_BMSK            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_CNTP_CVAL_HI_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000028)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_OFFS                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_CNTP_TVAL_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_1_CNTP_TVAL_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR                           (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x0000002c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_OFFS                           (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_RMSK                                  0x7
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_ISTAT_BMSK                            0x4
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_ISTAT_SHFT                            0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_IMSK_BMSK                             0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_IMSK_SHFT                             0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_EN_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_1_EN_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR                       (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000030)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_OFFS                       (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_RMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_CNTV_CVAL_L0_BMSK          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_CNTV_CVAL_L0_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR                       (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000034)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_OFFS                       (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_RMSK                         0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_CNTV_CVAL_HI_BMSK            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_CNTV_CVAL_HI_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000038)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_OFFS                          (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_CNTV_TVAL_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_1_CNTV_TVAL_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR                           (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x0000003c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_OFFS                           (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_RMSK                                  0x7
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_ISTAT_BMSK                            0x4
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_ISTAT_SHFT                            0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_IMSK_BMSK                             0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_IMSK_SHFT                             0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_EN_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_1_EN_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_ADDR                            (TURING_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000fd0)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_OFFS                            (TURING_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_RMSK                            0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_MAJOR_BMSK                      0xf0000000
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_MAJOR_SHFT                            0x1c
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_MINOR_BMSK                       0xfff0000
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_MINOR_SHFT                            0x10
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_STEP_BMSK                           0xffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_1_STEP_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_QDSP6SS_QTMR_F2_2
 *--------------------------------------------------------------------------*/

#define TURING_QDSP6SS_QTMR_F2_2_REG_BASE                                     (TURING_BASE      + 0x003a3000)
#define TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS                                0x003a3000

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_ADDR                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000000)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_OFFS                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_CNTPCT_LO_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_LO_2_CNTPCT_LO_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_ADDR                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000004)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_OFFS                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_RMSK                            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_CNTPCT_HI_BMSK                  0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPCT_HI_2_CNTPCT_HI_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_ADDR                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000008)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_OFFS                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_CNTVCT_LO_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_LO_2_CNTVCT_LO_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_ADDR                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x0000000c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_OFFS                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_RMSK                            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_CNTVCT_HI_BMSK                  0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVCT_HI_2_CNTVCT_HI_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_ADDR                             (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000010)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_OFFS                             (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_RMSK                             0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_CNTFRQ_BMSK                      0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTFRQ_2_CNTFRQ_SHFT                             0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000014)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_OFFS                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_RMSK                               0x303
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0CTEN_BMSK                       0x200
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0CTEN_SHFT                         0x9
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0VTEN_BMSK                       0x100
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0VTEN_SHFT                         0x8
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0VCTEN_BMSK                        0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0VCTEN_SHFT                        0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0PCTEN_BMSK                        0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0PCTEN_SHFT                        0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_ADDR                         (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000018)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_OFFS                         (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_RMSK                         0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_CNTVOFF_L0_BMSK              0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_CNTVOFF_L0_SHFT                     0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_ADDR                         (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x0000001c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_OFFS                         (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_RMSK                           0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_CNTVOFF_HI_BMSK                0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_CNTVOFF_HI_SHFT                     0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR                       (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000020)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_OFFS                       (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_RMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_CNTP_CVAL_L0_BMSK          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_CNTP_CVAL_L0_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR                       (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000024)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_OFFS                       (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_RMSK                         0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_CNTP_CVAL_HI_BMSK            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_CNTP_CVAL_HI_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000028)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_OFFS                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_CNTP_TVAL_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_TVAL_2_CNTP_TVAL_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR                           (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x0000002c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_OFFS                           (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_RMSK                                  0x7
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_ISTAT_BMSK                            0x4
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_ISTAT_SHFT                            0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_IMSK_BMSK                             0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_IMSK_SHFT                             0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_EN_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTP_CTL_2_EN_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR                       (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000030)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_OFFS                       (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_RMSK                       0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_CNTV_CVAL_L0_BMSK          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_CNTV_CVAL_L0_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR                       (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000034)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_OFFS                       (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_RMSK                         0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_CNTV_CVAL_HI_BMSK            0xffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_CNTV_CVAL_HI_SHFT                 0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000038)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_OFFS                          (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_RMSK                          0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_CNTV_TVAL_BMSK                0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_TVAL_2_CNTV_TVAL_SHFT                       0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR                           (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x0000003c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_OFFS                           (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_RMSK                                  0x7
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_OUT(v)      \
        out_dword(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR,v)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR,m,v,HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_IN)
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_ISTAT_BMSK                            0x4
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_ISTAT_SHFT                            0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_IMSK_BMSK                             0x2
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_IMSK_SHFT                             0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_EN_BMSK                               0x1
#define HWIO_TURING_QDSP6SS_QTMR_V1_CNTV_CTL_2_EN_SHFT                               0x0

#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_ADDR                            (TURING_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000fd0)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_OFFS                            (TURING_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_RMSK                            0xffffffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_IN          \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_ADDR, HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_RMSK)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_INM(m)      \
        in_dword_masked(HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_ADDR, m)
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_MAJOR_BMSK                      0xf0000000
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_MAJOR_SHFT                            0x1c
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_MINOR_BMSK                       0xfff0000
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_MINOR_SHFT                            0x10
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_STEP_BMSK                           0xffff
#define HWIO_TURING_QDSP6SS_QTMR_V1_VERSION_2_STEP_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: TURING_QDSP6V65SS_PRIVATE
 *--------------------------------------------------------------------------*/

#define TURING_QDSP6V65SS_PRIVATE_REG_BASE (TURING_BASE      + 0x00380000)
#define TURING_QDSP6V65SS_PRIVATE_REG_BASE_OFFS 0x00380000

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                      (CORE_TOP_CSR_BASE      + 0x000c0000)
#define TCSR_TCSR_REGS_REG_BASE_OFFS                                                                                 0x000c0000

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                                 0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                            0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                            0x0

#define HWIO_TCSR_XPU_NSEN_STATUS_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00000820)
#define HWIO_TCSR_XPU_NSEN_STATUS_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000820)
#define HWIO_TCSR_XPU_NSEN_STATUS_RMSK                                                                                      0x3
#define HWIO_TCSR_XPU_NSEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, HWIO_TCSR_XPU_NSEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_NSEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_BMSK                                                                 0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_SHFT                                                                 0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_BMSK                                                                0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_SHFT                                                                0x0

#define HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00000824)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000824)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK                                                                                    0x3
#define HWIO_TCSR_XPU_VMIDEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_BMSK                                                             0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_SHFT                                                             0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_BMSK                                                            0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_SHFT                                                            0x0

#define HWIO_TCSR_XPU_MSAEN_STATUS_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00000828)
#define HWIO_TCSR_XPU_MSAEN_STATUS_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000828)
#define HWIO_TCSR_XPU_MSAEN_STATUS_RMSK                                                                                     0x3
#define HWIO_TCSR_XPU_MSAEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, HWIO_TCSR_XPU_MSAEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_MSAEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_BMSK                                                               0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_SHFT                                                               0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_BMSK                                                              0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_SHFT                                                              0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002000)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002000)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK                                                                          0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_BMSK                        0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_SHFT                              0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_XPU_NON_SEC_INTR0_BMSK                                               0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_XPU_NON_SEC_INTR0_SHFT                                                     0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_BMSK                            0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_SHFT                                  0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC3_XPU_NON_SEC_INTR0_BMSK                                                  0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC3_XPU_NON_SEC_INTR0_SHFT                                                        0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC2_XPU_NON_SEC_INTR0_BMSK                                                   0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC2_XPU_NON_SEC_INTR0_SHFT                                                        0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC1_XPU_NON_SEC_INTR0_BMSK                                                   0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC1_XPU_NON_SEC_INTR0_SHFT                                                        0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC0_XPU_NON_SEC_INTR0_BMSK                                                   0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC0_XPU_NON_SEC_INTR0_SHFT                                                        0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_UFS_XPU_NON_SEC_INTR0_BMSK                                                     0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_UFS_XPU_NON_SEC_INTR0_SHFT                                                          0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_23_BMSK                                                                 0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_23_SHFT                                                                     0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_SDC_XPU_NON_SEC_INTR0_BMSK                                                  0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_SDC_XPU_NON_SEC_INTR0_SHFT                                                      0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_XPU_NON_SEC_INTR0_BMSK                                                      0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_XPU_NON_SEC_INTR0_SHFT                                                          0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MEMNOC_XPU_NON_SEC_INTR0_BMSK                                                   0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MEMNOC_XPU_NON_SEC_INTR0_SHFT                                                       0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QM_XPU_NON_SEC_INTR0_BMSK                                                        0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QM_XPU_NON_SEC_INTR0_SHFT                                                           0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QNM_SNOC_XPU_NON_SEC_INTR0_BMSK                                                  0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QNM_SNOC_XPU_NON_SEC_INTR0_SHFT                                                     0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_CNOC_XPU_NON_SEC_INTR0_BMSK                                                  0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_CNOC_XPU_NON_SEC_INTR0_SHFT                                                     0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHM_AOSS_XPU_NON_SEC_INTR0_BMSK                                                  0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHM_AOSS_XPU_NON_SEC_INTR0_SHFT                                                     0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SP_XPU_NON_SEC_INTR0_BMSK                                                         0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SP_XPU_NON_SEC_INTR0_SHFT                                                            0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_MPU_XPU_NON_SEC_INTR0_BMSK                                                  0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_MPU_XPU_NON_SEC_INTR0_SHFT                                                     0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_APU_XPU_NON_SEC_INTR0_BMSK                                                  0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_APU_XPU_NON_SEC_INTR0_SHFT                                                     0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_Q6_XPU_NON_SEC_INTR0_BMSK                                                     0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_Q6_XPU_NON_SEC_INTR0_SHFT                                                        0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_XPU_NON_SEC_INTR0_BMSK                                                         0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_XPU_NON_SEC_INTR0_SHFT                                                           0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_QUP_XPU_NON_SEC_INTR0_BMSK                                                     0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_QUP_XPU_NON_SEC_INTR0_SHFT                                                       0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_XPU_NON_SEC_INTR0_BMSK                                                    0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_XPU_NON_SEC_INTR0_SHFT                                                      0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_BMSK                                                         0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_SHFT                                                           0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_XPU_NON_SEC_INTR0_BMSK                                                   0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_XPU_NON_SEC_INTR0_SHFT                                                    0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO0_XPU_NON_SEC_INTR0_BMSK                                                      0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO0_XPU_NON_SEC_INTR0_SHFT                                                       0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_MUTEX_XPU_NON_SEC_INTR0_BMSK                                                   0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_MUTEX_XPU_NON_SEC_INTR0_SHFT                                                    0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QUPV3_1_XPU_NON_SEC_INTR0_BMSK                                                      0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QUPV3_1_XPU_NON_SEC_INTR0_SHFT                                                       0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_REGS_XPU_NON_SEC_INTR0_BMSK                                                     0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_REGS_XPU_NON_SEC_INTR0_SHFT                                                     0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QUPV3_0_XPU_NON_SEC_INTR0_BMSK                                                       0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QUPV3_0_XPU_NON_SEC_INTR0_SHFT                                                       0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_AOSS_MPU_XPU_NON_SEC_INTR0_BMSK                                                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_AOSS_MPU_XPU_NON_SEC_INTR0_SHFT                                                      0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_XPU_NON_SEC_INTR0_BMSK                                                      0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_XPU_NON_SEC_INTR0_SHFT                                                      0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002004)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002004)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK                                                                             0x7ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_50_BMSK                                                                  0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_50_SHFT                                                                     0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_49_BMSK                                                                  0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_49_SHFT                                                                     0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_48_BMSK                                                                  0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_48_SHFT                                                                     0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_NORTH_XPU_NON_SEC_INTR1_BMSK                                                 0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_NORTH_XPU_NON_SEC_INTR1_SHFT                                                    0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_46_BMSK                                                                   0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_46_SHFT                                                                      0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_45_BMSK                                                                   0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_45_SHFT                                                                      0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_44_BMSK                                                                   0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_44_SHFT                                                                      0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IPA_XPU_NON_SEC_INTR1_BMSK                                                         0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IPA_XPU_NON_SEC_INTR1_SHFT                                                           0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_42_BMSK                                                                    0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_42_SHFT                                                                      0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_SOUTH_XPU_NON_SEC_INTR1_BMSK                                                  0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_SOUTH_XPU_NON_SEC_INTR1_SHFT                                                    0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_40_BMSK                                                                    0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_40_SHFT                                                                      0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MDSS_XPU_NON_SEC_INTR1_BMSK                                                         0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MDSS_XPU_NON_SEC_INTR1_SHFT                                                          0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_UFS_CARD_ICE_XPU_NON_SEC_INTR1_BMSK                                                 0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_UFS_CARD_ICE_XPU_NON_SEC_INTR1_SHFT                                                  0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TITAN_XPU_NON_SEC_INTR1_BMSK                                                        0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TITAN_XPU_NON_SEC_INTR1_SHFT                                                         0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SPDM_XPU_NON_SEC_INTR1_BMSK                                                         0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SPDM_XPU_NON_SEC_INTR1_SHFT                                                          0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QXM_MSS_NAV_XPU_NON_SEC_INTR1_BMSK                                                   0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QXM_MSS_NAV_XPU_NON_SEC_INTR1_SHFT                                                   0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QNM_AGGRE2_XPU_NON_SEC_INTR1_BMSK                                                    0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QNM_AGGRE2_XPU_NON_SEC_INTR1_SHFT                                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QNM_AGGRE1_XPU_NON_SEC_INTR1_BMSK                                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QNM_AGGRE1_XPU_NON_SEC_INTR1_SHFT                                                    0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OCIMEM_XPU3_XPU_NON_SEC_INTR1_BMSK                                                   0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OCIMEM_XPU3_XPU_NON_SEC_INTR1_SHFT                                                   0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00002040)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002040)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK                                                                   0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_ENABLE_BMSK          0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_ENABLE_SHFT                0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                 0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_ENABLE_BMSK              0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_ENABLE_SHFT                    0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC3_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC3_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC2_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC2_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC1_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC1_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC0_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC0_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_UFS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_UFS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                            0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_23_BMSK                                                          0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_23_SHFT                                                              0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_SDC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_SDC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                            0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MEMNOC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MEMNOC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                          0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                             0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QNM_SNOC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QNM_SNOC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_CNOC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_CNOC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHM_AOSS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHM_AOSS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SP_XPU_NON_SEC_INTR0_ENABLE_BMSK                                           0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SP_XPU_NON_SEC_INTR0_ENABLE_SHFT                                              0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_APU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_APU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_Q6_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_Q6_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_QUP_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_QUP_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU_NON_SEC_INTR0_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU_NON_SEC_INTR0_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                           0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                             0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO0_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO0_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QUPV3_1_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QUPV3_1_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QUPV3_0_XPU_NON_SEC_INTR0_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QUPV3_0_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_AOSS_MPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_AOSS_MPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU_NON_SEC_INTR0_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00002044)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002044)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK                                                                      0x7ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_50_BMSK                                                           0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_50_SHFT                                                              0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_49_BMSK                                                           0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_49_SHFT                                                              0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_48_BMSK                                                           0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_48_SHFT                                                              0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_NON_SEC_INTR1_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_46_BMSK                                                            0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_46_SHFT                                                               0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_45_BMSK                                                            0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_45_SHFT                                                               0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_44_BMSK                                                            0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_44_SHFT                                                               0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IPA_XPU_NON_SEC_INTR1_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IPA_XPU_NON_SEC_INTR1_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_42_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_42_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_40_BMSK                                                             0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_40_SHFT                                                               0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MDSS_XPU_NON_SEC_INTR1_ENABLE_BMSK                                           0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MDSS_XPU_NON_SEC_INTR1_ENABLE_SHFT                                            0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_UFS_CARD_ICE_XPU_NON_SEC_INTR1_ENABLE_BMSK                                   0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_UFS_CARD_ICE_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TITAN_XPU_NON_SEC_INTR1_ENABLE_BMSK                                          0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TITAN_XPU_NON_SEC_INTR1_ENABLE_SHFT                                           0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SPDM_XPU_NON_SEC_INTR1_ENABLE_BMSK                                           0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SPDM_XPU_NON_SEC_INTR1_ENABLE_SHFT                                            0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QXM_MSS_NAV_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QXM_MSS_NAV_XPU_NON_SEC_INTR1_ENABLE_SHFT                                     0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QNM_AGGRE2_XPU_NON_SEC_INTR1_ENABLE_BMSK                                      0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QNM_AGGRE2_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QNM_AGGRE1_XPU_NON_SEC_INTR1_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QNM_AGGRE1_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OCIMEM_XPU3_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OCIMEM_XPU3_XPU_NON_SEC_INTR1_ENABLE_SHFT                                     0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00004000)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004000)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_BMSK                                0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_SHFT                                      0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_XPU_SEC_INTR0_BMSK                                                       0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_XPU_SEC_INTR0_SHFT                                                             0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_BMSK                                    0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_SHFT                                          0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC3_XPU_SEC_INTR0_BMSK                                                          0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC3_XPU_SEC_INTR0_SHFT                                                                0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC2_XPU_SEC_INTR0_BMSK                                                           0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC2_XPU_SEC_INTR0_SHFT                                                                0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC1_XPU_SEC_INTR0_BMSK                                                           0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC1_XPU_SEC_INTR0_SHFT                                                                0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC0_XPU_SEC_INTR0_BMSK                                                           0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC0_XPU_SEC_INTR0_SHFT                                                                0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_UFS_XPU_SEC_INTR0_BMSK                                                             0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_UFS_XPU_SEC_INTR0_SHFT                                                                  0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_23_BMSK                                                                     0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_23_SHFT                                                                         0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_SDC_XPU_SEC_INTR0_BMSK                                                          0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_SDC_XPU_SEC_INTR0_SHFT                                                              0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_XPU_SEC_INTR0_BMSK                                                              0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_XPU_SEC_INTR0_SHFT                                                                  0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MEMNOC_XPU_SEC_INTR0_BMSK                                                           0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MEMNOC_XPU_SEC_INTR0_SHFT                                                               0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QM_XPU_SEC_INTR0_BMSK                                                                0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QM_XPU_SEC_INTR0_SHFT                                                                   0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QNM_SNOC_XPU_SEC_INTR0_BMSK                                                          0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QNM_SNOC_XPU_SEC_INTR0_SHFT                                                             0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_CNOC_XPU_SEC_INTR0_BMSK                                                          0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_CNOC_XPU_SEC_INTR0_SHFT                                                             0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHM_AOSS_XPU_SEC_INTR0_BMSK                                                          0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHM_AOSS_XPU_SEC_INTR0_SHFT                                                             0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SP_XPU_SEC_INTR0_BMSK                                                                 0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SP_XPU_SEC_INTR0_SHFT                                                                    0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_MPU_XPU_SEC_INTR0_BMSK                                                          0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_MPU_XPU_SEC_INTR0_SHFT                                                             0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_APU_XPU_SEC_INTR0_BMSK                                                          0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_APU_XPU_SEC_INTR0_SHFT                                                             0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_Q6_XPU_SEC_INTR0_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_Q6_XPU_SEC_INTR0_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_XPU_SEC_INTR0_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_XPU_SEC_INTR0_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_QUP_XPU_SEC_INTR0_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_QUP_XPU_SEC_INTR0_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_XPU_SEC_INTR0_BMSK                                                            0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_XPU_SEC_INTR0_SHFT                                                              0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_BMSK                                                                 0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_SHFT                                                                   0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_XPU_SEC_INTR0_BMSK                                                           0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_XPU_SEC_INTR0_SHFT                                                            0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO0_XPU_SEC_INTR0_BMSK                                                              0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO0_XPU_SEC_INTR0_SHFT                                                               0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_MUTEX_XPU_SEC_INTR0_BMSK                                                           0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_MUTEX_XPU_SEC_INTR0_SHFT                                                            0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QUPV3_1_XPU_SEC_INTR0_BMSK                                                              0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QUPV3_1_XPU_SEC_INTR0_SHFT                                                               0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_REGS_XPU_SEC_INTR0_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_REGS_XPU_SEC_INTR0_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QUPV3_0_XPU_SEC_INTR0_BMSK                                                               0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QUPV3_0_XPU_SEC_INTR0_SHFT                                                               0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_AOSS_MPU_XPU_SEC_INTR0_BMSK                                                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_AOSS_MPU_XPU_SEC_INTR0_SHFT                                                              0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_XPU_SEC_INTR0_BMSK                                                              0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_XPU_SEC_INTR0_SHFT                                                              0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00004004)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004004)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK                                                                                 0x7ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_50_BMSK                                                                      0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_50_SHFT                                                                         0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_49_BMSK                                                                      0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_49_SHFT                                                                         0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_48_BMSK                                                                      0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_48_SHFT                                                                         0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_NORTH_XPU_SEC_INTR1_BMSK                                                         0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_NORTH_XPU_SEC_INTR1_SHFT                                                            0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_46_BMSK                                                                       0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_46_SHFT                                                                          0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_45_BMSK                                                                       0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_45_SHFT                                                                          0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_44_BMSK                                                                       0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_44_SHFT                                                                          0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IPA_XPU_SEC_INTR1_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IPA_XPU_SEC_INTR1_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_42_BMSK                                                                        0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_42_SHFT                                                                          0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_SOUTH_XPU_SEC_INTR1_BMSK                                                          0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_SOUTH_XPU_SEC_INTR1_SHFT                                                            0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_40_BMSK                                                                        0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_40_SHFT                                                                          0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MDSS_XPU_SEC_INTR1_BMSK                                                                 0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MDSS_XPU_SEC_INTR1_SHFT                                                                  0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_UFS_CARD_ICE_XPU_SEC_INTR1_BMSK                                                         0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_UFS_CARD_ICE_XPU_SEC_INTR1_SHFT                                                          0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TITAN_XPU_SEC_INTR1_BMSK                                                                0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TITAN_XPU_SEC_INTR1_SHFT                                                                 0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SPDM_XPU_SEC_INTR1_BMSK                                                                 0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SPDM_XPU_SEC_INTR1_SHFT                                                                  0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QXM_MSS_NAV_XPU_SEC_INTR1_BMSK                                                           0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QXM_MSS_NAV_XPU_SEC_INTR1_SHFT                                                           0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QNM_AGGRE2_XPU_SEC_INTR1_BMSK                                                            0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QNM_AGGRE2_XPU_SEC_INTR1_SHFT                                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QNM_AGGRE1_XPU_SEC_INTR1_BMSK                                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QNM_AGGRE1_XPU_SEC_INTR1_SHFT                                                            0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OCIMEM_XPU3_XPU_SEC_INTR1_BMSK                                                           0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OCIMEM_XPU3_XPU_SEC_INTR1_SHFT                                                           0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00004040)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004040)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_ENABLE_BMSK                  0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_ENABLE_SHFT                        0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_XPU_SEC_INTR0_ENABLE_BMSK                                         0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_XPU_SEC_INTR0_ENABLE_SHFT                                               0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_ENABLE_BMSK                      0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_ENABLE_SHFT                            0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC3_XPU_SEC_INTR0_ENABLE_BMSK                                            0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC3_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC2_XPU_SEC_INTR0_ENABLE_BMSK                                             0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC2_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC1_XPU_SEC_INTR0_ENABLE_BMSK                                             0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC1_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC0_XPU_SEC_INTR0_ENABLE_BMSK                                             0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC0_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_UFS_XPU_SEC_INTR0_ENABLE_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_UFS_XPU_SEC_INTR0_ENABLE_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_23_BMSK                                                              0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_23_SHFT                                                                  0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_SDC_XPU_SEC_INTR0_ENABLE_BMSK                                            0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_SDC_XPU_SEC_INTR0_ENABLE_SHFT                                                0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_XPU_SEC_INTR0_ENABLE_BMSK                                                0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_XPU_SEC_INTR0_ENABLE_SHFT                                                    0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MEMNOC_XPU_SEC_INTR0_ENABLE_BMSK                                             0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MEMNOC_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QM_XPU_SEC_INTR0_ENABLE_BMSK                                                  0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QM_XPU_SEC_INTR0_ENABLE_SHFT                                                     0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QNM_SNOC_XPU_SEC_INTR0_ENABLE_BMSK                                            0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QNM_SNOC_XPU_SEC_INTR0_ENABLE_SHFT                                               0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_CNOC_XPU_SEC_INTR0_ENABLE_BMSK                                            0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_CNOC_XPU_SEC_INTR0_ENABLE_SHFT                                               0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHM_AOSS_XPU_SEC_INTR0_ENABLE_BMSK                                            0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHM_AOSS_XPU_SEC_INTR0_ENABLE_SHFT                                               0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SP_XPU_SEC_INTR0_ENABLE_BMSK                                                   0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SP_XPU_SEC_INTR0_ENABLE_SHFT                                                      0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_SEC_INTR0_ENABLE_BMSK                                            0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_SEC_INTR0_ENABLE_SHFT                                               0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_APU_XPU_SEC_INTR0_ENABLE_BMSK                                            0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_APU_XPU_SEC_INTR0_ENABLE_SHFT                                               0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_Q6_XPU_SEC_INTR0_ENABLE_BMSK                                               0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_Q6_XPU_SEC_INTR0_ENABLE_SHFT                                                  0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_XPU_SEC_INTR0_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_XPU_SEC_INTR0_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_QUP_XPU_SEC_INTR0_ENABLE_BMSK                                               0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_QUP_XPU_SEC_INTR0_ENABLE_SHFT                                                 0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_XPU_SEC_INTR0_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_XPU_SEC_INTR0_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_BMSK                                                   0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_SHFT                                                     0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_SEC_INTR0_ENABLE_BMSK                                             0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_SEC_INTR0_ENABLE_SHFT                                              0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO0_XPU_SEC_INTR0_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO0_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_BMSK                                             0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_SHFT                                              0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QUPV3_1_XPU_SEC_INTR0_ENABLE_BMSK                                                0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QUPV3_1_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_REGS_XPU_SEC_INTR0_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_REGS_XPU_SEC_INTR0_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QUPV3_0_XPU_SEC_INTR0_ENABLE_BMSK                                                 0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QUPV3_0_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_AOSS_MPU_XPU_SEC_INTR0_ENABLE_BMSK                                                0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_AOSS_MPU_XPU_SEC_INTR0_ENABLE_SHFT                                                0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_XPU_SEC_INTR0_ENABLE_BMSK                                                0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_XPU_SEC_INTR0_ENABLE_SHFT                                                0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00004044)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004044)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK                                                                          0x7ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_50_BMSK                                                               0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_50_SHFT                                                                  0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_49_BMSK                                                               0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_49_SHFT                                                                  0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_48_BMSK                                                               0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_48_SHFT                                                                  0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_SEC_INTR1_ENABLE_BMSK                                           0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_SEC_INTR1_ENABLE_SHFT                                              0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_46_BMSK                                                                0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_46_SHFT                                                                   0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_45_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_45_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_44_BMSK                                                                0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_44_SHFT                                                                   0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IPA_XPU_SEC_INTR1_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IPA_XPU_SEC_INTR1_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_42_BMSK                                                                 0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_42_SHFT                                                                   0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_SEC_INTR1_ENABLE_BMSK                                            0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_SEC_INTR1_ENABLE_SHFT                                              0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_40_BMSK                                                                 0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_40_SHFT                                                                   0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MDSS_XPU_SEC_INTR1_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MDSS_XPU_SEC_INTR1_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_UFS_CARD_ICE_XPU_SEC_INTR1_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_UFS_CARD_ICE_XPU_SEC_INTR1_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TITAN_XPU_SEC_INTR1_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TITAN_XPU_SEC_INTR1_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SPDM_XPU_SEC_INTR1_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SPDM_XPU_SEC_INTR1_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QXM_MSS_NAV_XPU_SEC_INTR1_ENABLE_BMSK                                             0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QXM_MSS_NAV_XPU_SEC_INTR1_ENABLE_SHFT                                             0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QNM_AGGRE2_XPU_SEC_INTR1_ENABLE_BMSK                                              0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QNM_AGGRE2_XPU_SEC_INTR1_ENABLE_SHFT                                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QNM_AGGRE1_XPU_SEC_INTR1_ENABLE_BMSK                                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QNM_AGGRE1_XPU_SEC_INTR1_ENABLE_SHFT                                              0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OCIMEM_XPU3_XPU_SEC_INTR1_ENABLE_BMSK                                             0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OCIMEM_XPU3_XPU_SEC_INTR1_ENABLE_SHFT                                             0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK                                                                    0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGIRPT_BMSK                                          0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGIRPT_SHFT                                             0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGIRPT_BMSK                                          0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGIRPT_SHFT                                             0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGIRPT_BMSK                                           0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGIRPT_SHFT                                              0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGIRPT_BMSK                                           0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGIRPT_SHFT                                              0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGIRPT_BMSK                                           0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGIRPT_SHFT                                              0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGIRPT_BMSK                                           0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGIRPT_SHFT                                              0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_BMSK                                              0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_SHFT                                                0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_BMSK                                            0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_SHFT                                              0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_BMSK                                                   0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_SHFT                                                     0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGIRPT_BMSK                                             0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGIRPT_SHFT                                               0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_7_VMIDMT_NSGIRPT_BMSK                                              0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_7_VMIDMT_NSGIRPT_SHFT                                               0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SSC_VMIDMT_NSGIRPT_BMSK                                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SSC_VMIDMT_NSGIRPT_SHFT                                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_5_VMIDMT_NSGIRPT_BMSK                                              0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_5_VMIDMT_NSGIRPT_SHFT                                               0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QUPV3_NORTH_VMIDMT_NSGIRPT_BMSK                                            0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QUPV3_NORTH_VMIDMT_NSGIRPT_SHFT                                             0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SSC_SDC_VMIDMT_NSGIRPT_BMSK                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SSC_SDC_VMIDMT_NSGIRPT_SHFT                                                 0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QUPV3_SOUTH_VMIDMT_NSGIRPT_BMSK                                             0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QUPV3_SOUTH_VMIDMT_NSGIRPT_SHFT                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_AOP_VMIDMT_NSGIRPT_BMSK                                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_AOP_VMIDMT_NSGIRPT_SHFT                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGIRPT_BMSK                                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGIRPT_SHFT                                                 0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OFFS                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                             0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGIRPT_ENABLE_BMSK                            0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGIRPT_ENABLE_SHFT                               0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGIRPT_ENABLE_BMSK                            0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGIRPT_ENABLE_SHFT                               0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGIRPT_ENABLE_BMSK                               0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SSC_VMIDMT_NSGIRPT_ENABLE_BMSK                                      0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SSC_VMIDMT_NSGIRPT_ENABLE_SHFT                                       0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_NSGIRPT_ENABLE_SHFT                               0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_NSGIRPT_ENABLE_BMSK                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_NSGIRPT_ENABLE_BMSK                               0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_NSGIRPT_ENABLE_SHFT                               0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_AOP_VMIDMT_NSGIRPT_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_AOP_VMIDMT_NSGIRPT_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGIRPT_ENABLE_BMSK                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x0

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00002014)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002014)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK                                                                        0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_5_IRQ_OUT_SECURITY_BMSK                                               0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_5_IRQ_OUT_SECURITY_SHFT                                                  0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_13_IRQ_OUT_SECURITY_BMSK                                               0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_13_IRQ_OUT_SECURITY_SHFT                                                 0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_BMSK                                              0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_SHFT                                                0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_BMSK                                              0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_SHFT                                                0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_BMSK                                                         0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_SHFT                                                          0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_BMSK                                                    0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_SHFT                                                    0x1

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00002054)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002054)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                                 0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_5_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_5_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_13_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_13_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                              0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                                0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                  0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                                0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                  0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_SHFT                                      0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00003000)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003000)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK                                                                       0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGCFGIRPT_BMSK                                          0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGCFGIRPT_SHFT                                             0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGCFGIRPT_BMSK                                          0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGCFGIRPT_SHFT                                             0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGCFGIRPT_BMSK                                           0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGCFGIRPT_SHFT                                              0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGCFGIRPT_BMSK                                           0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGCFGIRPT_SHFT                                              0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGCFGIRPT_BMSK                                           0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGCFGIRPT_SHFT                                              0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGCFGIRPT_BMSK                                           0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGCFGIRPT_SHFT                                              0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_BMSK                                              0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_SHFT                                                0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_BMSK                                            0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_SHFT                                              0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_BMSK                                                   0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_SHFT                                                     0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGCFGIRPT_BMSK                                             0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGCFGIRPT_SHFT                                               0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_7_VMIDMT_NSGCFGIRPT_BMSK                                              0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_7_VMIDMT_NSGCFGIRPT_SHFT                                               0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SSC_VMIDMT_NSGCFGIRPT_BMSK                                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SSC_VMIDMT_NSGCFGIRPT_SHFT                                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_5_VMIDMT_NSGCFGIRPT_BMSK                                              0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_5_VMIDMT_NSGCFGIRPT_SHFT                                               0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QUPV3_NORTH_VMIDMT_NSGCFGIRPT_BMSK                                            0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QUPV3_NORTH_VMIDMT_NSGCFGIRPT_SHFT                                             0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SSC_SDC_VMIDMT_NSGCFGIRPT_BMSK                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SSC_SDC_VMIDMT_NSGCFGIRPT_SHFT                                                 0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QUPV3_SOUTH_VMIDMT_NSGCFGIRPT_BMSK                                             0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QUPV3_SOUTH_VMIDMT_NSGCFGIRPT_SHFT                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_AOP_VMIDMT_NSGCFGIRPT_BMSK                                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_AOP_VMIDMT_NSGCFGIRPT_SHFT                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGCFGIRPT_BMSK                                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGCFGIRPT_SHFT                                                 0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00003040)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003040)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                            0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                               0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                            0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                               0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                               0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SSC_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                      0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SSC_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                       0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                               0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                               0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                               0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_AOP_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_AOP_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x0

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00003004)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003004)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK                                                                           0x1e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_4_IRQ_OUT_SECURITY_BMSK                                                  0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_4_IRQ_OUT_SECURITY_SHFT                                                     0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_12_IRQ_OUT_SECURITY_BMSK                                                  0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_12_IRQ_OUT_SECURITY_SHFT                                                    0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                              0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                                0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                              0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                                0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_BMSK                                                         0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_SHFT                                                          0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_BMSK                                                    0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_SHFT                                                    0x1

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00003044)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003044)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                    0x1e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_4_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                               0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_4_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                  0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_12_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                               0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_12_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                 0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                                0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                  0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                                0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                  0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_SHFT                                      0x1

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00004010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK                                                                        0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_17_VMIDMT_GIRPT_BMSK                                                0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_17_VMIDMT_GIRPT_SHFT                                                   0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_16_VMIDMT_GIRPT_BMSK                                                0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_16_VMIDMT_GIRPT_SHFT                                                   0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_15_VMIDMT_GIRPT_BMSK                                                 0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_15_VMIDMT_GIRPT_SHFT                                                    0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_14_VMIDMT_GIRPT_BMSK                                                 0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_14_VMIDMT_GIRPT_SHFT                                                    0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_13_VMIDMT_GIRPT_BMSK                                                 0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_13_VMIDMT_GIRPT_SHFT                                                    0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_12_VMIDMT_GIRPT_BMSK                                                 0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_12_VMIDMT_GIRPT_SHFT                                                    0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_BMSK                                                    0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_SHFT                                                      0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_BMSK                                                  0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_SHFT                                                    0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_BMSK                                                         0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_SHFT                                                           0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_8_VMIDMT_GIRPT_BMSK                                                   0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_8_VMIDMT_GIRPT_SHFT                                                     0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_7_VMIDMT_GIRPT_BMSK                                                    0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_7_VMIDMT_GIRPT_SHFT                                                     0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SSC_VMIDMT_GIRPT_BMSK                                                          0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SSC_VMIDMT_GIRPT_SHFT                                                           0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_5_VMIDMT_GIRPT_BMSK                                                    0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_5_VMIDMT_GIRPT_SHFT                                                     0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QUPV3_NORTH_VMIDMT_GIRPT_BMSK                                                  0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QUPV3_NORTH_VMIDMT_GIRPT_SHFT                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SSC_SDC_VMIDMT_GIRPT_BMSK                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SSC_SDC_VMIDMT_GIRPT_SHFT                                                       0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QUPV3_SOUTH_VMIDMT_GIRPT_BMSK                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QUPV3_SOUTH_VMIDMT_GIRPT_SHFT                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_AOP_VMIDMT_GIRPT_BMSK                                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_AOP_VMIDMT_GIRPT_SHFT                                                           0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_GIRPT_BMSK                                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_GIRPT_SHFT                                                       0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00004050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK                                                                 0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GIRPT_ENABLE_BMSK                                  0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GIRPT_ENABLE_SHFT                                     0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GIRPT_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GIRPT_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GIRPT_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GIRPT_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GIRPT_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GIRPT_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GIRPT_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GIRPT_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GIRPT_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GIRPT_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_BMSK                                      0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_SHFT                                        0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_BMSK                                           0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_SHFT                                             0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GIRPT_ENABLE_BMSK                                     0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GIRPT_ENABLE_SHFT                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_GIRPT_ENABLE_BMSK                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_GIRPT_ENABLE_SHFT                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SSC_VMIDMT_GIRPT_ENABLE_BMSK                                            0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SSC_VMIDMT_GIRPT_ENABLE_SHFT                                             0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_GIRPT_ENABLE_BMSK                                      0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_GIRPT_ENABLE_SHFT                                       0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_GIRPT_ENABLE_BMSK                                    0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_GIRPT_ENABLE_SHFT                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_GIRPT_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_GIRPT_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_GIRPT_ENABLE_BMSK                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_GIRPT_ENABLE_SHFT                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_AOP_VMIDMT_GIRPT_ENABLE_BMSK                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_AOP_VMIDMT_GIRPT_ENABLE_SHFT                                             0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GIRPT_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GIRPT_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00004014)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004014)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK                                                                            0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_7_IRQ_OUT_SECURITY_BMSK                                                   0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_7_IRQ_OUT_SECURITY_SHFT                                                      0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_BMSK                                                   0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_SHFT                                                     0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_BMSK                                                    0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_SHFT                                                      0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_BMSK                                                    0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_SHFT                                                      0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_BMSK                                                               0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_SHFT                                                                0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_BMSK                                                          0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_SHFT                                                          0x1

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00004054)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004054)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK                                                                     0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_7_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_7_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                   0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_SHFT                                            0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00005000)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005000)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK                                                                           0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_17_VMIDMT_GCFGIRPT_BMSK                                                0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_17_VMIDMT_GCFGIRPT_SHFT                                                   0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_16_VMIDMT_GCFGIRPT_BMSK                                                0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_16_VMIDMT_GCFGIRPT_SHFT                                                   0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_15_VMIDMT_GCFGIRPT_BMSK                                                 0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_15_VMIDMT_GCFGIRPT_SHFT                                                    0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_14_VMIDMT_GCFGIRPT_BMSK                                                 0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_14_VMIDMT_GCFGIRPT_SHFT                                                    0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_13_VMIDMT_GCFGIRPT_BMSK                                                 0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_13_VMIDMT_GCFGIRPT_SHFT                                                    0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_12_VMIDMT_GCFGIRPT_BMSK                                                 0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_12_VMIDMT_GCFGIRPT_SHFT                                                    0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_BMSK                                                    0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_SHFT                                                      0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_BMSK                                                  0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_SHFT                                                    0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_BMSK                                                         0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_SHFT                                                           0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_8_VMIDMT_GCFGIRPT_BMSK                                                   0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_8_VMIDMT_GCFGIRPT_SHFT                                                     0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_7_VMIDMT_GCFGIRPT_BMSK                                                    0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_7_VMIDMT_GCFGIRPT_SHFT                                                     0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SSC_VMIDMT_GCFGIRPT_BMSK                                                          0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SSC_VMIDMT_GCFGIRPT_SHFT                                                           0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_5_VMIDMT_GCFGIRPT_BMSK                                                    0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_5_VMIDMT_GCFGIRPT_SHFT                                                     0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QUPV3_NORTH_VMIDMT_GCFGIRPT_BMSK                                                  0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QUPV3_NORTH_VMIDMT_GCFGIRPT_SHFT                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SSC_SDC_VMIDMT_GCFGIRPT_BMSK                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SSC_SDC_VMIDMT_GCFGIRPT_SHFT                                                       0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QUPV3_SOUTH_VMIDMT_GCFGIRPT_BMSK                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QUPV3_SOUTH_VMIDMT_GCFGIRPT_SHFT                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_AOP_VMIDMT_GCFGIRPT_BMSK                                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_AOP_VMIDMT_GCFGIRPT_SHFT                                                           0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_GCFGIRPT_BMSK                                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_GCFGIRPT_SHFT                                                       0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00005040)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005040)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK                                                                    0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GCFGIRPT_ENABLE_BMSK                                  0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GCFGIRPT_ENABLE_SHFT                                     0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GCFGIRPT_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GCFGIRPT_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_SHFT                                        0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_BMSK                                           0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_SHFT                                             0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GCFGIRPT_ENABLE_BMSK                                     0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SSC_VMIDMT_GCFGIRPT_ENABLE_BMSK                                            0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SSC_VMIDMT_GCFGIRPT_ENABLE_SHFT                                             0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_GCFGIRPT_ENABLE_SHFT                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_GCFGIRPT_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_GCFGIRPT_ENABLE_BMSK                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_GCFGIRPT_ENABLE_SHFT                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_AOP_VMIDMT_GCFGIRPT_ENABLE_BMSK                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_AOP_VMIDMT_GCFGIRPT_ENABLE_SHFT                                             0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GCFGIRPT_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00005004)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005004)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK                                                                               0x1e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_6_IRQ_OUT_SECURITY_BMSK                                                      0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_6_IRQ_OUT_SECURITY_SHFT                                                         0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_BMSK                                                      0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_SHFT                                                        0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                    0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                      0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                    0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                      0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_BMSK                                                               0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_SHFT                                                                0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_BMSK                                                          0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_SHFT                                                          0x1

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00005044)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005044)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK                                                                        0x1e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_6_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_6_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                   0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                     0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_SHFT                                            0x1

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00006000)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006000)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_BMSK                                0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_SHFT                                      0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_XPU_MSA_INTR0_BMSK                                                       0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_XPU_MSA_INTR0_SHFT                                                             0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_BMSK                                    0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_SHFT                                          0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC3_XPU_MSA_INTR0_BMSK                                                          0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC3_XPU_MSA_INTR0_SHFT                                                                0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC2_XPU_MSA_INTR0_BMSK                                                           0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC2_XPU_MSA_INTR0_SHFT                                                                0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC1_XPU_MSA_INTR0_BMSK                                                           0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC1_XPU_MSA_INTR0_SHFT                                                                0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC0_XPU_MSA_INTR0_BMSK                                                           0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC0_XPU_MSA_INTR0_SHFT                                                                0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_UFS_XPU_MSA_INTR0_BMSK                                                             0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_UFS_XPU_MSA_INTR0_SHFT                                                                  0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_23_BMSK                                                                     0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_23_SHFT                                                                         0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_SDC_XPU_MSA_INTR0_BMSK                                                          0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_SDC_XPU_MSA_INTR0_SHFT                                                              0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_XPU_MSA_INTR0_BMSK                                                              0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_XPU_MSA_INTR0_SHFT                                                                  0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MEMNOC_XPU_MSA_INTR0_BMSK                                                           0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MEMNOC_XPU_MSA_INTR0_SHFT                                                               0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QM_XPU_MSA_INTR0_BMSK                                                                0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QM_XPU_MSA_INTR0_SHFT                                                                   0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QNM_SNOC_XPU_MSA_INTR0_BMSK                                                          0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QNM_SNOC_XPU_MSA_INTR0_SHFT                                                             0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_CNOC_XPU_MSA_INTR0_BMSK                                                          0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_CNOC_XPU_MSA_INTR0_SHFT                                                             0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHM_AOSS_XPU_MSA_INTR0_BMSK                                                          0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHM_AOSS_XPU_MSA_INTR0_SHFT                                                             0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SP_XPU_MSA_INTR0_BMSK                                                                 0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SP_XPU_MSA_INTR0_SHFT                                                                    0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_MPU_XPU_MSA_INTR0_BMSK                                                          0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_MPU_XPU_MSA_INTR0_SHFT                                                             0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_APU_XPU_MSA_INTR0_BMSK                                                          0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_APU_XPU_MSA_INTR0_SHFT                                                             0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_Q6_XPU_MSA_INTR0_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_Q6_XPU_MSA_INTR0_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_XPU_MSA_INTR0_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_XPU_MSA_INTR0_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_QUP_XPU_MSA_INTR0_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_QUP_XPU_MSA_INTR0_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_XPU_MSA_INTR0_BMSK                                                            0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_XPU_MSA_INTR0_SHFT                                                              0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR0_BMSK                                                                 0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR0_SHFT                                                                   0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_XPU_MSA_INTR0_BMSK                                                           0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_XPU_MSA_INTR0_SHFT                                                            0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO0_XPU_MSA_INTR0_BMSK                                                              0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO0_XPU_MSA_INTR0_SHFT                                                               0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_MUTEX_XPU_MSA_INTR0_BMSK                                                           0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_MUTEX_XPU_MSA_INTR0_SHFT                                                            0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QUPV3_1_XPU_MSA_INTR0_BMSK                                                              0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QUPV3_1_XPU_MSA_INTR0_SHFT                                                               0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_REGS_XPU_MSA_INTR0_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_REGS_XPU_MSA_INTR0_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QUPV3_0_XPU_MSA_INTR0_BMSK                                                               0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QUPV3_0_XPU_MSA_INTR0_SHFT                                                               0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_AOSS_MPU_XPU_MSA_INTR0_BMSK                                                              0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_AOSS_MPU_XPU_MSA_INTR0_SHFT                                                              0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_XPU_MSA_INTR0_BMSK                                                              0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_XPU_MSA_INTR0_SHFT                                                              0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00006004)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006004)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK                                                                                 0x7ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_50_BMSK                                                                      0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_50_SHFT                                                                         0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_49_BMSK                                                                      0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_49_SHFT                                                                         0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_48_BMSK                                                                      0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_48_SHFT                                                                         0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_NORTH_XPU_MSA_INTR1_BMSK                                                         0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_NORTH_XPU_MSA_INTR1_SHFT                                                            0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_46_BMSK                                                                       0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_46_SHFT                                                                          0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_45_BMSK                                                                       0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_45_SHFT                                                                          0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_44_BMSK                                                                       0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_44_SHFT                                                                          0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IPA_XPU_MSA_INTR1_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IPA_XPU_MSA_INTR1_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_42_BMSK                                                                        0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_42_SHFT                                                                          0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_SOUTH_XPU_MSA_INTR1_BMSK                                                          0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_SOUTH_XPU_MSA_INTR1_SHFT                                                            0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_40_BMSK                                                                        0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_40_SHFT                                                                          0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MDSS_XPU_MSA_INTR1_BMSK                                                                 0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MDSS_XPU_MSA_INTR1_SHFT                                                                  0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_UFS_CARD_ICE_XPU_MSA_INTR1_BMSK                                                         0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_UFS_CARD_ICE_XPU_MSA_INTR1_SHFT                                                          0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TITAN_XPU_MSA_INTR1_BMSK                                                                0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TITAN_XPU_MSA_INTR1_SHFT                                                                 0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SPDM_XPU_MSA_INTR1_BMSK                                                                 0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SPDM_XPU_MSA_INTR1_SHFT                                                                  0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QXM_MSS_NAV_XPU_MSA_INTR1_BMSK                                                           0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QXM_MSS_NAV_XPU_MSA_INTR1_SHFT                                                           0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QNM_AGGRE2_XPU_MSA_INTR1_BMSK                                                            0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QNM_AGGRE2_XPU_MSA_INTR1_SHFT                                                            0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QNM_AGGRE1_XPU_MSA_INTR1_BMSK                                                            0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QNM_AGGRE1_XPU_MSA_INTR1_SHFT                                                            0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OCIMEM_XPU3_XPU_MSA_INTR1_BMSK                                                           0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OCIMEM_XPU3_XPU_MSA_INTR1_SHFT                                                           0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00006040)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006040)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_ENABLE_BMSK                  0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_ENABLE_SHFT                        0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_XPU_MSA_INTR0_ENABLE_BMSK                                         0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_XPU_MSA_INTR0_ENABLE_SHFT                                               0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_ENABLE_BMSK                      0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_ENABLE_SHFT                            0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC3_XPU_MSA_INTR0_ENABLE_BMSK                                            0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC3_XPU_MSA_INTR0_ENABLE_SHFT                                                  0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC2_XPU_MSA_INTR0_ENABLE_BMSK                                             0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC2_XPU_MSA_INTR0_ENABLE_SHFT                                                  0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC1_XPU_MSA_INTR0_ENABLE_BMSK                                             0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC1_XPU_MSA_INTR0_ENABLE_SHFT                                                  0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC0_XPU_MSA_INTR0_ENABLE_BMSK                                             0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC0_XPU_MSA_INTR0_ENABLE_SHFT                                                  0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_UFS_XPU_MSA_INTR0_ENABLE_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_UFS_XPU_MSA_INTR0_ENABLE_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_23_BMSK                                                              0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_23_SHFT                                                                  0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_SDC_XPU_MSA_INTR0_ENABLE_BMSK                                            0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_SDC_XPU_MSA_INTR0_ENABLE_SHFT                                                0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_XPU_MSA_INTR0_ENABLE_BMSK                                                0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_XPU_MSA_INTR0_ENABLE_SHFT                                                    0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MEMNOC_XPU_MSA_INTR0_ENABLE_BMSK                                             0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MEMNOC_XPU_MSA_INTR0_ENABLE_SHFT                                                 0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QM_XPU_MSA_INTR0_ENABLE_BMSK                                                  0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QM_XPU_MSA_INTR0_ENABLE_SHFT                                                     0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QNM_SNOC_XPU_MSA_INTR0_ENABLE_BMSK                                            0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QNM_SNOC_XPU_MSA_INTR0_ENABLE_SHFT                                               0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_CNOC_XPU_MSA_INTR0_ENABLE_BMSK                                            0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_CNOC_XPU_MSA_INTR0_ENABLE_SHFT                                               0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHM_AOSS_XPU_MSA_INTR0_ENABLE_BMSK                                            0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHM_AOSS_XPU_MSA_INTR0_ENABLE_SHFT                                               0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SP_XPU_MSA_INTR0_ENABLE_BMSK                                                   0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SP_XPU_MSA_INTR0_ENABLE_SHFT                                                      0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_MPU_XPU_MSA_INTR0_ENABLE_BMSK                                            0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_MPU_XPU_MSA_INTR0_ENABLE_SHFT                                               0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_APU_XPU_MSA_INTR0_ENABLE_BMSK                                            0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_APU_XPU_MSA_INTR0_ENABLE_SHFT                                               0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_Q6_XPU_MSA_INTR0_ENABLE_BMSK                                               0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_Q6_XPU_MSA_INTR0_ENABLE_SHFT                                                  0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_XPU_MSA_INTR0_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_XPU_MSA_INTR0_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_QUP_XPU_MSA_INTR0_ENABLE_BMSK                                               0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_QUP_XPU_MSA_INTR0_ENABLE_SHFT                                                 0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_XPU_MSA_INTR0_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_XPU_MSA_INTR0_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR0_ENABLE_BMSK                                                   0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR0_ENABLE_SHFT                                                     0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_XPU_MSA_INTR0_ENABLE_BMSK                                             0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_XPU_MSA_INTR0_ENABLE_SHFT                                              0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO0_XPU_MSA_INTR0_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO0_XPU_MSA_INTR0_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_MUTEX_XPU_MSA_INTR0_ENABLE_BMSK                                             0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_MUTEX_XPU_MSA_INTR0_ENABLE_SHFT                                              0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QUPV3_1_XPU_MSA_INTR0_ENABLE_BMSK                                                0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QUPV3_1_XPU_MSA_INTR0_ENABLE_SHFT                                                 0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_REGS_XPU_MSA_INTR0_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_REGS_XPU_MSA_INTR0_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QUPV3_0_XPU_MSA_INTR0_ENABLE_BMSK                                                 0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QUPV3_0_XPU_MSA_INTR0_ENABLE_SHFT                                                 0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_AOSS_MPU_XPU_MSA_INTR0_ENABLE_BMSK                                                0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_AOSS_MPU_XPU_MSA_INTR0_ENABLE_SHFT                                                0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_XPU_MSA_INTR0_ENABLE_BMSK                                                0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_XPU_MSA_INTR0_ENABLE_SHFT                                                0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00006044)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006044)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK                                                                          0x7ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_50_BMSK                                                               0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_50_SHFT                                                                  0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_49_BMSK                                                               0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_49_SHFT                                                                  0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_48_BMSK                                                               0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_48_SHFT                                                                  0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_NORTH_XPU_MSA_INTR1_ENABLE_BMSK                                           0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_NORTH_XPU_MSA_INTR1_ENABLE_SHFT                                              0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_46_BMSK                                                                0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_46_SHFT                                                                   0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_45_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_45_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_44_BMSK                                                                0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_44_SHFT                                                                   0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IPA_XPU_MSA_INTR1_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IPA_XPU_MSA_INTR1_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_42_BMSK                                                                 0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_42_SHFT                                                                   0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_SOUTH_XPU_MSA_INTR1_ENABLE_BMSK                                            0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_SOUTH_XPU_MSA_INTR1_ENABLE_SHFT                                              0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_40_BMSK                                                                 0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_40_SHFT                                                                   0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MDSS_XPU_MSA_INTR1_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MDSS_XPU_MSA_INTR1_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_UFS_CARD_ICE_XPU_MSA_INTR1_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_UFS_CARD_ICE_XPU_MSA_INTR1_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TITAN_XPU_MSA_INTR1_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TITAN_XPU_MSA_INTR1_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SPDM_XPU_MSA_INTR1_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SPDM_XPU_MSA_INTR1_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QXM_MSS_NAV_XPU_MSA_INTR1_ENABLE_BMSK                                             0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QXM_MSS_NAV_XPU_MSA_INTR1_ENABLE_SHFT                                             0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QNM_AGGRE2_XPU_MSA_INTR1_ENABLE_BMSK                                              0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QNM_AGGRE2_XPU_MSA_INTR1_ENABLE_SHFT                                              0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QNM_AGGRE1_XPU_MSA_INTR1_ENABLE_BMSK                                              0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QNM_AGGRE1_XPU_MSA_INTR1_ENABLE_SHFT                                              0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OCIMEM_XPU3_XPU_MSA_INTR1_ENABLE_BMSK                                             0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OCIMEM_XPU3_XPU_MSA_INTR1_ENABLE_SHFT                                             0x0

#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK                                                                                 0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, m)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,v)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,m,v,HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_BMSK                                                            0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_SHFT                                                               0x0

#define HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, m)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,v)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,m,v,HWIO_TCSR_SPDM_DLY_FIFO_EN_IN)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK                                                                                 0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG1_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_BMSK                                                               0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_SHFT                                                                  0x0

#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000700c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000700c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_BMSK                                                       0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_SHFT                                                              0x0

#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_BMSK                                                       0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_SHFT                                                              0x0

#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_BMSK                                                       0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_SHFT                                                              0x0

#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_BMSK                                                       0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_SHFT                                                              0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000701c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000701c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_SPDM_WRP_RT_INTF_CTL0_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_SPDM_WRP_RT_INTF_CTL0_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007020)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007020)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_SPDM_WRP_RT_INTF_CTL1_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_SPDM_WRP_RT_INTF_CTL1_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007024)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007024)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_SPDM_WRP_RT_INTF_CTL2_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_SPDM_WRP_RT_INTF_CTL2_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007028)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007028)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_SPDM_WRP_RT_INTF_CTL3_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_SPDM_WRP_RT_INTF_CTL3_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000702c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000702c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_SPDM_WRP_RT_INTF_CTL4_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_SPDM_WRP_RT_INTF_CTL4_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007030)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007030)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_SPDM_WRP_RT_INTF_CTL5_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_SPDM_WRP_RT_INTF_CTL5_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007034)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007034)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_SPDM_WRP_RT_INTF_CTL6_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_SPDM_WRP_RT_INTF_CTL6_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007038)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007038)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_SPDM_WRP_RT_INTF_CTL7_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_SPDM_WRP_RT_INTF_CTL7_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000703c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000703c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_SPDM_WRP_RT_INTF_CTL8_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_SPDM_WRP_RT_INTF_CTL8_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007040)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007040)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_SPDM_WRP_RT_INTF_CTL9_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_SPDM_WRP_RT_INTF_CTL9_SHFT                                                          0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00007044)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007044)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_SPDM_WRP_RT_INTF_CTL10_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_SPDM_WRP_RT_INTF_CTL10_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00007048)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007048)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_SPDM_WRP_RT_INTF_CTL11_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_SPDM_WRP_RT_INTF_CTL11_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000704c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000704c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_SPDM_WRP_RT_INTF_CTL12_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_SPDM_WRP_RT_INTF_CTL12_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00007050)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007050)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_SPDM_WRP_RT_INTF_CTL13_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_SPDM_WRP_RT_INTF_CTL13_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00007054)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007054)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_SPDM_WRP_RT_INTF_CTL14_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_SPDM_WRP_RT_INTF_CTL14_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00007058)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007058)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_SPDM_WRP_RT_INTF_CTL15_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_SPDM_WRP_RT_INTF_CTL15_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000705c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000705c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK                                                                             0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_BMSK                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_SHFT                                                                  0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007060)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007060)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK                                                                             0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_BMSK                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_SHFT                                                                  0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007064)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007064)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_RMSK                                                                             0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL2_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL2_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_SPDM_WRP_CTI_CTL2_BMSK                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_SPDM_WRP_CTI_CTL2_SHFT                                                                  0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007068)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007068)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_RMSK                                                                             0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL3_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL3_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_SPDM_WRP_CTI_CTL3_BMSK                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_SPDM_WRP_CTI_CTL3_SHFT                                                                  0x0

#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000706c)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000706c)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR, HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_IN)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_SPDM_WRP_CTL_COMMON_BMSK                                                    0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_SPDM_WRP_CTL_COMMON_SHFT                                                           0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007070)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007070)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_RMSK                                                                                     0x7
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_SPDM_WRP_CTI_CTL_BMSK                                                                    0x7
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_SPDM_WRP_CTI_CTL_SHFT                                                                    0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                                0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, HWIO_TCSR_SOC_HW_VERSION_RMSK)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                                  0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                                        0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                                   0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                                        0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                                      0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                                         0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                                        0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                                         0x0

#define HWIO_TCSR_SOC_EMULATION_TYPE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00008004)
#define HWIO_TCSR_SOC_EMULATION_TYPE_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008004)
#define HWIO_TCSR_SOC_EMULATION_TYPE_RMSK                                                                                   0x3
#define HWIO_TCSR_SOC_EMULATION_TYPE_IN          \
        in_dword_masked(HWIO_TCSR_SOC_EMULATION_TYPE_ADDR, HWIO_TCSR_SOC_EMULATION_TYPE_RMSK)
#define HWIO_TCSR_SOC_EMULATION_TYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_EMULATION_TYPE_ADDR, m)
#define HWIO_TCSR_SOC_EMULATION_TYPE_SOC_EMULATION_TYPE_BMSK                                                                0x3
#define HWIO_TCSR_SOC_EMULATION_TYPE_SOC_EMULATION_TYPE_SHFT                                                                0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                           0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_31_TIMEOUT_SLAVE_INTR_BMSK                                             0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_31_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1f
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_30_TIMEOUT_SLAVE_INTR_BMSK                                             0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_30_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1e
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_29_TIMEOUT_SLAVE_INTR_BMSK                                             0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_29_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1d
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_28_TIMEOUT_SLAVE_INTR_BMSK                                             0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_28_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1c
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_27_TIMEOUT_SLAVE_INTR_BMSK                                              0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_27_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1b
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_26_TIMEOUT_SLAVE_INTR_BMSK                                              0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_26_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1a
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_25_TIMEOUT_SLAVE_INTR_BMSK                                              0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_25_TIMEOUT_SLAVE_INTR_SHFT                                                   0x19
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_ECAHB_TSLV_INTR_BMSK                                                       0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_ECAHB_TSLV_INTR_SHFT                                                            0x18
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT2_BMSK                                                  0x800000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT2_SHFT                                                      0x17
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT1_BMSK                                                  0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT1_SHFT                                                      0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT0_BMSK                                                  0x200000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT0_SHFT                                                      0x15
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAHB_TSLV_INTR_BMSK                                                    0x100000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAHB_TSLV_INTR_SHFT                                                        0x14
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_19_TIMEOUT_SLAVE_INTR_BMSK                                                0x80000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_19_TIMEOUT_SLAVE_INTR_SHFT                                                   0x13
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_TURING_IRQ_OUT_AHB_TIMEOUT0_BMSK                                                  0x40000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_TURING_IRQ_OUT_AHB_TIMEOUT0_SHFT                                                     0x12
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_17_TIMEOUT_SLAVE_INTR_BMSK                                                0x20000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_17_TIMEOUT_SLAVE_INTR_SHFT                                                   0x11
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_16_TIMEOUT_SLAVE_INTR_BMSK                                                0x10000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_16_TIMEOUT_SLAVE_INTR_SHFT                                                   0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_15_TIMEOUT_SLAVE_INTR_BMSK                                                 0x8000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_15_TIMEOUT_SLAVE_INTR_SHFT                                                    0xf
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_14_TIMEOUT_SLAVE_INTR_BMSK                                                 0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_14_TIMEOUT_SLAVE_INTR_SHFT                                                    0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_13_TIMEOUT_SLAVE_INTR_BMSK                                                 0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_13_TIMEOUT_SLAVE_INTR_SHFT                                                    0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_12_TIMEOUT_SLAVE_INTR_BMSK                                                 0x1000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_12_TIMEOUT_SLAVE_INTR_SHFT                                                    0xc
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAPB_TSLV_IRQ_BMSK                                                        0x800
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAPB_TSLV_IRQ_SHFT                                                          0xb
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_BMSK                                                   0x400
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_SHFT                                                     0xa
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_9_TIMEOUT_SLAVE_INTR_BMSK                                                   0x200
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_9_TIMEOUT_SLAVE_INTR_SHFT                                                     0x9
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_8_TIMEOUT_SLAVE_INTR_BMSK                                                   0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_8_TIMEOUT_SLAVE_INTR_SHFT                                                     0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_7_TIMEOUT_SLAVE_INTR_BMSK                                                    0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_7_TIMEOUT_SLAVE_INTR_SHFT                                                     0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_NOC_INTR_BMSK                                                              0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_NOC_INTR_SHFT                                                               0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_5_TIMEOUT_SLAVE_INTR_BMSK                                                    0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_5_TIMEOUT_SLAVE_INTR_SHFT                                                     0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_4_TIMEOUT_SLAVE_INTR_BMSK                                                    0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_4_TIMEOUT_SLAVE_INTR_SHFT                                                     0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_3_TIMEOUT_SLAVE_INTR_BMSK                                                     0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_3_TIMEOUT_SLAVE_INTR_SHFT                                                     0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_2_TIMEOUT_SLAVE_INTR_BMSK                                                     0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_2_TIMEOUT_SLAVE_INTR_SHFT                                                     0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_1_TIMEOUT_SLAVE_INTR_BMSK                                                     0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_1_TIMEOUT_SLAVE_INTR_SHFT                                                     0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_0_TIMEOUT_SLAVE_INTR_BMSK                                                     0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_0_TIMEOUT_SLAVE_INTR_SHFT                                                     0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00027000)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00027000)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1f
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1e
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1d
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1c
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1b
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1a
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                            0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                                 0x18
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                       0x800000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                           0x17
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                       0x400000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                           0x16
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                       0x200000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                           0x15
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                         0x100000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                             0x14
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x80000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x13
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                       0x40000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                          0x12
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x20000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x11
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x10000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x4000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xe
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x2000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xd
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x1000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xc
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                             0x800
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                               0xb
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                        0x400
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                          0xa
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x100
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x80
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x7
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x0

#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00028000)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00028000)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK                                                                      0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1f
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1e
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1d
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1c
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1b
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1a
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x19
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                           0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                                0x18
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                      0x800000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                          0x17
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                      0x400000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                          0x16
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                      0x200000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                          0x15
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                        0x100000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                            0x14
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x80000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x13
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                      0x40000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                         0x12
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x20000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x11
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x10000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x8000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xf
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x4000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xe
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x2000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xd
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x1000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xc
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                            0x800
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                              0xb
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                       0x400
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                         0xa
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x200
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x9
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x20
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x5
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00029000)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00029000)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1f
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1e
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1d
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1c
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1b
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1a
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x19
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                     0x200000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                         0x15
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                       0x100000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                           0x14
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x80000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x13
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                     0x40000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                        0x12
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x20000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x11
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x10000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x8000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xf
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x2000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xd
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x1000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xc
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x100
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x20
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x5
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x3
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0002a000)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002a000)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1f
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1e
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1d
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1c
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1b
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1a
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                            0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                                 0x18
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                       0x800000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                           0x17
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                       0x400000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                           0x16
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                       0x200000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                           0x15
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                         0x100000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                             0x14
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x80000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x13
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                       0x40000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                          0x12
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x20000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x11
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x10000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x4000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xe
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x2000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xd
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x1000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xc
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                             0x800
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                               0xb
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                        0x400
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                          0xa
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x100
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x80
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x7
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x0

#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0002b000)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002b000)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                               0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1f
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                               0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1e
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                               0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1d
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                               0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1c
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1b
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1a
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x19
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                         0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                              0x18
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                    0x800000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                        0x17
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                      0x100000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                          0x14
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x80000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x13
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                    0x40000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                       0x12
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x20000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x11
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                          0x800
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                            0xb
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                     0x400
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                       0xa
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x100
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x80
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x7
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x20
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x5
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x3
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00008070)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008070)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK                                                                              0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_IN          \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, m)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_BMSK                                                      0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_SHFT                                                      0x0

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                          0x1
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, HWIO_TCSR_TCSR_CLK_EN_RMSK)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                              0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                              0x0

#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000a100)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a100)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK                                                                                 0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, m)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,v)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,m,v,HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_BMSK                                                            0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_SHFT                                                            0x0

#define HWIO_TCSR_SYS_POWER_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000a000)
#define HWIO_TCSR_SYS_POWER_CTRL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a000)
#define HWIO_TCSR_SYS_POWER_CTRL_RMSK                                                                                    0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, HWIO_TCSR_SYS_POWER_CTRL_RMSK)
#define HWIO_TCSR_SYS_POWER_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, m)
#define HWIO_TCSR_SYS_POWER_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR,v)
#define HWIO_TCSR_SYS_POWER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SYS_POWER_CTRL_ADDR,m,v,HWIO_TCSR_SYS_POWER_CTRL_IN)
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_BMSK                                                                     0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_SHFT                                                                        0x0

#define HWIO_TCSR_USB_CORE_ID_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000a004)
#define HWIO_TCSR_USB_CORE_ID_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a004)
#define HWIO_TCSR_USB_CORE_ID_RMSK                                                                                          0x3
#define HWIO_TCSR_USB_CORE_ID_IN          \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, HWIO_TCSR_USB_CORE_ID_RMSK)
#define HWIO_TCSR_USB_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, m)
#define HWIO_TCSR_USB_CORE_ID_OUT(v)      \
        out_dword(HWIO_TCSR_USB_CORE_ID_ADDR,v)
#define HWIO_TCSR_USB_CORE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_CORE_ID_ADDR,m,v,HWIO_TCSR_USB_CORE_ID_IN)
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_BMSK                                                                              0x3
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG0_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a044)
#define HWIO_TCSR_SPARE_REG0_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a044)
#define HWIO_TCSR_SPARE_REG0_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, HWIO_TCSR_SPARE_REG0_RMSK)
#define HWIO_TCSR_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG0_ADDR,m,v,HWIO_TCSR_SPARE_REG0_IN)
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_BMSK                                                                         0xffffffff
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG1_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a048)
#define HWIO_TCSR_SPARE_REG1_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a048)
#define HWIO_TCSR_SPARE_REG1_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, HWIO_TCSR_SPARE_REG1_RMSK)
#define HWIO_TCSR_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG1_ADDR,m,v,HWIO_TCSR_SPARE_REG1_IN)
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_BMSK                                                                         0xffffffff
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG2_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a04c)
#define HWIO_TCSR_SPARE_REG2_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a04c)
#define HWIO_TCSR_SPARE_REG2_RMSK                                                                                          0xff
#define HWIO_TCSR_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, HWIO_TCSR_SPARE_REG2_RMSK)
#define HWIO_TCSR_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG2_ADDR,m,v,HWIO_TCSR_SPARE_REG2_IN)
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_BMSK                                                                               0xff
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG3_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a050)
#define HWIO_TCSR_SPARE_REG3_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a050)
#define HWIO_TCSR_SPARE_REG3_RMSK                                                                                          0xff
#define HWIO_TCSR_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, HWIO_TCSR_SPARE_REG3_RMSK)
#define HWIO_TCSR_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG3_ADDR,m,v,HWIO_TCSR_SPARE_REG3_IN)
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_BMSK                                                                               0xff
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG4_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a054)
#define HWIO_TCSR_SPARE_REG4_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a054)
#define HWIO_TCSR_SPARE_REG4_RMSK                                                                                          0xff
#define HWIO_TCSR_SPARE_REG4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, HWIO_TCSR_SPARE_REG4_RMSK)
#define HWIO_TCSR_SPARE_REG4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, m)
#define HWIO_TCSR_SPARE_REG4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG4_ADDR,v)
#define HWIO_TCSR_SPARE_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG4_ADDR,m,v,HWIO_TCSR_SPARE_REG4_IN)
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_BMSK                                                                               0xff
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG5_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a058)
#define HWIO_TCSR_SPARE_REG5_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a058)
#define HWIO_TCSR_SPARE_REG5_RMSK                                                                                          0xff
#define HWIO_TCSR_SPARE_REG5_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, HWIO_TCSR_SPARE_REG5_RMSK)
#define HWIO_TCSR_SPARE_REG5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, m)
#define HWIO_TCSR_SPARE_REG5_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG5_ADDR,v)
#define HWIO_TCSR_SPARE_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG5_ADDR,m,v,HWIO_TCSR_SPARE_REG5_IN)
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_BMSK                                                                               0xff
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000a05c)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a05c)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, m)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,v)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,m,v,HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_SHFT                                                          0x0

#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000a070)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a070)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK                                                                                    0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_BMSK                                                                  0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_SHFT                                                                  0x0

#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000a074)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a074)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK                                                                                  0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_BMSK                                                              0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_SHFT                                                              0x0

#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000a078)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a078)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK                                                                                  0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_BMSK                                                              0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_SHFT                                                              0x0

#define HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000b008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK                                                                                    0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,m,v,HWIO_TCSR_PHSS_TEST_BUS_SEL_IN)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_BMSK                                                                  0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_SHFT                                                                  0x0

#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00021010)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021010)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_SP_INT_SEL_OUT_0_BMSK                                   0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_SP_INT_SEL_OUT_0_SHFT                                        0x8
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_TOP_QUPV3_1_SE_SP_INT_SEL_OUT_0_BMSK                                        0xff
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_TOP_QUPV3_1_SE_SP_INT_SEL_OUT_0_SHFT                                         0x0

#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00021014)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021014)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_SP_INT_SEL_OUT_0_BMSK                                   0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_SP_INT_SEL_OUT_0_SHFT                                        0x8
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_TOP_QUPV3_0_SE_SP_INT_SEL_OUT_0_BMSK                                        0xff
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_TOP_QUPV3_0_SE_SP_INT_SEL_OUT_0_SHFT                                         0x0

#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00021018)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021018)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_SP_INT_SEL_OUT_1_BMSK                                   0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_SP_INT_SEL_OUT_1_SHFT                                        0x8
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_TOP_QUPV3_1_SE_SP_INT_SEL_OUT_1_BMSK                                        0xff
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_TOP_QUPV3_1_SE_SP_INT_SEL_OUT_1_SHFT                                         0x0

#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0002101c)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002101c)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_SP_INT_SEL_OUT_1_BMSK                                   0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_SP_INT_SEL_OUT_1_SHFT                                        0x8
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_TOP_QUPV3_0_SE_SP_INT_SEL_OUT_1_BMSK                                        0xff
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_TOP_QUPV3_0_SE_SP_INT_SEL_OUT_1_SHFT                                         0x0

#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b040)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b040)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_SSC_INT_SEL_OUT_0_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_SSC_INT_SEL_OUT_0_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_TOP_QUPV3_1_SE_SSC_INT_SEL_OUT_0_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_TOP_QUPV3_1_SE_SSC_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b044)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b044)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_SSC_INT_SEL_OUT_0_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_SSC_INT_SEL_OUT_0_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_TOP_QUPV3_0_SE_SSC_INT_SEL_OUT_0_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_TOP_QUPV3_0_SE_SSC_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b048)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b048)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_SSC_INT_SEL_OUT_1_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_SSC_INT_SEL_OUT_1_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_TOP_QUPV3_1_SE_SSC_INT_SEL_OUT_1_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_TOP_QUPV3_1_SE_SSC_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b04c)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b04c)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_SSC_INT_SEL_OUT_1_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_SSC_INT_SEL_OUT_1_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_TOP_QUPV3_0_SE_SSC_INT_SEL_OUT_1_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_TOP_QUPV3_0_SE_SSC_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b050)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b050)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_0_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_0_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_0_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b054)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b054)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_0_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b058)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b058)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_1_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_1_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_1_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b05c)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b05c)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_1_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b060)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b060)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_0_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_0_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_0_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_0_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b064)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b064)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_0_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_0_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_0_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_0_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b068)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b068)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_1_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_1_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_1_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_1_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b06c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b06c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_1_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_1_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_1_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_1_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b070)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b070)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_2_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_2_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_2_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_2_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b074)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b074)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_2_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_2_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_2_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_2_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b078)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b078)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_3_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_3_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_3_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_3_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b07c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b07c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_3_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_3_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_3_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_3_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b080)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b080)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_4_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_4_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_4_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_4_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b084)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b084)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_4_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_4_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_4_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_4_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b088)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b088)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_5_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_5_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_5_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_5_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b08c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b08c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_5_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_5_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_5_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_5_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b090)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b090)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_0_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_0_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_0_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_0_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b094)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b094)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_0_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_0_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_0_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_0_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b098)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b098)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_1_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_1_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_1_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_1_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b09c)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b09c)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_1_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_1_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_1_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_1_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0a0)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0a0)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_2_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_2_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_2_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_2_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0a4)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0a4)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_2_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_2_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_2_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_2_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0a8)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0a8)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_3_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_3_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_3_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_3_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0ac)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0ac)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_3_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_3_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_3_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_3_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0b0)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0b0)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_4_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_4_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_4_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_4_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0b4)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0b4)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_4_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_4_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_4_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_4_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0b8)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0b8)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_5_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_5_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_5_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_5_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0bc)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0bc)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_5_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_5_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_5_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_5_SHFT                                 0x0

#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0c0)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0c0)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK                                                                    0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_BMSK                                  0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_SHFT                                      0x6
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_SSC_QUPV3_0_SE_MSS_INT_SEL_OUT_0_BMSK                                      0x3f
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_SSC_QUPV3_0_SE_MSS_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0c4)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0c4)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK                                                                    0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_BMSK                                  0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_SHFT                                      0x6
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_SSC_QUPV3_0_SE_MSS_INT_SEL_OUT_1_BMSK                                      0x3f
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_SSC_QUPV3_0_SE_MSS_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0c8)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0c8)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_RMSK                                                                  0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_LPASS_INT_SEL_OUT_0_BMSK                              0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_LPASS_INT_SEL_OUT_0_SHFT                                  0x6
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_SSC_QUPV3_0_SE_LPASS_INT_SEL_OUT_0_BMSK                                  0x3f
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_SSC_QUPV3_0_SE_LPASS_INT_SEL_OUT_0_SHFT                                   0x0

#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0cc)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0cc)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_RMSK                                                                  0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_LPASS_INT_SEL_OUT_1_BMSK                              0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_LPASS_INT_SEL_OUT_1_SHFT                                  0x6
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_SSC_QUPV3_0_SE_LPASS_INT_SEL_OUT_1_BMSK                                  0x3f
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_SSC_QUPV3_0_SE_LPASS_INT_SEL_OUT_1_SHFT                                   0x0

#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0d0)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0d0)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_RMSK                                                                 0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR, HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_TURING_INT_SEL_OUT_0_BMSK                            0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_TURING_INT_SEL_OUT_0_SHFT                                0x6
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_SSC_QUPV3_0_SE_TURING_INT_SEL_OUT_0_BMSK                                0x3f
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_SSC_QUPV3_0_SE_TURING_INT_SEL_OUT_0_SHFT                                 0x0

#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0d4)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b0d4)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_RMSK                                                                 0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR, HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_TURING_INT_SEL_OUT_1_BMSK                            0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_TURING_INT_SEL_OUT_1_SHFT                                0x6
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_SSC_QUPV3_0_SE_TURING_INT_SEL_OUT_1_BMSK                                0x3f
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_SSC_QUPV3_0_SE_TURING_INT_SEL_OUT_1_SHFT                                 0x0

#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000bff0)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000bff0)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR, HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_RMSK)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR, m)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR,v)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR,m,v,HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_IN)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_TCSR_USB_PHY_SEC_VLS_CLAMP_BMSK                                         0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_TCSR_USB_PHY_SEC_VLS_CLAMP_SHFT                                                0x0

#define HWIO_TCSR_TCSR_LDO_MISC_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b22c)
#define HWIO_TCSR_TCSR_LDO_MISC_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b22c)
#define HWIO_TCSR_TCSR_LDO_MISC_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_TCSR_LDO_MISC_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_LDO_MISC_ADDR, HWIO_TCSR_TCSR_LDO_MISC_RMSK)
#define HWIO_TCSR_TCSR_LDO_MISC_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_LDO_MISC_ADDR, m)
#define HWIO_TCSR_TCSR_LDO_MISC_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_LDO_MISC_ADDR,v)
#define HWIO_TCSR_TCSR_LDO_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_LDO_MISC_ADDR,m,v,HWIO_TCSR_TCSR_LDO_MISC_IN)
#define HWIO_TCSR_TCSR_LDO_MISC_TCSR_LDO_MISC_BMSK                                                                   0xffffffff
#define HWIO_TCSR_TCSR_LDO_MISC_TCSR_LDO_MISC_SHFT                                                                          0x0

#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000b244)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b244)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK                                                                        0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, m)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,v)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,m,v,HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_BMSK                                                 0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_SHFT                                                        0x0

#define HWIO_TCSR_USB3_DP_PHYMODE_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b248)
#define HWIO_TCSR_USB3_DP_PHYMODE_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b248)
#define HWIO_TCSR_USB3_DP_PHYMODE_RMSK                                                                                      0x1
#define HWIO_TCSR_USB3_DP_PHYMODE_IN          \
        in_dword_masked(HWIO_TCSR_USB3_DP_PHYMODE_ADDR, HWIO_TCSR_USB3_DP_PHYMODE_RMSK)
#define HWIO_TCSR_USB3_DP_PHYMODE_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB3_DP_PHYMODE_ADDR, m)
#define HWIO_TCSR_USB3_DP_PHYMODE_OUT(v)      \
        out_dword(HWIO_TCSR_USB3_DP_PHYMODE_ADDR,v)
#define HWIO_TCSR_USB3_DP_PHYMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB3_DP_PHYMODE_ADDR,m,v,HWIO_TCSR_USB3_DP_PHYMODE_IN)
#define HWIO_TCSR_USB3_DP_PHYMODE_USB3_DP_PHYMODE_BMSK                                                                      0x1
#define HWIO_TCSR_USB3_DP_PHYMODE_USB3_DP_PHYMODE_SHFT                                                                      0x0

#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000b24c)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b24c)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_RMSK                                                                             0x1
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_IN          \
        in_dword_masked(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR, HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_RMSK)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_INM(m)      \
        in_dword_masked(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR, m)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_OUT(v)      \
        out_dword(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR,v)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR,m,v,HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_IN)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_QUSB2PHY_CLAMP_DIG_N_1P8_BMSK                                                    0x1
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_QUSB2PHY_CLAMP_DIG_N_1P8_SHFT                                                    0x0

#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000b204)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b204)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_RMSK                                                                    0xffffffff
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_IN          \
        in_dword_masked(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR, HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_RMSK)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR, m)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OUT(v)      \
        out_dword(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR,v)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR,m,v,HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_IN)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_COPSS_USB_CONTROL_WITH_JDR_BMSK                                         0xffffffff
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_COPSS_USB_CONTROL_WITH_JDR_SHFT                                                0x0

#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000b20c)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b20c)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_RMSK                                                                            0x1
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR, HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_RMSK)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR, m)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OUT(v)      \
        out_dword(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR,v)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR,m,v,HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_IN)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_UFS_SATA_CTRL_SEL_BMSK                                                          0x1
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_UFS_SATA_CTRL_SEL_SHFT                                                          0x0

#define HWIO_TCSR_QPDI_DISABLE_CFG_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00001000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_RMSK                                                                                   0x303
#define HWIO_TCSR_QPDI_DISABLE_CFG_IN          \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, HWIO_TCSR_QPDI_DISABLE_CFG_RMSK)
#define HWIO_TCSR_QPDI_DISABLE_CFG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, m)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUT(v)      \
        out_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,v)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,m,v,HWIO_TCSR_QPDI_DISABLE_CFG_IN)
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_BMSK                                                                 0x200
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_SHFT                                                                   0x9
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_BMSK                                                                 0x100
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_SHFT                                                                   0x8
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_BMSK                                                              0x2
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_SHFT                                                              0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_BMSK                                                                    0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_SHFT                                                                    0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00016000)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016000)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK                                                                            0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_BMSK                                                                  0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_SHFT                                                                  0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_BMSK                                                                0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_SHFT                                                                0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00016004)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016004)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK                                                                            0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_BMSK                                                                  0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_SHFT                                                                  0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_BMSK                                                                0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_SHFT                                                                0x0

#define HWIO_TCSR_LDO_SLEEP_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000c000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_RMSK                                                                                       0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, HWIO_TCSR_LDO_SLEEP_CTRL_RMSK)
#define HWIO_TCSR_LDO_SLEEP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,m,v,HWIO_TCSR_LDO_SLEEP_CTRL_IN)
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_BMSK                                                                             0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_SHFT                                                                             0x0

#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000c004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK                                                                                0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,m,v,HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_BMSK                                                               0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_SHFT                                                               0x0

#define HWIO_TCSR_LDO_OBIAS_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000c008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_RMSK                                                                                       0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, HWIO_TCSR_LDO_OBIAS_CTRL_RMSK)
#define HWIO_TCSR_LDO_OBIAS_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OBIAS_CTRL_IN)
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_BMSK                                                                          0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_SHFT                                                                          0x0

#define HWIO_TCSR_LDO_VREF_CONFIG_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000c00c)
#define HWIO_TCSR_LDO_VREF_CONFIG_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c00c)
#define HWIO_TCSR_LDO_VREF_CONFIG_RMSK                                                                                      0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, HWIO_TCSR_LDO_VREF_CONFIG_RMSK)
#define HWIO_TCSR_LDO_VREF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_VREF_CONFIG_IN)
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_BMSK                                                                      0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_SHFT                                                                      0x0

#define HWIO_TCSR_LDO_IB_CONFIG_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000c010)
#define HWIO_TCSR_LDO_IB_CONFIG_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c010)
#define HWIO_TCSR_LDO_IB_CONFIG_RMSK                                                                                        0x7
#define HWIO_TCSR_LDO_IB_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, HWIO_TCSR_LDO_IB_CONFIG_RMSK)
#define HWIO_TCSR_LDO_IB_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_IB_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_IB_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_IB_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_IB_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_IB_CONFIG_IN)
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_BMSK                                                                          0x7
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_SHFT                                                                          0x0

#define HWIO_TCSR_LDO_BGC_CONFIG_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000c014)
#define HWIO_TCSR_LDO_BGC_CONFIG_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c014)
#define HWIO_TCSR_LDO_BGC_CONFIG_RMSK                                                                                       0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, HWIO_TCSR_LDO_BGC_CONFIG_RMSK)
#define HWIO_TCSR_LDO_BGC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_BGC_CONFIG_IN)
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_BMSK                                                                               0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_SHFT                                                                               0x0

#define HWIO_TCSR_LDO_VREF_CTRL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000c018)
#define HWIO_TCSR_LDO_VREF_CTRL_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c018)
#define HWIO_TCSR_LDO_VREF_CTRL_RMSK                                                                                    0x10001
#define HWIO_TCSR_LDO_VREF_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, HWIO_TCSR_LDO_VREF_CTRL_RMSK)
#define HWIO_TCSR_LDO_VREF_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CTRL_ADDR,m,v,HWIO_TCSR_LDO_VREF_CTRL_IN)
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_BMSK                                                                   0x10000
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_SHFT                                                                      0x10
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_BMSK                                                                        0x1
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_SHFT                                                                        0x0

#define HWIO_TCSR_LDO_LD_EN_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000c01c)
#define HWIO_TCSR_LDO_LD_EN_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c01c)
#define HWIO_TCSR_LDO_LD_EN_RMSK                                                                                     0x80000000
#define HWIO_TCSR_LDO_LD_EN_IN          \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, HWIO_TCSR_LDO_LD_EN_RMSK)
#define HWIO_TCSR_LDO_LD_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, m)
#define HWIO_TCSR_LDO_LD_EN_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_EN_ADDR,v)
#define HWIO_TCSR_LDO_LD_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_EN_ADDR,m,v,HWIO_TCSR_LDO_LD_EN_IN)
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_BMSK                                                                           0x80000000
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_SHFT                                                                                 0x1f

#define HWIO_TCSR_LDO_LD_CTRL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000c020)
#define HWIO_TCSR_LDO_LD_CTRL_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c020)
#define HWIO_TCSR_LDO_LD_CTRL_RMSK                                                                                     0xff00ff
#define HWIO_TCSR_LDO_LD_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, HWIO_TCSR_LDO_LD_CTRL_RMSK)
#define HWIO_TCSR_LDO_LD_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_LD_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_LD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_CTRL_ADDR,m,v,HWIO_TCSR_LDO_LD_CTRL_IN)
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_BMSK                                                                          0xff0000
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_SHFT                                                                              0x10
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_BMSK                                                                              0xff
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_SHFT                                                                               0x0

#define HWIO_TCSR_LDO_OSC_RESETB_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000c024)
#define HWIO_TCSR_LDO_OSC_RESETB_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c024)
#define HWIO_TCSR_LDO_OSC_RESETB_RMSK                                                                                0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, HWIO_TCSR_LDO_OSC_RESETB_RMSK)
#define HWIO_TCSR_LDO_OSC_RESETB_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, m)
#define HWIO_TCSR_LDO_OSC_RESETB_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_RESETB_ADDR,v)
#define HWIO_TCSR_LDO_OSC_RESETB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_RESETB_ADDR,m,v,HWIO_TCSR_LDO_OSC_RESETB_IN)
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_BMSK                                                                 0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_SHFT                                                                       0x1f

#define HWIO_TCSR_LDO_OSC_CTRL_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000c028)
#define HWIO_TCSR_LDO_OSC_CTRL_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c028)
#define HWIO_TCSR_LDO_OSC_CTRL_RMSK                                                                                         0x3
#define HWIO_TCSR_LDO_OSC_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, HWIO_TCSR_LDO_OSC_CTRL_RMSK)
#define HWIO_TCSR_LDO_OSC_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OSC_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OSC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OSC_CTRL_IN)
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_BMSK                                                                            0x3
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_SHFT                                                                            0x0

#define HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000c02c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c02c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK                                                                               0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_EN_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_BMSK                                                                    0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_SHFT                                                                          0x1f

#define HWIO_TCSR_LDO_DFT_CTRL_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000c030)
#define HWIO_TCSR_LDO_DFT_CTRL_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000c030)
#define HWIO_TCSR_LDO_DFT_CTRL_RMSK                                                                                         0x7
#define HWIO_TCSR_LDO_DFT_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, HWIO_TCSR_LDO_DFT_CTRL_RMSK)
#define HWIO_TCSR_LDO_DFT_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_BMSK                                                                          0x7
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_SHFT                                                                          0x0

#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d000)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d000)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDSSC_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDSSC_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDSSC_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_COMPILER_VDDSSC_ACC_0_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_COMPILER_VDDSSC_ACC_0_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d004)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d004)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDSSC_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDSSC_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDSSC_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_COMPILER_VDDSSC_ACC_1_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_COMPILER_VDDSSC_ACC_1_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d010)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d010)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_RMSK                                                                        0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_COMPILER_VDDDDRA_ACC_0_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_COMPILER_VDDDDRA_ACC_0_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d014)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d014)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_RMSK                                                                        0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_COMPILER_VDDDDRA_ACC_1_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_COMPILER_VDDDDRA_ACC_1_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000d080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK                                                                          0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_BMSK                                                     0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_SHFT                                                            0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000d084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK                                                                          0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_BMSK                                                     0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_SHFT                                                            0x0

#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d100)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d100)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDGFX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_COMPILER_VDDGFX_ACC_0_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_COMPILER_VDDGFX_ACC_0_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d104)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d104)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDGFX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_COMPILER_VDDGFX_ACC_1_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_COMPILER_VDDGFX_ACC_1_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c0)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1c0)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c4)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1c4)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_SHFT                                                          0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d224)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d224)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_CUSTOM_KRYO_ACC_TYPE8_BMSK                                                         0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_CUSTOM_KRYO_ACC_TYPE8_SHFT                                                          0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d228)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d228)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_CUSTOM_KRYO_ACC_TYPE9_BMSK                                                         0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_CUSTOM_KRYO_ACC_TYPE9_SHFT                                                          0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d22c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d22c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_CUSTOM_KRYO_ACC_TYPE10_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_CUSTOM_KRYO_ACC_TYPE10_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d230)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d230)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_CUSTOM_KRYO_ACC_TYPE11_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_CUSTOM_KRYO_ACC_TYPE11_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d234)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d234)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_CUSTOM_KRYO_ACC_TYPE12_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_CUSTOM_KRYO_ACC_TYPE12_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d238)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d238)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_CUSTOM_KRYO_ACC_TYPE13_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_CUSTOM_KRYO_ACC_TYPE13_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d23c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d23c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_CUSTOM_KRYO_ACC_TYPE14_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_CUSTOM_KRYO_ACC_TYPE14_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d240)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d240)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_CUSTOM_KRYO_ACC_TYPE15_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_CUSTOM_KRYO_ACC_TYPE15_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d244)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d244)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_CUSTOM_KRYO_ACC_TYPE16_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_CUSTOM_KRYO_ACC_TYPE16_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d248)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d248)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_CUSTOM_KRYO_ACC_TYPE17_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_CUSTOM_KRYO_ACC_TYPE17_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d24c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d24c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_CUSTOM_KRYO_ACC_TYPE18_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_CUSTOM_KRYO_ACC_TYPE18_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d250)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d250)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_CUSTOM_KRYO_ACC_TYPE19_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_CUSTOM_KRYO_ACC_TYPE19_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d254)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d254)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_CUSTOM_KRYO_ACC_TYPE20_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_CUSTOM_KRYO_ACC_TYPE20_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d258)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d258)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_CUSTOM_KRYO_ACC_TYPE21_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_CUSTOM_KRYO_ACC_TYPE21_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d25c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d25c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_CUSTOM_VDDCX_ACC_TYPE1_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_CUSTOM_VDDCX_ACC_TYPE1_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d260)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d260)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_CUSTOM_VDDCX_ACC_TYPE2_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_CUSTOM_VDDCX_ACC_TYPE2_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d264)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d264)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_CUSTOM_VDDCX_ACC_TYPE3_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_CUSTOM_VDDCX_ACC_TYPE3_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d268)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d268)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_CUSTOM_VDDCX_ACC_TYPE4_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_CUSTOM_VDDCX_ACC_TYPE4_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d26c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d26c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_CUSTOM_VDDCX_ACC_TYPE5_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_CUSTOM_VDDCX_ACC_TYPE5_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d270)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d270)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_CUSTOM_VDDCX_ACC_TYPE6_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_CUSTOM_VDDCX_ACC_TYPE6_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d274)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d274)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_CUSTOM_VDDCX_ACC_TYPE7_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_CUSTOM_VDDCX_ACC_TYPE7_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d278)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d278)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_CUSTOM_VDDCX_ACC_TYPE22_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_CUSTOM_VDDCX_ACC_TYPE22_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d27c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d27c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_CUSTOM_VDDCX_ACC_TYPE23_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_CUSTOM_VDDCX_ACC_TYPE23_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d280)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d280)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_CUSTOM_VDDCX_ACC_TYPE24_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_CUSTOM_VDDCX_ACC_TYPE24_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d284)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d284)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_CUSTOM_VDDGFX_ACC_TYPE1_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_CUSTOM_VDDGFX_ACC_TYPE1_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d288)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d288)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_CUSTOM_VDDGFX_ACC_TYPE2_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_CUSTOM_VDDGFX_ACC_TYPE2_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d28c)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d28c)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_CUSTOM_VDDGFX_ACC_TYPE3_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_CUSTOM_VDDGFX_ACC_TYPE3_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d290)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d290)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_CUSTOM_VDDGFX_ACC_TYPE4_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_CUSTOM_VDDGFX_ACC_TYPE4_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d294)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d294)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_CUSTOM_VDDGFX_ACC_TYPE5_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_CUSTOM_VDDGFX_ACC_TYPE5_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d298)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d298)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_CUSTOM_VDDGFX_ACC_TYPE6_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_CUSTOM_VDDGFX_ACC_TYPE6_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d29c)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d29c)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_CUSTOM_VDDGFX_ACC_TYPE7_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_CUSTOM_VDDGFX_ACC_TYPE7_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2a0)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2a0)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_CUSTOM_VDDGFX_ACC_TYPE22_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_CUSTOM_VDDGFX_ACC_TYPE22_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2a4)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2a4)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_CUSTOM_VDDGFX_ACC_TYPE23_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_CUSTOM_VDDGFX_ACC_TYPE23_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2a8)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2a8)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_CUSTOM_VDDGFX_ACC_TYPE24_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_CUSTOM_VDDGFX_ACC_TYPE24_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2ac)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2ac)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_CUSTOM_VDDMSS_ACC_TYPE1_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_CUSTOM_VDDMSS_ACC_TYPE1_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2b0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2b0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_CUSTOM_VDDMSS_ACC_TYPE2_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_CUSTOM_VDDMSS_ACC_TYPE2_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2b4)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2b4)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_CUSTOM_VDDMSS_ACC_TYPE3_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_CUSTOM_VDDMSS_ACC_TYPE3_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2b8)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2b8)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_CUSTOM_VDDMSS_ACC_TYPE4_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_CUSTOM_VDDMSS_ACC_TYPE4_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2bc)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2bc)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_CUSTOM_VDDMSS_ACC_TYPE5_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_CUSTOM_VDDMSS_ACC_TYPE5_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2c0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_CUSTOM_VDDMSS_ACC_TYPE6_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_CUSTOM_VDDMSS_ACC_TYPE6_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c4)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2c4)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_CUSTOM_VDDMSS_ACC_TYPE7_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_CUSTOM_VDDMSS_ACC_TYPE7_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c8)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2c8)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_CUSTOM_VDDMSS_ACC_TYPE22_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_CUSTOM_VDDMSS_ACC_TYPE22_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2cc)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2cc)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_CUSTOM_VDDMSS_ACC_TYPE23_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_CUSTOM_VDDMSS_ACC_TYPE23_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2d0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2d0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_CUSTOM_VDDMSS_ACC_TYPE24_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_CUSTOM_VDDMSS_ACC_TYPE24_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2d4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2d4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_CUSTOM_VDDSSC_ACC_TYPE1_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_CUSTOM_VDDSSC_ACC_TYPE1_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2d8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2d8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_CUSTOM_VDDSSC_ACC_TYPE2_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_CUSTOM_VDDSSC_ACC_TYPE2_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2dc)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2dc)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_CUSTOM_VDDSSC_ACC_TYPE3_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_CUSTOM_VDDSSC_ACC_TYPE3_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2e0)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2e0)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_CUSTOM_VDDSSC_ACC_TYPE4_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_CUSTOM_VDDSSC_ACC_TYPE4_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2e4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2e4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_CUSTOM_VDDSSC_ACC_TYPE5_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_CUSTOM_VDDSSC_ACC_TYPE5_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2e8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2e8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_CUSTOM_VDDSSC_ACC_TYPE6_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_CUSTOM_VDDSSC_ACC_TYPE6_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2ec)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2ec)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_CUSTOM_VDDSSC_ACC_TYPE7_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_CUSTOM_VDDSSC_ACC_TYPE7_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2f0)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2f0)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_CUSTOM_VDDSSC_ACC_TYPE22_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_CUSTOM_VDDSSC_ACC_TYPE22_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2f4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2f4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_CUSTOM_VDDSSC_ACC_TYPE23_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_CUSTOM_VDDSSC_ACC_TYPE23_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2f8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2f8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_CUSTOM_VDDSSC_ACC_TYPE24_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_CUSTOM_VDDSSC_ACC_TYPE24_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2fc)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2fc)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_CUSTOM_VDDDDRA_ACC_TYPE1_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_CUSTOM_VDDDDRA_ACC_TYPE1_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d300)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d300)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_CUSTOM_VDDDDRA_ACC_TYPE2_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_CUSTOM_VDDDDRA_ACC_TYPE2_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d304)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d304)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_CUSTOM_VDDDDRA_ACC_TYPE3_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_CUSTOM_VDDDDRA_ACC_TYPE3_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d308)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d308)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_CUSTOM_VDDDDRA_ACC_TYPE4_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_CUSTOM_VDDDDRA_ACC_TYPE4_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d30c)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d30c)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_CUSTOM_VDDDDRA_ACC_TYPE5_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_CUSTOM_VDDDDRA_ACC_TYPE5_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d310)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d310)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_CUSTOM_VDDDDRA_ACC_TYPE6_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_CUSTOM_VDDDDRA_ACC_TYPE6_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d314)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d314)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_CUSTOM_VDDDDRA_ACC_TYPE7_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_CUSTOM_VDDDDRA_ACC_TYPE7_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d318)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d318)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_CUSTOM_VDDDDRA_ACC_TYPE22_BMSK                                                 0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_CUSTOM_VDDDDRA_ACC_TYPE22_SHFT                                                  0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d31c)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d31c)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_CUSTOM_VDDDDRA_ACC_TYPE23_BMSK                                                 0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_CUSTOM_VDDDDRA_ACC_TYPE23_SHFT                                                  0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d320)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d320)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_CUSTOM_VDDDDRA_ACC_TYPE24_BMSK                                                 0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_CUSTOM_VDDDDRA_ACC_TYPE24_SHFT                                                  0x0

#define HWIO_TCSR_MEM_ARRY_STBY_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000d180)
#define HWIO_TCSR_MEM_ARRY_STBY_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d180)
#define HWIO_TCSR_MEM_ARRY_STBY_RMSK                                                                                        0x1
#define HWIO_TCSR_MEM_ARRY_STBY_IN          \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, HWIO_TCSR_MEM_ARRY_STBY_RMSK)
#define HWIO_TCSR_MEM_ARRY_STBY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, m)
#define HWIO_TCSR_MEM_ARRY_STBY_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR,v)
#define HWIO_TCSR_MEM_ARRY_STBY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ARRY_STBY_ADDR,m,v,HWIO_TCSR_MEM_ARRY_STBY_IN)
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_BMSK                                                                        0x1
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_SHFT                                                                        0x0

#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000b220)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b220)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK                                                                               0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,v)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,m,v,HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_BMSK                                                          0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_SHFT                                                            0x0

#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00011000)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011000)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK                                                                    0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN          \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_INM(m)      \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, m)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUT(v)      \
        out_dword(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,v)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,m,v,HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_BMSK                                  0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_SHFT                                  0x0

#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00012000)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00012000)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_BMSK                                           0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_SHFT                                                  0x0

#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00013000)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013000)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_BMSK                                                   0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_SHFT                                                          0x0

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00014000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_OFFS(n)                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                                                            15
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                                                                   0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                                                                          0x0

#define HWIO_TCSR_QREFS_RPT_CONFIG_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00015000)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015000)
#define HWIO_TCSR_QREFS_RPT_CONFIG_RMSK                                                                                  0xffff
#define HWIO_TCSR_QREFS_RPT_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR, HWIO_TCSR_QREFS_RPT_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_RPT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_RPT_CONFIG_IN)
#define HWIO_TCSR_QREFS_RPT_CONFIG_QREFS_RPT_CONFIG_BUS_SELECT_BMSK                                                      0xffff
#define HWIO_TCSR_QREFS_RPT_CONFIG_QREFS_RPT_CONFIG_BUS_SELECT_SHFT                                                         0x0

#define HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00015004)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015004)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK                                                                                0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_TXVBG_CONFIG_IN)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_BMSK                                                             0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_SHFT                                                                0x0

#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00015008)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015008)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_RMSK                                                                                0xff
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX3_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX3_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_QREFS_CXO_RX3_CONFIG_BMSK                                                           0xff
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_QREFS_CXO_RX3_CONFIG_SHFT                                                            0x0

#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001500c)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001500c)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_RMSK                                                                                0xff
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX2_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX2_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_QREFS_CXO_RX2_CONFIG_BMSK                                                           0xff
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_QREFS_CXO_RX2_CONFIG_SHFT                                                            0x0

#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00015010)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015010)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_RMSK                                                                               0xff
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_QREFS_CXO_RPT2_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_QREFS_CXO_RPT2_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00015018)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015018)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_RMSK                                                                               0xff
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_QREFS_CXO2_RX0_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_QREFS_CXO2_RX0_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001501c)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001501c)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_RMSK                                                                              0xff
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_QREFS_CXO2_RPT1_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_QREFS_CXO2_RPT1_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00015020)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015020)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_RMSK                                                                              0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_QREFS_CXO2_RPT0_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_QREFS_CXO2_RPT0_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00015024)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015024)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_RMSK                                                                          0xffff
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_QREFS_CXO2_TXVBG0_CONFIG_BMSK                                                 0xffff
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_QREFS_CXO2_TXVBG0_CONFIG_SHFT                                                    0x0

#define HWIO_TCSR_QZIP_CTL_ST_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00015028)
#define HWIO_TCSR_QZIP_CTL_ST_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015028)
#define HWIO_TCSR_QZIP_CTL_ST_RMSK                                                                                         0xff
#define HWIO_TCSR_QZIP_CTL_ST_IN          \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, HWIO_TCSR_QZIP_CTL_ST_RMSK)
#define HWIO_TCSR_QZIP_CTL_ST_INM(m)      \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, m)
#define HWIO_TCSR_QZIP_CTL_ST_OUT(v)      \
        out_dword(HWIO_TCSR_QZIP_CTL_ST_ADDR,v)
#define HWIO_TCSR_QZIP_CTL_ST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QZIP_CTL_ST_ADDR,m,v,HWIO_TCSR_QZIP_CTL_ST_IN)
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_BMSK                                                                             0xff
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_SHFT                                                                              0x0

#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001502c)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001502c)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_RMSK                                                                               0xff
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_QREFS_CXO_RPT3_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_QREFS_CXO_RPT3_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015030)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015030)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_QREFS_CXO2_RPT0A_CONFIG_BMSK                                                     0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_QREFS_CXO2_RPT0A_CONFIG_SHFT                                                      0x0

#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015034)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015034)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_QREFS_CXO2_RPT0B_CONFIG_BMSK                                                     0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_QREFS_CXO2_RPT0B_CONFIG_SHFT                                                      0x0

#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00015038)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015038)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_RMSK                                                                                0xff
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX1_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX1_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_QREFS_CXO_RX1_CONFIG_BMSK                                                           0xff
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_QREFS_CXO_RX1_CONFIG_SHFT                                                            0x0

#define HWIO_TCSR_TIC_CNOC_NS_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e0)
#define HWIO_TCSR_TIC_CNOC_NS_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e0)
#define HWIO_TCSR_TIC_CNOC_NS_RMSK                                                                                          0x1
#define HWIO_TCSR_TIC_CNOC_NS_IN          \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, HWIO_TCSR_TIC_CNOC_NS_RMSK)
#define HWIO_TCSR_TIC_CNOC_NS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, m)
#define HWIO_TCSR_TIC_CNOC_NS_OUT(v)      \
        out_dword(HWIO_TCSR_TIC_CNOC_NS_ADDR,v)
#define HWIO_TCSR_TIC_CNOC_NS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIC_CNOC_NS_ADDR,m,v,HWIO_TCSR_TIC_CNOC_NS_IN)
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_BMSK                                                                              0x1
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_SHFT                                                                              0x0

#define HWIO_TCSR_CONN_BOX_SPARE_0_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e4)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e4)
#define HWIO_TCSR_CONN_BOX_SPARE_0_RMSK                                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, HWIO_TCSR_CONN_BOX_SPARE_0_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_0_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_BMSK                                                             0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_SHFT                                                                    0x0

#define HWIO_TCSR_CONN_BOX_SPARE_1_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e8)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e8)
#define HWIO_TCSR_CONN_BOX_SPARE_1_RMSK                                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, HWIO_TCSR_CONN_BOX_SPARE_1_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_1_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_BMSK                                                             0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_SHFT                                                                    0x0

#define HWIO_TCSR_CONN_BOX_SPARE_2_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3ec)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3ec)
#define HWIO_TCSR_CONN_BOX_SPARE_2_RMSK                                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, HWIO_TCSR_CONN_BOX_SPARE_2_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_2_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_BMSK                                                             0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_SHFT                                                                    0x0

#define HWIO_TCSR_Q6SS_COREPWR_ON_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3f0)
#define HWIO_TCSR_Q6SS_COREPWR_ON_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3f0)
#define HWIO_TCSR_Q6SS_COREPWR_ON_RMSK                                                                                      0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, HWIO_TCSR_Q6SS_COREPWR_ON_RMSK)
#define HWIO_TCSR_Q6SS_COREPWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, m)
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_BMSK                                                                      0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_SHFT                                                                      0x0

#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00018000)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018000)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK                                                                  0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, m)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,v)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,m,v,HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_BMSK                                                    0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_SHFT                                                           0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00019000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK                                                               0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                           0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                  0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00019004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK                                                               0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                           0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                  0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001a000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001a400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001a800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OFFS                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_BMSK                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_SHFT                                           0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001b000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001b400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001b800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OFFS                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_BMSK                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_SHFT                                           0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001c000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001c400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001c800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OFFS                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_BMSK                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_SHFT                                           0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0001d000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK                                                             0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                       0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                              0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0001d004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK                                                             0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                       0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                              0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001e000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001e400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001e800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001f000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001f400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001f800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00020400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00020800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_SHFT                                       0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00021000)
#define HWIO_TCSR_SS_XPU_SP_INTR0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021000)
#define HWIO_TCSR_SS_XPU_SP_INTR0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SP_INTR0_BMSK                                  0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SP_INTR0_SHFT                                        0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_XPU_SP_INTR0_BMSK                                                         0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_XPU_SP_INTR0_SHFT                                                               0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SP_INTR0_BMSK                                      0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SP_INTR0_SHFT                                            0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC3_XPU_SP_INTR0_BMSK                                                            0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC3_XPU_SP_INTR0_SHFT                                                                  0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC2_XPU_SP_INTR0_BMSK                                                             0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC2_XPU_SP_INTR0_SHFT                                                                  0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC1_XPU_SP_INTR0_BMSK                                                             0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC1_XPU_SP_INTR0_SHFT                                                                  0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC0_XPU_SP_INTR0_BMSK                                                             0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC0_XPU_SP_INTR0_SHFT                                                                  0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_UFS_XPU_SP_INTR0_BMSK                                                               0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_UFS_XPU_SP_INTR0_SHFT                                                                    0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_23_BMSK                                                                      0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_23_SHFT                                                                          0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_SDC_XPU_SP_INTR0_BMSK                                                            0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_SDC_XPU_SP_INTR0_SHFT                                                                0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_XPU_SP_INTR0_BMSK                                                                0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_XPU_SP_INTR0_SHFT                                                                    0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_MEMNOC_XPU_SP_INTR0_BMSK                                                             0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_MEMNOC_XPU_SP_INTR0_SHFT                                                                 0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_QM_XPU_SP_INTR0_BMSK                                                                  0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QM_XPU_SP_INTR0_SHFT                                                                     0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_QNM_SNOC_XPU_SP_INTR0_BMSK                                                            0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QNM_SNOC_XPU_SP_INTR0_SHFT                                                               0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_CNOC_XPU_SP_INTR0_BMSK                                                            0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_CNOC_XPU_SP_INTR0_SHFT                                                               0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHM_AOSS_XPU_SP_INTR0_BMSK                                                            0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHM_AOSS_XPU_SP_INTR0_SHFT                                                               0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_SP_XPU_SP_INTR0_BMSK                                                                   0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SP_XPU_SP_INTR0_SHFT                                                                      0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_MPU_XPU_SP_INTR0_BMSK                                                            0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_MPU_XPU_SP_INTR0_SHFT                                                               0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_APU_XPU_SP_INTR0_BMSK                                                            0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_APU_XPU_SP_INTR0_SHFT                                                               0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_Q6_XPU_SP_INTR0_BMSK                                                               0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_Q6_XPU_SP_INTR0_SHFT                                                                  0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_XPU_SP_INTR0_BMSK                                                                   0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_XPU_SP_INTR0_SHFT                                                                     0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_QUP_XPU_SP_INTR0_BMSK                                                               0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_QUP_XPU_SP_INTR0_SHFT                                                                 0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_XPU_SP_INTR0_BMSK                                                              0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_XPU_SP_INTR0_SHFT                                                                0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR0_BMSK                                                                   0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR0_SHFT                                                                     0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_XPU_SP_INTR0_BMSK                                                             0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_XPU_SP_INTR0_SHFT                                                              0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO0_XPU_SP_INTR0_BMSK                                                                0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO0_XPU_SP_INTR0_SHFT                                                                 0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_MUTEX_XPU_SP_INTR0_BMSK                                                             0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_MUTEX_XPU_SP_INTR0_SHFT                                                              0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_QUPV3_1_XPU_SP_INTR0_BMSK                                                                0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_QUPV3_1_XPU_SP_INTR0_SHFT                                                                 0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_REGS_XPU_SP_INTR0_BMSK                                                               0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_REGS_XPU_SP_INTR0_SHFT                                                               0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_QUPV3_0_XPU_SP_INTR0_BMSK                                                                 0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_QUPV3_0_XPU_SP_INTR0_SHFT                                                                 0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_AOSS_MPU_XPU_SP_INTR0_BMSK                                                                0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_AOSS_MPU_XPU_SP_INTR0_SHFT                                                                0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_XPU_SP_INTR0_BMSK                                                                0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_XPU_SP_INTR0_SHFT                                                                0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00021004)
#define HWIO_TCSR_SS_XPU_SP_INTR1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021004)
#define HWIO_TCSR_SS_XPU_SP_INTR1_RMSK                                                                                  0x7ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_50_BMSK                                                                       0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_50_SHFT                                                                          0x12
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_49_BMSK                                                                       0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_49_SHFT                                                                          0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_48_BMSK                                                                       0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_48_SHFT                                                                          0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_NORTH_XPU_SP_INTR1_BMSK                                                           0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_NORTH_XPU_SP_INTR1_SHFT                                                              0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_46_BMSK                                                                        0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_46_SHFT                                                                           0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_45_BMSK                                                                        0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_45_SHFT                                                                           0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_44_BMSK                                                                        0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_44_SHFT                                                                           0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_IPA_XPU_SP_INTR1_BMSK                                                                   0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_IPA_XPU_SP_INTR1_SHFT                                                                     0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_42_BMSK                                                                         0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_42_SHFT                                                                           0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_SOUTH_XPU_SP_INTR1_BMSK                                                            0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_SOUTH_XPU_SP_INTR1_SHFT                                                              0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_40_BMSK                                                                         0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_40_SHFT                                                                           0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_MDSS_XPU_SP_INTR1_BMSK                                                                   0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_MDSS_XPU_SP_INTR1_SHFT                                                                    0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_UFS_CARD_ICE_XPU_SP_INTR1_BMSK                                                           0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_UFS_CARD_ICE_XPU_SP_INTR1_SHFT                                                            0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_TITAN_XPU_SP_INTR1_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_TITAN_XPU_SP_INTR1_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_SPDM_XPU_SP_INTR1_BMSK                                                                   0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_SPDM_XPU_SP_INTR1_SHFT                                                                    0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_QXM_MSS_NAV_XPU_SP_INTR1_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_QXM_MSS_NAV_XPU_SP_INTR1_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_QNM_AGGRE2_XPU_SP_INTR1_BMSK                                                              0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_QNM_AGGRE2_XPU_SP_INTR1_SHFT                                                              0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_QNM_AGGRE1_XPU_SP_INTR1_BMSK                                                              0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_QNM_AGGRE1_XPU_SP_INTR1_SHFT                                                              0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_OCIMEM_XPU3_XPU_SP_INTR1_BMSK                                                             0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_OCIMEM_XPU3_XPU_SP_INTR1_SHFT                                                             0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00021008)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021008)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SP_INTR0_ENABLE_BMSK                    0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SP_INTR0_ENABLE_SHFT                          0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_XPU_SP_INTR0_ENABLE_BMSK                                           0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_XPU_SP_INTR0_ENABLE_SHFT                                                 0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SP_INTR0_ENABLE_BMSK                        0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SP_INTR0_ENABLE_SHFT                              0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC3_XPU_SP_INTR0_ENABLE_BMSK                                              0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC3_XPU_SP_INTR0_ENABLE_SHFT                                                    0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC2_XPU_SP_INTR0_ENABLE_BMSK                                               0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC2_XPU_SP_INTR0_ENABLE_SHFT                                                    0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC1_XPU_SP_INTR0_ENABLE_BMSK                                               0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC1_XPU_SP_INTR0_ENABLE_SHFT                                                    0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC0_XPU_SP_INTR0_ENABLE_BMSK                                               0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC0_XPU_SP_INTR0_ENABLE_SHFT                                                    0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_UFS_XPU_SP_INTR0_ENABLE_BMSK                                                 0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_UFS_XPU_SP_INTR0_ENABLE_SHFT                                                      0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_23_BMSK                                                               0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_23_SHFT                                                                   0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_SDC_XPU_SP_INTR0_ENABLE_BMSK                                              0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_SDC_XPU_SP_INTR0_ENABLE_SHFT                                                  0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_XPU_SP_INTR0_ENABLE_BMSK                                                  0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_XPU_SP_INTR0_ENABLE_SHFT                                                      0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MEMNOC_XPU_SP_INTR0_ENABLE_BMSK                                               0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MEMNOC_XPU_SP_INTR0_ENABLE_SHFT                                                   0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QM_XPU_SP_INTR0_ENABLE_BMSK                                                    0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QM_XPU_SP_INTR0_ENABLE_SHFT                                                       0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QNM_SNOC_XPU_SP_INTR0_ENABLE_BMSK                                              0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QNM_SNOC_XPU_SP_INTR0_ENABLE_SHFT                                                 0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_CNOC_XPU_SP_INTR0_ENABLE_BMSK                                              0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_CNOC_XPU_SP_INTR0_ENABLE_SHFT                                                 0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHM_AOSS_XPU_SP_INTR0_ENABLE_BMSK                                              0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHM_AOSS_XPU_SP_INTR0_ENABLE_SHFT                                                 0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SP_XPU_SP_INTR0_ENABLE_BMSK                                                     0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SP_XPU_SP_INTR0_ENABLE_SHFT                                                        0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_MPU_XPU_SP_INTR0_ENABLE_BMSK                                              0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_MPU_XPU_SP_INTR0_ENABLE_SHFT                                                 0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_APU_XPU_SP_INTR0_ENABLE_BMSK                                              0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_APU_XPU_SP_INTR0_ENABLE_SHFT                                                 0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_Q6_XPU_SP_INTR0_ENABLE_BMSK                                                 0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_Q6_XPU_SP_INTR0_ENABLE_SHFT                                                    0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_XPU_SP_INTR0_ENABLE_BMSK                                                     0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_XPU_SP_INTR0_ENABLE_SHFT                                                       0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_QUP_XPU_SP_INTR0_ENABLE_BMSK                                                 0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_QUP_XPU_SP_INTR0_ENABLE_SHFT                                                   0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_XPU_SP_INTR0_ENABLE_BMSK                                                0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_XPU_SP_INTR0_ENABLE_SHFT                                                  0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR0_ENABLE_BMSK                                                     0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR0_ENABLE_SHFT                                                       0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_XPU_SP_INTR0_ENABLE_BMSK                                               0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_XPU_SP_INTR0_ENABLE_SHFT                                                0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO0_XPU_SP_INTR0_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO0_XPU_SP_INTR0_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_MUTEX_XPU_SP_INTR0_ENABLE_BMSK                                               0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_MUTEX_XPU_SP_INTR0_ENABLE_SHFT                                                0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QUPV3_1_XPU_SP_INTR0_ENABLE_BMSK                                                  0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QUPV3_1_XPU_SP_INTR0_ENABLE_SHFT                                                   0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_REGS_XPU_SP_INTR0_ENABLE_BMSK                                                 0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_REGS_XPU_SP_INTR0_ENABLE_SHFT                                                 0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QUPV3_0_XPU_SP_INTR0_ENABLE_BMSK                                                   0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QUPV3_0_XPU_SP_INTR0_ENABLE_SHFT                                                   0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_AOSS_MPU_XPU_SP_INTR0_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_AOSS_MPU_XPU_SP_INTR0_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_XPU_SP_INTR0_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_XPU_SP_INTR0_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0002100c)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002100c)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK                                                                           0x7ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_50_BMSK                                                                0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_50_SHFT                                                                   0x12
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_49_BMSK                                                                0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_49_SHFT                                                                   0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_48_BMSK                                                                0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_48_SHFT                                                                   0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_NORTH_XPU_SP_INTR1_ENABLE_BMSK                                             0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_NORTH_XPU_SP_INTR1_ENABLE_SHFT                                                0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_46_BMSK                                                                 0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_46_SHFT                                                                    0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_45_BMSK                                                                 0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_45_SHFT                                                                    0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_44_BMSK                                                                 0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_44_SHFT                                                                    0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IPA_XPU_SP_INTR1_ENABLE_BMSK                                                     0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IPA_XPU_SP_INTR1_ENABLE_SHFT                                                       0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_42_BMSK                                                                  0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_42_SHFT                                                                    0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_SOUTH_XPU_SP_INTR1_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_SOUTH_XPU_SP_INTR1_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_40_BMSK                                                                  0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_40_SHFT                                                                    0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MDSS_XPU_SP_INTR1_ENABLE_BMSK                                                     0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MDSS_XPU_SP_INTR1_ENABLE_SHFT                                                      0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_UFS_CARD_ICE_XPU_SP_INTR1_ENABLE_BMSK                                             0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_UFS_CARD_ICE_XPU_SP_INTR1_ENABLE_SHFT                                              0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TITAN_XPU_SP_INTR1_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TITAN_XPU_SP_INTR1_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SPDM_XPU_SP_INTR1_ENABLE_BMSK                                                     0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SPDM_XPU_SP_INTR1_ENABLE_SHFT                                                      0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QXM_MSS_NAV_XPU_SP_INTR1_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QXM_MSS_NAV_XPU_SP_INTR1_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QNM_AGGRE2_XPU_SP_INTR1_ENABLE_BMSK                                                0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QNM_AGGRE2_XPU_SP_INTR1_ENABLE_SHFT                                                0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QNM_AGGRE1_XPU_SP_INTR1_ENABLE_BMSK                                                0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QNM_AGGRE1_XPU_SP_INTR1_ENABLE_SHFT                                                0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OCIMEM_XPU3_XPU_SP_INTR1_ENABLE_BMSK                                               0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OCIMEM_XPU3_XPU_SP_INTR1_ENABLE_SHFT                                               0x0

#define HWIO_TCSR_MBIST_COMPILER_ACC_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022000)
#define HWIO_TCSR_MBIST_COMPILER_ACC_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022000)
#define HWIO_TCSR_MBIST_COMPILER_ACC_RMSK                                                                                 0x1ff
#define HWIO_TCSR_MBIST_COMPILER_ACC_IN          \
        in_dword_masked(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR, HWIO_TCSR_MBIST_COMPILER_ACC_RMSK)
#define HWIO_TCSR_MBIST_COMPILER_ACC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR, m)
#define HWIO_TCSR_MBIST_COMPILER_ACC_OUT(v)      \
        out_dword(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR,v)
#define HWIO_TCSR_MBIST_COMPILER_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR,m,v,HWIO_TCSR_MBIST_COMPILER_ACC_IN)
#define HWIO_TCSR_MBIST_COMPILER_ACC_MBIST_COMPILER_ACC_BMSK                                                              0x1ff
#define HWIO_TCSR_MBIST_COMPILER_ACC_MBIST_COMPILER_ACC_SHFT                                                                0x0

#define HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00022004)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022004)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_RMSK                                                                                   0x1ff
#define HWIO_TCSR_MBIST_CUSTOM_ACC_IN          \
        in_dword_masked(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR, HWIO_TCSR_MBIST_CUSTOM_ACC_RMSK)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR, m)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_OUT(v)      \
        out_dword(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR,v)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR,m,v,HWIO_TCSR_MBIST_CUSTOM_ACC_IN)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_MBIST_CUSTOM_ACC_BMSK                                                                  0x1ff
#define HWIO_TCSR_MBIST_CUSTOM_ACC_MBIST_CUSTOM_ACC_SHFT                                                                    0x0

#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00023000)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00023000)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK                                                                               0x3
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                    0x2
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                    0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                   0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                   0x0

#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00023004)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00023004)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK                                                                               0x3
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                    0x2
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                    0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                   0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                   0x0

#define HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00024000)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00024000)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_RMSK                                                                                    0xff
#define HWIO_TCSR_WCSS_TESTBUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR, HWIO_TCSR_WCSS_TESTBUS_SEL_RMSK)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR, m)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR,v)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR,m,v,HWIO_TCSR_WCSS_TESTBUS_SEL_IN)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_WCSS_TESTBUS_SEL_BMSK                                                                   0xff
#define HWIO_TCSR_WCSS_TESTBUS_SEL_WCSS_TESTBUS_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00024004)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00024004)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK                                                                                      0x7
#define HWIO_TCSR_WCSS_AHBBM_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, m)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,v)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,m,v,HWIO_TCSR_WCSS_AHBBM_CTRL_IN)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_BMSK                                                                     0x4
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_SHFT                                                                     0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_BMSK                                                                0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_SHFT                                                                0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_TCSR_KRYO_MUX_SEL_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00025008)
#define HWIO_TCSR_KRYO_MUX_SEL_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025008)
#define HWIO_TCSR_KRYO_MUX_SEL_RMSK                                                                                         0x3
#define HWIO_TCSR_KRYO_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_KRYO_MUX_SEL_ADDR, HWIO_TCSR_KRYO_MUX_SEL_RMSK)
#define HWIO_TCSR_KRYO_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_KRYO_MUX_SEL_ADDR, m)
#define HWIO_TCSR_KRYO_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_KRYO_MUX_SEL_ADDR,v)
#define HWIO_TCSR_KRYO_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_KRYO_MUX_SEL_ADDR,m,v,HWIO_TCSR_KRYO_MUX_SEL_IN)
#define HWIO_TCSR_KRYO_MUX_SEL_KRYO_MUX_SEL_BMSK                                                                            0x3
#define HWIO_TCSR_KRYO_MUX_SEL_KRYO_MUX_SEL_SHFT                                                                            0x0

#define HWIO_TCSR_APSS_BHS_EN_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0002500c)
#define HWIO_TCSR_APSS_BHS_EN_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002500c)
#define HWIO_TCSR_APSS_BHS_EN_RMSK                                                                                         0xff
#define HWIO_TCSR_APSS_BHS_EN_IN          \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_ADDR, HWIO_TCSR_APSS_BHS_EN_RMSK)
#define HWIO_TCSR_APSS_BHS_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_ADDR, m)
#define HWIO_TCSR_APSS_BHS_EN_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_BHS_EN_ADDR,v)
#define HWIO_TCSR_APSS_BHS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_BHS_EN_ADDR,m,v,HWIO_TCSR_APSS_BHS_EN_IN)
#define HWIO_TCSR_APSS_BHS_EN_APSS_BHS_EN_BMSK                                                                             0xff
#define HWIO_TCSR_APSS_BHS_EN_APSS_BHS_EN_SHFT                                                                              0x0

#define HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025010)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025010)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_RMSK                                                                                  0xff
#define HWIO_TCSR_APSS_BHS_EN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR, HWIO_TCSR_APSS_BHS_EN_STATUS_RMSK)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR, m)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_APSS_BHS_EN_STATUS_BMSK                                                               0xff
#define HWIO_TCSR_APSS_BHS_EN_STATUS_APSS_BHS_EN_STATUS_SHFT                                                                0x0

#define HWIO_TCSR_APSS_SPARE_REG0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00025014)
#define HWIO_TCSR_APSS_SPARE_REG0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025014)
#define HWIO_TCSR_APSS_SPARE_REG0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG0_ADDR, HWIO_TCSR_APSS_SPARE_REG0_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG0_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG0_IN)
#define HWIO_TCSR_APSS_SPARE_REG0_SPARE_REG0_BMSK                                                                    0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG0_SPARE_REG0_SHFT                                                                           0x0

#define HWIO_TCSR_APSS_SPARE_REG1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00025018)
#define HWIO_TCSR_APSS_SPARE_REG1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025018)
#define HWIO_TCSR_APSS_SPARE_REG1_RMSK                                                                               0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG1_ADDR, HWIO_TCSR_APSS_SPARE_REG1_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG1_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG1_IN)
#define HWIO_TCSR_APSS_SPARE_REG1_SPARE_REG1_BMSK                                                                    0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG1_SPARE_REG1_SHFT                                                                           0x0

#define HWIO_TCSR_APSS_SPARE_REG2_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0002501c)
#define HWIO_TCSR_APSS_SPARE_REG2_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002501c)
#define HWIO_TCSR_APSS_SPARE_REG2_RMSK                                                                               0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG2_ADDR, HWIO_TCSR_APSS_SPARE_REG2_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG2_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG2_IN)
#define HWIO_TCSR_APSS_SPARE_REG2_SPARE_REG2_BMSK                                                                    0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG2_SPARE_REG2_SHFT                                                                           0x0

#define HWIO_TCSR_APSS_SPARE_REG3_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00025020)
#define HWIO_TCSR_APSS_SPARE_REG3_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025020)
#define HWIO_TCSR_APSS_SPARE_REG3_RMSK                                                                               0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG3_ADDR, HWIO_TCSR_APSS_SPARE_REG3_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG3_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG3_IN)
#define HWIO_TCSR_APSS_SPARE_REG3_SPARE_REG3_BMSK                                                                    0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG3_SPARE_REG3_SHFT                                                                           0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00025024)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025024)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_RMSK                                                                           0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_0_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_SPARE_REG_RD_0_BMSK                                                            0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_SPARE_REG_RD_0_SHFT                                                                   0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002528)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002528)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_RMSK                                                                           0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_1_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_SPARE_REG_RD_1_BMSK                                                            0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_SPARE_REG_RD_1_SHFT                                                                   0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000252c)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000252c)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_RMSK                                                                           0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_2_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_SPARE_REG_RD_2_BMSK                                                            0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_SPARE_REG_RD_2_SHFT                                                                   0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002530)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002530)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_RMSK                                                                           0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_3_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_SPARE_REG_RD_3_BMSK                                                            0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_SPARE_REG_RD_3_SHFT                                                                   0x0

#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00013100)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013100)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_RMSK                                                                       0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR, HWIO_TCSR_BOOT_IMEM_START_ADDRESS_RMSK)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_BMSK                                               0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_SHFT                                                      0x0

#define HWIO_TCSR_BOOT_IMEM_SIZE_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00013200)
#define HWIO_TCSR_BOOT_IMEM_SIZE_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013200)
#define HWIO_TCSR_BOOT_IMEM_SIZE_RMSK                                                                                0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR, HWIO_TCSR_BOOT_IMEM_SIZE_RMSK)
#define HWIO_TCSR_BOOT_IMEM_SIZE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_BMSK                                                                 0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_SHFT                                                                        0x0

#define HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00013300)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013300)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_RMSK                                                                                    0x1
#define HWIO_TCSR_BOOT_IMEM_DISABLE_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR, HWIO_TCSR_BOOT_IMEM_DISABLE_RMSK)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR,v)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR,m,v,HWIO_TCSR_BOOT_IMEM_DISABLE_IN)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_BOOT_IMEM_DISABLE_BMSK                                                                  0x1
#define HWIO_TCSR_BOOT_IMEM_DISABLE_BOOT_IMEM_DISABLE_SHFT                                                                  0x0

#define HWIO_TCSR_BIAS_REF_LS_EN_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00026000)
#define HWIO_TCSR_BIAS_REF_LS_EN_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00026000)
#define HWIO_TCSR_BIAS_REF_LS_EN_RMSK                                                                                      0x3f
#define HWIO_TCSR_BIAS_REF_LS_EN_IN          \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_EN_ADDR, HWIO_TCSR_BIAS_REF_LS_EN_RMSK)
#define HWIO_TCSR_BIAS_REF_LS_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_EN_ADDR, m)
#define HWIO_TCSR_BIAS_REF_LS_EN_OUT(v)      \
        out_dword(HWIO_TCSR_BIAS_REF_LS_EN_ADDR,v)
#define HWIO_TCSR_BIAS_REF_LS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIAS_REF_LS_EN_ADDR,m,v,HWIO_TCSR_BIAS_REF_LS_EN_IN)
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_AUXBUF_EN_BMSK                                                              0x20
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_AUXBUF_EN_SHFT                                                               0x5
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_ATEST_EN_BMSK                                                               0x10
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_ATEST_EN_SHFT                                                                0x4
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_AUXBUF_EN_BMSK                                                               0x8
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_AUXBUF_EN_SHFT                                                               0x3
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_ATEST_EN_BMSK                                                                0x4
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_ATEST_EN_SHFT                                                                0x2
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_AUXBUF_EN_BMSK                                                               0x2
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_AUXBUF_EN_SHFT                                                               0x1
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_ATEST_EN_BMSK                                                                0x1
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_ATEST_EN_SHFT                                                                0x0


#endif /* __HALCLKHWIOASM_H__ */
