{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700240256864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700240256864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 13:57:36 2023 " "Processing started: Fri Nov 17 13:57:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700240256864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240256864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240256864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700240257112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700240257112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263323 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegDecoder-behavior " "Found design unit 1: sevenSegDecoder-behavior" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSegDecoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSegDecoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg8bitdec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg8bitdec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg8bitDec-behavior " "Found design unit 1: sevenSeg8bitDec-behavior" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg8bitDec " "Found entity 1: sevenSeg8bitDec" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmultiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file outputmultiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMultiplexer-behavior " "Found design unit 1: outputMultiplexer-behavior" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/outputMultiplexer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMultiplexer " "Found entity 1: outputMultiplexer" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/outputMultiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadhacked.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadhacked.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadHACKED-behavior " "Found design unit 1: keypadHACKED-behavior" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadHACKED " "Found entity 1: keypadHACKED" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitconcat.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitconcat.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitConcat-behavior " "Found design unit 1: bitConcat-behavior" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitConcat " "Found entity 1: bitConcat" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerselector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerselector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerSelector-behavior " "Found design unit 1: registerSelector-behavior" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerSelector " "Found entity 1: registerSelector" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitsregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fourbitsregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitsRegister-behavior " "Found design unit 1: fourbitsRegister-behavior" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitsRegister " "Found entity 1: fourbitsRegister" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowEncoder-behavior " "Found design unit 1: rowEncoder-behavior" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowEncoder " "Found entity 1: rowEncoder" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowandcolencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowandcolencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowAndColEncoder-behavior " "Found design unit 1: rowAndColEncoder-behavior" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowAndColEncoder " "Found entity 1: rowAndColEncoder" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringCounter-behavior " "Found design unit 1: ringCounter-behavior" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringCounter " "Found entity 1: ringCounter" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadEncoder-behavior " "Found design unit 1: keypadEncoder-behavior" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file colencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colEncoder-behavior " "Found design unit 1: colEncoder-behavior" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 colEncoder " "Found entity 1: colEncoder" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-behavior " "Found design unit 1: Clock_Divider-behavior" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "successivesubtraction.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file successivesubtraction.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 successiveSubtraction-behavior " "Found design unit 1: successiveSubtraction-behavior" {  } { { "successiveSubtraction.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 successiveSubtraction " "Found entity 1: successiveSubtraction" {  } { { "successiveSubtraction.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitssub.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitssub.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitsSub-behavior " "Found design unit 1: sevenBitsSub-behavior" {  } { { "sevenBitsSub.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitsSub " "Found entity 1: sevenBitsSub" {  } { { "sevenBitsSub.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitscomp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitscomp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitsComp-behavior " "Found design unit 1: sevenBitsComp-behavior" {  } { { "sevenBitsComp.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitsComp " "Found entity 1: sevenBitsComp" {  } { { "sevenBitsComp.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "keypadDecoder.vhdl " "Can't analyze file -- file keypadDecoder.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700240263333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-behavior " "Found design unit 1: incrementer-behavior" {  } { { "incrementer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfsubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSubtractor-behavior " "Found design unit 1: halfSubtractor-behavior" {  } { { "halfSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSubtractor " "Found entity 1: halfSubtractor" {  } { { "halfSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfComparator-behavior " "Found design unit 1: halfComparator-behavior" {  } { { "halfComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfComparator " "Found entity 1: halfComparator" {  } { { "halfComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-behavior " "Found design unit 1: halfAdder-behavior" {  } { { "halfAdder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fullsubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullSubtractor-behavior " "Found design unit 1: fullSubtractor-behavior" {  } { { "fullSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullSubtractor " "Found entity 1: fullSubtractor" {  } { { "fullSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fullcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullComparator-behavior " "Found design unit 1: fullComparator-behavior" {  } { { "fullComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullComparator " "Found entity 1: fullComparator" {  } { { "fullComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsistema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsistema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSistema " "Found entity 1: testSistema" {  } { { "testSistema.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSistema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testkeypadencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testkeypadencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testKeypadEncoder " "Found entity 1: testKeypadEncoder" {  } { { "testKeypadEncoder.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testKeypadEncoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbitconcat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbitconcat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testBitConcat " "Found entity 1: testBitConcat" {  } { { "testBitConcat.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testBitConcat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testentrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testentrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testEntrada " "Found entity 1: testEntrada" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testRegisters-behavior " "Found design unit 1: testRegisters-behavior" {  } { { "testRegisters.vhd" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""} { "Info" "ISGN_ENTITY_NAME" "1 testRegisters " "Found entity 1: testRegisters" {  } { { "testRegisters.vhd" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testememoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testememoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testememoria " "Found entity 1: testememoria" {  } { { "testememoria.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testememoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsaida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsaida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSaida " "Found entity 1: testSaida" {  } { { "testSaida.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSaida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testarquitetura.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testarquitetura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testArquitetura " "Found entity 1: testArquitetura" {  } { { "testArquitetura.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testArquitetura.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240263349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240263349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testArquitetura " "Elaborating entity \"testArquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700240263395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura arquitetura:inst " "Elaborating entity \"arquitetura\" for hierarchy \"arquitetura:inst\"" {  } { { "testArquitetura.bdf" "inst" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testArquitetura.bdf" { { 192 608 784 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada arquitetura:inst\|entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"arquitetura:inst\|entrada:ent\"" {  } { { "arquitetura.vhdl" "ent" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider arquitetura:inst\|entrada:ent\|Clock_Divider:cd " "Elaborating entity \"Clock_Divider\" for hierarchy \"arquitetura:inst\|entrada:ent\|Clock_Divider:cd\"" {  } { { "entrada.vhdl" "cd" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263395 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockDivider.vhdl(28) " "VHDL Process Statement warning at clockDivider.vhdl(28): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700240263395 "|testArquitetura|arquitetura:inst|entrada:ent|Clock_Divider:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadEncoder arquitetura:inst\|entrada:ent\|keypadEncoder:ke " "Elaborating entity \"keypadEncoder\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\"" {  } { { "entrada.vhdl" "ke" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringCounter arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|ringCounter:RC " "Elaborating entity \"ringCounter\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|ringCounter:RC\"" {  } { { "keypadEncoder.vhdl" "RC" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowEncoder arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|rowEncoder:RE " "Elaborating entity \"rowEncoder\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|rowEncoder:RE\"" {  } { { "keypadEncoder.vhdl" "RE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colEncoder arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|colEncoder:CE " "Elaborating entity \"colEncoder\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|colEncoder:CE\"" {  } { { "keypadEncoder.vhdl" "CE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowAndColEncoder arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|rowAndColEncoder:RaCE " "Elaborating entity \"rowAndColEncoder\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|rowAndColEncoder:RaCE\"" {  } { { "keypadEncoder.vhdl" "RaCE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerSelector arquitetura:inst\|entrada:ent\|registerSelector:rs " "Elaborating entity \"registerSelector\" for hierarchy \"arquitetura:inst\|entrada:ent\|registerSelector:rs\"" {  } { { "entrada.vhdl" "rs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registerSelector.vhdl(21) " "VHDL Process Statement warning at registerSelector.vhdl(21): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 "|testArquitetura|arquitetura:inst|entrada:ent|registerSelector:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitsRegister arquitetura:inst\|entrada:ent\|fourbitsRegister:fbr1 " "Elaborating entity \"fourbitsRegister\" for hierarchy \"arquitetura:inst\|entrada:ent\|fourbitsRegister:fbr1\"" {  } { { "entrada.vhdl" "fbr1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset fourBitsRegister.vhdl(19) " "VHDL Process Statement warning at fourBitsRegister.vhdl(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 "|testArquitetura|arquitetura:inst|entrada:ent|fourbitsRegister:fbr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitConcat arquitetura:inst\|entrada:ent\|bitConcat:bcA " "Elaborating entity \"bitConcat\" for hierarchy \"arquitetura:inst\|entrada:ent\|bitConcat:bcA\"" {  } { { "entrada.vhdl" "bcA" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema arquitetura:inst\|sistema:sis " "Elaborating entity \"sistema\" for hierarchy \"arquitetura:inst\|sistema:sis\"" {  } { { "arquitetura.vhdl" "sis" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "successiveSubtraction arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss " "Elaborating entity \"successiveSubtraction\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\"" {  } { { "sistema.vhdl" "\\loop01:0:condInit:ss" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitsComp arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc " "Elaborating entity \"sevenBitsComp\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\"" {  } { { "successiveSubtraction.vhdl" "sbc" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfComparator arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\|halfComparator:hfComp " "Elaborating entity \"halfComparator\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\|halfComparator:hfComp\"" {  } { { "sevenBitsComp.vhdl" "hfComp" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullComparator arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\|fullComparator:\\G1:1:fullComp " "Elaborating entity \"fullComparator\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\|fullComparator:\\G1:1:fullComp\"" {  } { { "sevenBitsComp.vhdl" "\\G1:1:fullComp" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitsSub arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs " "Elaborating entity \"sevenBitsSub\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\"" {  } { { "successiveSubtraction.vhdl" "sbs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfSubtractor arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\|halfSubtractor:hs " "Elaborating entity \"halfSubtractor\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\|halfSubtractor:hs\"" {  } { { "sevenBitsSub.vhdl" "hs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullSubtractor arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\|fullSubtractor:\\G1:1:fs " "Elaborating entity \"fullSubtractor\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\|fullSubtractor:\\G1:1:fs\"" {  } { { "sevenBitsSub.vhdl" "\\G1:1:fs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|incrementer:inc " "Elaborating entity \"incrementer\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|incrementer:inc\"" {  } { { "successiveSubtraction.vhdl" "inc" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|incrementer:inc\|halfAdder:ha0 " "Elaborating entity \"halfAdder\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|incrementer:inc\|halfAdder:ha0\"" {  } { { "incrementer.vhdl" "ha0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240263420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida arquitetura:inst\|saida:sai " "Elaborating entity \"saida\" for hierarchy \"arquitetura:inst\|saida:sai\"" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240264143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder arquitetura:inst\|saida:sai\|sevenSegDecoder:ssdAQ1 " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"arquitetura:inst\|saida:sai\|sevenSegDecoder:ssdAQ1\"" {  } { { "saida.vhdl" "ssdAQ1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240264144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg8bitDec arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS " "Elaborating entity \"sevenSeg8bitDec\" for hierarchy \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\"" {  } { { "saida.vhdl" "ss8dS" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240264145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputMultiplexer arquitetura:inst\|saida:sai\|outputMultiplexer:om0 " "Elaborating entity \"outputMultiplexer\" for hierarchy \"arquitetura:inst\|saida:sai\|outputMultiplexer:om0\"" {  } { { "saida.vhdl" "om0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240264145 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[0\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[0\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[1\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[1\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[2\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[2\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[3\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[3\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[4\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[4\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[5\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[5\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[6\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[6\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[0\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[0\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[1\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[1\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[2\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[2\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[3\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[3\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[4\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[4\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[5\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[5\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[6\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[6\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|data\[0\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|data\[0\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|data\[1\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|data\[1\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|data\[2\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|data\[2\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|data\[3\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|data\[3\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700240265785 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1700240265785 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700240270913 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700240270913 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700240270913 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700240270913 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700240270913 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700240270913 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700240270913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240270939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div1 " "Instantiated megafunction \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240270939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240270939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240270939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240270939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240270939 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700240270939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240270955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240270955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240270965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240270965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240270975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240270975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240271001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240271001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240271027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240271027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240271037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240271037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240271037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240271037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240271037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div0 " "Instantiated megafunction \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271037 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700240271037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240271062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240271062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240271078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240271078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700240271088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240271088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240271104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700240271104 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700240271104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|multcore:mult_core arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240271124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240271134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|altshift:external_latency_ffs arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240271134 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "22 " "Ignored 22 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "22 " "Ignored 22 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1700240271479 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700240271479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700240271495 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700240271495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700240287786 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700240345673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700240346095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700240346095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5861 " "Implemented 5861 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700240346321 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700240346321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5825 " "Implemented 5825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700240346321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700240346321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700240346365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 13:59:06 2023 " "Processing ended: Fri Nov 17 13:59:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700240346365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700240346365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700240346365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700240346365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700240347361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700240347361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 13:59:07 2023 " "Processing started: Fri Nov 17 13:59:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700240347361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700240347361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proj1 -c proj1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700240347361 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700240347428 ""}
{ "Info" "0" "" "Project  = proj1" {  } {  } 0 0 "Project  = proj1" 0 0 "Fitter" 0 0 1700240347428 ""}
{ "Info" "0" "" "Revision = proj1" {  } {  } 0 0 "Revision = proj1" 0 0 "Fitter" 0 0 1700240347428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700240347510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700240347510 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proj1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"proj1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700240347526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700240347562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700240347562 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700240347842 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700240347842 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700240347935 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700240347935 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700240347935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700240347935 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700240347935 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700240347951 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj1.sdc " "Synopsys Design Constraints File file not found: 'proj1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700240349312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700240349312 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700240349338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700240349338 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700240349338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "testArquitetura.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testArquitetura.bdf" { { 216 440 608 232 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "Automatically promoted node arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 3392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "Automatically promoted node arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp~0 " "Destination node arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp~0" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 3427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "Automatically promoted node arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 3366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "Automatically promoted node arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 3365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "Automatically promoted node arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 3364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "Automatically promoted node arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 3363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "Automatically promoted node arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~2 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~2" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 3362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "Automatically promoted node arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux1~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux2~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~0 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux0~0" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux3~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~1 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux4~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~2 " "Destination node arquitetura:inst\|entrada:ent\|registerSelector:rs\|Mux5~2" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 12491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700240349627 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700240349627 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 0 { 0 ""} 0 3361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700240349627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700240349978 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700240349978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700240349978 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700240349978 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700240349988 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700240349988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700240349988 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700240349988 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700240349988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700240349988 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700240349988 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700240350426 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700240350428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700240351920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700240352441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700240352482 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700240355931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700240355931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700240356447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700240359136 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700240359136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700240360779 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700240360779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700240360789 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700240360913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700240360939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700240361309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700240361309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700240361670 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700240362236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/output_files/proj1.fit.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/output_files/proj1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700240363076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5891 " "Peak virtual memory: 5891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700240363732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 13:59:23 2023 " "Processing ended: Fri Nov 17 13:59:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700240363732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700240363732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700240363732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700240363732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700240364636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700240364636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 13:59:24 2023 " "Processing started: Fri Nov 17 13:59:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700240364636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700240364636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proj1 -c proj1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700240364636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700240364873 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700240366578 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700240366639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700240366876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 13:59:26 2023 " "Processing ended: Fri Nov 17 13:59:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700240366876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700240366876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700240366876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700240366876 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700240367475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700240367810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700240367810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 13:59:27 2023 " "Processing started: Fri Nov 17 13:59:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700240367810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240367810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proj1 -c proj1 " "Command: quartus_sta proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240367810 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1700240367887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368071 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj1.sdc " "Synopsys Design Constraints File file not found: 'proj1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368511 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " "create_clock -period 1.000 -name arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700240368511 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368511 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368537 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1700240368537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1700240368552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1700240368562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.119 " "Worst-case setup slack is -4.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.119             -68.179 clk  " "   -4.119             -68.179 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.794             -10.266 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "   -2.794             -10.266 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.553              -9.997 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "   -2.553              -9.997 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.547              -9.549 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "   -2.547              -9.549 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505              -9.590 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "   -2.505              -9.590 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287              -8.499 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "   -2.287              -8.499 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379              -7.383 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "   -1.379              -7.383 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844              -2.740 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "   -0.844              -2.740 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -1.015 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "   -0.286              -1.015 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "    0.402               0.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "    0.534               0.000 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.577               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 clk  " "    0.654               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.082               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "    2.082               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.335               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "    2.335               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.344               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "    2.344               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.409               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "    2.409               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.421               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "    2.421               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk  " "   -3.000             -45.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "   -1.285              -7.710 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "   -1.285              -6.425 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240368588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368588 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1700240368685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240368711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1700240369304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.691 " "Worst-case setup slack is -3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.691             -57.687 clk  " "   -3.691             -57.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.590              -9.418 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "   -2.590              -9.418 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.339              -8.746 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "   -2.339              -8.746 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.320              -9.105 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "   -2.320              -9.105 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278              -8.803 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "   -2.278              -8.803 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.024              -7.476 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "   -2.024              -7.476 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.277              -6.580 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "   -1.277              -6.580 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826              -2.618 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "   -0.826              -2.618 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -0.511 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "   -0.155              -0.511 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "    0.354               0.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "    0.496               0.000 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 clk  " "    0.598               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.624               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.900               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "    1.900               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.211               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "    2.211               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.211               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "    2.211               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.280               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "    2.280               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.288               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "    2.288               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk  " "   -3.000             -45.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "   -1.285              -7.710 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "   -1.285              -6.425 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "   -1.285              -5.140 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369339 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1700240369467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1700240369585 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.586 " "Worst-case setup slack is -1.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586             -17.135 clk  " "   -1.586             -17.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065              -3.858 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.065              -3.858 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956              -3.681 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "   -0.956              -3.681 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -3.365 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "   -0.935              -3.365 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917              -3.543 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "   -0.917              -3.543 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650              -2.216 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "   -0.650              -2.216 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -2.674 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "   -0.508              -2.674 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.053               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "    0.365               0.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "    0.136               0.000 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "    0.181               0.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.192               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk  " "    0.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "    0.926               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "    1.205               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "    1.253               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "    1.269               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "    1.295               0.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.012 clk  " "   -3.000             -38.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav  " "   -1.000              -6.000 arquitetura:inst\|entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp  " "   -1.000              -5.000 arquitetura:inst\|entrada:ent\|Clock_Divider:cd\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\]  " "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\]  " "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\]  " "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\]  " "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\]  " "   -1.000              -4.000 arquitetura:inst\|entrada:ent\|registerSelector:rs\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700240369611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240369611 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240370025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240370071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700240370174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 13:59:30 2023 " "Processing ended: Fri Nov 17 13:59:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700240370174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700240370174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700240370174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240370174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700240371052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700240371062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 13:59:30 2023 " "Processing started: Fri Nov 17 13:59:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700240371062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700240371062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proj1 -c proj1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700240371062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700240371377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj1_7_1200mv_85c_slow.vho C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/ simulation " "Generated file proj1_7_1200mv_85c_slow.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700240371994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj1_7_1200mv_0c_slow.vho C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/ simulation " "Generated file proj1_7_1200mv_0c_slow.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700240372398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj1_min_1200mv_0c_fast.vho C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/ simulation " "Generated file proj1_min_1200mv_0c_fast.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700240372805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj1.vho C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/ simulation " "Generated file proj1.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700240373186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj1_7_1200mv_85c_vhd_slow.sdo C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/ simulation " "Generated file proj1_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700240373485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj1_7_1200mv_0c_vhd_slow.sdo C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/ simulation " "Generated file proj1_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700240373809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj1_min_1200mv_0c_vhd_fast.sdo C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/ simulation " "Generated file proj1_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700240374112 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj1_vhd.sdo C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/ simulation " "Generated file proj1_vhd.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700240374420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700240374498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 13:59:34 2023 " "Processing ended: Fri Nov 17 13:59:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700240374498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700240374498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700240374498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700240374498 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700240375128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700240479210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700240479210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 14:01:19 2023 " "Processing started: Fri Nov 17 14:01:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700240479210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700240479210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp proj1 -c proj1 --netlist_type=sgate " "Command: quartus_npp proj1 -c proj1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700240479210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1700240479333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700240479770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 14:01:19 2023 " "Processing ended: Fri Nov 17 14:01:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700240479770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700240479770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700240479770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700240479770 ""}
