{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "disable iff(~resetn)",
    "logical expression": "seen == (seq_q == init)",
    "Signals": ["seen", "seq_q", "init"],
    "Signal Explanations": {
      "seen": "output signal indicating whether the current sequence equals the initialization sequence",
      "seq_q": "register storing the current sequence bits",
      "init": "initialization sequence to be detected"
    },
    "Logical Operators": ["=="],
    "Logical Operators Explanation": {
      "==": "equal"
    },
    "Assertion Explaination": "the output is asserted whenever a specified target sequence is detected on the input"
  }
}