GowinSynthesis start
Running parser ...
Analyzing VHDL file 'G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd'
Analyzing entity 'nblogic'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":7)
Analyzing architecture 'behavior'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":36)
Analyzing VHDL file 'G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd'
Analyzing entity 'regn'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":7)
Analyzing architecture 'behavioral'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":14)
Analyzing entity 'mmu2'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":32)
Analyzing architecture 'behavioral'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":53)
Analyzing VHDL file 'G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\OSC\cpu_osc.vhd'
Analyzing entity 'cpu_osc'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\OSC\cpu_osc.vhd":12)
Analyzing architecture 'behavioral'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\OSC\cpu_osc.vhd":18)
Analyzing VHDL file 'G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\clk50.vhd'
Analyzing entity 'clock_divider'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\clk50.vhd":5)
Analyzing architecture 'bhv'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\clk50.vhd":14)
Processing 'NBLOGIC(behavior)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":7)
Processing 'CPU_OSC(Behavioral)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\OSC\cpu_osc.vhd":12)
Processing 'Clock_Divider(bhv)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\clk50.vhd":5)
Processing 'MMU2(behavioral)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":32)
Processing 'regn(behavioral)'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\NBMMU.vhd":7)
WARN  (EX4160) : Latch inferred for net 'ENABLEREG[7]'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":237)
WARN  (EX4160) : Latch inferred for net 'COPCTL[7]'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":245)
WARN  (EX4160) : Latch inferred for net 'COPCTL2[7]'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":247)
WARN  (EX4160) : Latch inferred for net 'KBce'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":266)
WARN  (EX4160) : Latch inferred for net 'I2Cce'("G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\MainLogic.vhd":267)
NOTE  (EX0101) : Current top module is "NBLOGIC"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic.vg" completed
[100%] Generate report file "G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic_syn.rpt.html" completed
GowinSynthesis finish
