Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  6 12:24:13 2019
| Host         : picosec running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.493        0.000                      0                 1686        0.075        0.000                      0                 1686        0.540        0.000                       0                   669  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk                 {0.000 4.000}        8.000           125.000         
  clk_out1_pxl_clk_gen  {0.000 6.737}        13.474          74.219          
    CLKFBIN             {0.000 6.737}        13.474          74.219          
    PixelClkIO          {0.000 6.737}        13.474          74.219          
    SerialClkIO         {0.000 1.347}        2.695           371.094         
  clkfbout_pxl_clk_gen  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_pxl_clk_gen        0.493        0.000                      0                 1644        0.122        0.000                      0                 1644        3.737        0.000                       0                   643  
    CLKFBIN                                                                                                                                                              12.225        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           11.318        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           0.540        0.000                       0                    10  
  clkfbout_pxl_clk_gen                                                                                                                                                   13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pxl_clk_gen  PixelClkIO                  7.828        0.000                      0                   38        0.075        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_pxl_clk_gen  clk_out1_pxl_clk_gen       11.879        0.000                      0                    4        0.430        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  clk_out1_pxl_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[2].DataEncoder/rgb_data[0]
    SLICE_X34Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X34Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X34Y69         FDSE (Setup_fdse_C_S)       -0.524    10.631    hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[2].DataEncoder/rgb_data[0]
    SLICE_X34Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X34Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X34Y69         FDSE (Setup_fdse_C_S)       -0.524    10.631    hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.761ns  (logic 7.742ns (60.669%)  route 5.019ns (39.331%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 f  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.641    10.087    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y69         LUT3 (Prop_lut3_I1_O)        0.124    10.211 r  timing_inst/pDataOut_1[3]_i_1/O
                         net (fo=1, routed)           0.331    10.542    hdmi_controller/DataEncoders[1].DataEncoder/D[2]
    SLICE_X35Y70         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X35Y70         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism             -0.367    11.232    
                         clock uncertainty           -0.076    11.156    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)       -0.081    11.075    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.075    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[0].DataEncoder/rgb_data[5]
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X35Y69         FDSE (Setup_fdse_C_S)       -0.429    10.726    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[1].DataEncoder/rgb_data[0]
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X35Y69         FDSE (Setup_fdse_C_S)       -0.429    10.726    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[1].DataEncoder/rgb_data[0]
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X35Y69         FDSE (Setup_fdse_C_S)       -0.429    10.726    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[1].DataEncoder/rgb_data[0]
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X35Y69         FDSE (Setup_fdse_C_S)       -0.429    10.726    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[2].DataEncoder/rgb_data[0]
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X35Y69         FDSE (Setup_fdse_C_S)       -0.429    10.726    hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[2].DataEncoder/rgb_data[0]
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X35Y69         FDSE (Setup_fdse_C_S)       -0.429    10.726    hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 7.742ns (62.648%)  route 4.616ns (37.352%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 11.600 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.647    -2.219    timing_inst/clk_out1
    SLICE_X34Y70         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.478    -1.741 r  timing_inst/hpos_cnt_reg[2]/Q
                         net (fo=40, routed)          0.736    -1.006    timing_inst/hcount[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.301    -0.705 r  timing_inst/red_data3__0_i_12/O
                         net (fo=1, routed)           0.000    -0.705    timing_inst/red_data3__0_i_12_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.325 r  timing_inst/red_data3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.325    timing_inst/red_data3__0_i_3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.208 r  timing_inst/red_data3__0_i_2/CO[3]
                         net (fo=1, routed)           0.009    -0.199    timing_inst/red_data3__0_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.040 r  timing_inst/red_data3__0_i_1/O[2]
                         net (fo=4, routed)           0.705     0.745    timing_inst_n_40
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213     4.958 r  red_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.960    red_data3__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     6.478 r  red_data2__0/P[20]
                         net (fo=1, routed)           1.146     7.624    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_1[20]
    SLICE_X35Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47/O
                         net (fo=1, routed)           1.188     8.935    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_47_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.059 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13/O
                         net (fo=1, routed)           0.263     9.322    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.124     9.446 f  hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1[6]_i_3/O
                         net (fo=31, routed)          0.201     9.647    timing_inst/pDataOut_1_reg[3]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.771 r  timing_inst/pDataOut_1[7]_i_1/O
                         net (fo=10, routed)          0.368    10.139    hdmi_controller/DataEncoders[2].DataEncoder/rgb_data[0]
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.476    11.600    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X35Y69         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism             -0.368    11.231    
                         clock uncertainty           -0.076    11.155    
    SLICE_X35Y69         FDSE (Setup_fdse_C_S)       -0.429    10.726    hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_out1
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.217    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_out1
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075    -0.338    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.579    -0.429    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.288 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.232    hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.847    -0.195    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.429    
    SLICE_X43Y70         FDPE (Hold_fdpe_C_D)         0.075    -0.354    hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.194    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y48         FDPE (Hold_fdpe_C_D)         0.060    -0.353    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.577    -0.431    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X36Y70         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.290 f  hdmi_controller/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=3, routed)           0.098    -0.193    hdmi_controller/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X37Y70         LUT5 (Prop_lut5_I1_O)        0.045    -0.148 r  hdmi_controller/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    hdmi_controller/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.845    -0.197    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X37Y70         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism             -0.222    -0.418    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.092    -0.326    hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.587    -0.421    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X42Y92         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.082    -0.175    hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.130 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.130    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X43Y92         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.857    -0.185    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X43Y92         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.224    -0.408    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.091    -0.317    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.584    -0.424    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y84         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.136    -0.147    hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I4_O)        0.045    -0.102 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.852    -0.190    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y84         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.221    -0.410    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.121    -0.289    hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 timing_inst/vpos_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/vpos_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.423%)  route 0.152ns (44.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.555    -0.453    timing_inst/clk_out1
    SLICE_X35Y65         FDRE                                         r  timing_inst/vpos_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  timing_inst/vpos_cnt_reg[0]/Q
                         net (fo=24, routed)          0.152    -0.160    timing_inst/vcount[0]
    SLICE_X34Y65         LUT5 (Prop_lut5_I1_O)        0.048    -0.112 r  timing_inst/vpos_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    timing_inst/p_0_in__0[4]
    SLICE_X34Y65         FDRE                                         r  timing_inst/vpos_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.823    -0.219    timing_inst/clk_out1
    SLICE_X34Y65         FDRE                                         r  timing_inst/vpos_cnt_reg[4]/C
                         clock pessimism             -0.222    -0.440    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.131    -0.309    timing_inst/vpos_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.192    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.098    -0.094 r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.094    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.293    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 timing_inst/vpos_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/vpos_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.028%)  route 0.152ns (44.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.555    -0.453    timing_inst/clk_out1
    SLICE_X35Y65         FDRE                                         r  timing_inst/vpos_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  timing_inst/vpos_cnt_reg[0]/Q
                         net (fo=24, routed)          0.152    -0.160    timing_inst/vcount[0]
    SLICE_X34Y65         LUT4 (Prop_lut4_I1_O)        0.045    -0.115 r  timing_inst/vpos_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    timing_inst/p_0_in__0[3]
    SLICE_X34Y65         FDRE                                         r  timing_inst/vpos_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.823    -0.219    timing_inst/clk_out1
    SLICE_X34Y65         FDRE                                         r  timing_inst/vpos_cnt_reg[3]/C
                         clock pessimism             -0.222    -0.440    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.121    -0.319    timing_inst/vpos_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.213ns (59.469%)  route 0.145ns (40.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.586    -0.422    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X38Y95         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.258 r  hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.113    hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X38Y96         LUT4 (Prop_lut4_I3_O)        0.049    -0.064 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.064    hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X38Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.856    -0.186    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X38Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.131    -0.275    hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pxl_clk_gen
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.474      11.318     BUFGCTRL_X0Y16  pixel_clock_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X36Y72    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X36Y72    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X40Y76    slow_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X34Y70    timing_inst/hpos_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X40Y77    counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X41Y78    counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X41Y78    counter_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        13.474      39.159     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X36Y72    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X36Y72    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X40Y76    slow_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X40Y77    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X41Y78    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X41Y78    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X41Y78    counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X41Y79    counter_reg[13]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X36Y72    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X36Y72    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X35Y75    timing_inst/hpos_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X36Y73    hdmi_controller/DataEncoders[0].DataEncoder/pC1_1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X37Y72    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X37Y72    hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X35Y95    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X34Y96    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.474      39.159     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0   hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y74    hdmi_controller/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y73    hdmi_controller/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y92    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y91    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y98    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y97    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y96    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y95    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1   hdmi_controller/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y74    hdmi_controller/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y73    hdmi_controller/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y92    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y91    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y98    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y97    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y96    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y95    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.695       1.446      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.695       157.305    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pxl_clk_gen
  To Clock:  clkfbout_pxl_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pxl_clk_gen
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17  pixel_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 0.419ns (5.602%)  route 7.061ns (94.398%))
  Logic Levels:           0  
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.727    -2.139    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419    -1.720 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.061     5.341    hdmi_controller/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.169    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.419ns (5.707%)  route 6.922ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.727    -2.139    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419    -1.720 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.922     5.202    hdmi_controller/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.169    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.419ns (5.825%)  route 6.774ns (94.175%))
  Logic Levels:           0  
  Clock Path Skew:        3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.950 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.727    -2.139    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419    -1.720 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.774     5.054    hdmi_controller/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    14.950    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.433    
                         clock uncertainty           -0.241    14.192    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.168    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.419ns (5.948%)  route 6.626ns (94.052%))
  Logic Levels:           0  
  Clock Path Skew:        3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.950 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.727    -2.139    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419    -1.720 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.626     4.906    hdmi_controller/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    14.950    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.433    
                         clock uncertainty           -0.241    14.192    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.168    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.419ns (6.033%)  route 6.526ns (93.967%))
  Logic Levels:           0  
  Clock Path Skew:        3.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.949 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.727    -2.139    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419    -1.720 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.526     4.806    hdmi_controller/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    14.949    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.432    
                         clock uncertainty           -0.241    14.191    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.167    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.504ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 0.419ns (6.160%)  route 6.383ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        3.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.949 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.727    -2.139    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419    -1.720 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.383     4.663    hdmi_controller/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    14.949    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.432    
                         clock uncertainty           -0.241    14.191    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.167    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  8.504    

Slack (MET) :             9.142ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 0.419ns (6.811%)  route 5.733ns (93.189%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 14.937 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.727    -2.139    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419    -1.720 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.733     4.013    hdmi_controller/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    14.937    hdmi_controller/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.420    
                         clock uncertainty           -0.241    14.179    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.155    hdmi_controller/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  9.142    

Slack (MET) :             9.145ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.419ns (6.814%)  route 5.730ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 14.937 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.727    -2.139    hdmi_controller/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y70         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.419    -1.720 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.730     4.010    hdmi_controller/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    14.937    hdmi_controller/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.420    
                         clock uncertainty           -0.241    14.179    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.155    hdmi_controller/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  9.145    

Slack (MET) :             9.779ns  (required time - arrival time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.478ns (8.319%)  route 5.268ns (91.681%))
  Logic Levels:           0  
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.738    -2.128    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X38Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.478    -1.650 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.268     3.618    hdmi_controller/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.796    13.397    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                  9.779    

Slack (MET) :             9.862ns  (required time - arrival time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.518ns (8.880%)  route 5.316ns (91.120%))
  Logic Levels:           0  
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.738    -2.128    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X38Y96         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDSE (Prop_fdse_C_Q)         0.518    -1.610 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.316     3.705    hdmi_controller/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    13.568    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  9.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.418ns (10.178%)  route 3.689ns (89.822%))
  Logic Levels:           0  
  Clock Path Skew:        3.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.792ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.558    -1.792    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y85         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.418    -1.374 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.689     2.315    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.164ns (7.338%)  route 2.071ns (92.662%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.588    -0.420    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X42Y94         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.256 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.071     1.815    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     1.257    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.291    
                         clock uncertainty            0.241     1.532    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.551    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.367ns (8.491%)  route 3.955ns (91.509%))
  Logic Levels:           0  
  Clock Path Skew:        3.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.794ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.556    -1.794    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y83         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDSE (Prop_fdse_C_Q)         0.367    -1.427 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.955     2.528    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.148ns (6.668%)  route 2.072ns (93.332%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.583    -0.425    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y83         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDSE (Prop_fdse_C_Q)         0.148    -0.277 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.072     1.794    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.256    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.290    
                         clock uncertainty            0.241     1.531    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     1.497    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.164ns (7.189%)  route 2.117ns (92.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.588    -0.420    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X42Y94         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.256 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.117     1.861    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     1.257    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.291    
                         clock uncertainty            0.241     1.532    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.551    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.164ns (7.179%)  route 2.121ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.586    -0.422    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X38Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.258 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.121     1.862    hdmi_controller/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     1.258    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.292    
                         clock uncertainty            0.241     1.533    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.552    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.141ns (6.169%)  route 2.145ns (93.831%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.584    -0.424    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y85         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.145     1.861    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.256    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.290    
                         clock uncertainty            0.241     1.531    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.550    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.164ns (7.149%)  route 2.130ns (92.851%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.584    -0.424    hdmi_controller/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y84         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.260 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.130     1.870    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.256    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.290    
                         clock uncertainty            0.241     1.531    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.550    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.164ns (7.145%)  route 2.131ns (92.855%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.586    -0.422    hdmi_controller/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X38Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.258 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.131     1.873    hdmi_controller/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     1.258    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.292    
                         clock uncertainty            0.241     1.533    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.552    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.141ns (6.128%)  route 2.160ns (93.872%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.587    -0.421    hdmi_controller/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X43Y92         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.160     1.880    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     1.257    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.291    
                         clock uncertainty            0.241     1.532    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.551    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  clk_out1_pxl_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       11.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.146    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDPE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.364    11.340    
                         clock uncertainty           -0.076    11.264    
    SLICE_X42Y47         FDPE (Recov_fdpe_C_PRE)     -0.532    10.732    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.146    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.364    11.340    
                         clock uncertainty           -0.076    11.264    
    SLICE_X42Y47         FDCE (Recov_fdce_C_CLR)     -0.532    10.732    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.146    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.364    11.340    
                         clock uncertainty           -0.076    11.264    
    SLICE_X42Y47         FDCE (Recov_fdce_C_CLR)     -0.490    10.774    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.146    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.364    11.340    
                         clock uncertainty           -0.076    11.264    
    SLICE_X42Y47         FDCE (Recov_fdce_C_CLR)     -0.490    10.774    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                 11.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.087    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.220    -0.397    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.120    -0.517    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.087    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.220    -0.397    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.120    -0.517    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.087    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.220    -0.397    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.120    -0.517    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.087    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDPE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=641, routed)         0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/clk_out1
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.220    -0.397    
    SLICE_X42Y47         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.521    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.434    





