`include "defines.v"

module pc_reg (
    input clk, //æ—¶é’Ÿä¿¡å·
    input reset, //ä¸?1æ—¶ä½ä½å¤ä½?

    input jump, //pcç«‹å³æ•°è·³è½? 0:pc+4 | 1:imm

    input [31:0] pc_imm, //32ä½ç«‹å³æ•°

    output reg [31:0] instr, //æŒ‡ä»¤å¯„å­˜å™?

    output reg [31:0] pc_current //å½“å‰pcå€?
);
reg Re = 1'b1;
reg We = 1'b0;
reg [2:0] funct3 = 3'b010;
wire [31:0] out_data = 32'b0;
reg [31:0] w_addr = 32'b0;
reg [31:0] w_data = 32'b0;

Mem instruc_menmory(
    clk,
    reset,
    
    Re,
    We,
    funct3,
    
    pc_current,
    w_addr,
    w_data,

    out_data
);

always @(posedge clk) begin // åœ¨å‘¨æœŸçš„ä¸Šå‡è¾¹æˆ–ä¸‹é™è¾¹æ²¿
    if (reset)
        pc_current <= 32'b0;
    else if (jump)
        pc_current <= pc_imm;
    else
        pc_current <= pc_current + 32'h4;
    instr <= out_data;
end

endmodule