// Seed: 1793653932
`define pp_8 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  inout id_4;
  output id_3;
  input id_2;
  inout id_1;
  reg id_8;
  assign id_8 = id_4;
  reg id_9;
  always @(posedge 1) begin
    id_8 <= id_9;
    id_3 = id_7 ^ 1 ^ id_7;
  end
  logic id_10 = 1;
endmodule
