
---------- Begin Simulation Statistics ----------
final_tick                                83589984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 325816                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656044                       # Number of bytes of host memory used
host_op_rate                                   330101                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   306.92                       # Real time elapsed on the host
host_tick_rate                              272349377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101315146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083590                       # Number of seconds simulated
sim_ticks                                 83589984000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101315146                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.671800                       # CPI: cycles per instruction
system.cpu.discardedOps                        415314                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36001387                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598158                       # IPC: instructions per cycle
system.cpu.numCycles                        167179968                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41355305     40.82%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::MemRead               47143133     46.53%     87.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12816457     12.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315146                       # Class of committed instruction
system.cpu.tickCycles                       131178581                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        384712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       750823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          682                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1503155                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            682                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 5466197                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4425939                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            158680                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2788824                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2784575                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.847642                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  120966                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                458                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          202                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57616176                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57616176                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57616535                       # number of overall hits
system.cpu.dcache.overall_hits::total        57616535                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       776167                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         776167                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       867382                       # number of overall misses
system.cpu.dcache.overall_misses::total        867382                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26239970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26239970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26239970000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26239970000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58392343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58392343                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58483917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58483917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013292                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013292                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33807.118829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33807.118829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30251.918993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30251.918993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       654300                       # number of writebacks
system.cpu.dcache.writebacks::total            654300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70384                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70384                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       751421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       751421                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20681167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20681167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24249010000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24249010000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012848                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29302.444236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29302.444236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32270.870790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32270.870790                       # average overall mshr miss latency
system.cpu.dcache.replacements                 750398                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45178668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45178668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       406276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        406276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7246840500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7246840500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45584944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45584944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17837.235032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17837.235032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       398507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       398507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6440493000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6440493000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16161.555506                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16161.555506                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12437508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12437508                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       369891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       369891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18993129500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18993129500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51347.909249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51347.909249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       307276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       307276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14240674000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14240674000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46344.895143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46344.895143                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          359                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           359                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3567843000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3567843000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78177.023533                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78177.023533                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.425475                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58368032                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            751422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.676768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.425475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          627                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117719408                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117719408                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37054166                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           48249867                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          12325554                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     14473556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14473556                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14473556                       # number of overall hits
system.cpu.icache.overall_hits::total        14473556                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            913                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          913                       # number of overall misses
system.cpu.icache.overall_misses::total           913                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67863000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67863000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67863000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67863000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14474469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14474469                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14474469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14474469                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74329.682366                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74329.682366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74329.682366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74329.682366                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          422                       # number of writebacks
system.cpu.icache.writebacks::total               422                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          913                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66950000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66950000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73329.682366                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73329.682366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73329.682366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73329.682366                       # average overall mshr miss latency
system.cpu.icache.replacements                    422                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14473556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14473556                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           913                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67863000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67863000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14474469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14474469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74329.682366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74329.682366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73329.682366                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73329.682366                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.647548                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14474469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15853.744797                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.647548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28949851                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28949851                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83589984000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101315146                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   85                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               543284                       # number of demand (read+write) hits
system.l2.demand_hits::total                   543369                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  85                       # number of overall hits
system.l2.overall_hits::.cpu.data              543284                       # number of overall hits
system.l2.overall_hits::total                  543369                       # number of overall hits
system.l2.demand_misses::.cpu.inst                828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             208138                       # number of demand (read+write) misses
system.l2.demand_misses::total                 208966                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               828                       # number of overall misses
system.l2.overall_misses::.cpu.data            208138                       # number of overall misses
system.l2.overall_misses::total                208966                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17379150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17443788000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64638000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17379150000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17443788000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           751422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               752335                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          751422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              752335                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.906900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.276992                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277757                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.276992                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277757                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78065.217391                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83498.207920                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83476.680417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78065.217391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83498.207920                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83476.680417                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117536                       # number of writebacks
system.l2.writebacks::total                    117536                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        208129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            208956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       208129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56311500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15296992500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15353304000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56311500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15296992500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15353304000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.276980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.276980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277743                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68091.293833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73497.650496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73476.253374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68091.293833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73497.650496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73476.253374                       # average overall mshr miss latency
system.l2.replacements                         176438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       654300                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           654300                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       654300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       654300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          402                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              402                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          402                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          402                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            166663                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                166663                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12028475500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12028475500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        307276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            307276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.457611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.457611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85543.125458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85543.125458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10622345500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10622345500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.457611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.457611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75543.125458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75543.125458                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64638000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64638000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78065.217391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78065.217391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56311500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56311500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68091.293833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68091.293833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        376621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            376621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        67525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5350674500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5350674500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       444146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        444146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.152033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79239.903739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79239.903739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        67516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4674647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4674647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.152013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.152013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69237.617750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69237.617750                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31907.255052                       # Cycle average of tags in use
system.l2.tags.total_refs                     1502851                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    209206                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.183594                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      73.786391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       114.364588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31719.104073                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973732                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22396                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12232094                       # Number of tag accesses
system.l2.tags.data_accesses                 12232094                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    117536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    208074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002744512500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7031                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7031                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546928                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110627                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      208956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117536                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208956                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117536                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     55                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.710852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.517078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.924154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6870     97.71%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.48%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          125      1.78%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7031                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.714123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.685173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4594     65.34%     65.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      0.71%     66.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2193     31.19%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              191      2.72%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7031                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13373184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7522304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83588264000                       # Total gap between requests
system.mem_ctrls.avgGap                     256019.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13316736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7521088                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 633185.908972060541                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 159310187.210946232080                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 89975947.357520729303                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          827                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       208129                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       117536                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22434750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6755087750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1989144622250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27127.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32456.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16923705.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13320256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13373184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7522304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7522304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          827                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       208129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         208956                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       117536                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        117536                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       633186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    159352298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159985483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       633186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       633186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     89990495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        89990495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     89990495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       633186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    159352298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       249975978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               208901                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              117517                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7365                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2860628750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1044505000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6777522500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13693.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32443.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141484                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71064                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       113868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.463519                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.133790                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.118928                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76478     67.16%     67.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16253     14.27%     81.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2680      2.35%     83.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1563      1.37%     85.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8684      7.63%     92.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          594      0.52%     93.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1332      1.17%     94.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          615      0.54%     95.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5669      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       113868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13369664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7521088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.943373                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               89.975947                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       409807440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       217814025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      754469520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     310532580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6598160400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21696444090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13827864480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43815092535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.166777                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35724108250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2791100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45074775750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       403224360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       214315035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      737083620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     302906160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6598160400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  20669451720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14692700160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43617841455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.807032                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37984163500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2791100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  42814720500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117536                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58220                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140613                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68343                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       593668                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 593668                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20895488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20895488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            208956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  208956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              208956                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           890761500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1116206000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            445059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       771836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           307276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          307276                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       444146                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2248                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2253242                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2255490                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        85440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     89966208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               90051648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          176438                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7522304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           928773                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032449                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 927794     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    979      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             928773                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83589984000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1406299500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1369999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1127137491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
