add w20, w20, #0xdcb, lsl #0
sub w24, w24, #0xcfd, lsl #12
orn x26, x20, x24, lsl #0
and x0, x0, x0
