
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036981                       # Number of seconds simulated
sim_ticks                                 36981059949                       # Number of ticks simulated
final_tick                               563947423134                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 270914                       # Simulator instruction rate (inst/s)
host_op_rate                                   341560                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3028886                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908920                       # Number of bytes of host memory used
host_seconds                                 12209.46                       # Real time elapsed on the host
sim_insts                                  3307707939                       # Number of instructions simulated
sim_ops                                    4170265948                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2397568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1164800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       480384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4048384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1549056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1549056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18731                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3753                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31628                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12102                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12102                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64832322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31497204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12990001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109471822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44996                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152294                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41887820                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41887820                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41887820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64832322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31497204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12990001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151359642                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88683598                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31093277                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25269889                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2116918                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12919803                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12139431                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277753                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89563                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31170439                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172385794                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31093277                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15417184                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37916134                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11390077                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7203115                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15265692                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85515397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.490739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47599263     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3324929      3.89%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2692314      3.15%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548769      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1784240      2.09%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2272174      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1641099      1.92%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924637      1.08%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18727972     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85515397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350609                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943830                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32611323                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7011023                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36461354                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248047                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9183648                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310696                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42377                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206133053                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81175                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9183648                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35000184                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1474374                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2002897                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34263491                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3590801                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198883155                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33762                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1489340                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2011                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278382865                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928486135                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928486135                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107687316                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41020                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23223                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9849533                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18557348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9451689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147314                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2633758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188076931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149423489                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292402                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64961435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198352903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6478                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85515397                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747328                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887991                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30178594     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18361477     21.47%     56.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11750112     13.74%     70.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8859916     10.36%     80.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7674132      8.97%     89.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3945561      4.61%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3387175      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632783      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       725647      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85515397                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873456     70.92%     70.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            11      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179474     14.57%     85.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178588     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124483211     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127808      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14819061      9.92%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7976875      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149423489                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684906                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1231529                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385886305                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253078537                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145620038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150655018                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       562646                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7323380                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2765                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          629                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425913                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9183648                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         608105                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81699                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188116477                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       404315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18557348                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9451689                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23012                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          629                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1261288                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1196271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457559                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147046427                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13913115                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377061                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21669591                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20746287                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7756476                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658102                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145716345                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145620038                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94909194                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267948048                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642018                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354207                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65307858                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2121912                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76331749                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30113402     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20960794     27.46%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533876     11.18%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4796098      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3904984      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1572864      2.06%     91.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1871066      2.45%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947377      1.24%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3631288      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76331749                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3631288                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260817754                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385424093                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3168201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886836                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886836                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127604                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127604                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661510364                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201209718                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190200358                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88683598                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31933718                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25991700                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2132815                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13605202                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12585522                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3287196                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94356                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35294010                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174410903                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31933718                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15872718                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36647852                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10947133                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5854297                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17252948                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       857521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86574046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.481253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49926194     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1980682      2.29%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2576450      2.98%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3880810      4.48%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3770830      4.36%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2867052      3.31%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1704463      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2549755      2.95%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17317810     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86574046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360086                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966665                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36460718                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5733287                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35325775                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       276658                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8777606                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5405037                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208651192                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1332                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8777606                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38396521                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1064147                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1853786                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33621120                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2860859                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202562074                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          841                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1237387                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       897248                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    282252135                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    943363951                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    943363951                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175510650                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106741455                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42963                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24249                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8086372                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18775577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9949005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       193037                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3303339                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188273342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40800                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151657954                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281431                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61214806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    186174093                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6532                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86574046                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751772                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896588                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30232411     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18988199     21.93%     56.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12263692     14.17%     71.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8350963      9.65%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7811191      9.02%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4172922      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3068511      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       920214      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       765943      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86574046                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         746454     69.22%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153384     14.22%     83.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178609     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126193325     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2143408      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17133      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14975221      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8328867      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151657954                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710102                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1078453                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391249831                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249529805                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147404616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152736407                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       513925                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7193354                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          897                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2525133                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          390                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8777606                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         627881                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100873                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188314147                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1289457                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18775577                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9949005                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23666                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         76436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          897                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1306225                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1201490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2507715                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148759898                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14097537                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2898049                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22243241                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20837101                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8145704                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677423                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147443817                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147404616                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94711919                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265954935                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662141                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102788937                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126332021                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61982452                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2168045                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77796440                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623879                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150555                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30133182     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22291607     28.65%     67.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8208400     10.55%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4703148      6.05%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3922270      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1942070      2.50%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1913826      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       823712      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3858225      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77796440                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102788937                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126332021                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19006091                       # Number of memory references committed
system.switch_cpus1.commit.loads             11582219                       # Number of loads committed
system.switch_cpus1.commit.membars              17134                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18118863                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113871293                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2577704                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3858225                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262252688                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385411091                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2109552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102788937                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126332021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102788937                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862774                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862774                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159052                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159052                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669434987                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203589173                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192721043                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34268                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88683598                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33278098                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27152365                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2222266                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14072296                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13108230                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3444163                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97542                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34485834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             180772744                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33278098                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16552393                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39188820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11591015                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5363990                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16791778                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       859563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88389082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49200262     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3222871      3.65%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4798330      5.43%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3340194      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2336641      2.64%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2279187      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1385801      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2953645      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18872151     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88389082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375245                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038401                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35460448                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5607996                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37425194                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       545334                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9350109                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5603448                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          450                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     216542044                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1687                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9350109                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37446094                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516179                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2221935                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35944428                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2910333                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     210114031                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1215289                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       989400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    294739738                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    978083486                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    978083486                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181421137                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       113318559                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37833                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18082                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8635166                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19269761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9858827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116881                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3124437                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195796964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36105                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156413179                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       311417                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65274086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    199761850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88389082                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769598                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915729                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31748969     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17576924     19.89%     55.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12846536     14.53%     70.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8465991      9.58%     79.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8502245      9.62%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4094976      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3641565      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683048      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       828828      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88389082                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         852813     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169579     14.15%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176095     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130841280     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1974986      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18023      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15371269      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8207621      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156413179                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763722                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1198487                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007662                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    402725340                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261107559                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152084455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157611666                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       488367                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7481005                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6586                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          405                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2362096                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9350109                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         266548                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51133                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195833074                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       675938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19269761                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9858827                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18081                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43353                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          405                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1353381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1209506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2562887                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153534976                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14361095                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2878199                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22370221                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21817655                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8009126                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731267                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152150200                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152084455                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98543085                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        280016732                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714911                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351919                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105483705                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130023869                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65809410                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2240064                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79038973                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173433                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30374280     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22569787     28.56%     66.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8527291     10.79%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4772081      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4051019      5.13%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1809159      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1734165      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1181132      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4020059      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79038973                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105483705                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130023869                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19285487                       # Number of memory references committed
system.switch_cpus2.commit.loads             11788756                       # Number of loads committed
system.switch_cpus2.commit.membars              18024                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18865055                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117055043                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2689316                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4020059                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           270852193                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401022687                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 294516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105483705                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130023869                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105483705                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840733                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840733                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189439                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189439                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689553431                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211581011                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      198996528                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36048                       # number of misc regfile writes
system.l20.replacements                         18746                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727278                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28986                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.090664                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.383228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.340537                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3655.763423                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6329.512812                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023963                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000912                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357008                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.618116                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53903                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53903                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19869                       # number of Writeback hits
system.l20.Writeback_hits::total                19869                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53903                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53903                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53903                       # number of overall hits
system.l20.overall_hits::total                  53903                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18731                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18745                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18731                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18745                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18731                       # number of overall misses
system.l20.overall_misses::total                18745                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1606459                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2529271441                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2530877900                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1606459                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2529271441                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2530877900                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1606459                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2529271441                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2530877900                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72634                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19869                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19869                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72634                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72648                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72634                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72648                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257882                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258025                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257882                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258025                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257882                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258025                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 135031.308579                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 135016.158976                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 135031.308579                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 135016.158976                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 135031.308579                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 135016.158976                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3529                       # number of writebacks
system.l20.writebacks::total                     3529                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18731                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18745                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18731                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18745                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18731                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18745                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2352824144                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2354299062                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2352824144                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2354299062                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2352824144                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2354299062                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257882                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258025                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257882                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258025                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257882                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258025                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125611.240404                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125596.108936                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125611.240404                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125596.108936                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125611.240404                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125596.108936                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9113                       # number of replacements
system.l21.tagsinuse                     10239.981570                       # Cycle average of tags in use
system.l21.total_refs                          555237                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19353                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.689971                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          560.631624                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.256476                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3867.966125                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5804.127345                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054749                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000709                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.377731                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.566809                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44657                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44657                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26100                       # number of Writeback hits
system.l21.Writeback_hits::total                26100                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44657                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44657                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44657                       # number of overall hits
system.l21.overall_hits::total                  44657                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9096                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9109                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9100                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9113                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9100                       # number of overall misses
system.l21.overall_misses::total                 9113                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1657856                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1124802741                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1126460597                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       468750                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       468750                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1657856                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1125271491                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1126929347                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1657856                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1125271491                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1126929347                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53753                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53766                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26100                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26100                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53757                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53770                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53757                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53770                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169218                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169419                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169280                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169481                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169280                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169481                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 123659.052441                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 123664.573169                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 117187.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 117187.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 123656.207802                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 123661.730166                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 123656.207802                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 123661.730166                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6092                       # number of writebacks
system.l21.writebacks::total                     6092                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9096                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9109                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9100                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9113                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9100                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9113                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1039058383                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1040594421                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       430764                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       430764                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1039489147                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1041025185                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1039489147                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1041025185                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169218                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169419                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169280                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169481                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169280                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169481                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 114232.451957                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 114238.052585                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       107691                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       107691                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 114229.576593                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 114235.178865                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 114229.576593                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 114235.178865                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3770                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335608                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16058                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.899738                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.152883                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.999815                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1790.193161                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.552925                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9784.101217                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056409                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.145686                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000371                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.796232                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31077                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31077                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10187                       # number of Writeback hits
system.l22.Writeback_hits::total                10187                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31077                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31077                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31077                       # number of overall hits
system.l22.overall_hits::total                  31077                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3753                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3770                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3753                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3770                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3753                       # number of overall misses
system.l22.overall_misses::total                 3770                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2350026                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    478728790                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      481078816                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2350026                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    478728790                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       481078816                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2350026                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    478728790                       # number of overall miss cycles
system.l22.overall_miss_latency::total      481078816                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34830                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34847                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10187                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10187                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34830                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34847                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34830                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34847                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107752                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108187                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107752                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108187                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107752                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108187                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 138236.823529                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127558.963496                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127607.112997                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 138236.823529                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127558.963496                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127607.112997                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 138236.823529                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127558.963496                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127607.112997                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2481                       # number of writebacks
system.l22.writebacks::total                     2481                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3753                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3770                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3753                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3770                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3753                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3770                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2190395                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    443375626                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    445566021                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2190395                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    443375626                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    445566021                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2190395                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    443375626                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    445566021                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107752                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108187                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107752                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108187                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107752                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108187                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128846.764706                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118138.989075                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118187.273475                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128846.764706                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118138.989075                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118187.273475                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128846.764706                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118138.989075                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118187.273475                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995953                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015273293                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042803.406439                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995953                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15265676                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15265676                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15265676                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15265676                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15265676                       # number of overall hits
system.cpu0.icache.overall_hits::total       15265676                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1940997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1940997                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1940997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1940997                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15265692                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15265692                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15265692                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15265692                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15265692                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15265692                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121312.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121312.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121312.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1638129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1638129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1638129                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 117009.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72634                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180557022                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72890                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2477.116504                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.518168                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.481832                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900462                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099538                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10564637                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10564637                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22662                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22662                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17557342                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17557342                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17557342                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17557342                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156064                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156064                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156064                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8817529771                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8817529771                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8817529771                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8817529771                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8817529771                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8817529771                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10720701                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10720701                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17713406                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17713406                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17713406                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17713406                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014557                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008811                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008811                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008811                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56499.447477                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56499.447477                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56499.447477                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56499.447477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56499.447477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56499.447477                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19869                       # number of writebacks
system.cpu0.dcache.writebacks::total            19869                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        83430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        83430                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83430                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83430                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72634                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72634                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72634                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2959641194                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2959641194                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2959641194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2959641194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2959641194                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2959641194                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004101                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004101                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40747.324862                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40747.324862                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40747.324862                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40747.324862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40747.324862                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40747.324862                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996570                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015407207                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2047191.949597                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996570                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17252931                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17252931                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17252931                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17252931                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17252931                       # number of overall hits
system.cpu1.icache.overall_hits::total       17252931                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283397                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283397                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283397                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283397                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283397                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283397                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17252948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17252948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17252948                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17252948                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17252948                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17252948                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 134317.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 134317.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 134317.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1671157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1671157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1671157                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128550.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53757                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173832779                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54013                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3218.350749                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.210872                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.789128                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10727258                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10727258                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7383661                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7383661                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18124                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18124                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17134                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17134                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18110919                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18110919                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18110919                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18110919                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       135720                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       135720                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4907                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4907                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140627                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140627                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140627                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140627                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6587595582                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6587595582                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    503739595                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    503739595                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7091335177                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7091335177                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7091335177                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7091335177                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10862978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10862978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7388568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7388568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18251546                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18251546                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18251546                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18251546                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012494                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000664                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000664                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007705                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007705                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007705                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007705                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48538.134262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48538.134262                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 102657.345629                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102657.345629                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50426.555192                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50426.555192                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50426.555192                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50426.555192                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1732659                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 82507.571429                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26100                       # number of writebacks
system.cpu1.dcache.writebacks::total            26100                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81967                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81967                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4903                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4903                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        86870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        86870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        86870                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        86870                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53753                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53757                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53757                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1500021140                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1500021140                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       472750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       472750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1500493890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1500493890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1500493890                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1500493890                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27905.812513                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27905.812513                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 118187.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118187.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27912.530275                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27912.530275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27912.530275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27912.530275                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.999810                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018088044                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198894.263499                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.999810                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025641                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740384                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16791758                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16791758                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16791758                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16791758                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16791758                       # number of overall hits
system.cpu2.icache.overall_hits::total       16791758                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2818524                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2818524                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2818524                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2818524                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2818524                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2818524                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16791778                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16791778                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16791778                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16791778                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16791778                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16791778                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 140926.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 140926.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 140926.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 140926.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 140926.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 140926.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2368304                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2368304                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2368304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2368304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2368304                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2368304                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       139312                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       139312                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       139312                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       139312                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       139312                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       139312                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34830                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164799117                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35086                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4697.004988                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.122787                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.877213                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902823                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097177                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10932836                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10932836                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7460684                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7460684                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18050                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18050                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18024                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18024                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18393520                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18393520                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18393520                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18393520                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70052                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70052                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70052                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70052                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70052                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70052                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2272508574                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2272508574                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2272508574                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2272508574                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2272508574                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2272508574                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11002888                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11002888                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7460684                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7460684                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18463572                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18463572                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18463572                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18463572                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006367                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006367                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003794                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003794                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003794                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32440.309684                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32440.309684                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32440.309684                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32440.309684                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32440.309684                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32440.309684                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10187                       # number of writebacks
system.cpu2.dcache.writebacks::total            10187                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35222                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35222                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35222                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34830                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34830                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34830                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34830                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34830                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34830                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    723556565                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    723556565                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    723556565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    723556565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    723556565                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    723556565                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20773.946741                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20773.946741                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20773.946741                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20773.946741                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20773.946741                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20773.946741                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
