; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-License-Identifier: LicenseRef-Proprietary

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64

define <4 x i32> @shufflevector_v4i32_v4i32_identity1(<4 x i32> %a) {
; X64-LABEL: <shufflevector_v4i32_v4i32_identity1>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    movapd xmmword ptr [rbp - 0x40], xmm0
; X64-NEXT:    mov eax, dword ptr [rbp - 0x40]
; X64-NEXT:    mov dword ptr [rbp - 0x50], eax
; X64-NEXT:    mov eax, dword ptr [rbp - 0x3c]
; X64-NEXT:    mov dword ptr [rbp - 0x4c], eax
; X64-NEXT:    mov eax, dword ptr [rbp - 0x38]
; X64-NEXT:    mov dword ptr [rbp - 0x48], eax
; X64-NEXT:    mov eax, dword ptr [rbp - 0x34]
; X64-NEXT:    mov dword ptr [rbp - 0x44], eax
; X64-NEXT:    movapd xmm0, xmmword ptr [rbp - 0x50]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <shufflevector_v4i32_v4i32_identity1>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w0, v0.s[0]
; ARM64-NEXT:    mov v1.s[0], w0
; ARM64-NEXT:    mov w0, v0.s[1]
; ARM64-NEXT:    mov v1.s[1], w0
; ARM64-NEXT:    mov w0, v0.s[2]
; ARM64-NEXT:    mov v1.s[2], w0
; ARM64-NEXT:    mov w0, v0.s[3]
; ARM64-NEXT:    mov v1.s[3], w0
; ARM64-NEXT:    mov v0.16b, v1.16b
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = shufflevector <4 x i32> %a, <4 x i32> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  ret <4 x i32> %r
}

define <4 x i32> @shufflevector_v4i32_v4i32_mix(<4 x i32> %a, <4 x i32> %b) {
; X64-LABEL: <shufflevector_v4i32_v4i32_mix>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x60
; X64-NEXT:    movapd xmmword ptr [rbp - 0x40], xmm0
; X64-NEXT:    mov eax, dword ptr [rbp - 0x40]
; X64-NEXT:    mov dword ptr [rbp - 0x60], eax
; X64-NEXT:    movapd xmmword ptr [rbp - 0x50], xmm1
; X64-NEXT:    mov eax, dword ptr [rbp - 0x4c]
; X64-NEXT:    mov dword ptr [rbp - 0x5c], eax
; X64-NEXT:    mov eax, dword ptr [rbp - 0x38]
; X64-NEXT:    mov dword ptr [rbp - 0x58], eax
; X64-NEXT:    mov eax, dword ptr [rbp - 0x44]
; X64-NEXT:    mov dword ptr [rbp - 0x54], eax
; X64-NEXT:    movapd xmm0, xmmword ptr [rbp - 0x60]
; X64-NEXT:    add rsp, 0x60
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <shufflevector_v4i32_v4i32_mix>:
; ARM64:         sub sp, sp, #0xd0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w0, v0.s[0]
; ARM64-NEXT:    mov v2.s[0], w0
; ARM64-NEXT:    mov w0, v1.s[1]
; ARM64-NEXT:    mov v2.s[1], w0
; ARM64-NEXT:    mov w0, v0.s[2]
; ARM64-NEXT:    mov v2.s[2], w0
; ARM64-NEXT:    mov w0, v1.s[3]
; ARM64-NEXT:    mov v2.s[3], w0
; ARM64-NEXT:    mov v0.16b, v2.16b
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xd0
; ARM64-NEXT:    ret
  %r = shufflevector <4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 0, i32 5, i32 2, i32 7>
  ret <4 x i32> %r
}


define <4 x i32> @shufflevector_v4i32_v4i32_mix_zero(<4 x i32> %a) {
; X64-LABEL: <shufflevector_v4i32_v4i32_mix_zero>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    movapd xmmword ptr [rbp - 0x40], xmm0
; X64-NEXT:    mov eax, dword ptr [rbp - 0x40]
; X64-NEXT:    mov dword ptr [rbp - 0x50], eax
; X64-NEXT:    mov eax, 0x0
; X64-NEXT:    mov dword ptr [rbp - 0x4c], eax
; X64-NEXT:    mov eax, dword ptr [rbp - 0x38]
; X64-NEXT:    mov dword ptr [rbp - 0x48], eax
; X64-NEXT:    mov eax, 0x0
; X64-NEXT:    mov dword ptr [rbp - 0x44], eax
; X64-NEXT:    movapd xmm0, xmmword ptr [rbp - 0x50]
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <shufflevector_v4i32_v4i32_mix_zero>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    mov w0, v0.s[0]
; ARM64-NEXT:    mov v1.s[0], w0
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    mov v1.s[1], w0
; ARM64-NEXT:    mov w0, v0.s[2]
; ARM64-NEXT:    mov v1.s[2], w0
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    mov v1.s[3], w0
; ARM64-NEXT:    mov v0.16b, v1.16b
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = shufflevector <4 x i32> %a, <4 x i32> zeroinitializer, <4 x i32> <i32 0, i32 5, i32 2, i32 7>
  ret <4 x i32> %r
}

