;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD @12, @10
	SPL <121, @107
	SPL <121, @107
	JMP @13, 6
	ADD 271, 60
	SUB -7, <-120
	SUB @1, @2
	SUB @1, @2
	SUB @1, <-1
	DJN -1, @-20
	SUB #12, @1
	SLT 30, 909
	SUB #12, @1
	SUB #12, @1
	SUB @1, @2
	CMP @1, @2
	SPL -0, <123
	DJN <121, 103
	SUB -7, <-120
	ADD #270, 0
	SUB @121, 106
	ADD 30, 9
	SLT 12, @10
	SUB -7, <-120
	MOV -7, <-20
	MOV -7, <-20
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SUB <62, @22
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	DAT #0, #-1
	SLT #10, 6
	SPL 0, <402
	DAT #0, #-1
	SPL <12, @30
	DJN -1, @-20
	SPL <12, @30
	SPL <12, @30
	SPL <12, @30
	DJN -1, @-20
	ADD 271, 60
	SUB @-127, 100
