// Seed: 3905211513
module module_0 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wor id_7
);
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri  id_3
);
  tri0 id_5 = !id_1 - id_2;
  wire id_6;
  module_0(
      id_2, id_2, id_0, id_1, id_2, id_3, id_3, id_3
  );
endmodule
module module_2 (
    output wor  id_0,
    input  tri0 id_1
);
  wire id_3;
  not (id_0, id_1);
  module_0(
      id_1, id_1, id_0, id_1, id_1, id_1, id_1, id_1
  );
endmodule
