synth_design -include_dirs $src_verilog_files_include_dir -include_dirs $ipdir -verilog_define FPGA_XILINX_A7 -directive PerformanceOptimized -top $top_module
