{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.650201",
   "Default View_TopLeft":"-1133,697",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ps_spi_0 -pg 1 -lvl 8 -x 3660 -y 1220 -defaultsOSRD
preplace port ps_master_i2c -pg 1 -lvl 8 -x 3660 -y 1200 -defaultsOSRD
preplace port pl_clk1 -pg 1 -lvl 8 -x 3660 -y 1390 -defaultsOSRD
preplace port pl_resetn0 -pg 1 -lvl 8 -x 3660 -y 600 -defaultsOSRD
preplace port emio_spi0_ss_out -pg 1 -lvl 8 -x 3660 -y 1240 -defaultsOSRD
preplace port sample_clk -pg 1 -lvl 0 -x -940 -y 1200 -defaultsOSRD
preplace portBus adc1_sample -pg 1 -lvl 0 -x -940 -y 1370 -defaultsOSRD
preplace portBus gpio -pg 1 -lvl 8 -x 3660 -y 300 -defaultsOSRD
preplace portBus adc2_sample -pg 1 -lvl 0 -x -940 -y 1390 -defaultsOSRD
preplace portBus adc_sample_valid -pg 1 -lvl 0 -x -940 -y 1750 -defaultsOSRD
preplace portBus adc19_sample -pg 1 -lvl 0 -x -940 -y 1730 -defaultsOSRD
preplace portBus adc16_sample -pg 1 -lvl 0 -x -940 -y 1670 -defaultsOSRD
preplace portBus adc18_sample -pg 1 -lvl 0 -x -940 -y 1710 -defaultsOSRD
preplace portBus adc17_sample -pg 1 -lvl 0 -x -940 -y 1690 -defaultsOSRD
preplace portBus adc10_sample -pg 1 -lvl 0 -x -940 -y 1550 -defaultsOSRD
preplace portBus adc5_sample -pg 1 -lvl 0 -x -940 -y 1450 -defaultsOSRD
preplace portBus adc9_sample -pg 1 -lvl 0 -x -940 -y 1530 -defaultsOSRD
preplace portBus adc12_sample -pg 1 -lvl 0 -x -940 -y 1590 -defaultsOSRD
preplace portBus adc11_sample -pg 1 -lvl 0 -x -940 -y 1570 -defaultsOSRD
preplace portBus adc14_sample -pg 1 -lvl 0 -x -940 -y 1630 -defaultsOSRD
preplace portBus adc13_sample -pg 1 -lvl 0 -x -940 -y 1610 -defaultsOSRD
preplace portBus adc0_sample -pg 1 -lvl 0 -x -940 -y 1350 -defaultsOSRD
preplace portBus adc4_sample -pg 1 -lvl 0 -x -940 -y 1430 -defaultsOSRD
preplace portBus adc8_sample -pg 1 -lvl 0 -x -940 -y 1510 -defaultsOSRD
preplace portBus adc3_sample -pg 1 -lvl 0 -x -940 -y 1410 -defaultsOSRD
preplace portBus adc6_sample -pg 1 -lvl 0 -x -940 -y 1470 -defaultsOSRD
preplace portBus adc7_sample -pg 1 -lvl 0 -x -940 -y 1490 -defaultsOSRD
preplace portBus adc15_sample -pg 1 -lvl 0 -x -940 -y 1650 -defaultsOSRD
preplace inst proc_sys_reset_100 -pg 1 -lvl 7 -x 3210 -y 380 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 3210 -y 220 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 7 -x 3210 -y 1310 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 6 -x 2610 -y 600 -defaultsOSRD
preplace inst system_management_wiz_0 -pg 1 -lvl 7 -x 3210 -y -20 -defaultsOSRD
preplace inst xlconcat_irq -pg 1 -lvl 6 -x 2610 -y 1180 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 2190 -y 1070 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 6 -x 2610 -y 990 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 4 -x 1310 -y 1100 -defaultsOSRD
preplace inst proc_sys_reset_300 -pg 1 -lvl 7 -x 3210 -y 840 -defaultsOSRD
preplace inst axi_gpio_suppres -pg 1 -lvl 2 -x 240 -y 810 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -x 909 -y 780 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 3 -x 909 -y 680 -defaultsOSRD
preplace inst proc_sys_reset_62p6 -pg 1 -lvl 2 -x 240 -y 1410 -defaultsOSRD
preplace inst system_ila_50 -pg 1 -lvl 5 -x 2190 -y 1330 -defaultsOSRD
preplace inst system_ila_60 -pg 1 -lvl 3 -x 909 -y 520 -defaultsOSRD
preplace inst xlslice_07 -pg 1 -lvl 2 -x 240 -y 550 -defaultsOSRD
preplace inst system_ila_51 -pg 1 -lvl 3 -x 909 -y 1470 -defaultsOSRD
preplace inst axi_gpio_sample_number -pg 1 -lvl 2 -x 240 -y 960 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 3 -x 909 -y 920 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 3 -x 909 -y 1240 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 6 -x 2610 -y 1700 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 5 -x 2190 -y 1720 -defaultsOSRD
preplace inst axis_clock_converter_1 -pg 1 -lvl 3 -x 909 -y 1700 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 4 -x 1310 -y 1660 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 3 -x 909 -y 1020 -defaultsOSRD
preplace inst stream_multiplexer_0 -pg 1 -lvl 1 -x -490 -y 1500 -defaultsOSRD
preplace inst tlast_generator_0 -pg 1 -lvl 2 -x 240 -y 1200 -defaultsOSRD
preplace inst tlast_generator_1 -pg 1 -lvl 2 -x 240 -y 1680 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 7 -180 1050 480 840 N 840 1470 760 2390 240 2790 -200 3590
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 7 -190 1060 460 860 N 860 1490 860 2380 840 2810 1140 3580
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 7 1 3610 1370n
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 6 2 2830 600 3620
preplace netloc zynq_ultra_ps_e_0_emio_spi0_ss_o_n 1 7 1 3640J 1240n
preplace netloc xlconcat_irq_dout 1 6 1 2760 1180n
preplace netloc axi_dma_0_s2mm_introut 1 5 1 2380 1140n
preplace netloc axi_dma_0_mm2s_introut 1 5 1 2400 1120n
preplace netloc zynq_ultra_ps_e_0_pl_clk3 1 2 6 530 1810 1060 920 1500 910 2420 890 2820 1150 3570
preplace netloc proc_sys_reset_100_interconnect_aresetn 1 5 3 2420 -210 NJ -210 3600
preplace netloc proc_sys_reset_300_peripheral_aresetn 1 2 6 520 1140 1100 1420 1480 1490 2440 1100 NJ 1100 3600
preplace netloc aresetn_0_1 1 1 2 -180 1540 490
preplace netloc aclk_0_1 1 0 3 -920 1200 -240 1550 500
preplace netloc s_axis_tdata_0_1 1 1 2 -220 1510 480
preplace netloc s_axis_tvalid_0_1 1 1 2 -230 1520 450
preplace netloc axi_gpio_suppres_gpio_io_o 1 0 3 -910 1070 N 1070 470
preplace netloc xlslice_0_Dout 1 3 1 1070 780n
preplace netloc xlslice_1_Dout 1 3 1 1080 680n
preplace netloc xlslice_2_Dout 1 1 2 -210 620 450
preplace netloc axi_gpio_0_gpio_io_o 1 1 7 -170 610 530 620 N 620 N 620 2370 860 2790 940 3610
preplace netloc axi_gpio_sample_number_gpio_io_o 1 1 2 -200 1080 520
preplace netloc xlslice_2_Dout1 1 1 3 -170 1800 N 1800 1050
preplace netloc axi_dma_1_s2mm_introut 1 5 1 2430 1200n
preplace netloc xlslice_3_Dout 1 1 3 -190 1820 NJ 1820 1040
preplace netloc adc2_sample_1 1 0 1 -900 1360n
preplace netloc adc_sample_valid_0_1 1 0 1 -720 1720n
preplace netloc adc19_sample_0_1 1 0 1 -730 1700n
preplace netloc adc16_sample_0_1 1 0 1 -760J 1640n
preplace netloc adc18_sample_0_1 1 0 1 -740J 1680n
preplace netloc adc17_sample_0_1 1 0 1 -750J 1660n
preplace netloc adc10_sample_0_1 1 0 1 -820J 1520n
preplace netloc adc5_sample_0_1 1 0 1 -870J 1420n
preplace netloc adc9_sample_0_1 1 0 1 -830J 1500n
preplace netloc adc12_sample_0_1 1 0 1 -800J 1560n
preplace netloc adc11_sample_0_1 1 0 1 -810J 1540n
preplace netloc adc14_sample_0_1 1 0 1 -780J 1600n
preplace netloc adc13_sample_0_1 1 0 1 -790J 1580n
preplace netloc adc0_sample_0_1 1 0 1 -920J 1320n
preplace netloc adc4_sample_0_1 1 0 1 -880J 1400n
preplace netloc adc8_sample_0_1 1 0 1 -840J 1480n
preplace netloc adc3_sample_0_1 1 0 1 -890J 1380n
preplace netloc adc6_sample_0_1 1 0 1 -860J 1440n
preplace netloc adc7_sample_0_1 1 0 1 -850J 1460n
preplace netloc adc1_sample_1 1 0 1 -910 1340n
preplace netloc adc15_sample_0_1 1 0 1 -770 1620n
preplace netloc stream_multiplexer_0_adc_sample_selected_1 1 1 2 -250 1530 510
preplace netloc stream_multiplexer_0_adc_sample_valid_selected_1 1 1 1 -260 1530n
preplace netloc tlast_generator_0_counter 1 2 1 470 1200n
preplace netloc tlast_generator_1_counter 1 2 1 470 1500n
preplace netloc tlast_generator_0_triger_test 1 2 1 460 1220n
preplace netloc tlast_generator_1_triger_test 1 2 1 510 1540n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 3 1100 930 1510J 930 2370
preplace netloc zynq_ultra_ps_e_0_IIC_0 1 7 1 3610 1200n
preplace netloc axi_dma_1_M_AXI_SG 1 5 1 2380 1670n
preplace netloc tlast_generator_1_m_axis 1 2 1 N 1660
preplace netloc ps8_0_axi_periph_M03_AXI 1 1 6 -180 370 N 370 NJ 370 NJ 370 NJ 370 2770
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 2400 990n
preplace netloc ps8_0_axi_periph_M01_AXI 1 6 1 2780J -50n
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 2 1550 920 2380
preplace netloc ps8_0_axi_periph_M02_AXI 1 4 3 1540 380 NJ 380 2760
preplace netloc axi_dma_1_M_AXI_S2MM 1 5 1 2400 1690n
preplace netloc axis_data_fifo_0_M_AXIS 1 4 1 1510 1360n
preplace netloc axis_clock_converter_0_M_AXIS 1 3 2 1090 1320 N
preplace netloc ps8_0_axi_periph_M04_AXI 1 1 6 -170 1040 500J 850 NJ 850 NJ 850 NJ 850 2770
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 5 3 2440 880 2770 950 3590
preplace netloc axi_dma_0_M_AXI_SG 1 5 1 2390 950n
preplace netloc ps8_0_axi_periph_M05_AXI 1 4 3 1530 820 NJ 820 2760
preplace netloc axis_interconnect_0_M00_AXIS 1 4 1 1520 1030n
preplace netloc smartconnect_0_M00_AXI 1 4 3 1560 940 2410 1090 2780
preplace netloc axis_subset_converter_0_M_AXIS 1 2 1 480 1180n
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 1 2800 200n
preplace netloc axis_clock_converter_1_M_AXIS 1 3 2 1080 1340 N
preplace netloc zynq_ultra_ps_e_0_SPI_0 1 7 1 3630 1220n
preplace netloc smartconnect_1_M00_AXI 1 4 3 1560 1480 N 1480 2780
levelinfo -pg 1 -940 -490 240 909 1310 2190 2610 3210 3660
pagesize -pg 1 -db -bbox -sgen -1160 -220 3840 2490
"
}
{
   "da_axi4_cnt":"4"
}
