// Seed: 1486427015
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  reg id_2;
  id_3 :
  assert property (@(1 or posedge id_2 or posedge id_2) id_2) id_2 <= 1;
  timeprecision 1ps;
  always id_2 = 1;
  assign id_3 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_9(
      1, 1'h0, (id_1.id_7)
  );
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
endmodule
