// Seed: 4247063681
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input tri1 module_0,
    output tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri0 id_8,
    input wand id_9,
    output supply1 id_10,
    output supply1 id_11,
    output supply1 id_12,
    output wand id_13
);
  wire id_15 = id_1 & 1;
  assign (pull1, weak0) id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    output tri0 id_5,
    output tri id_6
);
  assign id_4 = id_2;
  module_0(
      id_4, id_1, id_0, id_4, id_5, id_5, id_1, id_1, id_5, id_2, id_6, id_4, id_6, id_6
  );
endmodule
