{
    "line_num": [
        [
            302,
            648
        ]
    ],
    "blocks": [
        "initial begin\n\t$timeformat(-9,2,\"ns\", 16);\n\t`ifdef SDFSCAN\n\t\t$sdf_annotate(\"sdf/wishbone_arbiter_tsmc18_scan.sdf\", test.top);\n\t`endif\n\n\tclk = 1'b0;\n\treset = 1'b0;\n\tscan_in0 = 1'b0;\n\tscan_in1 = 1'b0;\n\tscan_in2 = 1'b0;\n\tscan_in3 = 1'b0;\n\tscan_in4 = 1'b0;\n\tscan_enable = 1'b0;\n\ttest_mode = 1'b0;\n\n\t\n\ti_m0_wb_adr <= 32'h00000000;\n\ti_m0_wb_sel <= {WB_SWIDTH{1'b0}};\n\ti_m0_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_m0_wb_we  <= 1'b0;\n\ti_m0_wb_cyc <= 1'b0;\n\ti_m0_wb_stb <= 1'b0;\n\n\ti_s0_wb_ack <= 1'b0;\n\ti_s1_wb_ack <= 1'b0;\n\ti_s2_wb_ack <= 1'b0;\n\ti_s3_wb_ack <= 1'b0;\n\ti_s4_wb_ack <= 1'b0;\n\ti_s5_wb_ack <= 1'b0;\n\ti_s6_wb_ack <= 1'b0;\n\ti_s7_wb_ack <= 1'b0;\n\ti_s8_wb_ack <= 1'b0;\n\ti_s9_wb_ack <= 1'b0;\n\n\ti_s0_wb_err <= 1'b0;\n\ti_s1_wb_err <= 1'b0;\n\ti_s2_wb_err <= 1'b0;\n\ti_s3_wb_err <= 1'b0;\n\ti_s4_wb_err <= 1'b0;\n\ti_s5_wb_err <= 1'b0;\n\ti_s6_wb_err <= 1'b0;\n\ti_s7_wb_err <= 1'b0;\n\ti_s8_wb_err <= 1'b0;\n\ti_s9_wb_err <= 1'b0;\n\n\ti_s0_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s1_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s2_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s3_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s4_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s5_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s6_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s7_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s8_wb_dat <= {WB_DWIDTH{1'b0}};\n\ti_s9_wb_dat <= {WB_DWIDTH{1'b0}};\n\n\t@(posedge clk) begin reset <= 1'b1; end\n\t@(posedge clk) begin reset <= 1'b0; end\n\n\tfor (i=0; i<SLAVE_NUM; i=i+1) begin\n\n\t\ti_m0_wb_adr[15:0] <= $random;\n\t\ti_m0_wb_sel\t\t<= $random;\t\t\n\t\ti_m0_wb_dat\t\t<= $random;\n\n\t\tcase (i)\n\t\t\t0:\ti_m0_wb_adr \t <= BOOT_BASE;\t\t\t \n\t\t\t1:\ti_m0_wb_adr \t <= MAIN_BASE + 32'h03FF_FFFF; \n\t\t\t2:\ti_m0_wb_adr[31:16] <= APRSC_BASE;\n\t\t\t3:\ti_m0_wb_adr[31:16] <= AMBER_UART0_BASE;\n\t\t\t4:\ti_m0_wb_adr[31:16] <= TDMI_BASE;\n\t\t\t5:\ti_m0_wb_adr[31:16] <= TEST_BASE;\n\t\t\t6:\ti_m0_wb_adr[31:16] <= AMBER_TM_BASE;\n\t\t\t7:\ti_m0_wb_adr[31:16] <= AMBER_IC_BASE;\n\t\t\t8:\ti_m0_wb_adr[31:16] <= TDMO_BASE;\n\t\t\t9:\ti_m0_wb_adr[31:16] <= CONFIG_BASE;\n\t\tendcase\n\n\t\t@(posedge clk) begin\n\t\t\ti_m0_wb_cyc <= 1'b1;\t\t\t\n\t\t\ti_m0_wb_stb <= 1'b1;\t\t\t\n\t\t\ti_m0_wb_we  <= 1'b1;\t\t\t\n\t\tend\n\n\t\t@(negedge clk) begin\n\t\t\tcase (i)\n\t\t\t\t0:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s0_wb_adr;\n\t\t\t\t\tsel <= o_s0_wb_sel;\n\t\t\t\t\twe  <= o_s0_wb_we;\n\t\t\t\t\tcyc <= o_s0_wb_cyc;\n\t\t\t\t\tstb <= o_s0_wb_stb;\n\t\t\t\t\tdat <= o_s0_wb_dat;\n\t\t\t\t\ti_s0_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s0_wb_dat;\n\t\t\t\t\ti_s0_wb_ack <= 1'b1;\n\t\t\t\t\ti_s0_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t1:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s1_wb_adr;\n\t\t\t\t\tsel <= o_s1_wb_sel;\n\t\t\t\t\twe  <= o_s1_wb_we;\n\t\t\t\t\tcyc <= o_s1_wb_cyc;\n\t\t\t\t\tstb <= o_s1_wb_stb;\n\t\t\t\t\tdat <= o_s1_wb_dat;\n\t\t\t\t\ti_s1_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s1_wb_dat;\n\t\t\t\t\ti_s1_wb_ack <= 1'b1;\n\t\t\t\t\ti_s1_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t2:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s2_wb_adr;\n\t\t\t\t\tsel <= o_s2_wb_sel;\n\t\t\t\t\twe  <= o_s2_wb_we;\n\t\t\t\t\tcyc <= o_s2_wb_cyc;\n\t\t\t\t\tstb <= o_s2_wb_stb;\n\t\t\t\t\tdat <= o_s2_wb_dat;\n\t\t\t\t\ti_s2_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s2_wb_dat;\n\t\t\t\t\ti_s2_wb_ack <= 1'b1;\n\t\t\t\t\ti_s2_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t3:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s3_wb_adr;\n\t\t\t\t\tsel <= o_s3_wb_sel;\n\t\t\t\t\twe  <= o_s3_wb_we;\n\t\t\t\t\tcyc <= o_s3_wb_cyc;\n\t\t\t\t\tstb <= o_s3_wb_stb;\n\t\t\t\t\tdat <= o_s3_wb_dat;\n\t\t\t\t\ti_s3_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s3_wb_dat;\n\t\t\t\t\ti_s3_wb_ack <= 1'b1;\n\t\t\t\t\ti_s3_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t4:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s4_wb_adr;\n\t\t\t\t\tsel <= o_s4_wb_sel;\n\t\t\t\t\twe  <= o_s4_wb_we;\n\t\t\t\t\tcyc <= o_s4_wb_cyc;\n\t\t\t\t\tstb <= o_s4_wb_stb;\n\t\t\t\t\tdat <= o_s4_wb_dat;\n\t\t\t\t\ti_s4_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s4_wb_dat;\n\t\t\t\t\ti_s4_wb_ack <= 1'b1;\n\t\t\t\t\ti_s4_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t5:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s5_wb_adr;\n\t\t\t\t\tsel <= o_s5_wb_sel;\n\t\t\t\t\twe  <= o_s5_wb_we;\n\t\t\t\t\tcyc <= o_s5_wb_cyc;\n\t\t\t\t\tstb <= o_s5_wb_stb;\n\t\t\t\t\tdat <= o_s5_wb_dat;\n\t\t\t\t\ti_s5_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s5_wb_dat;\n\t\t\t\t\ti_s5_wb_ack <= 1'b1;\n\t\t\t\t\ti_s5_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t6:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s6_wb_adr;\n\t\t\t\t\tsel <= o_s6_wb_sel;\n\t\t\t\t\twe  <= o_s6_wb_we;\n\t\t\t\t\tcyc <= o_s6_wb_cyc;\n\t\t\t\t\tstb <= o_s6_wb_stb;\n\t\t\t\t\tdat <= o_s6_wb_dat;\n\t\t\t\t\ti_s6_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s6_wb_dat;\n\t\t\t\t\ti_s6_wb_ack <= 1'b1;\n\t\t\t\t\ti_s6_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t7:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s7_wb_adr;\n\t\t\t\t\tsel <= o_s7_wb_sel;\n\t\t\t\t\twe  <= o_s7_wb_we;\n\t\t\t\t\tcyc <= o_s7_wb_cyc;\n\t\t\t\t\tstb <= o_s7_wb_stb;\n\t\t\t\t\tdat <= o_s7_wb_dat;\n\t\t\t\t\ti_s7_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s7_wb_dat;\n\t\t\t\t\ti_s7_wb_ack <= 1'b1;\n\t\t\t\t\ti_s7_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t8:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s8_wb_adr;\n\t\t\t\t\tsel <= o_s8_wb_sel;\n\t\t\t\t\twe  <= o_s8_wb_we;\n\t\t\t\t\tcyc <= o_s8_wb_cyc;\n\t\t\t\t\tstb <= o_s8_wb_stb;\n\t\t\t\t\tdat <= o_s8_wb_dat;\n\t\t\t\t\ti_s8_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s8_wb_dat;\n\t\t\t\t\ti_s8_wb_ack <= 1'b1;\n\t\t\t\t\ti_s8_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t9:\n\t\t\t\t\tbegin\n\t\t\t\t\tadr <= o_s9_wb_adr;\n\t\t\t\t\tsel <= o_s9_wb_sel;\n\t\t\t\t\twe  <= o_s9_wb_we;\n\t\t\t\t\tcyc <= o_s9_wb_cyc;\n\t\t\t\t\tstb <= o_s9_wb_stb;\n\t\t\t\t\tdat <= o_s9_wb_dat;\n\t\t\t\t\ti_s9_wb_dat = $random;\n\t\t\t\t\tslave_data <= i_s9_wb_dat;\n\t\t\t\t\ti_s9_wb_ack <= 1'b1;\n\t\t\t\t\ti_s9_wb_err <= 1'b1;\n\t\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\n\t\t@(posedge clk) begin\n\t\t\tif (adr !== i_m0_wb_adr) begin\n\t\t\t\t$display(\"%t ERROR: adr is %h, but should be %h\", $time, adr, i_m0_wb_adr);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\t\tif (sel !== i_m0_wb_sel) begin\n\t\t\t\t$display(\"%t ERROR: sel is %h, but should be %h\", $time, sel, i_m0_wb_sel);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\t\tif (we !== i_m0_wb_we) begin\n\t\t\t\t$display(\"%t ERROR: we is %h, but should be %h\", $time, we, i_m0_wb_we);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\t\tif (cyc !== i_m0_wb_cyc) begin\n\t\t\t\t$display(\"%t ERROR: cyc is %h, but should be %h\", $time, cyc, i_m0_wb_cyc);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\t\tif (stb !== i_m0_wb_stb) begin\n\t\t\t\t$display(\"%t ERROR: stb is %h, but should be %h\", $time, stb, i_m0_wb_stb);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\t\tif (dat !== i_m0_wb_dat) begin\n\t\t\t\t$display(\"%t ERROR: dat is %h, but should be %h\", $time, dat, i_m0_wb_dat);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\t\tif (slave_data !== o_m0_wb_dat) begin\n\t\t\t\t$display(\"%t ERROR: master data out is %h, but should be %h\", $time, o_m0_wb_dat, slave_data);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\t\tif (o_m0_wb_ack !== 1'b1) begin\n\t\t\t\t$display(\"%t ERROR: dat is %h, but should be 1\", $time, o_m0_wb_ack);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\t\tif (o_m0_wb_err !== 1'b1) begin\n\t\t\t\t$display(\"%t ERROR: err is %h, but should be 1\", $time, o_m0_wb_err);\n\t\t\t\t`ifdef ERRORSTOP\n\t\t\t\t\t$stop;\n\t\t\t\t`endif\n\t\t\tend\n\t\tend\n\n\t\tcase (i)\n\t\t\t0:\n\t\t\t\tbegin\n\t\t\t\ti_s0_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s0_wb_ack <= 1'b0;\n\t\t\t\ti_s0_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t1:\n\t\t\t\tbegin\n\t\t\t\ti_s1_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s1_wb_ack <= 1'b0;\n\t\t\t\ti_s1_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t2:\n\t\t\t\tbegin\n\t\t\t\ti_s2_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s2_wb_ack <= 1'b0;\n\t\t\t\ti_s2_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t3:\n\t\t\t\tbegin\n\t\t\t\ti_s3_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s3_wb_ack <= 1'b0;\n\t\t\t\ti_s3_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t4:\n\t\t\t\tbegin\n\t\t\t\ti_s4_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s4_wb_ack <= 1'b0;\n\t\t\t\ti_s4_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t5:\n\t\t\t\tbegin\n\t\t\t\ti_s5_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s5_wb_ack <= 1'b0;\n\t\t\t\ti_s5_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t6:\n\t\t\t\tbegin\n\t\t\t\ti_s6_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s6_wb_ack <= 1'b0;\n\t\t\t\ti_s6_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t7:\n\t\t\t\tbegin\n\t\t\t\ti_s7_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s7_wb_ack <= 1'b0;\n\t\t\t\ti_s7_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t8:\n\t\t\t\tbegin\n\t\t\t\ti_s8_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s8_wb_ack <= 1'b0;\n\t\t\t\ti_s8_wb_err <= 1'b0;\n\t\t\t\tend\n\t\t\t9:\n\t\t\t\tbegin\n\t\t\t\ti_s9_wb_dat <= {WB_DWIDTH{1'b0}};\n\t\t\t\ti_s9_wb_ack <= 1'b0;\n\t\t\t\ti_s9_wb_err <= 1'b0;\n\t\t\t\tend\n\t\tendcase\n\n\t\t@(posedge clk) begin\n\t\t\ti_m0_wb_cyc <= 1'b0;\t\t\t\n\t\t\ti_m0_wb_stb <= 1'b0;\t\t\t\n\t\t\ti_m0_wb_we  <= 1'b0;\t\t\t\n\t\tend\n\n\tend"
    ]
}