5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd task3.1.vcd -o task3.1.cdd -v task3.1.v
3 0 $root $root NA 0 0
3 0 main main task3.1.v 1 37
2 1 4 d0010 1 0 20004 0 0 1 4 0
2 2 4 d0010 1 47 4 1 0 call_task1.a
2 3 4 10013 2 3b 2100a 0 2 1 2 1102 call_task1
4 3 0 0
3 3 main.call_task1 main.call_task1 task3.1.v 16 24
2 4 21 e000e 1 1 4 0 0 a
2 5 21 d000d 1 1b 20008 4 0 1 2 1002
2 6 21 d000e 1 47 8 5 0 call_task2.a
2 7 21 10011 2 3b 3100a 0 6 1 2 1102 call_task2
1 a 18 800006 1 0 0 0 1 1 2
4 7 0 0
3 3 main.call_task2 main.call_task2 task3.1.v 26 35
2 8 31 20004 1 0 20008 0 0 32 64 10 14 0 0 0 0 0 0
2 9 31 10004 2 2c 3100a 8 0 32 2 aa aa aa aa aa aa aa aa
2 10 0 0 1 4e 20002 0 0 1 2 2
1 a 28 800006 1 0 0 0 1 1 2
4 10 0 0
4 9 10 0
