`begin_keywords "1800-2012"
module axis_eclk ( pclk, in );
parameter beh = 1 ;
output wire logic pclk ;
input wire logic in ;
endmodule
`end_keywords
/**portGenericDumpBegin beh pclk DUMMY2 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
