/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/src/Sudoku_Solver.sv {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/src/Sudoku_Solver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sudoku_Solver

Top level modules:
	Sudoku_Solver

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Sudoku_Solver_TB.sv {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Sudoku_Solver/tests/Sudoku_Solver_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sudoku_Solver_TB

Top level modules:
	Sudoku_Solver_TB

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/UART_RX.v {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/UART_RX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_RX

Top level modules:
	UART_RX

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/UART_TX.v {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/UART_TX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_TX

Top level modules:
	UART_TX

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/Binary_To_7Segment.v {1 {vlog -work work -sv -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/Binary_To_7Segment.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Binary_To_7Segment

Top level modules:
	Binary_To_7Segment

} {} {}}
