[INF:CM0023] Creating log file ../../../../build/regression/YosysOldSimpleSpi/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CP0300] Compilation...

[INF:CP0303] rtl/fifo4.v:62:1: Compile module "work@fifo4".

[INF:CP0303] rtl/simple_spi_top.v:77:1: Compile module "work@simple_spi_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] rtl/fifo4.v:62:39: Implicit port type (wire) for "dout".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] rtl/simple_spi_top.v:77:1: Top level module "work@simple_spi_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysOldSimpleSpi/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v          | ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/roundtrip/fifo4_000.v          | 39 | 134 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v | ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/roundtrip/simple_spi_top_000.v | 144 | 328 | 

