// Seed: 2342151529
module module_0 ();
  supply0 id_2, id_3;
  tri1 id_4;
  for (id_5 = 1; id_4; id_1 += id_5) begin : LABEL_0
    wor id_6 = -1;
    begin : LABEL_0
      wire id_7;
    end
  end
  wire id_8;
  logic [7:0] id_9;
  localparam id_10 = -1;
  assign id_2 = id_10 && id_5;
  genvar id_11;
  id_12(
      id_11, 1'd0, 1 & ~id_9[-1], -1'b0, id_5, -1, 1, !1
  );
endmodule
module module_1 (
    input uwire id_0,
    input wand  id_1
);
  assign id_3 = -1;
  wire id_4;
  parameter id_5 = 1;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
  localparam id_12 = -1;
  id_13(
      -1, -1
  );
  module_0 modCall_1 ();
endmodule
