module ALU(a,b,s,y);
	input [7:0] a,b;
	input [1:0] s;
	output [7:0] y;
	
	wire [7:0] adder_out, and_out, not_out;
	AND_8 u1 (.a(a),.b(b),.y(and_out));
	Adder_8 u2 (.a(a),.b(b),.s(add_out),.cin(1b'0));
	assign not_out = ~a;
	
	always @*
	begin
		case(s)
			2'b00: y = not_out;
			2'b01: y = add_out;
			2'b10: y = and_out;
			2'b11: y = 8b'00000000;
		endcase
	end
endmodule 
	