0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv,1732685553,systemVerilog,,,,$unit_DHT11_SV_sv;DHT11_SV;dht11_interface,,uvm,,,,,,
D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v,1732684896,verilog,,D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo.v,,DHT11_control;clock_divider;count_5sec;start_signal,,uvm,,,,,,
D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo.v,1732606534,verilog,,D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v,,fifo;fifo_control_unit;register_file,,,,,,,,
D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v,1732606553,verilog,,D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v,,BCDtoSEG_decoder;clk_div;comparator;counter;decoder_3x8;digit_splitter;fnd_controller;mux_2x1;mux_8x1,,,,,,,,
D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v,1732606667,verilog,,,,top_dht11,,,,,,,,
D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v,1732606587,verilog,,D:/GitHub/harman_Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v,,baudrate_generator;reciever;transmitter;uart,,,,,,,,
