# aclk {FREQ_HZ 249999750 CLK_DOMAIN procsys_zynq_ultra_ps_e_0_0_pl_clk2 PHASE 0.000}
# Clock Domain: procsys_zynq_ultra_ps_e_0_0_pl_clk2
create_clock -name aclk -period 4.000 [get_ports aclk]
# Generated clocks
