<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\RISC_V.sv<br>
C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\controller.sv<br>
C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\datapath.sv<br>
C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\mems.sv<br>
C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\micro_RISC.sv<br>
C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\peri_SPI.sv<br>
C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\peri_reg_led.sv<br>
C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\uart_imem.sv<br>
C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\uart_rx_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 11 15:30:44 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.49s, Elapsed time = 0h 0m 0.317s, Peak memory usage = 524.945MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.209s, Elapsed time = 0h 0m 0.199s, Peak memory usage = 524.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.06s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 524.945MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.129s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 524.945MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.16s, Elapsed time = 0h 0m 0.153s, Peak memory usage = 525.098MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 525.098MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.03s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 525.148MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.02s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 525.785MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.379s, Elapsed time = 0h 0m 0.366s, Peak memory usage = 526.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.11s, Elapsed time = 0h 0m 0.117s, Peak memory usage = 526.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.059s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 526.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 559.102MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.269s, Elapsed time = 0h 0m 0.334s, Peak memory usage = 559.398MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.389s, Elapsed time = 0h 0m 0.372s, Peak memory usage = 567.410MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 567.410MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>35</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1461</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1163</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>121</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>134</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2273</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>158</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1351</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>764</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>86</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>270</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>126</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>144</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3985(2279 LUT, 86 ALU, 270 RAM16) / 8640</td>
<td>47%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1461 / 6693</td>
<td>22%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1461 / 6693</td>
<td>22%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>25.188(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_31_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>imem/RAM_3_RAM_3_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>2.404</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_RAM_3_15_0_s/DO[0]</td>
</tr>
<tr>
<td>3.364</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>4.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/F</td>
</tr>
<tr>
<td>5.423</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/O</td>
</tr>
<tr>
<td>6.532</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>6.695</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/O</td>
</tr>
<tr>
<td>7.655</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>517</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>8.778</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/I2</td>
</tr>
<tr>
<td>9.600</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>10.709</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/O</td>
</tr>
<tr>
<td>11.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>11.832</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/O</td>
</tr>
<tr>
<td>12.792</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>12.955</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.915</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>14.078</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>15.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s2/I1</td>
</tr>
<tr>
<td>16.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_0_s2/F</td>
</tr>
<tr>
<td>17.097</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/I1</td>
</tr>
<tr>
<td>18.195</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/F</td>
</tr>
<tr>
<td>19.155</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>20.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>20.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>20.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>20.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>20.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/SUM</td>
</tr>
<tr>
<td>21.780</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/I1</td>
</tr>
<tr>
<td>22.879</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>196</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/F</td>
</tr>
<tr>
<td>23.839</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/I2</td>
</tr>
<tr>
<td>24.661</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/F</td>
</tr>
<tr>
<td>25.621</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/I1</td>
</tr>
<tr>
<td>25.770</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/O</td>
</tr>
<tr>
<td>26.730</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/I1</td>
</tr>
<tr>
<td>26.893</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/O</td>
</tr>
<tr>
<td>27.853</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/I1</td>
</tr>
<tr>
<td>28.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/O</td>
</tr>
<tr>
<td>28.976</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/I0</td>
</tr>
<tr>
<td>30.008</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/F</td>
</tr>
<tr>
<td>30.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/I0</td>
</tr>
<tr>
<td>31.117</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/O</td>
</tr>
<tr>
<td>32.077</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/I0</td>
</tr>
<tr>
<td>32.240</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>33.200</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>33.363</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>34.323</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/I3</td>
</tr>
<tr>
<td>34.949</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/F</td>
</tr>
<tr>
<td>35.909</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/I1</td>
</tr>
<tr>
<td>37.008</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/F</td>
</tr>
<tr>
<td>37.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s/I1</td>
</tr>
<tr>
<td>39.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>rvsingle/dp/resultmux/Result_7_s/F</td>
</tr>
<tr>
<td>40.027</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_31_G[7]_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_31_G[7]_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_31_G[7]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.883, 35.325%; route: 24.960, 63.509%; tC2Q: 0.458, 1.166%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_30_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>imem/RAM_3_RAM_3_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>2.404</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_RAM_3_15_0_s/DO[0]</td>
</tr>
<tr>
<td>3.364</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>4.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/F</td>
</tr>
<tr>
<td>5.423</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/O</td>
</tr>
<tr>
<td>6.532</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>6.695</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/O</td>
</tr>
<tr>
<td>7.655</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>517</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>8.778</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/I2</td>
</tr>
<tr>
<td>9.600</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>10.709</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/O</td>
</tr>
<tr>
<td>11.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>11.832</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/O</td>
</tr>
<tr>
<td>12.792</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>12.955</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.915</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>14.078</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>15.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s2/I1</td>
</tr>
<tr>
<td>16.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_0_s2/F</td>
</tr>
<tr>
<td>17.097</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/I1</td>
</tr>
<tr>
<td>18.195</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/F</td>
</tr>
<tr>
<td>19.155</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>20.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>20.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>20.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>20.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>20.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/SUM</td>
</tr>
<tr>
<td>21.780</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/I1</td>
</tr>
<tr>
<td>22.879</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>196</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/F</td>
</tr>
<tr>
<td>23.839</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/I2</td>
</tr>
<tr>
<td>24.661</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/F</td>
</tr>
<tr>
<td>25.621</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/I1</td>
</tr>
<tr>
<td>25.770</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/O</td>
</tr>
<tr>
<td>26.730</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/I1</td>
</tr>
<tr>
<td>26.893</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/O</td>
</tr>
<tr>
<td>27.853</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/I1</td>
</tr>
<tr>
<td>28.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/O</td>
</tr>
<tr>
<td>28.976</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/I0</td>
</tr>
<tr>
<td>30.008</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/F</td>
</tr>
<tr>
<td>30.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/I0</td>
</tr>
<tr>
<td>31.117</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/O</td>
</tr>
<tr>
<td>32.077</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/I0</td>
</tr>
<tr>
<td>32.240</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>33.200</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>33.363</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>34.323</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/I3</td>
</tr>
<tr>
<td>34.949</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/F</td>
</tr>
<tr>
<td>35.909</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/I1</td>
</tr>
<tr>
<td>37.008</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/F</td>
</tr>
<tr>
<td>37.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s/I1</td>
</tr>
<tr>
<td>39.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>rvsingle/dp/resultmux/Result_7_s/F</td>
</tr>
<tr>
<td>40.027</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_30_G[7]_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_30_G[7]_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_30_G[7]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.883, 35.325%; route: 24.960, 63.509%; tC2Q: 0.458, 1.166%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_29_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>imem/RAM_3_RAM_3_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>2.404</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_RAM_3_15_0_s/DO[0]</td>
</tr>
<tr>
<td>3.364</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>4.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/F</td>
</tr>
<tr>
<td>5.423</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/O</td>
</tr>
<tr>
<td>6.532</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>6.695</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/O</td>
</tr>
<tr>
<td>7.655</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>517</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>8.778</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/I2</td>
</tr>
<tr>
<td>9.600</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>10.709</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/O</td>
</tr>
<tr>
<td>11.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>11.832</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/O</td>
</tr>
<tr>
<td>12.792</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>12.955</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.915</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>14.078</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>15.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s2/I1</td>
</tr>
<tr>
<td>16.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_0_s2/F</td>
</tr>
<tr>
<td>17.097</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/I1</td>
</tr>
<tr>
<td>18.195</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/F</td>
</tr>
<tr>
<td>19.155</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>20.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>20.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>20.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>20.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>20.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/SUM</td>
</tr>
<tr>
<td>21.780</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/I1</td>
</tr>
<tr>
<td>22.879</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>196</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/F</td>
</tr>
<tr>
<td>23.839</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/I2</td>
</tr>
<tr>
<td>24.661</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/F</td>
</tr>
<tr>
<td>25.621</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/I1</td>
</tr>
<tr>
<td>25.770</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/O</td>
</tr>
<tr>
<td>26.730</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/I1</td>
</tr>
<tr>
<td>26.893</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/O</td>
</tr>
<tr>
<td>27.853</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/I1</td>
</tr>
<tr>
<td>28.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/O</td>
</tr>
<tr>
<td>28.976</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/I0</td>
</tr>
<tr>
<td>30.008</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/F</td>
</tr>
<tr>
<td>30.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/I0</td>
</tr>
<tr>
<td>31.117</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/O</td>
</tr>
<tr>
<td>32.077</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/I0</td>
</tr>
<tr>
<td>32.240</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>33.200</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>33.363</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>34.323</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/I3</td>
</tr>
<tr>
<td>34.949</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/F</td>
</tr>
<tr>
<td>35.909</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/I1</td>
</tr>
<tr>
<td>37.008</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/F</td>
</tr>
<tr>
<td>37.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s/I1</td>
</tr>
<tr>
<td>39.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>rvsingle/dp/resultmux/Result_7_s/F</td>
</tr>
<tr>
<td>40.027</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_29_G[7]_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_29_G[7]_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_29_G[7]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.883, 35.325%; route: 24.960, 63.509%; tC2Q: 0.458, 1.166%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_28_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>imem/RAM_3_RAM_3_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>2.404</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_RAM_3_15_0_s/DO[0]</td>
</tr>
<tr>
<td>3.364</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>4.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/F</td>
</tr>
<tr>
<td>5.423</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/O</td>
</tr>
<tr>
<td>6.532</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>6.695</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/O</td>
</tr>
<tr>
<td>7.655</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>517</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>8.778</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/I2</td>
</tr>
<tr>
<td>9.600</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>10.709</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/O</td>
</tr>
<tr>
<td>11.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>11.832</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/O</td>
</tr>
<tr>
<td>12.792</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>12.955</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.915</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>14.078</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>15.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s2/I1</td>
</tr>
<tr>
<td>16.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_0_s2/F</td>
</tr>
<tr>
<td>17.097</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/I1</td>
</tr>
<tr>
<td>18.195</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/F</td>
</tr>
<tr>
<td>19.155</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>20.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>20.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>20.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>20.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>20.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/SUM</td>
</tr>
<tr>
<td>21.780</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/I1</td>
</tr>
<tr>
<td>22.879</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>196</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/F</td>
</tr>
<tr>
<td>23.839</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/I2</td>
</tr>
<tr>
<td>24.661</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/F</td>
</tr>
<tr>
<td>25.621</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/I1</td>
</tr>
<tr>
<td>25.770</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/O</td>
</tr>
<tr>
<td>26.730</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/I1</td>
</tr>
<tr>
<td>26.893</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/O</td>
</tr>
<tr>
<td>27.853</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/I1</td>
</tr>
<tr>
<td>28.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/O</td>
</tr>
<tr>
<td>28.976</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/I0</td>
</tr>
<tr>
<td>30.008</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/F</td>
</tr>
<tr>
<td>30.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/I0</td>
</tr>
<tr>
<td>31.117</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/O</td>
</tr>
<tr>
<td>32.077</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/I0</td>
</tr>
<tr>
<td>32.240</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>33.200</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>33.363</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>34.323</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/I3</td>
</tr>
<tr>
<td>34.949</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/F</td>
</tr>
<tr>
<td>35.909</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/I1</td>
</tr>
<tr>
<td>37.008</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/F</td>
</tr>
<tr>
<td>37.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s/I1</td>
</tr>
<tr>
<td>39.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>rvsingle/dp/resultmux/Result_7_s/F</td>
</tr>
<tr>
<td>40.027</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_28_G[7]_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_28_G[7]_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_28_G[7]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.883, 35.325%; route: 24.960, 63.509%; tC2Q: 0.458, 1.166%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_27_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>131</td>
<td>rvsingle/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>imem/RAM_3_RAM_3_15_0_s/RAD[3]</td>
</tr>
<tr>
<td>2.404</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_RAM_3_15_0_s/DO[0]</td>
</tr>
<tr>
<td>3.364</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>4.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s14/F</td>
</tr>
<tr>
<td>5.423</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>5.572</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s6/O</td>
</tr>
<tr>
<td>6.532</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>6.695</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s2/O</td>
</tr>
<tr>
<td>7.655</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>517</td>
<td>imem/RAM_3_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>8.778</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/I2</td>
</tr>
<tr>
<td>9.600</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s30/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>10.709</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s14/O</td>
</tr>
<tr>
<td>11.669</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>11.832</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s6/O</td>
</tr>
<tr>
<td>12.792</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>12.955</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>13.915</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>14.078</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>rvsingle/dp/rf/rf_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>15.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s2/I1</td>
</tr>
<tr>
<td>16.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_0_s2/F</td>
</tr>
<tr>
<td>17.097</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/I1</td>
</tr>
<tr>
<td>18.195</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s0/F</td>
</tr>
<tr>
<td>19.155</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>20.200</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>20.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>20.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>20.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>20.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/SUM</td>
</tr>
<tr>
<td>21.780</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/I1</td>
</tr>
<tr>
<td>22.879</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>196</td>
<td>rvsingle/dp/alu/DataAdr_2_s0/F</td>
</tr>
<tr>
<td>23.839</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/I2</td>
</tr>
<tr>
<td>24.661</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1154/F</td>
</tr>
<tr>
<td>25.621</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/I1</td>
</tr>
<tr>
<td>25.770</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1090/O</td>
</tr>
<tr>
<td>26.730</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/I1</td>
</tr>
<tr>
<td>26.893</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1058/O</td>
</tr>
<tr>
<td>27.853</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/I1</td>
</tr>
<tr>
<td>28.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_s1018/O</td>
</tr>
<tr>
<td>28.976</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/I0</td>
</tr>
<tr>
<td>30.008</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s13/F</td>
</tr>
<tr>
<td>30.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/I0</td>
</tr>
<tr>
<td>31.117</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s5/O</td>
</tr>
<tr>
<td>32.077</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/I0</td>
</tr>
<tr>
<td>32.240</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>33.200</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>33.363</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>34.323</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/I3</td>
</tr>
<tr>
<td>34.949</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s11/F</td>
</tr>
<tr>
<td>35.909</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/I1</td>
</tr>
<tr>
<td>37.008</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s1/F</td>
</tr>
<tr>
<td>37.968</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_7_s/I1</td>
</tr>
<tr>
<td>39.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>rvsingle/dp/resultmux/Result_7_s/F</td>
</tr>
<tr>
<td>40.027</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_27_G[7]_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1731</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_27_G[7]_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_RAMREG_27_G[7]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.883, 35.325%; route: 24.960, 63.509%; tC2Q: 0.458, 1.166%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
