<html><body><samp><pre>
<!@TC:1739902955>

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Tue Feb 18 11:22:35 2025

##### DESIGN INFO #######################################################

Top View:                "EvalBoardSandbox"
Constraint File(s):      "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 2 constraints


##### DETAILS ############################################################



<a name=clockRelationships50></a>Clock Relationships</a>
*******************

Starting                                               Ending                                                 |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                 System                                                 |     10.000           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     20.000           |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock      |     Diff grp         |     No paths         |     No paths         |     No paths                         
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock          |     10.000           |     No paths         |     No paths         |     No paths                         
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock          EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock      |     Diff grp         |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock      EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     |     Diff grp         |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock          |     Diff grp         |     No paths         |     No paths         |     No paths                         
EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock      EvalSandbox_MSS_CCC_0_FCCC|GL0_net_inferred_clock      |     10.000           |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK51></a>Unconstrained Start/End Points</a>
******************************

p:DEVRST_N
p:MosiA
p:MosiB
p:MosiC
p:MosiD
p:MosiE
p:MosiF
p:Rx0
p:SckA
p:SckB
p:SckC
p:SckD
p:SckE
p:SckF
p:Tx0
p:Uart0OE
p:nCsA[0]
p:nCsA[1]
p:nCsA[2]
p:nCsA[3]
p:nCsB[0]
p:nCsB[1]
p:nCsB[2]
p:nCsB[3]
p:nCsC[0]
p:nCsC[1]
p:nCsC[2]
p:nCsC[3]
p:nCsD[0]
p:nCsD[1]
p:nCsD[2]
p:nCsD[3]
p:nCsE[0]
p:nCsE[1]
p:nCsE[2]
p:nCsE[3]
p:nCsF[0]
p:nCsF[1]
p:nCsF[2]
p:nCsF[3]


<a name=InapplicableconstraintsCCK52></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK53></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK54></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK55></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
