0.6
2019.1
May 24 2019
15:06:07
D:/ACA Lab/ACA_Assignment_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/ACA Lab/ACA_Assignment_1/project_1/project_1.srcs/sources_1/new/FA_1bit.v,1669031903,verilog,,D:/ACA Lab/ACA_Assignment_1/project_1/project_1.srcs/sources_1/new/FA_1bit_tb.v,,FA_1bit;FA_4bit,,,,,,,,
D:/ACA Lab/ACA_Assignment_1/project_1/project_1.srcs/sources_1/new/FA_1bit_tb.v,1669030558,verilog,,,,FA_1bit_tb,,,,,,,,
