Mohammad Ansari , Christos Kotselidis , Kim Jarvis , Mikel Luján , Chris Kirkham , Ian Watson, Advanced Concurrency Control for Transactional Memory Using Transaction Commit Rate, Proceedings of the 14th international Euro-Par conference on Parallel Processing, August 26-29, 2008, Las Palmas de Gran Canaria, Spain[doi>10.1007/978-3-540-85451-7_77]
Utku Aydonat , Tarek S. Abdelrahman, Hardware Support for Relaxed Concurrency Control in Transactional Memory, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.15-26, December 04-08, 2010[doi>10.1109/MICRO.2010.25]
Woongki Baek , Chi Cao Minh , Martin Trautmann , Christos Kozyrakis , Kunle Olukotun, The OpenTM Transactional Application Programming Interface, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.376-387, September 15-19, 2007[doi>10.1109/PACT.2007.74]
João Barreto , Aleksandar Dragojevic , Paulo Ferreira , Ricardo Filipe , Rachid Guerraoui, Unifying thread-level speculation and transactional memory, Proceedings of the 13th International Middleware Conference, December 03-07, 2012, ontreal, Quebec, Canada
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Barna L. Bihari, Transactional Memory for Unstructured Mesh Simulations, Journal of Scientific Computing, v.54 n.2-3, p.311-332, February  2013[doi>10.1007/s10915-012-9643-2]
Ronald F. Boisvert , Roldan Pozo , Karin Remington , Richard F. Barrett , Jack J. Dongarra, Matrix market: a web resource for test matrix collections, Proceedings of the IFIP TC2/WG2.5 working conference on Quality of numerical software: assessment and enhancement, p.125-137, January 1997, Oxford, United Kingdom
Chi Cao Minh, JaeWoong Chung, Christos Kozyrakis, and Kunle Olukotun. 2008. STAMP: Stanford Transactional Applications for Multi-Processing. In IEEE Int’l. Symp. on Workload Characterization (IISWC’08).
Matthias Christen , Olaf Schenk , Helmar Burkhart, Automatic code generation and tuning for stencil kernels on modern shared memory architectures, Computer Science - Research and Development, v.26 n.3-4, p.205-210, June      2011[doi>10.1007/s00450-011-0160-6]
Matthew DeVuyst , Dean M. Tullsen , Seon Wook Kim, Runtime parallelization of legacy code on a transactional memory system, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, January 24-26, 2011, Heraklion, Greece[doi>10.1145/1944862.1944882]
Pascal Felber , Christof Fetzer , Torvald Riegel, Dynamic performance tuning of word-based software transactional memory, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, February 20-23, 2008, Salt Lake City, UT, USA[doi>10.1145/1345206.1345241]
Cesare Ferri , Andrea Marongiu , Benjamin Lipton , R. Iris Bahar , Tali Moreshet , Luca Benini , Maurice Herlihy, SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039380]
David Geer, Industry Trends: Chip Makers Turn to Multicore Processors, Computer, v.38 n.5, p.11-13, May 2005[doi>10.1109/MC.2005.160]
M. Angel Gonzalez-Mesa, Ricardo Quislant, Eladio Gutierrez, and Oscar Plata. 2012. Automatic Loop Parallelization Using Transactional Memory Support. In 16th Workshop on Compilers for Parallel Computers (CPC’12).
Allan Gottlieb , Boris D. Lubachevsky , Larry Rudolph, Basic Techniques for the Efficient Coordination of Very Large Numbers of Cooperating Sequential Processors, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.2, p.164-189, April 1983[doi>10.1145/69624.357206]
E. Gutiérrez , O. Plata , E. L. Zapata, A compiler method for the parallel execution of irregular reductions in scalable shared memory multiprocessors, Proceedings of the 14th international conference on Supercomputing, p.78-87, May 08-11, 2000, Santa Fe, New Mexico, USA[doi>10.1145/335231.335239]
Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabhu , Honggo Wijaya , Christos Kozyrakis , Kunle Olukotun, Transactional Memory Coherence and Consistency, Proceedings of the 31st annual international symposium on Computer architecture, p.102, June 19-23, 2004, München, Germany
Tim Harris , James Larus , Ravi Rajwar, Transactional Memory, 2nd Edition, Morgan and Claypool Publishers, 2010
Maurice Herlihy, Wait-free synchronization, ACM Transactions on Programming Languages and Systems (TOPLAS), v.13 n.1, p.124-149, Jan. 1991[doi>10.1145/114005.102808]
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
Mojtaba Mehrara , Jeff Hao , Po-Chun Hsu , Scott Mahlke, Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory, Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation, June 15-21, 2009, Dublin, Ireland[doi>10.1145/1542476.1542495]
Samuel P. Midkiff, Automatic Parallelization: An Overview of Fundamental Compiler Techniques, Morgan & Claypool Publishers, 2012
S. Pissanetzky. 1984. Sparse Matrix Technology. Academic Press.
Leo Porter , Bumyong Choi , Dean M. Tullsen, Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.313-324, September 12-16, 2009[doi>10.1109/PACT.2009.37]
Louis-Noel Pouchet. 2011. PolyBench: The Polyhedral Benchmark Suite. Available at http://www.cse.ohio-state.edu/pouchet/software/polybench/.
Xuehai Qian , Benjamin Sahelices , Josep Torrellas, BulkSMT: Designing SMT processors for atomic-block execution, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168952]
Hany E. Ramadan , Christopher J. Rossbach , Emmett Witchel, Dependence-aware transactional memory for increased concurrency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.246-257, November 08-12, 2008[doi>10.1109/MICRO.2008.4771795]
Torvald Riegel , Christof Fetzer , Pascal Felber, Time-based transactional memory with scalable time bases, Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures, June 09-11, 2007, San Diego, California, USA[doi>10.1145/1248377.1248415]
Mohamed M. Saad , Mohamed Mohamedin , Binoy Ravindran, HydraVM: extracting parallelism from legacy sequential code using STM, Proceedings of the 4th USENIX conference on Hot Topics in Parallelism, p.8-8, June 07-08, 2012, Berkeley, CA
Martin Schindewolf , Barna Bihari , John Gyllenhaal , Martin Schulz , Amy Wang , Wolfgang Karl, What scientific applications can benefit from hardware transactional memory?, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 10-16, 2012, Salt Lake City, Utah
Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224451]
Samuel Williams , Andrew Waterman , David Patterson, Roofline: an insightful visual performance model for multicore architectures, Communications of the ACM, v.52 n.4, April 2009[doi>10.1145/1498765.1498785]
Richard M. Yoo , Christopher J. Hughes , Konrad Lai , Ravi Rajwar, Performance evaluation of Intel® transactional synchronization extensions for high-performance computing, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 17-21, 2013, Denver, Colorado[doi>10.1145/2503210.2503232]
