\hypertarget{union__hw__mcm__etbcnt}{}\section{\+\_\+hw\+\_\+mcm\+\_\+etbcnt Union Reference}
\label{union__hw__mcm__etbcnt}\index{\+\_\+hw\+\_\+mcm\+\_\+etbcnt@{\+\_\+hw\+\_\+mcm\+\_\+etbcnt}}


H\+W\+\_\+\+M\+C\+M\+\_\+\+E\+T\+B\+C\+NT -\/ E\+TB Counter Value register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+etbcnt\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mcm__etbcnt_a1027f510af4e105e13a9caf177f3268b}{}\label{union__hw__mcm__etbcnt_a1027f510af4e105e13a9caf177f3268b}

\item 
struct \hyperlink{struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+etbcnt\+::\+\_\+hw\+\_\+mcm\+\_\+etbcnt\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcm__etbcnt_aca1f87c38932e89d6ba7deb95e2bb2a0}{}\label{union__hw__mcm__etbcnt_aca1f87c38932e89d6ba7deb95e2bb2a0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+M\+\_\+\+E\+T\+B\+C\+NT -\/ E\+TB Counter Value register (RO) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
