Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 30 17:14:17 2023
| Host         : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RF_transceiver_3module_timing_summary_routed.rpt -pb RF_transceiver_3module_timing_summary_routed.pb -rpx RF_transceiver_3module_timing_summary_routed.rpx -warn_on_violation
| Design       : RF_transceiver_3module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.412        0.000                      0                 9000        0.093        0.000                      0                 9000        3.500        0.000                       0                  4720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.412        0.000                      0                 9000        0.093        0.000                      0                 9000        3.500        0.000                       0                  4720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.778ns (27.220%)  route 4.754ns (72.780%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 13.256 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.656     5.730    rf_transceiver_2/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     6.248 r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=136, routed)         1.365     7.612    rf_transceiver_2/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.736 f  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0/O
                         net (fo=1, routed)           0.000     7.736    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0_n_0
    SLICE_X32Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.945 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0/O
                         net (fo=1, routed)           1.230     9.175    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.297     9.472 r  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0/O
                         net (fo=1, routed)           0.000     9.472    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     9.681 r  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0/O
                         net (fo=4, routed)           1.400    11.081    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.297    11.378 r  rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0/O
                         net (fo=5, routed)           0.760    12.138    rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124    12.262 r  rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.262    rf_transceiver_2/controller/buffer_mcu_n_17
    SLICE_X33Y12         FDRE                                         r  rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.491    13.256    rf_transceiver_2/controller/clk_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[1]/C
                         clock pessimism              0.424    13.680    
                         clock uncertainty           -0.035    13.644    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.029    13.673    rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 1.778ns (27.303%)  route 4.734ns (72.697%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 13.255 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.656     5.730    rf_transceiver_2/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     6.248 r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=136, routed)         1.365     7.612    rf_transceiver_2/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.736 f  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0/O
                         net (fo=1, routed)           0.000     7.736    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0_n_0
    SLICE_X32Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.945 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0/O
                         net (fo=1, routed)           1.230     9.175    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.297     9.472 r  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0/O
                         net (fo=1, routed)           0.000     9.472    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     9.681 r  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0/O
                         net (fo=4, routed)           1.400    11.081    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.297    11.378 r  rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0/O
                         net (fo=5, routed)           0.740    12.118    rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.242 r  rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.242    rf_transceiver_2/controller/buffer_mcu_n_16
    SLICE_X33Y13         FDRE                                         r  rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.490    13.255    rf_transceiver_2/controller/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[2]/C
                         clock pessimism              0.424    13.679    
                         clock uncertainty           -0.035    13.643    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.031    13.674    rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.674    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/controller/HEAD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 1.778ns (27.145%)  route 4.772ns (72.855%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 13.256 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.656     5.730    rf_transceiver_2/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     6.248 r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=136, routed)         1.365     7.612    rf_transceiver_2/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.736 f  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0/O
                         net (fo=1, routed)           0.000     7.736    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0_n_0
    SLICE_X32Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.945 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0/O
                         net (fo=1, routed)           1.230     9.175    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.297     9.472 r  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0/O
                         net (fo=1, routed)           0.000     9.472    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     9.681 r  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0/O
                         net (fo=4, routed)           1.400    11.081    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.297    11.378 r  rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0/O
                         net (fo=5, routed)           0.778    12.156    rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.280 r  rf_transceiver_2/controller/buffer_mcu/HEAD[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.280    rf_transceiver_2/controller/buffer_mcu_n_11
    SLICE_X36Y12         FDRE                                         r  rf_transceiver_2/controller/HEAD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.491    13.256    rf_transceiver_2/controller/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  rf_transceiver_2/controller/HEAD_reg[1]/C
                         clock pessimism              0.424    13.680    
                         clock uncertainty           -0.035    13.644    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.077    13.721    rf_transceiver_2/controller/HEAD_reg[1]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.778ns (27.825%)  route 4.612ns (72.175%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 13.255 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.656     5.730    rf_transceiver_2/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     6.248 r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=136, routed)         1.365     7.612    rf_transceiver_2/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.736 f  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0/O
                         net (fo=1, routed)           0.000     7.736    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0_n_0
    SLICE_X32Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.945 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0/O
                         net (fo=1, routed)           1.230     9.175    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.297     9.472 r  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0/O
                         net (fo=1, routed)           0.000     9.472    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     9.681 r  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0/O
                         net (fo=4, routed)           1.400    11.081    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.297    11.378 r  rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0/O
                         net (fo=5, routed)           0.618    11.996    rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.120 r  rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.120    rf_transceiver_2/controller/buffer_mcu_n_18
    SLICE_X33Y13         FDRE                                         r  rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.490    13.255    rf_transceiver_2/controller/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[0]/C
                         clock pessimism              0.424    13.679    
                         clock uncertainty           -0.035    13.643    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.031    13.674    rf_transceiver_2/controller/FSM_sequential_mode_3_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.674    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/controller/HEAD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 1.778ns (27.704%)  route 4.640ns (72.296%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 13.256 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.656     5.730    rf_transceiver_2/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     6.248 r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=136, routed)         1.365     7.612    rf_transceiver_2/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.736 r  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0/O
                         net (fo=1, routed)           0.000     7.736    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_16__0_n_0
    SLICE_X32Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.945 r  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0/O
                         net (fo=1, routed)           1.230     9.175    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_8__0_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.297     9.472 f  rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0/O
                         net (fo=1, routed)           0.000     9.472    rf_transceiver_2/controller/buffer_mcu/ADDH[7]_i_6__0_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     9.681 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0/O
                         net (fo=4, routed)           1.400    11.081    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[7]_i_5__0_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.297    11.378 f  rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0/O
                         net (fo=5, routed)           0.646    12.024    rf_transceiver_2/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__0_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I2_O)        0.124    12.148 r  rf_transceiver_2/controller/buffer_mcu/HEAD[6]_i_1__0/O
                         net (fo=1, routed)           0.000    12.148    rf_transceiver_2/controller/buffer_mcu_n_2
    SLICE_X36Y12         FDRE                                         r  rf_transceiver_2/controller/HEAD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.491    13.256    rf_transceiver_2/controller/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  rf_transceiver_2/controller/HEAD_reg[6]/C
                         clock pessimism              0.424    13.680    
                         clock uncertainty           -0.035    13.644    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.081    13.725    rf_transceiver_2/controller/HEAD_reg[6]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 rf_transceiver_3/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_3/controller/FSM_sequential_mode_3_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.449ns (23.049%)  route 4.838ns (76.951%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.651     5.725    rf_transceiver_3/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  rf_transceiver_3/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456     6.181 r  rf_transceiver_3/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=137, routed)         1.643     7.823    rf_transceiver_3/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.947 r  rf_transceiver_3/controller/buffer_mcu/ADDH[5]_i_21__1/O
                         net (fo=1, routed)           0.000     7.947    rf_transceiver_3/controller/buffer_mcu/ADDH[5]_i_21__1_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I1_O)      0.214     8.161 r  rf_transceiver_3/controller/buffer_mcu/ADDH_reg[5]_i_9__1/O
                         net (fo=1, routed)           0.000     8.161    rf_transceiver_3/controller/buffer_mcu/ADDH_reg[5]_i_9__1_n_0
    SLICE_X38Y67         MUXF8 (Prop_muxf8_I1_O)      0.088     8.249 r  rf_transceiver_3/controller/buffer_mcu/ADDH_reg[5]_i_3__1/O
                         net (fo=1, routed)           1.219     9.468    rf_transceiver_3/controller/buffer_mcu/ADDH_reg[5]_i_3__1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.319     9.787 r  rf_transceiver_3/controller/buffer_mcu/ADDH[5]_i_1__1/O
                         net (fo=9, routed)           1.379    11.166    rf_transceiver_3/controller/buffer_mcu/data_from_buffer_mcu[5]
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.290 r  rf_transceiver_3/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__1/O
                         net (fo=5, routed)           0.597    11.887    rf_transceiver_3/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__1_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.011 r  rf_transceiver_3/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.011    rf_transceiver_3/controller/buffer_mcu_n_16
    SLICE_X46Y49         FDRE                                         r  rf_transceiver_3/controller/FSM_sequential_mode_3_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.495    13.260    rf_transceiver_3/controller/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  rf_transceiver_3/controller/FSM_sequential_mode_3_state_reg[2]/C
                         clock pessimism              0.309    13.569    
                         clock uncertainty           -0.035    13.534    
    SLICE_X46Y49         FDRE (Setup_fdre_C_D)        0.077    13.611    rf_transceiver_3/controller/FSM_sequential_mode_3_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/controller/instruction_match_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 1.791ns (28.244%)  route 4.550ns (71.756%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 13.255 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.656     5.730    rf_transceiver_2/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     6.248 r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=136, routed)         1.897     8.145    rf_transceiver_2/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X28Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.269 f  rf_transceiver_2/controller/buffer_mcu/ADDH[4]_i_19__0/O
                         net (fo=1, routed)           0.000     8.269    rf_transceiver_2/controller/buffer_mcu/ADDH[4]_i_19__0_n_0
    SLICE_X28Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     8.514 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[4]_i_8__0/O
                         net (fo=1, routed)           0.000     8.514    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[4]_i_8__0_n_0
    SLICE_X28Y31         MUXF8 (Prop_muxf8_I0_O)      0.104     8.618 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[4]_i_3__0/O
                         net (fo=1, routed)           1.031     9.649    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[4]_i_3__0_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.316     9.965 f  rf_transceiver_2/controller/buffer_mcu/ADDH[4]_i_1__0/O
                         net (fo=9, routed)           1.267    11.232    rf_transceiver_2/controller/buffer_mcu/data_from_buffer_mcu[4]
    SLICE_X33Y14         LUT4 (Prop_lut4_I2_O)        0.152    11.384 f  rf_transceiver_2/controller/buffer_mcu/instruction_match_counter[2]_i_5__0/O
                         net (fo=1, routed)           0.355    11.739    rf_transceiver_2/controller/buffer_mcu/instruction_match_counter[2]_i_5__0_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.332    12.071 r  rf_transceiver_2/controller/buffer_mcu/instruction_match_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.071    rf_transceiver_2/controller/buffer_mcu_n_24
    SLICE_X32Y14         FDRE                                         r  rf_transceiver_2/controller/instruction_match_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.490    13.255    rf_transceiver_2/controller/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  rf_transceiver_2/controller/instruction_match_counter_reg[2]/C
                         clock pessimism              0.424    13.679    
                         clock uncertainty           -0.035    13.643    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.081    13.724    rf_transceiver_2/controller/instruction_match_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 rf_transceiver_3/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_3/controller/HEAD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.449ns (23.296%)  route 4.771ns (76.704%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.651     5.725    rf_transceiver_3/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  rf_transceiver_3/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456     6.181 r  rf_transceiver_3/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=137, routed)         1.643     7.823    rf_transceiver_3/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.947 f  rf_transceiver_3/controller/buffer_mcu/ADDH[5]_i_21__1/O
                         net (fo=1, routed)           0.000     7.947    rf_transceiver_3/controller/buffer_mcu/ADDH[5]_i_21__1_n_0
    SLICE_X38Y67         MUXF7 (Prop_muxf7_I1_O)      0.214     8.161 f  rf_transceiver_3/controller/buffer_mcu/ADDH_reg[5]_i_9__1/O
                         net (fo=1, routed)           0.000     8.161    rf_transceiver_3/controller/buffer_mcu/ADDH_reg[5]_i_9__1_n_0
    SLICE_X38Y67         MUXF8 (Prop_muxf8_I1_O)      0.088     8.249 f  rf_transceiver_3/controller/buffer_mcu/ADDH_reg[5]_i_3__1/O
                         net (fo=1, routed)           1.219     9.468    rf_transceiver_3/controller/buffer_mcu/ADDH_reg[5]_i_3__1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.319     9.787 f  rf_transceiver_3/controller/buffer_mcu/ADDH[5]_i_1__1/O
                         net (fo=9, routed)           1.379    11.166    rf_transceiver_3/controller/buffer_mcu/data_from_buffer_mcu[5]
    SLICE_X46Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.290 f  rf_transceiver_3/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__1/O
                         net (fo=5, routed)           0.530    11.821    rf_transceiver_3/controller/buffer_mcu/FSM_sequential_mode_3_state[2]_i_5__1_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  rf_transceiver_3/controller/buffer_mcu/HEAD[6]_i_1__1/O
                         net (fo=1, routed)           0.000    11.945    rf_transceiver_3/controller/buffer_mcu_n_1
    SLICE_X46Y49         FDRE                                         r  rf_transceiver_3/controller/HEAD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.495    13.260    rf_transceiver_3/controller/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  rf_transceiver_3/controller/HEAD_reg[6]/C
                         clock pessimism              0.309    13.569    
                         clock uncertainty           -0.035    13.534    
    SLICE_X46Y49         FDRE (Setup_fdre_C_D)        0.079    13.613    rf_transceiver_3/controller/HEAD_reg[6]
  -------------------------------------------------------------------
                         required time                         13.613    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 rf_transceiver_1/uart_node/fifo_tx/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_1/uart_node/fifo_tx/buffer_reg[22][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 1.068ns (18.178%)  route 4.807ns (81.822%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 13.375 - 8.000 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.722     5.796    rf_transceiver_1/uart_node/fifo_tx/clk_IBUF_BUFG
    SLICE_X75Y30         FDRE                                         r  rf_transceiver_1/uart_node/fifo_tx/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.456     6.252 r  rf_transceiver_1/uart_node/fifo_tx/rd_addr_reg[0]/Q
                         net (fo=71, routed)          1.310     7.562    rf_transceiver_1/uart_node/fifo_tx/rd_addr_reg__0[0]
    SLICE_X80Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.686 r  rf_transceiver_1/uart_node/fifo_tx/wr_addr[5]_i_4/O
                         net (fo=1, routed)           0.433     8.119    rf_transceiver_1/uart_node/fifo_tx/wr_addr[5]_i_4_n_0
    SLICE_X80Y30         LUT5 (Prop_lut5_I2_O)        0.124     8.243 r  rf_transceiver_1/uart_node/fifo_tx/wr_addr[5]_i_3__0/O
                         net (fo=3, routed)           0.620     8.863    rf_transceiver_1/uart_node/fifo_tx/wr_addr[5]_i_3__0_n_0
    SLICE_X75Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.987 r  rf_transceiver_1/uart_node/fifo_tx/wr_addr[5]_i_1__1/O
                         net (fo=12, routed)          0.794     9.781    rf_transceiver_1/uart_node/fifo_tx/wr_addr0__0
    SLICE_X82Y30         LUT4 (Prop_lut4_I0_O)        0.124     9.905 f  rf_transceiver_1/uart_node/fifo_tx/buffer[16][7]_i_2__1/O
                         net (fo=8, routed)           0.741    10.646    rf_transceiver_1/uart_node/fifo_tx/buffer[16][7]_i_2__1_n_0
    SLICE_X86Y28         LUT4 (Prop_lut4_I3_O)        0.116    10.762 r  rf_transceiver_1/uart_node/fifo_tx/buffer[22][7]_i_1__2/O
                         net (fo=8, routed)           0.909    11.671    rf_transceiver_1/uart_node/fifo_tx/buffer[22][7]_i_1__2_n_0
    SLICE_X93Y28         FDRE                                         r  rf_transceiver_1/uart_node/fifo_tx/buffer_reg[22][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.610    13.375    rf_transceiver_1/uart_node/fifo_tx/clk_IBUF_BUFG
    SLICE_X93Y28         FDRE                                         r  rf_transceiver_1/uart_node/fifo_tx/buffer_reg[22][1]/C
                         clock pessimism              0.424    13.799    
                         clock uncertainty           -0.035    13.763    
    SLICE_X93Y28         FDRE (Setup_fdre_C_CE)      -0.409    13.354    rf_transceiver_1/uart_node/fifo_tx/buffer_reg[22][1]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/controller/instruction_match_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.548ns (24.715%)  route 4.715ns (75.285%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 13.254 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.656     5.730    rf_transceiver_2/controller/buffer_mcu/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     6.248 r  rf_transceiver_2/controller/buffer_mcu/rd_addr_reg[1]/Q
                         net (fo=136, routed)         1.761     8.009    rf_transceiver_2/controller/buffer_mcu/rd_addr_reg__0[1]
    SLICE_X25Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.133 f  rf_transceiver_2/controller/buffer_mcu/ADDH[1]_i_18__0/O
                         net (fo=1, routed)           0.000     8.133    rf_transceiver_2/controller/buffer_mcu/ADDH[1]_i_18__0_n_0
    SLICE_X25Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     8.371 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[1]_i_8__0/O
                         net (fo=1, routed)           0.000     8.371    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[1]_i_8__0_n_0
    SLICE_X25Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     8.475 f  rf_transceiver_2/controller/buffer_mcu/ADDH_reg[1]_i_3__0/O
                         net (fo=1, routed)           1.298     9.773    rf_transceiver_2/controller/buffer_mcu/ADDH_reg[1]_i_3__0_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.316    10.089 f  rf_transceiver_2/controller/buffer_mcu/ADDH[1]_i_1__0/O
                         net (fo=12, routed)          1.042    11.131    rf_transceiver_2/controller/buffer_mcu/data_from_buffer_mcu[1]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.255 r  rf_transceiver_2/controller/buffer_mcu/instruction_match_counter[2]_i_3__0/O
                         net (fo=3, routed)           0.614    11.869    rf_transceiver_2/controller/buffer_mcu/instruction_match_counter[2]_i_3__0_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.993 r  rf_transceiver_2/controller/buffer_mcu/instruction_match_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.993    rf_transceiver_2/controller/buffer_mcu_n_26
    SLICE_X32Y15         FDRE                                         r  rf_transceiver_2/controller/instruction_match_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        1.489    13.254    rf_transceiver_2/controller/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  rf_transceiver_2/controller/instruction_match_counter_reg[0]/C
                         clock pessimism              0.424    13.678    
                         clock uncertainty           -0.035    13.642    
    SLICE_X32Y15         FDRE (Setup_fdre_C_D)        0.077    13.719    rf_transceiver_2/controller/instruction_match_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  1.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rf_transceiver_3/uart_node/rx_controller/rx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_3/uart_node/rx_controller/transaction_stop_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.255%)  route 0.243ns (53.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.557     1.643    rf_transceiver_3/uart_node/rx_controller/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  rf_transceiver_3/uart_node/rx_controller/rx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  rf_transceiver_3/uart_node/rx_controller/rx_state_reg/Q
                         net (fo=9, routed)           0.243     2.050    rf_transceiver_3/uart_node/rx_controller/rx_state
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.045     2.095 r  rf_transceiver_3/uart_node/rx_controller/transaction_stop_toggle_i_1__10/O
                         net (fo=1, routed)           0.000     2.095    rf_transceiver_3/uart_node/rx_controller/transaction_stop_toggle_i_1__10_n_0
    SLICE_X49Y40         FDRE                                         r  rf_transceiver_3/uart_node/rx_controller/transaction_stop_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.828     2.170    rf_transceiver_3/uart_node/rx_controller/clk_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  rf_transceiver_3/uart_node/rx_controller/transaction_stop_toggle_reg/C
                         clock pessimism             -0.261     1.909    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.092     2.001    rf_transceiver_3/uart_node/rx_controller/transaction_stop_toggle_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.991%)  route 0.300ns (68.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.558     1.644    rf_transceiver_2/uart_node/rx_controller/clk_IBUF_BUFG
    SLICE_X53Y5          FDRE                                         r  rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.141     1.785 r  rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[2]/Q
                         net (fo=33, routed)          0.300     2.085    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[0][7]_0[2]
    SLICE_X49Y2          FDRE                                         r  rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.830     2.172    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[0][2]/C
                         clock pessimism             -0.261     1.911    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.070     1.981    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_3/controller/waiting_module/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.563     1.649    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.907    rf_transceiver_3/controller/waiting_module/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.067 r  rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.068    rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.122 r  rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.122    rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1_n_7
    SLICE_X41Y50         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.825     2.167    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[16]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     2.016    rf_transceiver_3/controller/waiting_module/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[14][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.448%)  route 0.281ns (66.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.558     1.644    rf_transceiver_2/uart_node/rx_controller/clk_IBUF_BUFG
    SLICE_X53Y5          FDRE                                         r  rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.141     1.785 r  rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[1]/Q
                         net (fo=33, routed)          0.281     2.066    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[0][7]_0[1]
    SLICE_X48Y7          FDRE                                         r  rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.828     2.170    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/clk_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[14][1]/C
                         clock pessimism             -0.261     1.909    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.047     1.956    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_3/controller/waiting_module/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.563     1.649    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.907    rf_transceiver_3/controller/waiting_module/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.067 r  rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.068    rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.133 r  rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.133    rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1_n_5
    SLICE_X41Y50         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.825     2.167    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[18]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     2.016    rf_transceiver_3/controller/waiting_module/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.469%)  route 0.322ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.558     1.644    rf_transceiver_2/uart_node/rx_controller/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.141     1.785 r  rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[4]/Q
                         net (fo=33, routed)          0.322     2.107    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[0][7]_0[4]
    SLICE_X48Y4          FDRE                                         r  rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.829     2.171    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[1][4]/C
                         clock pessimism             -0.261     1.910    
    SLICE_X48Y4          FDRE (Hold_fdre_C_D)         0.075     1.985    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.585%)  route 0.336ns (70.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.558     1.644    rf_transceiver_2/uart_node/rx_controller/clk_IBUF_BUFG
    SLICE_X53Y5          FDRE                                         r  rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.141     1.785 r  rf_transceiver_2/uart_node/rx_controller/rx_buffer_reg[2]/Q
                         net (fo=33, routed)          0.336     2.121    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[0][7]_0[2]
    SLICE_X44Y5          FDRE                                         r  rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.829     2.171    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[15][2]/C
                         clock pessimism             -0.261     1.910    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.070     1.980    rf_transceiver_2/uart_node/FIFO_RX_BLOCK.fifo_rx/buffer_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_3/controller/waiting_module/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.563     1.649    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.907    rf_transceiver_3/controller/waiting_module/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.067 r  rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.068    rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.158 r  rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.158    rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1_n_6
    SLICE_X41Y50         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.825     2.167    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[17]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     2.016    rf_transceiver_3/controller/waiting_module/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_3/controller/waiting_module/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.563     1.649    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.907    rf_transceiver_3/controller/waiting_module/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.067 r  rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.068    rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.158 r  rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.158    rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1_n_4
    SLICE_X41Y50         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.825     2.167    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[19]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     2.016    rf_transceiver_3/controller/waiting_module/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rf_transceiver_3/controller/waiting_module/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.563     1.649    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  rf_transceiver_3/controller/waiting_module/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.907    rf_transceiver_3/controller/waiting_module/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.067 r  rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.068    rf_transceiver_3/controller/waiting_module/counter_reg[12]_i_1__1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.107 r  rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.107    rf_transceiver_3/controller/waiting_module/counter_reg[16]_i_1__1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.161 r  rf_transceiver_3/controller/waiting_module/counter_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.161    rf_transceiver_3/controller/waiting_module/counter_reg[20]_i_1__1_n_7
    SLICE_X41Y51         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=4719, routed)        0.825     2.167    rf_transceiver_3/controller/waiting_module/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  rf_transceiver_3/controller/waiting_module/counter_reg[20]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     2.016    rf_transceiver_3/controller/waiting_module/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y28    rf_transceiver_1/controller/ADDH_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X63Y28    rf_transceiver_1/controller/ADDH_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y28    rf_transceiver_1/controller/ADDH_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y27    rf_transceiver_1/controller/ADDH_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y27    rf_transceiver_1/controller/ADDH_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y27    rf_transceiver_1/controller/ADDH_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y27    rf_transceiver_1/controller/ADDH_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y28    rf_transceiver_1/controller/ADDH_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y28    rf_transceiver_1/controller/ADDL_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[20][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[20][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[20][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[20][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[20][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[20][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[20][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[20][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[29][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X44Y67    rf_transceiver_3/controller/buffer_mcu/buffer_reg[29][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y28    rf_transceiver_1/controller/ADDH_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y28    rf_transceiver_1/controller/ADDH_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y28    rf_transceiver_1/controller/ADDH_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y27    rf_transceiver_1/controller/ADDH_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y27    rf_transceiver_1/controller/ADDH_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y27    rf_transceiver_1/controller/ADDH_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y27    rf_transceiver_1/controller/ADDH_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y28    rf_transceiver_1/controller/ADDH_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y28    rf_transceiver_1/controller/ADDL_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X89Y21    rf_transceiver_1/controller/buffer_mcu/buffer_reg[2][1]/C



