/*************************************************************************************
 *                                                                                   *
 * Copyright: (c) 2019 Broadcom.                                                     *
 * Broadcom Proprietary and Confidential. All rights reserved.                       *
 */

/*************************************************************************************
 *************************************************************************************
 *                                                                                   *
 *  Revision      :   *
 *                                                                                   *
 *  Description   :  Register access macros for BLACKHAWK7_V1L8P1
 */

/** @file blackhawk7_v1l8p1_fields.h
 * Register access macros for BLACKHAWK7_V1L8P1
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */

#ifndef BLACKHAWK7_V1L8P1_FIELDS_H
#define BLACKHAWK7_V1L8P1_FIELDS_H

#define rdc_ams_pll_fp3_r_sel()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd320,3,14,__ERR)
#define wrc_ams_pll_fp3_r_sel(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd320,0x1800,11,wr_val)
#define rdc_ams_pll_test_vc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd320,5,15,__ERR)
#define wrc_ams_pll_test_vc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd320,0x0400,10,wr_val)
#define rdc_ams_pll_i_en_kvh()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd320,11,15,__ERR)
#define wrc_ams_pll_i_en_kvh(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd320,0x0010,4,wr_val)
#define rdc_ams_pll_i_lb_en_div2()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd320,12,15,__ERR)
#define wrc_ams_pll_i_lb_en_div2(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd320,0x0008,3,wr_val)
#define rdc_ams_pll_i_rband_ovrrd()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd320,13,13,__ERR)
#define wrc_ams_pll_i_rband_ovrrd(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd320,0x0007,0,wr_val)
#define rdc_ams_pll_cp_sel()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd321,7,14,__ERR)
#define wrc_ams_pll_cp_sel(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd321,0x0180,7,wr_val)
#define rdc_ams_pll_rz_sel()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd321,9,13,__ERR)
#define wrc_ams_pll_rz_sel(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd321,0x0070,4,wr_val)
#define rdc_ams_pll_fp3_c_sel()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd321,12,12,__ERR)
#define wrc_ams_pll_fp3_c_sel(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd321,0x000f,0,wr_val)
#define rdc_ams_pll_cm_clkchnl()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd322,2,13,__ERR)
#define wrc_ams_pll_cm_clkchnl(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd322,0x3800,11,wr_val)
#define rdc_ams_pll_swind_clkchnl()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd322,5,15,__ERR)
#define wrc_ams_pll_swind_clkchnl(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd322,0x0400,10,wr_val)
#define rdc_ams_pll_cap_clkchnl()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd322,6,12,__ERR)
#define wrc_ams_pll_cap_clkchnl(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd322,0x03c0,6,wr_val)
#define rdc_ams_pll_en_offset_refclk()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd322,11,15,__ERR)
#define wrc_ams_pll_en_offset_refclk(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd322,0x0010,4,wr_val)
#define rdc_ams_pll_bias_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd323,8,15,__ERR)
#define wrc_ams_pll_bias_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd323,0x0080,7,wr_val)
#define rdc_ams_pll_i_clkchnl()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd323,13,13,__ERR)
#define wrc_ams_pll_i_clkchnl(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd323,0x0007,0,wr_val)
#define rdc_ams_pll_en_ext_cml_cmos_sel()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd324,12,15,__ERR)
#define wrc_ams_pll_en_ext_cml_cmos_sel(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd324,0x0008,3,wr_val)
#define rdc_ams_pll_pwrdn()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd324,13,15,__ERR)
#define wrc_ams_pll_pwrdn(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd324,0x0004,2,wr_val)
#define rdc_ams_pll_div4_2_sel()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd324,14,15,__ERR)
#define wrc_ams_pll_div4_2_sel(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd324,0x0002,1,wr_val)
#define rdc_ams_pll_rterm_sel()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd324,15,15,__ERR)
#define wrc_ams_pll_rterm_sel(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd324,0x0001,0,wr_val)
#define rdc_ams_pll_ictrl_div2()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,4,14,__ERR)
#define wrc_ams_pll_ictrl_div2(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0c00,10,wr_val)
#define rdc_ams_pll_pwrdn_bg()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,6,15,__ERR)
#define wrc_ams_pll_pwrdn_bg(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0200,9,wr_val)
#define rdc_ams_pll_pwrdn_refbuf()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,7,15,__ERR)
#define wrc_ams_pll_pwrdn_refbuf(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0100,8,wr_val)
#define rdc_ams_pll_pwrdn_b_sdm()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,8,15,__ERR)
#define wrc_ams_pll_pwrdn_b_sdm(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0080,7,wr_val)
#define rdc_ams_pll_pwrdn_cp()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,9,15,__ERR)
#define wrc_ams_pll_pwrdn_cp(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0040,6,wr_val)
#define rdc_ams_pll_pwrdn_buf()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,10,15,__ERR)
#define wrc_ams_pll_pwrdn_buf(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0020,5,wr_val)
#define rdc_ams_pll_pwrdn_hbvco()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,11,15,__ERR)
#define wrc_ams_pll_pwrdn_hbvco(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0010,4,wr_val)
#define rdc_ams_pll_pwrdn_lbvco()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,12,15,__ERR)
#define wrc_ams_pll_pwrdn_lbvco(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0008,3,wr_val)
#define rdc_ams_pll_pwrdn_mmd()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,13,15,__ERR)
#define wrc_ams_pll_pwrdn_mmd(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0004,2,wr_val)
#define rdc_ams_pll_pwrdn_rtl()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,14,15,__ERR)
#define wrc_ams_pll_pwrdn_rtl(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0002,1,wr_val)
#define rdc_ams_pll_pwrdn_vddr()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd110,15,15,__ERR)
#define wrc_ams_pll_pwrdn_vddr(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd110,0x0001,0,wr_val)
#define rdc_ams_pll_refclk_freq2x_en()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd111,8,15,__ERR)
#define wrc_ams_pll_refclk_freq2x_en(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd111,0x0080,7,wr_val)
#define rdc_ams_pll_refdiv4()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd111,9,15,__ERR)
#define wrc_ams_pll_refdiv4(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd111,0x0040,6,wr_val)
#define rdc_ams_pll_refdiv2()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd111,10,15,__ERR)
#define wrc_ams_pll_refdiv2(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd111,0x0020,5,wr_val)
#define rdc_ams_pll_term()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd111,11,13,__ERR)
#define wrc_ams_pll_term(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd111,0x001c,2,wr_val)
#define rdc_ams_pll_vddr_for_txrx()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd112,3,15,__ERR)
#define wrc_ams_pll_vddr_for_txrx(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd112,0x1000,12,wr_val)
#define rdc_ams_pll_test_ibg()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd112,4,15,__ERR)
#define wrc_ams_pll_test_ibg(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd112,0x0800,11,wr_val)
#define rdc_ams_pll_test_bg()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd112,5,15,__ERR)
#define wrc_ams_pll_test_bg(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd112,0x0400,10,wr_val)
#define rdc_ams_pll_test_vbg_sel()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd112,6,14,__ERR)
#define wrc_ams_pll_test_vbg_sel(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd112,0x0300,8,wr_val)
#define rdc_ams_pll_rtl_div_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd112,9,14,__ERR)
#define wrc_ams_pll_rtl_div_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd112,0x0060,5,wr_val)
#define rdc_ams_pll_rz_extra()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd113,0,14,__ERR)
#define wrc_ams_pll_rz_extra(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd113,0xc000,14,wr_val)
#define rdc_ams_pll_cm_clkchnl_2()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd113,5,13,__ERR)
#define wrc_ams_pll_cm_clkchnl_2(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd113,0x0700,8,wr_val)
#define rdc_ams_pll_pwrdn_buf_2()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd113,13,15,__ERR)
#define wrc_ams_pll_pwrdn_buf_2(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd113,0x0004,2,wr_val)
#define rdc_ams_pll_vddr_for_pll()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd114,0,15,__ERR)
#define wrc_ams_pll_vddr_for_pll(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd114,0x8000,15,wr_val)
#define rdc_ams_pll_vddr_for_vcasn()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd114,1,15,__ERR)
#define wrc_ams_pll_vddr_for_vcasn(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd114,0x4000,14,wr_val)
#define rdc_ams_pll_i_en_extra()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd114,2,13,__ERR)
#define wrc_ams_pll_i_en_extra(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd114,0x3800,11,wr_val)
#define rdc_ams_pll_i_en_ext_cml_refclk_in()                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd114,5,15,__ERR)
#define wrc_ams_pll_i_en_ext_cml_refclk_in(wr_val)              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd114,0x0400,10,wr_val)
#define rdc_ams_pll_i_en_ext_cml_refclk_out()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd114,6,15,__ERR)
#define wrc_ams_pll_i_en_ext_cml_refclk_out(wr_val)             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd114,0x0200,9,wr_val)
#define rdc_ams_pll_i_en_ext_cmos_refclk_in()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd114,7,15,__ERR)
#define wrc_ams_pll_i_en_ext_cmos_refclk_in(wr_val)             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd114,0x0100,8,wr_val)
#define rdc_ams_pll_sel_clk4ref()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd114,14,14,__ERR)
#define wrc_ams_pll_sel_clk4ref(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd114,0x0003,0,wr_val)
#define rdc_ams_pll_test_vref()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd115,1,15,__ERR)
#define wrc_ams_pll_test_vref(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd115,0x4000,14,wr_val)
#define rdc_ams_pll_rstb_rtl_div()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd116,5,15,__ERR)
#define wrc_ams_pll_rstb_rtl_div(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd116,0x0400,10,wr_val)
#define rdc_ams_pll_ctatadj()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd118,6,11,__ERR)
#define wrc_ams_pll_ctatadj(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd118,0x03e0,5,wr_val)
#define rdc_ams_pll_ptatadj()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd118,11,11,__ERR)
#define wrc_ams_pll_ptatadj(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd118,0x001f,0,wr_val)
#define rdc_ams_pll_pll_frac_mode()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd119,2,14,__ERR)
#define wrc_ams_pll_pll_frac_mode(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd119,0x3000,12,wr_val)
#define rdc_ams_pll_resetb_mmd()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd119,4,15,__ERR)
#define wrc_ams_pll_resetb_mmd(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd119,0x0800,11,wr_val)
#define rdc_ams_pll_test_ch()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd119,5,15,__ERR)
#define wrc_ams_pll_test_ch(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd119,0x0400,10,wr_val)
#define rdc_ams_pll_test_pll()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd119,6,15,__ERR)
#define wrc_ams_pll_test_pll(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd119,0x0200,9,wr_val)
#define rdc_ams_pll_test_rx()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd119,7,15,__ERR)
#define wrc_ams_pll_test_rx(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd119,0x0100,8,wr_val)
#define rdc_ams_pll_test_vbypass()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd119,8,15,__ERR)
#define wrc_ams_pll_test_vbypass(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd119,0x0080,7,wr_val)
#define rdc_ams_pll_pwrdn_constant_gm()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd119,9,15,__ERR)
#define wrc_ams_pll_pwrdn_constant_gm(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd119,0x0040,6,wr_val)
#define rdc_ams_pll_pwrdn_bias4reflad()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd119,10,15,__ERR)
#define wrc_ams_pll_pwrdn_bias4reflad(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd119,0x0020,5,wr_val)
#define rdc_ams_pll_clk4pcs_div()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11a,3,13,__ERR)
#define wrc_ams_pll_clk4pcs_div(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11a,0x1c00,10,wr_val)
#define rdc_ams_pll_fracn_ndiv_int()                            blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd11a,6,6,__ERR)
#define wrc_ams_pll_fracn_ndiv_int(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd11a,0x03ff,0,wr_val)
#define rdc_ams_pll_fracn_ndiv_frac_l()                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd11b,__ERR)
#define wrc_ams_pll_fracn_ndiv_frac_l(wr_val)                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd11b,wr_val)
#define rdc_ams_pll_en_clk4pcs()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,2,15,__ERR)
#define wrc_ams_pll_en_clk4pcs(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x2000,13,wr_val)
#define rdc_ams_pll_en_clk4sync()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,3,15,__ERR)
#define wrc_ams_pll_en_clk4sync(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x1000,12,wr_val)
#define rdc_ams_pll_clk4sync_div8_6b()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,4,15,__ERR)
#define wrc_ams_pll_clk4sync_div8_6b(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0800,11,wr_val)
#define rdc_ams_pll_en_clkd66()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,5,15,__ERR)
#define wrc_ams_pll_en_clkd66(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0400,10,wr_val)
#define rdc_ams_pll_en_clk4ref()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,6,15,__ERR)
#define wrc_ams_pll_en_clk4ref(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0200,9,wr_val)
#define rdc_ams_pll_en_clk_fb2dig()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,7,15,__ERR)
#define wrc_ams_pll_en_clk_fb2dig(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0100,8,wr_val)
#define rdc_ams_pll_spare_200_200()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,8,15,__ERR)
#define wrc_ams_pll_spare_200_200(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0080,7,wr_val)
#define rdc_ams_pll_en_testclk()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,9,14,__ERR)
#define wrc_ams_pll_en_testclk(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0060,5,wr_val)
#define rdc_ams_pll_i_vcodiv_refout()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,11,15,__ERR)
#define wrc_ams_pll_i_vcodiv_refout(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0010,4,wr_val)
#define rdc_ams_pll_i_ndiv_valid()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,12,15,__ERR)
#define wrc_ams_pll_i_ndiv_valid(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0008,3,wr_val)
#define rdc_ams_pll_fracn_dither_en()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,13,15,__ERR)
#define wrc_ams_pll_fracn_dither_en(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0004,2,wr_val)
#define rdc_ams_pll_fracn_ndiv_frac_h()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11c,14,14,__ERR)
#define wrc_ams_pll_fracn_ndiv_frac_h(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11c,0x0003,0,wr_val)
#define rdc_ams_pll_i_en_ovrrad()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11d,3,15,__ERR)
#define wrc_ams_pll_i_en_ovrrad(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11d,0x1000,12,wr_val)
#define rdc_ams_pll_icp_sel()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd11d,10,12,__ERR)
#define wrc_ams_pll_icp_sel(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd11d,0x003c,2,wr_val)
#define rd_ams_rx_eq1_deq_2()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c0,0,15,__ERR)
#define wr_ams_rx_eq1_deq_2(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c0,0x8000,15,wr_val)
#define rd_ams_rx_eq2_deq2()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c0,1,15,__ERR)
#define wr_ams_rx_eq2_deq2(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c0,0x4000,14,wr_val)
#define rd_ams_rx_tport_en()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c0,9,15,__ERR)
#define wr_ams_rx_tport_en(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c0,0x0040,6,wr_val)
#define rd_ams_rx_rxclk66_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c0,10,15,__ERR)
#define wr_ams_rx_rxclk66_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c0,0x0020,5,wr_val)
#define rd_ams_rx_testclk_mux()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c0,12,15,__ERR)
#define wr_ams_rx_testclk_mux(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c0,0x0008,3,wr_val)
#define rd_ams_rx_offset_correction_ibias()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c0,13,13,__ERR)
#define wr_ams_rx_offset_correction_ibias(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c0,0x0007,0,wr_val)
#define rd_ams_rx_ibias()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c1,0,13,__ERR)
#define wr_ams_rx_ibias(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c1,0xe000,13,wr_val)
#define rd_ams_rx_ana_lpbk_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c1,15,15,__ERR)
#define wr_ams_rx_ana_lpbk_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c1,0x0001,0,wr_val)
#define rd_ams_rx_clkmux_ibias()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c2,0,13,__ERR)
#define wr_ams_rx_clkmux_ibias(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c2,0xe000,13,wr_val)
#define rd_ams_rx_phase_interpolators_ibias()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c2,10,13,__ERR)
#define wr_ams_rx_phase_interpolators_ibias(wr_val)             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c2,0x0038,3,wr_val)
#define rd_ams_rx_dac4ck_dat_i_4()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c3,1,15,__ERR)
#define wr_ams_rx_dac4ck_dat_i_4(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c3,0x4000,14,wr_val)
#define rd_ams_rx_dac4ck_phs_i_4()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c3,2,15,__ERR)
#define wr_ams_rx_dac4ck_phs_i_4(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c3,0x2000,13,wr_val)
#define rd_ams_rx_dac4ck_lms_i_4()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c3,3,15,__ERR)
#define wr_ams_rx_dac4ck_lms_i_4(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c3,0x1000,12,wr_val)
#define rd_ams_rx_sigdet_offset_correction_neg()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c3,6,11,__ERR)
#define wr_ams_rx_sigdet_offset_correction_neg(wr_val)          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c3,0x03e0,5,wr_val)
#define rd_ams_rx_sigdet_offset_correction_pos()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c3,11,11,__ERR)
#define wr_ams_rx_sigdet_offset_correction_pos(wr_val)          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c3,0x001f,0,wr_val)
#define rd_ams_rx_vga2_deq()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c4,0,14,__ERR)
#define wr_ams_rx_vga2_deq(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c4,0xc000,14,wr_val)
#define rd_ams_rx_eq1_deq()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c5,14,14,__ERR)
#define wr_ams_rx_eq1_deq(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c5,0x0003,0,wr_val)
#define rd_ams_rx_rxclk32_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c6,7,15,__ERR)
#define wr_ams_rx_rxclk32_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c6,0x0100,8,wr_val)
#define rd_ams_rx_eq1_deq3()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c7,3,15,__ERR)
#define wr_ams_rx_eq1_deq3(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c7,0x1000,12,wr_val)
#define rd_ams_rx_eq2_ctrl4()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c7,15,15,__ERR)
#define wr_ams_rx_eq2_ctrl4(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c7,0x0001,0,wr_val)
#define rd_ams_rx_dac4ck_phs_i()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c8,4,12,__ERR)
#define wr_ams_rx_dac4ck_phs_i(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c8,0x0f00,8,wr_val)
#define rd_ams_rx_eq2_deq()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c8,8,14,__ERR)
#define wr_ams_rx_eq2_deq(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c8,0x00c0,6,wr_val)
#define rd_ams_rx_dc_offset_range_sel()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c8,10,14,__ERR)
#define wr_ams_rx_dc_offset_range_sel(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c8,0x0030,4,wr_val)
#define rd_ams_rx_dac4ck_lms_i()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c8,12,12,__ERR)
#define wr_ams_rx_dac4ck_lms_i(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c8,0x000f,0,wr_val)
#define rd_ams_rx_pflo_ctrl_msb()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c9,1,15,__ERR)
#define wr_ams_rx_pflo_ctrl_msb(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c9,0x4000,14,wr_val)
#define rd_ams_rx_ibias_pibuf()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c9,9,13,__ERR)
#define wr_ams_rx_ibias_pibuf(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c9,0x0070,4,wr_val)
#define rd_ams_rx_dac4ck_dat_i()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0c9,12,12,__ERR)
#define wr_ams_rx_dac4ck_dat_i(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0c9,0x000f,0,wr_val)
#define rd_ams_rx_vga_dis_ind()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ca,0,14,__ERR)
#define wr_ams_rx_vga_dis_ind(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0ca,0xc000,14,wr_val)
#define rd_ams_rx_vga1_deq()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ca,2,14,__ERR)
#define wr_ams_rx_vga1_deq(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0ca,0x3000,12,wr_val)
#define rd_ams_rx_eq2_deq3()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ca,5,15,__ERR)
#define wr_ams_rx_eq2_deq3(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0ca,0x0400,10,wr_val)
#define rd_ams_rx_eq2_hibw()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ca,7,15,__ERR)
#define wr_ams_rx_eq2_hibw(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0ca,0x0100,8,wr_val)
#define rd_ams_rx_eq2_ctrl()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ca,12,12,__ERR)
#define wr_ams_rx_eq2_ctrl(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0ca,0x000f,0,wr_val)
#define rd_ams_rx_sigdet_threshold()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0cb,7,12,__ERR)
#define wr_ams_rx_sigdet_threshold(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0cb,0x01e0,5,wr_val)
#define rd_ams_rx_sigdetect_bypass()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0cb,11,15,__ERR)
#define wr_ams_rx_sigdetect_bypass(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0cb,0x0010,4,wr_val)
#define rd_ams_rx_sigdet_pwrdn()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0cb,12,15,__ERR)
#define wr_ams_rx_sigdet_pwrdn(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0cb,0x0008,3,wr_val)
#define rd_ams_rx_vga2_cm()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0cb,13,15,__ERR)
#define wr_ams_rx_vga2_cm(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0cb,0x0004,2,wr_val)
#define rd_ams_rx_clkmux_tx_ibias()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0cd,0,13,__ERR)
#define wr_ams_rx_clkmux_tx_ibias(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0cd,0xe000,13,wr_val)
#define rd_ams_rx_dc_adjust_a()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ce,4,10,__ERR)
#define wr_ams_rx_dc_adjust_a(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0ce,0x0fc0,6,wr_val)
#define rd_ams_rx_dc_adjust_b()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ce,10,10,__ERR)
#define wr_ams_rx_dc_adjust_b(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0ce,0x003f,0,wr_val)
#define rd_ams_rx_status_pon_vga2()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd479,0,12,__ERR)
#define rd_ams_rx_status_pon_vga1()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd479,4,12,__ERR)
#define rd_ams_tx_vddr_bgb()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d0,7,15,__ERR)
#define wr_ams_tx_vddr_bgb(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d0,0x0100,8,wr_val)
#define rd_ams_tx_skew_enable()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d0,11,15,__ERR)
#define wr_ams_tx_skew_enable(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d0,0x0010,4,wr_val)
#define rd_ams_tx_skew_polarity()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d0,12,15,__ERR)
#define wr_ams_tx_skew_polarity(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d0,0x0008,3,wr_val)
#define rd_ams_tx_skew_pn()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d0,13,13,__ERR)
#define wr_ams_tx_skew_pn(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d0,0x0007,0,wr_val)
#define rd_ams_tx_ckbuf_calq_l()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d1,0,14,__ERR)
#define wr_ams_tx_ckbuf_calq_l(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d1,0xc000,14,wr_val)
#define rd_ams_tx_txclk32_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d1,2,15,__ERR)
#define wr_ams_tx_txclk32_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d1,0x2000,13,wr_val)
#define rd_ams_tx_txclk66_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d1,3,15,__ERR)
#define wr_ams_tx_txclk66_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d1,0x1000,12,wr_val)
#define rd_ams_tx_elec_idle_aux()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d2,0,15,__ERR)
#define wr_ams_tx_elec_idle_aux(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d2,0x8000,15,wr_val)
#define rd_ams_tx_cal_clkchnl_qn()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d2,1,12,__ERR)
#define wr_ams_tx_cal_clkchnl_qn(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d2,0x7800,11,wr_val)
#define rd_ams_tx_spare_42_40()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d2,5,13,__ERR)
#define wr_ams_tx_spare_42_40(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d2,0x0700,8,wr_val)
#define rd_ams_tx_lpbk_mode()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d2,8,14,__ERR)
#define wr_ams_tx_lpbk_mode(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d2,0x00c0,6,wr_val)
#define rd_ams_tx_test_data()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d2,10,14,__ERR)
#define wr_ams_tx_test_data(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d2,0x0030,4,wr_val)
#define rd_ams_tx_ckbuf_cali()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d2,12,13,__ERR)
#define wr_ams_tx_ckbuf_cali(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d2,0x000e,1,wr_val)
#define rd_ams_tx_ckbuf_calq_h()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d2,15,15,__ERR)
#define wr_ams_tx_ckbuf_calq_h(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d2,0x0001,0,wr_val)
#define rd_ams_tx_cal_clkchnl_ip()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d3,0,12,__ERR)
#define wr_ams_tx_cal_clkchnl_ip(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d3,0xf000,12,wr_val)
#define rd_ams_tx_cal_clkchnl_in()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d3,4,12,__ERR)
#define wr_ams_tx_cal_clkchnl_in(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d3,0x0f00,8,wr_val)
#define rd_ams_tx_sel_txmaster()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d3,8,15,__ERR)
#define wr_ams_tx_sel_txmaster(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d3,0x0080,7,wr_val)
#define rd_ams_tx_sel_txmaster_pulldown()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d3,9,15,__ERR)
#define wr_ams_tx_sel_txmaster_pulldown(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d3,0x0040,6,wr_val)
#define rd_ams_tx_pdet_mode()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d3,10,15,__ERR)
#define wr_ams_tx_pdet_mode(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d3,0x0020,5,wr_val)
#define rd_ams_tx_cal_clkchnl_qp()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d3,11,12,__ERR)
#define wr_ams_tx_cal_clkchnl_qp(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d3,0x001e,1,wr_val)
#define rd_ams_tx_spare_48_48()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d3,15,15,__ERR)
#define wr_ams_tx_spare_48_48(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d3,0x0001,0,wr_val)
#define rd_ams_tx_en_bit()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d4,1,9,__ERR)
#define wr_ams_tx_en_bit(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d4,0x7f00,8,wr_val)
#define rd_ams_tx_ana_lpbk_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d4,12,15,__ERR)
#define wr_ams_tx_ana_lpbk_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d4,0x0008,3,wr_val)
#define rd_ams_tx_pd_4t()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d4,13,15,__ERR)
#define wr_ams_tx_pd_4t(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d4,0x0004,2,wr_val)
#define rd_ams_tx_pd_d2c()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d4,14,15,__ERR)
#define wr_ams_tx_pd_d2c(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d4,0x0002,1,wr_val)
#define rd_ams_tx_hz_dac()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d4,15,15,__ERR)
#define wr_ams_tx_hz_dac(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d4,0x0001,0,wr_val)
#define rd_ams_tx_pi_bw_low()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0d5,0,15,__ERR)
#define wr_ams_tx_pi_bw_low(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0d5,0x8000,15,wr_val)
#define rdc_pmd_core_mode()                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd180,__ERR)
#define rdc_pmd_core_mode_frc_val()                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd181,__ERR)
#define wrc_pmd_core_mode_frc_val(wr_val)                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd181,wr_val)
#define rdc_pmd_core_mode_frc()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,0,15,__ERR)
#define wrc_pmd_core_mode_frc(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x8000,15,wr_val)
#define rdc_pmd_vcoclk4pcs_vld_frc_val()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,5,15,__ERR)
#define wrc_pmd_vcoclk4pcs_vld_frc_val(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x0400,10,wr_val)
#define rdc_pmd_vcoclk4pcs_vld_frc()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,6,15,__ERR)
#define wrc_pmd_vcoclk4pcs_vld_frc(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x0200,9,wr_val)
#define rdc_vcoclk4pcs_s_comclk_frc_on()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,7,15,__ERR)
#define wrc_vcoclk4pcs_s_comclk_frc_on(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x0100,8,wr_val)
#define rdc_vcoclk4pcs_s_comclk_sel()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,8,15,__ERR)
#define wrc_vcoclk4pcs_s_comclk_sel(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x0080,7,wr_val)
#define rdc_refclk_s_comclk_frc_on()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,11,15,__ERR)
#define wrc_refclk_s_comclk_frc_on(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x0010,4,wr_val)
#define rdc_refclk_s_comclk_sel()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,12,15,__ERR)
#define wrc_refclk_s_comclk_sel(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x0008,3,wr_val)
#define rdc_refclk_loc_mon_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,13,15,__ERR)
#define wrc_refclk_loc_mon_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x0004,2,wr_val)
#define rdc_pmd_core_dp_h_rstb_pkill()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd182,14,15,__ERR)
#define wrc_pmd_core_dp_h_rstb_pkill(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd182,0x0002,1,wr_val)
#define rdc_core_hw_fw_handshake_disable()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd184,0,15,__ERR)
#define wrc_core_hw_fw_handshake_disable(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd184,0x8000,15,wr_val)
#define rdc_afe_s_pll_pwrdn()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd184,1,15,__ERR)
#define wrc_afe_s_pll_pwrdn(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd184,0x4000,14,wr_val)
#define rdc_core_dp_s_rstb()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd184,2,15,__ERR)
#define wrc_core_dp_s_rstb(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd184,0x2000,13,wr_val)
#define rdc_uc_ack_core_dp_reset()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd185,14,15,__ERR)
#define wrc_uc_ack_core_dp_reset(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd185,0x0002,1,wr_val)
#define rdc_uc_ack_core_cfg_done()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd185,15,15,__ERR)
#define wrc_uc_ack_core_cfg_done(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd185,0x0001,0,wr_val)
#define rdc_core_dp_reset_state()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd188,13,13,__ERR)
#define rdc_refclk_loc()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd189,14,15,__ERR)
#define rdc_pll_pwrdn_or()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd189,15,15,__ERR)
#define rdc_pll_uc_core_config_core_cfg_from_pcs()              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd18d,7,15,__ERR)
#define wrc_pll_uc_core_config_core_cfg_from_pcs(wr_val)        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd18d,0x0100,8,wr_val)
#define rdc_pll_uc_core_config_vco_rate()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd18d,8,8,__ERR)
#define wrc_pll_uc_core_config_vco_rate(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd18d,0x00ff,0,wr_val)
#define rdc_pll_cfg_fwapi_data1()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd18e,__ERR)
#define wrc_pll_cfg_fwapi_data1(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd18e,wr_val)
#define rdc_dac_test_readback_data_0()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd300,__ERR)
#define rdc_dac_test_readback_data_1()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd301,__ERR)
#define rdc_dac_test_readback_data_2()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd302,__ERR)
#define rdc_dac_test_readback_data_3()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd303,__ERR)
#define rdc_dac_test_readback_data_4()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd304,__ERR)
#define rdc_dac_test_readback_data_5()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd305,__ERR)
#define rdc_dac_test_readback_data_6()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd306,__ERR)
#define rdc_dac_test_readback_data_7()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd307,__ERR)
#define rdc_dac_test_readback_data_8()                          blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd308,4,4,__ERR)
#define rdc_dac_test_readback_address()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd309,10,10,__ERR)
#define rdc_dac_test_mem_write_pulse()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd30a,4,15,__ERR)
#define wrc_dac_test_mem_write_pulse(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd30a,0x0800,11,wr_val)
#define rdc_dac_test_readback_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd30a,5,15,__ERR)
#define wrc_dac_test_readback_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd30a,0x0400,10,wr_val)
#define rdc_dac_test_read_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd30a,6,15,__ERR)
#define wrc_dac_test_read_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd30a,0x0200,9,wr_val)
#define rdc_dac_test_test_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd30a,7,15,__ERR)
#define wrc_dac_test_test_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd30a,0x0100,8,wr_val)
#define rdc_dac_test_lane_sel_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd30a,8,8,__ERR)
#define wrc_dac_test_lane_sel_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd30a,0x00ff,0,wr_val)
#define rdc_revid_rev_letter()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd100,0,14,__ERR)
#define rdc_revid_rev_number()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd100,2,13,__ERR)
#define rdc_revid_bonding()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd100,5,14,__ERR)
#define rdc_revid_process()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd100,7,13,__ERR)
#define rdc_revid_model()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd100,10,10,__ERR)
#define rdc_revid_multiplicity()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10a,0,12,__ERR)
#define rdc_revid_mdio()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10a,10,15,__ERR)
#define rdc_revid_micro()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10a,11,15,__ERR)
#define rdc_revid_cl72()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10a,12,15,__ERR)
#define rdc_revid_pir()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10a,13,15,__ERR)
#define rdc_revid_llp()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10a,14,15,__ERR)
#define rdc_revid_eee()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10a,15,15,__ERR)
#define rdc_ring_done()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10e,0,15,__ERR)
#define rdc_ring_count_overflow()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10e,1,15,__ERR)
#define rdc_revid2()                                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd10e,12,12,__ERR)
#define rdc_ring_threshold_msb()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd101,0,9,__ERR)
#define wrc_ring_threshold_msb(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd101,0xfe00,9,wr_val)
#define rdc_ring_sel()                                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd101,7,13,__ERR)
#define wrc_ring_sel(wr_val)                                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd101,0x01c0,6,wr_val)
#define rdc_ring_resetb_frc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd101,10,15,__ERR)
#define wrc_ring_resetb_frc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd101,0x0020,5,wr_val)
#define rdc_ring_resetb_frc_val()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd101,11,15,__ERR)
#define wrc_ring_resetb_frc_val(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd101,0x0010,4,wr_val)
#define rdc_ring_en()                                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd101,12,15,__ERR)
#define wrc_ring_en(wr_val)                                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd101,0x0008,3,wr_val)
#define rdc_uc_active()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd101,14,15,__ERR)
#define wrc_uc_active(wr_val)                                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd101,0x0002,1,wr_val)
#define rdc_core_s_rstb()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd101,15,15,__ERR)
#define wrc_core_s_rstb(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd101,0x0001,0,wr_val)
#define rdc_disable_ack_timeout()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd102,0,15,__ERR)
#define wrc_disable_ack_timeout(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd102,0x8000,15,wr_val)
#define rdc_pmi_lp_en_delay()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd102,1,15,__ERR)
#define wrc_pmi_lp_en_delay(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd102,0x4000,14,wr_val)
#define rdc_dft_burnin_mode_frc()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd102,2,15,__ERR)
#define wrc_dft_burnin_mode_frc(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd102,0x2000,13,wr_val)
#define rdc_dft_burnin_mode_frc_val()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd102,3,15,__ERR)
#define wrc_dft_burnin_mode_frc_val(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd102,0x1000,12,wr_val)
#define rdc_pmd_mdio_trans_pkill()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd102,10,15,__ERR)
#define wrc_pmd_mdio_trans_pkill(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd102,0x0020,5,wr_val)
#define rdc_sup_rst_seq_frc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd102,11,15,__ERR)
#define wrc_sup_rst_seq_frc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd102,0x0010,4,wr_val)
#define rdc_sup_rst_seq_frc_val()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd102,12,15,__ERR)
#define wrc_sup_rst_seq_frc_val(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd102,0x0008,3,wr_val)
#define rdc_maskdata()                                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd103,__ERR)
#define wrc_maskdata(wr_val)                                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd103,wr_val)
#define rdc_mdio_fast_mode_frc()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd104,0,15,__ERR)
#define wrc_mdio_fast_mode_frc(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd104,0x8000,15,wr_val)
#define rdc_mdio_fast_mode_frc_val()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd104,1,15,__ERR)
#define wrc_mdio_fast_mode_frc_val(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd104,0x4000,14,wr_val)
#define rdc_maskdata_bus_assign()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd104,2,15,__ERR)
#define wrc_maskdata_bus_assign(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd104,0x2000,13,wr_val)
#define rdc_heartbeat_count_1us()                               blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd104,4,4,__ERR)
#define wrc_heartbeat_count_1us(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd104,0x0fff,0,wr_val)
#define rdc_ring_count()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd105,__ERR)
#define rdc_lane_reset_released()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd108,1,15,__ERR)
#define rdc_lane_reset_released_index()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd108,3,11,__ERR)
#define rdc_tx_lane_reset_released()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd108,0,15,__ERR)
#define rdc_tx_lane_reset_released_index()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd108,8,11,__ERR)
#define rdc_ring_threshold_lsb()                                blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd106,0,1,__ERR)
#define wrc_ring_threshold_lsb(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd106,0xfffe,1,wr_val)
#define rdc_core_reg_reset_occurred()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd106,15,15,__ERR)
#define wrc_core_reg_reset_occurred(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd106,0x0001,0,wr_val)
#define rdc_tx_lane_addr_0()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd190,3,11,__ERR)
#define wrc_tx_lane_addr_0(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd190,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_0()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd190,11,11,__ERR)
#define wrc_rx_lane_addr_0(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd190,0x001f,0,wr_val)
#define rdc_tx_lane_addr_1()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd191,3,11,__ERR)
#define wrc_tx_lane_addr_1(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd191,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_1()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd191,11,11,__ERR)
#define wrc_rx_lane_addr_1(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd191,0x001f,0,wr_val)
#define rdc_tx_lane_addr_2()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd192,3,11,__ERR)
#define wrc_tx_lane_addr_2(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd192,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_2()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd192,11,11,__ERR)
#define wrc_rx_lane_addr_2(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd192,0x001f,0,wr_val)
#define rdc_tx_lane_addr_3()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd193,3,11,__ERR)
#define wrc_tx_lane_addr_3(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd193,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_3()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd193,11,11,__ERR)
#define wrc_rx_lane_addr_3(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd193,0x001f,0,wr_val)
#define rdc_tx_lane_addr_4()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd194,3,11,__ERR)
#define wrc_tx_lane_addr_4(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd194,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_4()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd194,11,11,__ERR)
#define wrc_rx_lane_addr_4(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd194,0x001f,0,wr_val)
#define rdc_tx_lane_addr_5()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd195,3,11,__ERR)
#define wrc_tx_lane_addr_5(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd195,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_5()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd195,11,11,__ERR)
#define wrc_rx_lane_addr_5(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd195,0x001f,0,wr_val)
#define rdc_tx_lane_addr_6()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd196,3,11,__ERR)
#define wrc_tx_lane_addr_6(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd196,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_6()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd196,11,11,__ERR)
#define wrc_rx_lane_addr_6(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd196,0x001f,0,wr_val)
#define rdc_tx_lane_addr_7()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd197,3,11,__ERR)
#define wrc_tx_lane_addr_7(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd197,0x1f00,8,wr_val)
#define rdc_rx_lane_addr_7()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd197,11,11,__ERR)
#define wrc_rx_lane_addr_7(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd197,0x001f,0,wr_val)
#define rdc_clk4sync_div2_s_comclk_sel()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd19b,9,15,__ERR)
#define wrc_clk4sync_div2_s_comclk_sel(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd19b,0x0040,6,wr_val)
#define rdc_clk4sync_div2_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd19b,15,15,__ERR)
#define wrc_clk4sync_div2_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd19b,0x0001,0,wr_val)
#define rdc_afe_ipversion_id()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd19a,10,10,__ERR)
#define rdc_micro_clk_s_comclk_frc_on()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd19d,8,15,__ERR)
#define wrc_micro_clk_s_comclk_frc_on(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd19d,0x0080,7,wr_val)
#define rdc_micro_clk_s_comclk_sel()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd19d,9,15,__ERR)
#define wrc_micro_clk_s_comclk_sel(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd19d,0x0040,6,wr_val)
#define rd_rxa_slicer_offset_adj_cal_d5()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd005,2,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_d5(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd005,0x3f00,8,wr_val)
#define rd_rxa_slicer_offset_adj_cal_d4()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd005,10,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_d4(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd005,0x003f,0,wr_val)
#define rd_rxa_slicer_offset_adj_cal_d3()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd006,2,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_d3(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd006,0x3f00,8,wr_val)
#define rd_rxa_slicer_offset_adj_cal_d2()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd006,10,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_d2(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd006,0x003f,0,wr_val)
#define rd_rxa_slicer_offset_adj_cal_d1()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd007,2,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_d1(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd007,0x3f00,8,wr_val)
#define rd_rxa_slicer_offset_adj_cal_d0()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd007,10,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_d0(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd007,0x003f,0,wr_val)
#define rd_rxa_slicer_offset_adj_cal_p2()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd008,2,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_p2(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd008,0x3f00,8,wr_val)
#define rd_rxa_slicer_offset_adj_cal_p1()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd008,10,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_p1(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd008,0x003f,0,wr_val)
#define rd_rxa_slicer_offset_adj_cal_p0()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd009,2,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_p0(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd009,0x3f00,8,wr_val)
#define rd_rxa_slicer_offset_adj_cal_lms()                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd009,10,10,__ERR)
#define wr_rxa_slicer_offset_adj_cal_lms(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd009,0x003f,0,wr_val)
#define rd_rxb_slicer_offset_adj_cal_d5()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00a,2,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_d5(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00a,0x3f00,8,wr_val)
#define rd_rxb_slicer_offset_adj_cal_d4()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00a,10,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_d4(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00a,0x003f,0,wr_val)
#define rd_rxb_slicer_offset_adj_cal_d3()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00b,2,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_d3(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00b,0x3f00,8,wr_val)
#define rd_rxb_slicer_offset_adj_cal_d2()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00b,10,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_d2(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00b,0x003f,0,wr_val)
#define rd_rxb_slicer_offset_adj_cal_d1()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00c,2,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_d1(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00c,0x3f00,8,wr_val)
#define rd_rxb_slicer_offset_adj_cal_d0()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00c,10,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_d0(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00c,0x003f,0,wr_val)
#define rd_rxb_slicer_offset_adj_cal_p2()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00d,2,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_p2(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00d,0x3f00,8,wr_val)
#define rd_rxb_slicer_offset_adj_cal_p1()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00d,10,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_p1(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00d,0x003f,0,wr_val)
#define rd_rxb_slicer_offset_adj_cal_p0()                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00e,2,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_p0(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00e,0x3f00,8,wr_val)
#define rd_rxb_slicer_offset_adj_cal_lms()                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd00e,10,10,__ERR)
#define wr_rxb_slicer_offset_adj_cal_lms(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd00e,0x003f,0,wr_val)
#define rd_rxa_dfe_tap5()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd015,0,12,__ERR)
#define wr_rxa_dfe_tap5(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd015,0xf000,12,wr_val)
#define rd_rxb_dfe_tap5()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd015,4,12,__ERR)
#define wr_rxb_dfe_tap5(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd015,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap6()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd016,0,12,__ERR)
#define wr_rxa_dfe_tap6(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd016,0xf000,12,wr_val)
#define rd_rxb_dfe_tap6()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd016,4,12,__ERR)
#define wr_rxb_dfe_tap6(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd016,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap7()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd017,0,12,__ERR)
#define wr_rxa_dfe_tap7(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd017,0xf000,12,wr_val)
#define rd_rxb_dfe_tap7()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd017,4,12,__ERR)
#define wr_rxb_dfe_tap7(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd017,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap8()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd018,0,12,__ERR)
#define wr_rxa_dfe_tap8(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd018,0xf000,12,wr_val)
#define rd_rxb_dfe_tap8()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd018,4,12,__ERR)
#define wr_rxb_dfe_tap8(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd018,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap9()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd019,0,12,__ERR)
#define wr_rxa_dfe_tap9(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd019,0xf000,12,wr_val)
#define rd_rxb_dfe_tap9()                                       blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd019,4,12,__ERR)
#define wr_rxb_dfe_tap9(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd019,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap10()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd020,0,12,__ERR)
#define wr_rxa_dfe_tap10(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd020,0xf000,12,wr_val)
#define rd_rxb_dfe_tap10()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd020,4,12,__ERR)
#define wr_rxb_dfe_tap10(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd020,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap11()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd021,0,12,__ERR)
#define wr_rxa_dfe_tap11(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd021,0xf000,12,wr_val)
#define rd_rxb_dfe_tap11()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd021,4,12,__ERR)
#define wr_rxb_dfe_tap11(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd021,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap12()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd022,0,12,__ERR)
#define wr_rxa_dfe_tap12(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd022,0xf000,12,wr_val)
#define rd_rxb_dfe_tap12()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd022,4,12,__ERR)
#define wr_rxb_dfe_tap12(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd022,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap13()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd023,0,12,__ERR)
#define wr_rxa_dfe_tap13(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd023,0xf000,12,wr_val)
#define rd_rxb_dfe_tap13()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd023,4,12,__ERR)
#define wr_rxb_dfe_tap13(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd023,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap14()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd024,0,12,__ERR)
#define wr_rxa_dfe_tap14(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd024,0xf000,12,wr_val)
#define rd_rxb_dfe_tap14()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd024,4,12,__ERR)
#define wr_rxb_dfe_tap14(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd024,0x0f00,8,wr_val)
#define rd_rxa_dfe_tap7_mux()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd025,0,14,__ERR)
#define wr_rxa_dfe_tap7_mux(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd025,0xc000,14,wr_val)
#define rd_rxa_dfe_tap8_mux()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd025,2,14,__ERR)
#define wr_rxa_dfe_tap8_mux(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd025,0x3000,12,wr_val)
#define rd_rxb_dfe_tap7_mux()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd025,4,14,__ERR)
#define wr_rxb_dfe_tap7_mux(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd025,0x0c00,10,wr_val)
#define rd_rxb_dfe_tap8_mux()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd025,6,14,__ERR)
#define wr_rxb_dfe_tap8_mux(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd025,0x0300,8,wr_val)
#define rd_rxa_dfe_tap9_mux()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd026,0,14,__ERR)
#define wr_rxa_dfe_tap9_mux(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd026,0xc000,14,wr_val)
#define rd_rxa_dfe_tap10_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd026,2,14,__ERR)
#define wr_rxa_dfe_tap10_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd026,0x3000,12,wr_val)
#define rd_rxb_dfe_tap9_mux()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd026,4,14,__ERR)
#define wr_rxb_dfe_tap9_mux(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd026,0x0c00,10,wr_val)
#define rd_rxb_dfe_tap10_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd026,6,14,__ERR)
#define wr_rxb_dfe_tap10_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd026,0x0300,8,wr_val)
#define rd_rxa_dfe_tap11_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd027,0,14,__ERR)
#define wr_rxa_dfe_tap11_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd027,0xc000,14,wr_val)
#define rd_rxa_dfe_tap12_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd027,2,14,__ERR)
#define wr_rxa_dfe_tap12_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd027,0x3000,12,wr_val)
#define rd_rxb_dfe_tap11_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd027,4,14,__ERR)
#define wr_rxb_dfe_tap11_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd027,0x0c00,10,wr_val)
#define rd_rxb_dfe_tap12_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd027,6,14,__ERR)
#define wr_rxb_dfe_tap12_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd027,0x0300,8,wr_val)
#define rd_rxa_dfe_tap13_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd028,0,14,__ERR)
#define wr_rxa_dfe_tap13_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd028,0xc000,14,wr_val)
#define rd_rxa_dfe_tap14_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd028,2,14,__ERR)
#define wr_rxa_dfe_tap14_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd028,0x3000,12,wr_val)
#define rd_rxb_dfe_tap13_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd028,4,14,__ERR)
#define wr_rxb_dfe_tap13_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd028,0x0c00,10,wr_val)
#define rd_rxb_dfe_tap14_mux()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd028,6,14,__ERR)
#define wr_rxb_dfe_tap14_mux(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd028,0x0300,8,wr_val)
#define rd_uc_dsc_supp_info()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd03d,0,8,__ERR)
#define wr_uc_dsc_supp_info(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd03d,0xff00,8,wr_val)
#define rd_uc_dsc_ready_for_cmd()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd03d,8,15,__ERR)
#define wr_uc_dsc_ready_for_cmd(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd03d,0x0080,7,wr_val)
#define rd_uc_dsc_error_found()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd03d,9,15,__ERR)
#define wr_uc_dsc_error_found(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd03d,0x0040,6,wr_val)
#define rd_uc_dsc_gp_uc_req()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd03d,10,10,__ERR)
#define wr_uc_dsc_gp_uc_req(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd03d,0x003f,0,wr_val)
#define rd_uc_dsc_data()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd03e,__ERR)
#define wr_uc_dsc_data(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd03e,wr_val)
#define rd_blw_gain()                                           blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd03b,1,1,__ERR)
#define rd_dc_offset_bin()                                      blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd04c,8,8,__ERR)
#define rd_rx_vga_status()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd04d,1,9,__ERR)
#define rd_rx_data23_status()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd04d,8,8,__ERR)
#define rd_rx_data14_status()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd04b,0,8,__ERR)
#define rd_rx_data05_status()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd04b,8,8,__ERR)
#define rd_rx_phase1_status()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd04a,0,8,__ERR)
#define rd_rx_phase02_status()                                  blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd04a,8,8,__ERR)
#define rd_tx_pi_loop_timing_src_sel()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd052,9,15,__ERR)
#define wr_tx_pi_loop_timing_src_sel(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd052,0x0040,6,wr_val)
#define rd_rx_pam4er_prec_disabled()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd050,3,15,__ERR)
#define wr_rx_pam4er_prec_disabled(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd050,0x1000,12,wr_val)
#define rd_rx_pam4_er_mode()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd050,0,15,__ERR)
#define wr_rx_pam4_er_mode(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd050,0x8000,15,wr_val)
#define rd_rx_nrz_vsr_mode()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd050,1,15,__ERR)
#define wr_rx_nrz_vsr_mode(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd050,0x4000,14,wr_val)
#define rd_cdr_integ_reg_clr()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd050,10,15,__ERR)
#define wr_cdr_integ_reg_clr(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd050,0x0020,5,wr_val)
#define rd_br_pd_en()                                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd050,13,15,__ERR)
#define wr_br_pd_en(wr_val)                                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd050,0x0004,2,wr_val)
#define rd_os_pattern_enhanced()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd050,14,15,__ERR)
#define wr_os_pattern_enhanced(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd050,0x0002,1,wr_val)
#define rd_os_all_edges()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd050,15,15,__ERR)
#define wr_os_all_edges(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd050,0x0001,0,wr_val)
#define rd_rx_afe_override_write()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd05b,0,15,__ERR)
#define wr_rx_afe_override_write(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd05b,0x8000,15,wr_val)
#define rd_rx_afe_override_val()                                blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd05b,1,8,__ERR)
#define wr_rx_afe_override_val(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd05b,0x7f80,7,wr_val)
#define rd_rx_ams_by_pass_auto_update()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd05b,11,15,__ERR)
#define wr_rx_ams_by_pass_auto_update(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd05b,0x0010,4,wr_val)
#define rd_rx_afe_override_sel()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd05b,12,12,__ERR)
#define wr_rx_afe_override_sel(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd05b,0x000f,0,wr_val)
#define rd_cdr_alt_pat_en()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd05a,2,14,__ERR)
#define wr_cdr_alt_pat_en(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd05a,0x3000,12,wr_val)
#define rd_rx_pi_code_step()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd05a,10,14,__ERR)
#define wr_rx_pi_code_step(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd05a,0x0030,4,wr_val)
#define rd_rx_pi_phase_init_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd05a,14,15,__ERR)
#define wr_rx_pi_phase_init_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd05a,0x0002,1,wr_val)
#define rd_rx_dsc_lock_frc()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd061,15,15,__ERR)
#define wr_rx_dsc_lock_frc(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd061,0x0001,0,wr_val)
#define rd_rx_dsc_lock_frc_val()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd061,14,15,__ERR)
#define wr_rx_dsc_lock_frc_val(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd061,0x0002,1,wr_val)
#define rd_trnsum_frz_frc()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd061,11,15,__ERR)
#define wr_trnsum_frz_frc(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd061,0x0010,4,wr_val)
#define rd_trnsum_frz_frc_val()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd061,10,15,__ERR)
#define wr_trnsum_frz_frc_val(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd061,0x0020,5,wr_val)
#define rd_freq_upd_en_frc()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd061,7,15,__ERR)
#define wr_freq_upd_en_frc(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd061,0x0100,8,wr_val)
#define rd_freq_upd_en_frc_val()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd061,6,15,__ERR)
#define wr_freq_upd_en_frc_val(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd061,0x0200,9,wr_val)
#define rd_rx_restart_pmd()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd069,15,15,__ERR)
#define wr_rx_restart_pmd(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd069,0x0001,0,wr_val)
#define rd_rx_restart_pmd_hold()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd069,14,15,__ERR)
#define wr_rx_restart_pmd_hold(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd069,0x0002,1,wr_val)
#define rd_dsc_state_one_hot()                                  blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd06b,6,6,__ERR)
#define rd_dsc_state()                                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd06e,0,11,__ERR)
#define rd_dsc_sm_scratch()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd06e,5,13,__ERR)
#define rd_dsc_sm_gp_uc_req()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd06e,9,10,__ERR)
#define rd_dsc_sm_ready_for_cmd()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd06e,15,15,__ERR)
#define rd_rx_pi_cnt_bin_p()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd076,8,8,__ERR)
#define rd_rx_pi_cnt_bin_l()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd077,8,8,__ERR)
#define rd_rx_pi_cnt_bin_d()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd075,8,8,__ERR)
#define rd_rx_pi_cnt_bin_d_ld()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd071,0,8,__ERR)
#define rd_rx_pi_cnt_bin_l_ld()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd071,8,8,__ERR)
#define rd_rx_pi_cnt_bin_d_pd()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd070,0,8,__ERR)
#define rd_rx_pi_cnt_bin_p_pd()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd070,8,8,__ERR)
#define rd_cdr_integ_reg()                                      blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd078,0,0,__ERR)
#define rd_rx_pi_cnt_bin_d_perr()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd07a,0,8,__ERR)
#define rd_rxa_dfe_tap2_status()                                blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd07b,4,10,__ERR)
#define rd_rxb_dfe_tap2_status()                                blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd07b,10,10,__ERR)
#define rd_rxa_dfe_tap3_status()                                blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd07c,6,11,__ERR)
#define rd_rxb_dfe_tap3_status()                                blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd07c,11,11,__ERR)
#define rd_lms_thresh_bin()                                     blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd0f8,6,6,__ERR)
#define rd_afe_lms_thresh_bin()                                 blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd0f9,8,8,__ERR)
#define rd_rxa_dfe_tap2_h_write()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd410,0,15,__ERR)
#define wr_rxa_dfe_tap2_h_write(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd410,0x8000,15,wr_val)
#define rd_rxa_dfe_tap2_h_val()                                 blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd410,2,10,__ERR)
#define wr_rxa_dfe_tap2_h_val(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd410,0x3f00,8,wr_val)
#define rd_rxb_dfe_tap2_h_write()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd410,8,15,__ERR)
#define wr_rxb_dfe_tap2_h_write(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd410,0x0080,7,wr_val)
#define rd_rxb_dfe_tap2_h_val()                                 blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd410,10,10,__ERR)
#define wr_rxb_dfe_tap2_h_val(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd410,0x003f,0,wr_val)
#define rd_rxa_dfe_tap2_write()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd414,0,15,__ERR)
#define wr_rxa_dfe_tap2_write(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd414,0x8000,15,wr_val)
#define rd_rxa_dfe_tap2_val()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd414,1,10,__ERR)
#define wr_rxa_dfe_tap2_val(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd414,0x7e00,9,wr_val)
#define rd_rxb_dfe_tap2_val()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd414,7,10,__ERR)
#define wr_rxb_dfe_tap2_val(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd414,0x01f8,3,wr_val)
#define rd_rxa_dfe_tap3_val()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd415,6,11,__ERR)
#define wr_rxa_dfe_tap3_val(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd415,0x03e0,5,wr_val)
#define rd_rxb_dfe_tap3_val()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd415,11,11,__ERR)
#define wr_rxb_dfe_tap3_val(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd415,0x001f,0,wr_val)
#define rd_rxb_dfe_tap2_write()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd416,0,15,__ERR)
#define wr_rxb_dfe_tap2_write(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd416,0x8000,15,wr_val)
#define rd_rxa_dfe_tap3_write()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd416,2,15,__ERR)
#define wr_rxa_dfe_tap3_write(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd416,0x2000,13,wr_val)
#define rd_rxb_dfe_tap3_write()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd416,3,15,__ERR)
#define wr_rxb_dfe_tap3_write(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd416,0x1000,12,wr_val)
#define rd_sync_master_afe_signals()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd42d,2,15,__ERR)
#define wr_sync_master_afe_signals(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd42d,0x2000,13,wr_val)
#define rd_ana_timer_t2()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd42d,10,10,__ERR)
#define wr_ana_timer_t2(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd42d,0x003f,0,wr_val)
#define rd_rx_pf_ctrl_val()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd42e,1,11,__ERR)
#define wr_rx_pf_ctrl_val(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd42e,0x7c00,10,wr_val)
#define rd_rx_pf2_ctrl_val()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd42e,6,13,__ERR)
#define wr_rx_pf2_ctrl_val(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd42e,0x0380,7,wr_val)
#define rd_rx_vga_val()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd42e,9,9,__ERR)
#define wr_rx_vga_val(wr_val)                                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd42e,0x007f,0,wr_val)
#define rd_rxa_dfe_tap4_write()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd456,4,15,__ERR)
#define wr_rxa_dfe_tap4_write(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd456,0x0800,11,wr_val)
#define rd_rxb_dfe_tap4_write()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd456,5,15,__ERR)
#define wr_rxb_dfe_tap4_write(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd456,0x0400,10,wr_val)
#define rd_rxa_dfe_tap4_val()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd456,6,11,__ERR)
#define wr_rxa_dfe_tap4_val(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd456,0x03e0,5,wr_val)
#define rd_rxb_dfe_tap4_val()                                   blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd456,11,11,__ERR)
#define wr_rxb_dfe_tap4_val(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd456,0x001f,0,wr_val)
#define rd_rxa_dfe_tap4_status()                                blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd458,6,11,__ERR)
#define rd_rxb_dfe_tap4_status()                                blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd458,11,11,__ERR)
#define rd_dbg_fdbk_idx()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd400,0,14,__ERR)
#define wr_dbg_fdbk_idx(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd400,0xc000,14,wr_val)
#define rd_dbg_fdbk_idx_monitor_en()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd400,2,15,__ERR)
#define wr_dbg_fdbk_idx_monitor_en(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd400,0x2000,13,wr_val)
#define rd_frc_index_diffprec()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd400,3,15,__ERR)
#define wr_frc_index_diffprec(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd400,0x1000,12,wr_val)
#define rd_dbg_fdbk_data_sel()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd401,14,15,__ERR)
#define wr_dbg_fdbk_data_sel(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd401,0x0002,1,wr_val)
#define rd_dbg_fdbk_en()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd401,15,15,__ERR)
#define wr_dbg_fdbk_en(wr_val)                                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd401,0x0001,0,wr_val)
#define rd_dbg_fdbk_data_threshold()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd402,2,13,__ERR)
#define wr_dbg_fdbk_data_threshold(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd402,0x3800,11,wr_val)
#define rd_fdbk_counting_mode()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd402,7,15,__ERR)
#define wr_fdbk_counting_mode(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd402,0x0100,8,wr_val)
#define rd_inlv_idx()                                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd402,8,8,__ERR)
#define wr_inlv_idx(wr_val)                                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd402,0x00ff,0,wr_val)
#define rd_dbg_fdbk_counter_0()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd403,__ERR)
#define rd_dbg_fdbk_counter_1()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd404,__ERR)
#define rd_dbg_fdbk_counter_2()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd405,__ERR)
#define rd_dbg_fdbk_counter_3()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd406,__ERR)
#define rd_dbg_fdbk_counter_4()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd407,__ERR)
#define rd_dbg_fdbk_counter_5()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd408,__ERR)
#define rd_dbg_fdbk_idx_lock()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd40c,7,15,__ERR)
#define rd_linktrn_ieee_lp_coeff_update()                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x0098,__ERR)
#define rd_linktrn_ieee_lp_status_report()                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x0099,__ERR)
#define rd_linktrn_ieee_training_enable()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0x0096,14,15,__ERR)
#define wr_linktrn_ieee_training_enable(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0x0096,0x0002,1,wr_val)
#define rd_linktrn_ieee_restart_training()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0x0096,15,15,__ERR)
#define wr_linktrn_ieee_restart_training(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0x0096,0x0001,0,wr_val)
#define rd_linktrn_ieee_training_failure()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0x0097,12,15,__ERR)
#define rd_linktrn_ieee_training_status()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0x0097,13,15,__ERR)
#define rd_linktrn_ieee_frame_lock()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0x0097,14,15,__ERR)
#define rd_linktrn_ieee_receiver_status()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0x0097,15,15,__ERR)
#define rd_linktrn_ieee_ld_coeff_update()                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x009a,__ERR)
#define rd_linktrn_ieee_ld_status_report()                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x009b,__ERR)
#define rd_linktrn_sm_current_state()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd096,1,13,__ERR)
#define rd_linktrn_xmt_status_report_parity()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd096,10,15,__ERR)
#define rd_linktrn_xmt_coeff_update_parity()                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd096,11,15,__ERR)
#define rd_linktrn_training_fsm_signal_detect()                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd096,14,15,__ERR)
#define rd_linktrn_local_rx_ready()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd096,15,15,__ERR)
#define rd_linktrn_prbs13_poly_sel()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd095,0,14,__ERR)
#define wr_linktrn_prbs13_poly_sel(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd095,0xc000,14,wr_val)
#define rd_linktrn_prbs13_seed_val()                            blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd095,3,3,__ERR)
#define wr_linktrn_prbs13_seed_val(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd095,0x1fff,0,wr_val)
#define rd_linktrn_cl93prbs_poly_sel()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd097,3,14,__ERR)
#define wr_linktrn_cl93prbs_poly_sel(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd097,0x1800,11,wr_val)
#define rd_linktrn_prbs_seed_val()                              blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd097,5,5,__ERR)
#define wr_linktrn_prbs_seed_val(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd097,0x07ff,0,wr_val)
#define rdc_mdio_drv_comclk()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdc,0,15,__ERR)
#define wrc_mdio_drv_comclk(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdc,0x8000,15,wr_val)
#define rdc_mdio_brcst_port_addr()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdc,11,11,__ERR)
#define wrc_mdio_brcst_port_addr(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdc,0x001f,0,wr_val)
#define rdc_mdio_multi_prts_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdd,0,15,__ERR)
#define wrc_mdio_multi_prts_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdd,0x8000,15,wr_val)
#define rdc_mdio_multi_mmds_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdd,1,15,__ERR)
#define wrc_mdio_multi_mmds_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdd,0x4000,14,wr_val)
#define rdc_mdio_dev_pcs_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdd,9,15,__ERR)
#define wrc_mdio_dev_pcs_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdd,0x0040,6,wr_val)
#define rdc_mdio_dev_dte_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdd,10,15,__ERR)
#define wrc_mdio_dev_dte_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdd,0x0020,5,wr_val)
#define rdc_mdio_dev_phy_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdd,11,15,__ERR)
#define wrc_mdio_dev_phy_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdd,0x0010,4,wr_val)
#define rdc_mdio_dev_an_en()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdd,12,15,__ERR)
#define wrc_mdio_dev_an_en(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdd,0x0008,3,wr_val)
#define rdc_mdio_dev_pmd_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdd,13,15,__ERR)
#define wrc_mdio_dev_pmd_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdd,0x0004,2,wr_val)
#define rdc_mdio_dev_id0_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xffdd,15,15,__ERR)
#define wrc_mdio_dev_id0_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xffdd,0x0001,0,wr_val)
#define rdc_mdio_aer()                                          blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xffde,5,5,__ERR)
#define wrc_mdio_aer(wr_val)                                    blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xffde,0x07ff,0,wr_val)
#define rdc_micro_master_clk_en()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd200,15,15,__ERR)
#define wrc_micro_master_clk_en(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd200,0x0001,0,wr_val)
#define rdc_micro_pram_if_rstb()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd201,0,15,__ERR)
#define wrc_micro_pram_if_rstb(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd201,0x8000,15,wr_val)
#define rdc_micro_sw_timestamp_timer_rstb()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd201,1,15,__ERR)
#define wrc_micro_sw_timestamp_timer_rstb(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd201,0x4000,14,wr_val)
#define rdc_micro_master_rstb()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd201,15,15,__ERR)
#define wrc_micro_master_rstb(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd201,0x0001,0,wr_val)
#define rdc_micro_autoinc_rdaddr_en()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd202,2,15,__ERR)
#define wrc_micro_autoinc_rdaddr_en(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd202,0x2000,13,wr_val)
#define rdc_micro_autoinc_wraddr_en()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd202,3,15,__ERR)
#define wrc_micro_autoinc_wraddr_en(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd202,0x1000,12,wr_val)
#define rdc_micro_ra_init()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd202,6,14,__ERR)
#define wrc_micro_ra_init(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd202,0x0300,8,wr_val)
#define rdc_micro_ra_rddatasize()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd202,10,14,__ERR)
#define wrc_micro_ra_rddatasize(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd202,0x0030,4,wr_val)
#define rdc_micro_ra_wrdatasize()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd202,14,14,__ERR)
#define wrc_micro_ra_wrdatasize(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd202,0x0003,0,wr_val)
#define rdc_micro_ra_initdone()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd203,15,15,__ERR)
#define rdc_micro_ra_wraddr_lsw()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd204,__ERR)
#define wrc_micro_ra_wraddr_lsw(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd204,wr_val)
#define rdc_micro_ra_wraddr_msw()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd205,__ERR)
#define wrc_micro_ra_wraddr_msw(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd205,wr_val)
#define rdc_micro_ra_wrdata_lsw()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd206,__ERR)
#define wrc_micro_ra_wrdata_lsw(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd206,wr_val)
#define rdc_micro_ra_wrdata_msw()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd207,__ERR)
#define wrc_micro_ra_wrdata_msw(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd207,wr_val)
#define rdc_micro_ra_rdaddr_lsw()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd208,__ERR)
#define wrc_micro_ra_rdaddr_lsw(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd208,wr_val)
#define rdc_micro_ra_rdaddr_msw()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd209,__ERR)
#define wrc_micro_ra_rdaddr_msw(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd209,wr_val)
#define rdc_micro_ra_rddata_lsw()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd20a,__ERR)
#define rdc_micro_ra_rddata_msw()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd20b,__ERR)
#define rdc_micro_pramif_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd20c,15,15,__ERR)
#define wrc_micro_pramif_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd20c,0x0001,0,wr_val)
#define rdc_micro_pramif_ahb_wraddr_lsw()                       blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd20d,0,2,__ERR)
#define wrc_micro_pramif_ahb_wraddr_lsw(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd20d,0xfffc,2,wr_val)
#define rdc_micro_pramif_ahb_wraddr_msw()                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd20e,__ERR)
#define wrc_micro_pramif_ahb_wraddr_msw(wr_val)                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd20e,wr_val)
#define rdc_micro_pvt_tempdata_rmi()                            blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd210,5,5,__ERR)
#define rdc_micro_ra_arg_microblk_sel()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd211,9,13,__ERR)
#define wrc_micro_ra_arg_microblk_sel(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd211,0x0070,4,wr_val)
#define rdc_micro_pmi_hp_ack_timeout_dis()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd211,15,15,__ERR)
#define wrc_micro_pmi_hp_ack_timeout_dis(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd211,0x0001,0,wr_val)
#define rdc_micro_pr_default_slave_error()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd212,14,15,__ERR)
#define rdc_micro_rmi_default_slave_error()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd212,15,15,__ERR)
#define rdc_micro_ra_autoinc_nxt_wraddr_lsw()                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd213,__ERR)
#define rdc_micro_ra_autoinc_nxt_rdaddr_lsw()                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd214,__ERR)
#define rdc_micro_pr_autoinc_nxt_wraddr_lsw()                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd215,__ERR)
#define rdc_micro_pr_autoinc_nxt_wraddr_msw()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21d,10,14,__ERR)
#define rdc_micro_ra_autoinc_nxt_rdaddr_msw()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21d,12,14,__ERR)
#define rdc_micro_ra_autoinc_nxt_wraddr_msw()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21d,14,14,__ERR)
#define rdc_micro_pvt_tempdata_frc()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd216,3,15,__ERR)
#define wrc_micro_pvt_tempdata_frc(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd216,0x1000,12,wr_val)
#define rdc_micro_pvt_tempdata_frcval()                         blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd216,5,5,__ERR)
#define wrc_micro_pvt_tempdata_frcval(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd216,0x07ff,0,wr_val)
#define rdc_micro_cr_crc_prtsel()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd217,13,15,__ERR)
#define wrc_micro_cr_crc_prtsel(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd217,0x0004,2,wr_val)
#define rdc_micro_cr_crc_init()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd217,14,15,__ERR)
#define wrc_micro_cr_crc_init(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd217,0x0002,1,wr_val)
#define rdc_micro_cr_crc_calc_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd217,15,15,__ERR)
#define wrc_micro_cr_crc_calc_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd217,0x0001,0,wr_val)
#define rdc_micro_cr_crc_checksum()                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd218,__ERR)
#define rdc_micro_m0p_default_slave_error_hresp_en()            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd219,4,15,__ERR)
#define wrc_micro_m0p_default_slave_error_hresp_en(wr_val)      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd219,0x0800,11,wr_val)
#define rdc_micro_pmi_hp_ack_timeout_hresp_en()                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd219,5,15,__ERR)
#define wrc_micro_pmi_hp_ack_timeout_hresp_en(wr_val)           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd219,0x0400,10,wr_val)
#define rdc_micro_pmi_hp_word_access_err_hresp_en()             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd219,6,15,__ERR)
#define wrc_micro_pmi_hp_word_access_err_hresp_en(wr_val)       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd219,0x0200,9,wr_val)
#define rdc_micro_pmi_hp_error_hresp_en()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd219,7,15,__ERR)
#define wrc_micro_pmi_hp_error_hresp_en(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd219,0x0100,8,wr_val)
#define rdc_micro_m0p_default_slave_error_intr_en()             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd219,12,15,__ERR)
#define wrc_micro_m0p_default_slave_error_intr_en(wr_val)       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd219,0x0008,3,wr_val)
#define rdc_micro_pmi_hp_ack_timeout_intr_en()                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd219,13,15,__ERR)
#define wrc_micro_pmi_hp_ack_timeout_intr_en(wr_val)            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd219,0x0004,2,wr_val)
#define rdc_micro_pmi_hp_word_access_err_intr_en()              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd219,14,15,__ERR)
#define wrc_micro_pmi_hp_word_access_err_intr_en(wr_val)        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd219,0x0002,1,wr_val)
#define rdc_micro_pmi_hp_error_intr_en()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd219,15,15,__ERR)
#define wrc_micro_pmi_hp_error_intr_en(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd219,0x0001,0,wr_val)
#define rdc_micro_num_uc_cores()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21a,0,12,__ERR)
#define rdc_micro_uc_active_3()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21a,12,15,__ERR)
#define rdc_micro_uc_active_2()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21a,13,15,__ERR)
#define rdc_micro_uc_active_1()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21a,14,15,__ERR)
#define rdc_micro_uc_active_0()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21a,15,15,__ERR)
#define rdc_micro_debugger_id_lsw()                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd21b,__ERR)
#define rdc_micro_debugger_id_msw()                             blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd21c,4,4,__ERR)
#define rdc_micro_debugger_id_frc()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21e,0,15,__ERR)
#define wrc_micro_debugger_id_frc(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd21e,0x8000,15,wr_val)
#define rdc_micro_debugger_id_frcval()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd21e,8,8,__ERR)
#define wrc_micro_debugger_id_frcval(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd21e,0x00ff,0,wr_val)
#define rdc_micro_dr_ecc_debug_prtsel()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd220,3,15,__ERR)
#define wrc_micro_dr_ecc_debug_prtsel(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd220,0x1000,12,wr_val)
#define rdc_micro_dr_ecc_corrupt()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd220,4,14,__ERR)
#define wrc_micro_dr_ecc_corrupt(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd220,0x0c00,10,wr_val)
#define rdc_micro_dr_ecc_frc_disable()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd220,6,15,__ERR)
#define wrc_micro_dr_ecc_frc_disable(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd220,0x0200,9,wr_val)
#define rdc_micro_dr_eccg_mode()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd220,7,15,__ERR)
#define wrc_micro_dr_eccg_mode(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd220,0x0100,8,wr_val)
#define rdc_micro_cr_ecc_debug_prtsel()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd220,11,15,__ERR)
#define wrc_micro_cr_ecc_debug_prtsel(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd220,0x0010,4,wr_val)
#define rdc_micro_cr_ecc_corrupt()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd220,12,14,__ERR)
#define wrc_micro_cr_ecc_corrupt(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd220,0x000c,2,wr_val)
#define rdc_micro_cr_ecc_frc_disable()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd220,14,15,__ERR)
#define wrc_micro_cr_ecc_frc_disable(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd220,0x0002,1,wr_val)
#define rdc_micro_cr_eccg_mode()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd220,15,15,__ERR)
#define wrc_micro_cr_eccg_mode(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd220,0x0001,0,wr_val)
#define rdc_micro_ra_ecc_wrdata()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd221,9,9,__ERR)
#define wrc_micro_ra_ecc_wrdata(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd221,0x007f,0,wr_val)
#define rdc_micro_rmi_cr_ecc_address_status()                   blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd222,0,2,__ERR)
#define rdc_micro_rmi_cr_ecc_address_status_16()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd223,0,15,__ERR)
#define rdc_micro_ra_ecc_rddata()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd223,9,9,__ERR)
#define rdc_micro_rmi_dr_ecc_address_status()                   blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd224,0,2,__ERR)
#define rdc_micro_cr_tm()                                       blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd225,7,7,__ERR)
#define wrc_micro_cr_tm(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd225,0x01ff,0,wr_val)
#define rdc_micro_dr_tm()                                       blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd226,7,7,__ERR)
#define wrc_micro_dr_tm(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd226,0x01ff,0,wr_val)
#define rdc_micro_dr_lowpower_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,0,15,__ERR)
#define wrc_micro_dr_lowpower_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x8000,15,wr_val)
#define rdc_micro_dr_prif_prtsel()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,4,15,__ERR)
#define wrc_micro_dr_prif_prtsel(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0800,11,wr_val)
#define rdc_micro_dr_raif_prtsel()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,5,15,__ERR)
#define wrc_micro_dr_raif_prtsel(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0400,10,wr_val)
#define rdc_micro_dr_ignore_micro_code_writes()                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,6,15,__ERR)
#define wrc_micro_dr_ignore_micro_code_writes(wr_val)           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0200,9,wr_val)
#define rdc_micro_dr_access_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,7,15,__ERR)
#define wrc_micro_dr_access_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0100,8,wr_val)
#define rdc_micro_cr_lowpower_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,8,15,__ERR)
#define wrc_micro_cr_lowpower_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0080,7,wr_val)
#define rdc_micro_cr_prif_prtsel()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,12,15,__ERR)
#define wrc_micro_cr_prif_prtsel(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0008,3,wr_val)
#define rdc_micro_cr_raif_prtsel()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,13,15,__ERR)
#define wrc_micro_cr_raif_prtsel(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0004,2,wr_val)
#define rdc_micro_cr_ignore_micro_code_writes()                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,14,15,__ERR)
#define wrc_micro_cr_ignore_micro_code_writes(wr_val)           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0002,1,wr_val)
#define rdc_micro_cr_access_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd227,15,15,__ERR)
#define wrc_micro_cr_access_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd227,0x0001,0,wr_val)
#define rdc_micro_dr_code_size()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd228,0,8,__ERR)
#define wrc_micro_dr_code_size(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd228,0xff00,8,wr_val)
#define rdc_micro_cr_data_size()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd228,8,8,__ERR)
#define wrc_micro_cr_data_size(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd228,0x00ff,0,wr_val)
#define rdc_micro_core_stack_en()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22e,0,15,__ERR)
#define wrc_micro_core_stack_en(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd22e,0x8000,15,wr_val)
#define rdc_micro_core_stack_size()                             blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd22e,1,3,__ERR)
#define wrc_micro_core_stack_size(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd22e,0x7ffc,2,wr_val)
#define rdc_micro_rmi_mbox_msgout_status_or()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22a,5,15,__ERR)
#define rdc_micro_rmi_dr_ecc_multirow_err_status()              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22a,9,15,__ERR)
#define rdc_micro_rmi_dr_ecc_uncorr_err_status()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22a,10,15,__ERR)
#define rdc_micro_rmi_dr_ecc_corr_err_status()                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22a,11,15,__ERR)
#define rdc_micro_rmi_cr_ecc_multirow_err_status()              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22a,13,15,__ERR)
#define rdc_micro_rmi_cr_ecc_uncorr_err_status()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22a,14,15,__ERR)
#define rdc_micro_rmi_cr_ecc_corr_err_status()                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22a,15,15,__ERR)
#define rdc_micro_rmi_mbox_msgout_intr_en()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd229,5,15,__ERR)
#define wrc_micro_rmi_mbox_msgout_intr_en(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd229,0x0400,10,wr_val)
#define rdc_micro_rmi_dr_ecc_multirow_err_intr_en()             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd229,9,15,__ERR)
#define wrc_micro_rmi_dr_ecc_multirow_err_intr_en(wr_val)       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd229,0x0040,6,wr_val)
#define rdc_micro_rmi_dr_ecc_uncorr_err_intr_en()               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd229,10,15,__ERR)
#define wrc_micro_rmi_dr_ecc_uncorr_err_intr_en(wr_val)         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd229,0x0020,5,wr_val)
#define rdc_micro_rmi_dr_ecc_corr_err_intr_en()                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd229,11,15,__ERR)
#define wrc_micro_rmi_dr_ecc_corr_err_intr_en(wr_val)           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd229,0x0010,4,wr_val)
#define rdc_micro_rmi_cr_ecc_multirow_err_intr_en()             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd229,13,15,__ERR)
#define wrc_micro_rmi_cr_ecc_multirow_err_intr_en(wr_val)       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd229,0x0004,2,wr_val)
#define rdc_micro_rmi_cr_ecc_uncorr_err_intr_en()               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd229,14,15,__ERR)
#define wrc_micro_rmi_cr_ecc_uncorr_err_intr_en(wr_val)         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd229,0x0002,1,wr_val)
#define rdc_micro_rmi_cr_ecc_corr_err_intr_en()                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd229,15,15,__ERR)
#define wrc_micro_rmi_cr_ecc_corr_err_intr_en(wr_val)           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd229,0x0001,0,wr_val)
#define rdc_micro_pmi_hp_fast_bktobk_en()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22b,13,15,__ERR)
#define wrc_micro_pmi_hp_fast_bktobk_en(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd22b,0x0004,2,wr_val)
#define rdc_micro_pmi_hp_fast_read_en()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22b,15,15,__ERR)
#define wrc_micro_pmi_hp_fast_read_en(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd22b,0x0001,0,wr_val)
#define rdc_micro_silicon_debug_status_mux_sel()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd22c,13,13,__ERR)
#define wrc_micro_silicon_debug_status_mux_sel(wr_val)          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd22c,0x0007,0,wr_val)
#define rdc_micro_silicon_debug_status_muxed_data()             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd22d,__ERR)
#define rdc_micro_msg0()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd230,__ERR)
#define wrc_micro_msg0(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd230,wr_val)
#define rdc_micro_msg1()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd231,__ERR)
#define wrc_micro_msg1(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd231,wr_val)
#define rdc_micro_msg2()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd232,__ERR)
#define wrc_micro_msg2(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd232,wr_val)
#define rdc_micro_msg3()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd233,__ERR)
#define wrc_micro_msg3(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd233,wr_val)
#define rdc_micro_micro_s_rstb()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd23e,15,15,__ERR)
#define wrc_micro_micro_s_rstb(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd23e,0x0001,0,wr_val)
#define rdc_micro_core_clk_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd240,15,15,__ERR)
#define wrc_micro_core_clk_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd240,0x0001,0,wr_val)
#define rdc_micro_sw_pmi_hp_rstb()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd241,0,15,__ERR)
#define wrc_micro_sw_pmi_hp_rstb(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd241,0x8000,15,wr_val)
#define rdc_micro_dap_poreset_s_rstb()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd241,1,15,__ERR)
#define wrc_micro_dap_poreset_s_rstb(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd241,0x4000,14,wr_val)
#define rdc_micro_core_rstb()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd241,15,15,__ERR)
#define wrc_micro_core_rstb(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd241,0x0001,0,wr_val)
#define rdc_micro_m0p_default_slave_error_status()              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd242,12,15,__ERR)
#define rdc_micro_pmi_hp_ack_timeout_status()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd242,13,15,__ERR)
#define rdc_micro_pmi_hp_word_access_err_status()               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd242,14,15,__ERR)
#define rdc_micro_pmi_hp_error_status()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd242,15,15,__ERR)
#define rdc_micro_core_ln_sel()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd243,8,8,__ERR)
#define wrc_micro_core_ln_sel(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd243,0x00ff,0,wr_val)
#define rdc_micro_mbox_msgin_intr()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd244,15,15,__ERR)
#define wrc_micro_mbox_msgin_intr(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd244,0x0001,0,wr_val)
#define rdc_micro_pm_mode_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,0,15,__ERR)
#define wrc_micro_pm_mode_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x8000,15,wr_val)
#define rdc_micro_pmd_signal_detect_intr_en()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,1,15,__ERR)
#define wrc_micro_pmd_signal_detect_intr_en(wr_val)             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x4000,14,wr_val)
#define rdc_micro_dp_rclk20_rst_intr_en()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,2,15,__ERR)
#define wrc_micro_dp_rclk20_rst_intr_en(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x2000,13,wr_val)
#define rdc_micro_wakeup_intr()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,3,15,__ERR)
#define wrc_micro_wakeup_intr(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x1000,12,wr_val)
#define rdc_micro_ba21_picint_frc()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,10,15,__ERR)
#define wrc_micro_ba21_picint_frc(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x0020,5,wr_val)
#define rdc_micro_ba21_picint_frcval()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,11,15,__ERR)
#define wrc_micro_ba21_picint_frcval(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x0010,4,wr_val)
#define rdc_micro_m0p_gclk_frc()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,12,15,__ERR)
#define wrc_micro_m0p_gclk_frc(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x0008,3,wr_val)
#define rdc_micro_m0p_gclk_frcval()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,13,15,__ERR)
#define wrc_micro_m0p_gclk_frcval(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x0004,2,wr_val)
#define rdc_micro_sleepholdreq_n()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd245,14,15,__ERR)
#define wrc_micro_sleepholdreq_n(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd245,0x0002,1,wr_val)
#define rdc_micro_pm_cpu_sleep_LH()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd246,0,15,__ERR)
#define rdc_micro_pm_cpu_sleep()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd246,1,15,__ERR)
#define rdc_micro_rmi_mbox_msgout_status()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd247,13,15,__ERR)
#define rdc_micro_pmd_signal_detect_status_LH()                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd248,0,8,__ERR)
#define rdc_micro_dp_rclk20_rst_status_LH()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd248,8,8,__ERR)
#define rdc_micro_pmi_hp_err_addr_15_0_status()                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd249,__ERR)
#define rdc_micro_pmi_hp_err_addr_31_16_status()                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd24a,__ERR)
#define rdc_micro_pmi_hp_err_addr_ackt_en()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24b,13,15,__ERR)
#define wrc_micro_pmi_hp_err_addr_ackt_en(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24b,0x0004,2,wr_val)
#define rdc_micro_pmi_hp_err_addr_waccess_en()                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24b,14,15,__ERR)
#define wrc_micro_pmi_hp_err_addr_waccess_en(wr_val)            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24b,0x0002,1,wr_val)
#define rdc_micro_pmi_hp_err_addr_pmierr_en()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24b,15,15,__ERR)
#define wrc_micro_pmi_hp_err_addr_pmierr_en(wr_val)             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24b,0x0001,0,wr_val)
#define rdc_micro_status_stack_overflowed()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24d,8,15,__ERR)
#define wrc_micro_status_stack_overflowed(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24d,0x0080,7,wr_val)
#define rdc_micro_status_stack_overflowed_laneID()              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24d,9,13,__ERR)
#define wrc_micro_status_stack_overflowed_laneID(wr_val)        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24d,0x0070,4,wr_val)
#define rdc_micro_status_hw_exception_occurred()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24d,12,15,__ERR)
#define wrc_micro_status_hw_exception_occurred(wr_val)          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24d,0x0008,3,wr_val)
#define rdc_micro_status_hw_exception_complete()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24d,13,15,__ERR)
#define wrc_micro_status_hw_exception_complete(wr_val)          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24d,0x0004,2,wr_val)
#define rdc_micro_status_sw_exception_occurred()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24d,14,15,__ERR)
#define wrc_micro_status_sw_exception_occurred(wr_val)          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24d,0x0002,1,wr_val)
#define rdc_micro_status_sw_exception_complete()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd24d,15,15,__ERR)
#define wrc_micro_status_sw_exception_complete(wr_val)          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd24d,0x0001,0,wr_val)
#define rdc_micro_core_cfg_fwapi_data1()                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd24e,__ERR)
#define wrc_micro_core_cfg_fwapi_data1(wr_val)                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd24e,wr_val)
#define rdc_patt_gen_seq_0()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd120,__ERR)
#define wrc_patt_gen_seq_0(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd120,wr_val)
#define rdc_patt_gen_seq_1()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd121,__ERR)
#define wrc_patt_gen_seq_1(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd121,wr_val)
#define rdc_patt_gen_seq_2()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd122,__ERR)
#define wrc_patt_gen_seq_2(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd122,wr_val)
#define rdc_patt_gen_seq_3()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd123,__ERR)
#define wrc_patt_gen_seq_3(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd123,wr_val)
#define rdc_patt_gen_seq_4()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd124,__ERR)
#define wrc_patt_gen_seq_4(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd124,wr_val)
#define rdc_patt_gen_seq_5()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd125,__ERR)
#define wrc_patt_gen_seq_5(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd125,wr_val)
#define rdc_patt_gen_seq_6()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd126,__ERR)
#define wrc_patt_gen_seq_6(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd126,wr_val)
#define rdc_patt_gen_seq_7()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd127,__ERR)
#define wrc_patt_gen_seq_7(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd127,wr_val)
#define rdc_patt_gen_seq_8()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd128,__ERR)
#define wrc_patt_gen_seq_8(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd128,wr_val)
#define rdc_patt_gen_seq_9()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd129,__ERR)
#define wrc_patt_gen_seq_9(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd129,wr_val)
#define rdc_patt_gen_seq_10()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12a,__ERR)
#define wrc_patt_gen_seq_10(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12a,wr_val)
#define rdc_patt_gen_seq_11()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12b,__ERR)
#define wrc_patt_gen_seq_11(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12b,wr_val)
#define rdc_patt_gen_seq_12()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12c,__ERR)
#define wrc_patt_gen_seq_12(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12c,wr_val)
#define rdc_patt_gen_seq_13()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12d,__ERR)
#define wrc_patt_gen_seq_13(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12d,wr_val)
#define rdc_patt_gen_seq_14()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12e,__ERR)
#define wrc_patt_gen_seq_14(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12e,wr_val)
#define rdc_pll_fail_stky()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd148,0,15,__ERR)
#define rdc_cal_state()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd148,1,12,__ERR)
#define rdc_cal_valid()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd148,5,15,__ERR)
#define rdc_pll_lock()                                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd148,6,15,__ERR)
#define rdc_pll_lock_bar_stky()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd148,7,15,__ERR)
#define rdc_pll_range()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd148,8,8,__ERR)
#define rdc_rescal_bg_mux()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd14e,12,12,__ERR)
#define rd_afe_sigdet_pwrdn()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a1,14,15,__ERR)
#define wr_afe_sigdet_pwrdn(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a1,0x0002,1,wr_val)
#define rd_ln_rx_s_pwrdn()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a1,15,15,__ERR)
#define wr_ln_rx_s_pwrdn(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a1,0x0001,0,wr_val)
#define rd_pmd_rx_clk_vld_frc_val()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a7,11,15,__ERR)
#define wr_pmd_rx_clk_vld_frc_val(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a7,0x0010,4,wr_val)
#define rd_pmd_rx_clk_vld_frc()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a7,12,15,__ERR)
#define wr_pmd_rx_clk_vld_frc(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a7,0x0008,3,wr_val)
#define rd_ln_rx_s_comclk_frc_on()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a7,13,15,__ERR)
#define wr_ln_rx_s_comclk_frc_on(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a7,0x0004,2,wr_val)
#define rd_ln_rx_s_comclk_sel()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a7,14,15,__ERR)
#define wr_ln_rx_s_comclk_sel(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a7,0x0002,1,wr_val)
#define rd_ln_rx_s_clkgate_frc_on()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a7,15,15,__ERR)
#define wr_ln_rx_s_clkgate_frc_on(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a7,0x0001,0,wr_val)
#define rd_sigdet_dp_rstb_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a4,13,15,__ERR)
#define wr_sigdet_dp_rstb_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a4,0x0004,2,wr_val)
#define rd_ln_rx_dp_s_rstb()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a4,14,15,__ERR)
#define wr_ln_rx_dp_s_rstb(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a4,0x0002,1,wr_val)
#define rd_ln_rx_s_rstb()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a4,15,15,__ERR)
#define wr_ln_rx_s_rstb(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a4,0x0001,0,wr_val)
#define rd_afe_rx_rclk20_pwrdn_frc_val()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a2,10,15,__ERR)
#define wr_afe_rx_rclk20_pwrdn_frc_val(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a2,0x0020,5,wr_val)
#define rd_afe_rx_rclk20_pwrdn_frc()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a2,11,15,__ERR)
#define wr_afe_rx_rclk20_pwrdn_frc(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a2,0x0010,4,wr_val)
#define rd_afe_rx_reset_frc_val()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a2,12,15,__ERR)
#define wr_afe_rx_reset_frc_val(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a2,0x0008,3,wr_val)
#define rd_afe_rx_reset_frc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a2,13,15,__ERR)
#define wr_afe_rx_reset_frc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a2,0x0004,2,wr_val)
#define rd_afe_rx_pwrdn_frc_val()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a2,14,15,__ERR)
#define wr_afe_rx_pwrdn_frc_val(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a2,0x0002,1,wr_val)
#define rd_afe_rx_pwrdn_frc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a2,15,15,__ERR)
#define wr_afe_rx_pwrdn_frc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a2,0x0001,0,wr_val)
#define rd_pmd_rx_lane_mode_frc()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a3,0,15,__ERR)
#define wr_pmd_rx_lane_mode_frc(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a3,0x8000,15,wr_val)
#define rd_pmd_ln_rx_h_pwrdn_pkill()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1a3,15,15,__ERR)
#define wr_pmd_ln_rx_h_pwrdn_pkill(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1a3,0x0001,0,wr_val)
#define rd_pmd_rx_lane_mode()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a8,__ERR)
#define rd_pmd_rx_lane_mode_frc_val()                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a5,__ERR)
#define wr_pmd_rx_lane_mode_frc_val(wr_val)                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1a5,wr_val)
#define rd_lane_uc_config_force_nrz_mode()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,0,15,__ERR)
#define wr_lane_uc_config_force_nrz_mode(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x8000,15,wr_val)
#define rd_lane_uc_config_force_pam4_mode()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,1,15,__ERR)
#define wr_lane_uc_config_force_pam4_mode(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x4000,14,wr_val)
#define rd_lane_uc_config_lp_has_prec_en()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,2,15,__ERR)
#define wr_lane_uc_config_lp_has_prec_en(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x2000,13,wr_val)
#define rd_lane_uc_config_force_nr()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,3,15,__ERR)
#define wr_lane_uc_config_force_nr(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x1000,12,wr_val)
#define rd_lane_uc_config_force_er()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,4,15,__ERR)
#define wr_lane_uc_config_force_er(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0800,11,wr_val)
#define rd_lane_uc_config_cl72_restart_timeout_en()             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,5,15,__ERR)
#define wr_lane_uc_config_cl72_restart_timeout_en(wr_val)       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0400,10,wr_val)
#define rd_lane_uc_config_cl72_auto_polarity_en()               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,6,15,__ERR)
#define wr_lane_uc_config_cl72_auto_polarity_en(wr_val)         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0200,9,wr_val)
#define rd_lane_uc_config_scrambling_dis()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,7,15,__ERR)
#define wr_lane_uc_config_scrambling_dis(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0100,8,wr_val)
#define rd_lane_uc_config_unreliable_los()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,8,15,__ERR)
#define wr_lane_uc_config_unreliable_los(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0080,7,wr_val)
#define rd_lane_uc_config_media_type()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,9,14,__ERR)
#define wr_lane_uc_config_media_type(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0060,5,wr_val)
#define rd_lane_uc_config_force_brdfe_en()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,11,15,__ERR)
#define wr_lane_uc_config_force_brdfe_en(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0010,4,wr_val)
#define rd_lane_uc_config_dfe_lp_mode()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,12,15,__ERR)
#define wr_lane_uc_config_dfe_lp_mode(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0008,3,wr_val)
#define rd_lane_uc_config_dfe_on()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,13,15,__ERR)
#define wr_lane_uc_config_dfe_on(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0004,2,wr_val)
#define rd_lane_uc_config_an_enabled()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,14,15,__ERR)
#define wr_lane_uc_config_an_enabled(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0002,1,wr_val)
#define rd_lane_uc_config_lane_cfg_from_pcs()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ad,15,15,__ERR)
#define wr_lane_uc_config_lane_cfg_from_pcs(wr_val)             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ad,0x0001,0,wr_val)
#define rd_ilb_en()                                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ae,2,15,__ERR)
#define wr_ilb_en(wr_val)                                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ae,0x2000,13,wr_val)
#define rd_dac4ck_check_disable()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ae,7,15,__ERR)
#define wr_dac4ck_check_disable(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ae,0x0100,8,wr_val)
#define rd_rx_osr_mode_frc()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c0,0,15,__ERR)
#define wr_rx_osr_mode_frc(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c0,0x8000,15,wr_val)
#define rd_rx_pam4_mode_frc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c0,1,15,__ERR)
#define wr_rx_pam4_mode_frc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c0,0x4000,14,wr_val)
#define rd_rx_pam4_mode_frc_val()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c0,9,13,__ERR)
#define wr_rx_pam4_mode_frc_val(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c0,0x0070,4,wr_val)
#define rd_rx_osr_mode_frc_val()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c0,12,12,__ERR)
#define wr_rx_osr_mode_frc_val(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c0,0x000f,0,wr_val)
#define rd_rx_ln_dp_s_rstb()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c1,15,15,__ERR)
#define wr_rx_ln_dp_s_rstb(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c1,0x0001,0,wr_val)
#define rd_rx_hw_fw_handshake_disable()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ce,14,15,__ERR)
#define wr_rx_hw_fw_handshake_disable(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ce,0x0002,1,wr_val)
#define rd_rx_ln_s_rstb()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ce,15,15,__ERR)
#define wr_rx_ln_s_rstb(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ce,0x0001,0,wr_val)
#define rd_pmd_ln_rx_dp_h_rstb_pkill()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c3,14,15,__ERR)
#define wr_pmd_ln_rx_dp_h_rstb_pkill(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c3,0x0002,1,wr_val)
#define rd_pmd_ln_rx_h_rstb_pkill()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c3,15,15,__ERR)
#define wr_pmd_ln_rx_h_rstb_pkill(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c3,0x0001,0,wr_val)
#define rd_rx_uc_ack_lane_dp_reset()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c5,14,15,__ERR)
#define wr_rx_uc_ack_lane_dp_reset(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c5,0x0002,1,wr_val)
#define rd_rx_uc_ack_lane_cfg_done()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c5,15,15,__ERR)
#define wr_rx_uc_ack_lane_cfg_done(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c5,0x0001,0,wr_val)
#define rd_rx_lane_dp_reset_state()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c9,13,13,__ERR)
#define rd_rx_lane_reg_reset_occurred()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1c6,15,15,__ERR)
#define wr_rx_lane_reg_reset_occurred(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1c6,0x0001,0,wr_val)
#define rd_rx_multicast_mask_control()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1ca,15,15,__ERR)
#define wr_rx_multicast_mask_control(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1ca,0x0001,0,wr_val)
#define rd_rx_multicast_mask_control_status()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1cb,0,15,__ERR)
#define rd_rx_pam4_mode()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1cb,9,13,__ERR)
#define rd_rx_osr_mode()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1cb,12,12,__ERR)
#define rd_rx_pam4_mode_pin()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1cc,9,13,__ERR)
#define rd_rx_osr_mode_pin()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1cc,12,12,__ERR)
#define rd_osr_mode_frc()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b0,0,15,__ERR)
#define wr_osr_mode_frc(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b0,0x8000,15,wr_val)
#define rd_pam4_mode_frc()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b0,1,15,__ERR)
#define wr_pam4_mode_frc(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b0,0x4000,14,wr_val)
#define rd_pam4_mode_frc_val()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b0,9,13,__ERR)
#define wr_pam4_mode_frc_val(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b0,0x0070,4,wr_val)
#define rd_osr_mode_frc_val()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b0,12,12,__ERR)
#define wr_osr_mode_frc_val(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b0,0x000f,0,wr_val)
#define rd_ln_dp_s_rstb()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b1,15,15,__ERR)
#define wr_ln_dp_s_rstb(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b1,0x0001,0,wr_val)
#define rd_hw_fw_handshake_disable()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0be,14,15,__ERR)
#define wr_hw_fw_handshake_disable(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0be,0x0002,1,wr_val)
#define rd_ln_s_rstb()                                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0be,15,15,__ERR)
#define wr_ln_s_rstb(wr_val)                                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0be,0x0001,0,wr_val)
#define rd_pmd_ln_dp_h_rstb_pkill()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b3,14,15,__ERR)
#define wr_pmd_ln_dp_h_rstb_pkill(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b3,0x0002,1,wr_val)
#define rd_pmd_ln_h_rstb_pkill()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b3,15,15,__ERR)
#define wr_pmd_ln_h_rstb_pkill(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b3,0x0001,0,wr_val)
#define rd_uc_ack_lane_dp_reset()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b5,14,15,__ERR)
#define wr_uc_ack_lane_dp_reset(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b5,0x0002,1,wr_val)
#define rd_uc_ack_lane_cfg_done()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b5,15,15,__ERR)
#define wr_uc_ack_lane_cfg_done(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b5,0x0001,0,wr_val)
#define rd_lane_dp_reset_state()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b9,13,13,__ERR)
#define rd_lane_reg_reset_occurred()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0b6,15,15,__ERR)
#define wr_lane_reg_reset_occurred(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0b6,0x0001,0,wr_val)
#define rd_multicast_mask_control()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ba,15,15,__ERR)
#define wr_multicast_mask_control(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0ba,0x0001,0,wr_val)
#define rd_multicast_mask_control_status()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0bb,0,15,__ERR)
#define rd_pam4_mode()                                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0bb,9,13,__ERR)
#define rd_osr_mode()                                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0bb,12,12,__ERR)
#define rd_pam4_mode_pin()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0bc,9,13,__ERR)
#define rd_osr_mode_pin()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0bc,12,12,__ERR)
#define rd_afe_signal_detect_dis()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e1,15,15,__ERR)
#define wr_afe_signal_detect_dis(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0e1,0x0001,0,wr_val)
#define rd_ext_los_en()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e1,14,15,__ERR)
#define wr_ext_los_en(wr_val)                                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0e1,0x0002,1,wr_val)
#define rd_ext_los_inv()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e1,13,15,__ERR)
#define wr_ext_los_inv(wr_val)                                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0e1,0x0004,2,wr_val)
#define rd_signal_detect_frc()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e1,8,15,__ERR)
#define wr_signal_detect_frc(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0e1,0x0080,7,wr_val)
#define rd_signal_detect_frc_val()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e1,7,15,__ERR)
#define wr_signal_detect_frc_val(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0e1,0x0100,8,wr_val)
#define rd_los_thresh()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e2,12,12,__ERR)
#define wr_los_thresh(wr_val)                                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0e2,0x000f,0,wr_val)
#define rd_signal_detect_thresh()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e2,8,12,__ERR)
#define wr_signal_detect_thresh(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0e2,0x00f0,4,wr_val)
#define rd_signal_detect()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e8,15,15,__ERR)
#define rd_signal_detect_change()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e8,14,15,__ERR)
#define rd_signal_detect_raw()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e8,11,15,__ERR)
#define rd_signal_detect_raw_change()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e8,10,15,__ERR)
#define rd_ext_sigdet()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e8,9,15,__ERR)
#define rd_ext_sigdet_change()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e8,8,15,__ERR)
#define rd_afe_sigdet()                                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e8,7,15,__ERR)
#define rd_afe_sigdet_change()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0e8,6,15,__ERR)
#define rdc_tlb_err_aggr_mode()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd310,0,14,__ERR)
#define wrc_tlb_err_aggr_mode(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd310,0xc000,14,wr_val)
#define rdc_tlb_err_aggr_en_force()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd310,2,15,__ERR)
#define wrc_tlb_err_aggr_en_force(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd310,0x2000,13,wr_val)
#define rdc_tlb_err_aggr_delay_data_capture()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd310,3,14,__ERR)
#define wrc_tlb_err_aggr_delay_data_capture(wr_val)             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd310,0x1800,11,wr_val)
#define rdc_tlb_err_aggr_clk_out_of_sync_pattern_depth()        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd310,5,13,__ERR)
#define wrc_tlb_err_aggr_clk_out_of_sync_pattern_depth(wr_val)  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd310,0x0700,8,wr_val)
#define rdc_tlb_err_aggr_active_pattern_depth()                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd310,11,13,__ERR)
#define wrc_tlb_err_aggr_active_pattern_depth(wr_val)           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd310,0x001c,2,wr_val)
#define rdc_tlb_err_aggr_gclk_div2_en_ignore()                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd310,14,15,__ERR)
#define wrc_tlb_err_aggr_gclk_div2_en_ignore(wr_val)            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd310,0x0002,1,wr_val)
#define rdc_tlb_err_aggr_start_error_aggregation()              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd310,15,15,__ERR)
#define wrc_tlb_err_aggr_start_error_aggregation(wr_val)        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd310,0x0001,0,wr_val)
#define rdc_tlb_err_analyze_wclk_switch()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd311,12,15,__ERR)
#define wrc_tlb_err_analyze_wclk_switch(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd311,0x0008,3,wr_val)
#define rdc_tlb_err_analyze_reset_mem_data()                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd311,13,15,__ERR)
#define wrc_tlb_err_analyze_reset_mem_data(wr_val)              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd311,0x0004,2,wr_val)
#define rdc_tlb_err_analyze_counter_more_than_15_en()           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd311,14,15,__ERR)
#define wrc_tlb_err_analyze_counter_more_than_15_en(wr_val)     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd311,0x0002,1,wr_val)
#define rdc_tlb_err_analyze_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd311,15,15,__ERR)
#define wrc_tlb_err_analyze_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd311,0x0001,0,wr_val)
#define rdc_tlb_err_analyze_counter_en()                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd312,__ERR)
#define wrc_tlb_err_analyze_counter_en(wr_val)                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd312,wr_val)
#define rdc_tlb_err_analyze_readaddr()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd313,8,8,__ERR)
#define wrc_tlb_err_analyze_readaddr(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd313,0x00ff,0,wr_val)
#define rdc_tlb_err_aggr_clks_out_of_sync_status()              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd315,10,15,__ERR)
#define rdc_tlb_err_aggr_active_status()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd315,11,15,__ERR)
#define rdc_tlb_err_analyze_readdata_hi()                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd316,__ERR)
#define rdc_tlb_err_analyze_readdata_med()                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd317,__ERR)
#define rdc_tlb_err_analyze_readdata_lo()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd318,12,13,__ERR)
#define rdc_tlb_err_analyze_readback_available()                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd318,15,15,__ERR)
#define rd_prbs_chk_burst_err_cnt_en()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,0,15,__ERR)
#define wr_prbs_chk_burst_err_cnt_en(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x8000,15,wr_val)
#define rd_prbs_chk_mode_sel_msb()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,3,15,__ERR)
#define wr_prbs_chk_mode_sel_msb(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x1000,12,wr_val)
#define rd_prbs_chk_clk_en_frc_on()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,4,15,__ERR)
#define wr_prbs_chk_clk_en_frc_on(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x0800,11,wr_val)
#define rd_trnsum_error_count_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,5,15,__ERR)
#define wr_trnsum_error_count_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x0400,10,wr_val)
#define rd_prbs_chk_err_cnt_burst_mode()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,6,15,__ERR)
#define wr_prbs_chk_err_cnt_burst_mode(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x0200,9,wr_val)
#define rd_prbs_burst_len_chk_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,7,15,__ERR)
#define wr_prbs_burst_len_chk_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x0100,8,wr_val)
#define rd_prbs_chk_en_auto_mode()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,8,15,__ERR)
#define wr_prbs_chk_en_auto_mode(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x0080,7,wr_val)
#define rd_prbs_chk_mode()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,9,14,__ERR)
#define wr_prbs_chk_mode(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x0060,5,wr_val)
#define rd_prbs_chk_inv()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,11,15,__ERR)
#define wr_prbs_chk_inv(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x0010,4,wr_val)
#define rd_prbs_chk_mode_sel()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,12,13,__ERR)
#define wr_prbs_chk_mode_sel(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x000e,1,wr_val)
#define rd_prbs_chk_en()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd161,15,15,__ERR)
#define wr_prbs_chk_en(wr_val)                                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd161,0x0001,0,wr_val)
#define rd_rx_trn_active_auto_mode_en()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd160,0,15,__ERR)
#define wr_rx_trn_active_auto_mode_en(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd160,0x8000,15,wr_val)
#define rd_prbs_chk_lock_cnt()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd160,11,11,__ERR)
#define wr_prbs_chk_lock_cnt(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd160,0x001f,0,wr_val)
#define rd_prbs_chk_ool_cnt()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd160,3,11,__ERR)
#define wr_prbs_chk_ool_cnt(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd160,0x1f00,8,wr_val)
#define rd_dig_lpbk_pd_bias_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd162,12,15,__ERR)
#define wr_dig_lpbk_pd_bias_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd162,0x0008,3,wr_val)
#define rd_dig_lpbk_pd_flt_bypass()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd162,13,15,__ERR)
#define wr_dig_lpbk_pd_flt_bypass(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd162,0x0004,2,wr_val)
#define rd_dig_lpbk_pd_mode()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd162,14,15,__ERR)
#define wr_dig_lpbk_pd_mode(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd162,0x0002,1,wr_val)
#define rd_dig_lpbk_en()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd162,15,15,__ERR)
#define wr_dig_lpbk_en(wr_val)                                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd162,0x0001,0,wr_val)
#define rd_pam4_rx_symbol_bit_swap()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,8,15,__ERR)
#define wr_pam4_rx_symbol_bit_swap(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x0080,7,wr_val)
#define rd_prbs_chk_auto_detect_relock_en()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,0,15,__ERR)
#define wr_prbs_chk_auto_detect_relock_en(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x8000,15,wr_val)
#define rd_prbs_chk_auto_detect_en()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,1,15,__ERR)
#define wr_prbs_chk_auto_detect_en(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x4000,14,wr_val)
#define rd_prbs_chk_auto_detect_cnt()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,3,11,__ERR)
#define wr_prbs_chk_auto_detect_cnt(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x1f00,8,wr_val)
#define rd_pam4_decoder_en()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,9,15,__ERR)
#define wr_pam4_decoder_en(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x0040,6,wr_val)
#define rd_pam4_gray_dec_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,10,15,__ERR)
#define wr_pam4_gray_dec_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x0020,5,wr_val)
#define rd_tlb_rx_nrz_ll_mode_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,11,15,__ERR)
#define wr_tlb_rx_nrz_ll_mode_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x0010,4,wr_val)
#define rd_tlb_rx_diff_dec_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,12,15,__ERR)
#define wr_tlb_rx_diff_dec_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x0008,3,wr_val)
#define rd_dbg_mask_dig_lpbk_en()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,13,15,__ERR)
#define wr_dbg_mask_dig_lpbk_en(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x0004,2,wr_val)
#define rd_rx_descrambler_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,14,15,__ERR)
#define wr_rx_descrambler_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x0002,1,wr_val)
#define rd_rx_pmd_dp_invert()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd163,15,15,__ERR)
#define wr_rx_pmd_dp_invert(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd163,0x0001,0,wr_val)
#define rd_prbs_chk_en_timer_unit_timeout()                     blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd164,1,6,__ERR)
#define wr_prbs_chk_en_timer_unit_timeout(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd164,0x7fe0,5,wr_val)
#define rd_prbs_chk_new_timer_mode()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd164,11,15,__ERR)
#define wr_prbs_chk_new_timer_mode(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd164,0x0010,4,wr_val)
#define rd_prbs_chk_en_timer_unit_sel()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd164,13,13,__ERR)
#define wr_prbs_chk_en_timer_unit_sel(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd164,0x0007,0,wr_val)
#define rd_prbs_chk_mode_sel_msb_auto_detect()                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd168,2,15,__ERR)
#define rd_prbs_chk_mode_sel_auto_detect()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd168,3,13,__ERR)
#define rd_prbs_chk_inv_auto_detect()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd168,6,15,__ERR)
#define rd_prbs_chk_auto_detect_lock()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd168,7,15,__ERR)
#define rd_dig_lpbk_pd_early_ind()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd168,14,15,__ERR)
#define rd_dig_lpbk_pd_late_ind()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd168,15,15,__ERR)
#define rd_prbs_chk_err_cnt_no_clr()                            blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd169,0,1,__ERR)
#define rd_prbs_chk_lock()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd169,15,15,__ERR)
#define rd_prbs_chk_lock_lost_lh()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd16a,0,15,__ERR)
#define rd_prbs_chk_err_cnt_msb()                               blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd16a,1,1,__ERR)
#define rd_prbs_chk_err_cnt_lsb()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd16b,__ERR)
#define rd_pmd_rx_lock()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd16c,15,15,__ERR)
#define rd_pmd_rx_lock_change()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd16c,14,15,__ERR)
#define rd_dbg_pmd_rx_lock()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd166,15,15,__ERR)
#define rd_dbg_pmd_rx_lock_change()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd166,14,15,__ERR)
#define rd_uc_pmd_rx_lock()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd167,15,15,__ERR)
#define rd_uc_pmd_rx_lock_change()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd167,14,15,__ERR)
#define rd_prbs_burst_err_length_status()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd16d,10,10,__ERR)
#define rd_max_prbs_burst_err_length_status()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd16e,10,10,__ERR)
#define rd_prbs_chk_burst_err_cnt()                             blackhawk7_v1l8p1_acc_rde_field_u16(sa__, 0xd165,6,6,__ERR)
#define rd_prbs_chk_timer_done_lh()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1e6,14,15,__ERR)
#define rd_prbs_chk_done_lh()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1e6,15,15,__ERR)
#define rd_prbs_chk_lock_state()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1e7,14,14,__ERR)
#define rd_tlb_err_fec_size()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,0,10,__ERR)
#define wr_tlb_err_fec_size(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0xfc00,10,wr_val)
#define rd_tlb_err_fec_size_frac()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,6,14,__ERR)
#define wr_tlb_err_fec_size_frac(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0x0300,8,wr_val)
#define rd_tlb_err_symbol_msb_lsb_group()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,8,15,__ERR)
#define wr_tlb_err_symbol_msb_lsb_group(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0x0080,7,wr_val)
#define rd_tlb_err_ignore_back_channel()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,9,15,__ERR)
#define wr_tlb_err_ignore_back_channel(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0x0040,6,wr_val)
#define rd_tlb_err_fec_lsb_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,10,15,__ERR)
#define wr_tlb_err_fec_lsb_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0x0020,5,wr_val)
#define rd_tlb_err_fec_msb_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,11,15,__ERR)
#define wr_tlb_err_fec_msb_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0x0010,4,wr_val)
#define rd_tlb_err_fec_r_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,12,15,__ERR)
#define wr_tlb_err_fec_r_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0x0008,3,wr_val)
#define rd_tlb_err_fec_l_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,13,15,__ERR)
#define wr_tlb_err_fec_l_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0x0004,2,wr_val)
#define rd_tlb_err_start_error_analyzer()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f0,14,15,__ERR)
#define wr_tlb_err_start_error_analyzer(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f0,0x0002,1,wr_val)
#define rd_tlb_err_fec_rscode_swap_en()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f1,13,15,__ERR)
#define wr_tlb_err_fec_rscode_swap_en(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f1,0x0004,2,wr_val)
#define rd_tlb_err_aggr_lanes_active()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f1,14,15,__ERR)
#define wr_tlb_err_aggr_lanes_active(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f1,0x0002,1,wr_val)
#define rd_tlb_err_analyze_lanes_active()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1f1,15,15,__ERR)
#define wr_tlb_err_analyze_lanes_active(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1f1,0x0001,0,wr_val)
#define rd_patt_gen_start_pos()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd170,0,12,__ERR)
#define wr_patt_gen_start_pos(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd170,0xf000,12,wr_val)
#define rd_patt_gen_stop_pos()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd170,4,12,__ERR)
#define wr_patt_gen_stop_pos(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd170,0x0f00,8,wr_val)
#define rd_pam4_tx_jp03b_patt_en()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd170,8,15,__ERR)
#define wr_pam4_tx_jp03b_patt_en(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd170,0x0080,7,wr_val)
#define rd_pam4_tx_linearity_patt_en()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd170,9,15,__ERR)
#define wr_pam4_tx_linearity_patt_en(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd170,0x0040,6,wr_val)
#define rd_patt_gen_en()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd170,15,15,__ERR)
#define wr_patt_gen_en(wr_val)                                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd170,0x0001,0,wr_val)
#define rd_prbs_gen_pause_strobe()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd171,0,15,__ERR)
#define wr_prbs_gen_pause_strobe(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd171,0x8000,15,wr_val)
#define rd_prbs_gen_seed_strobe()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd171,1,15,__ERR)
#define wr_prbs_gen_seed_strobe(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd171,0x4000,14,wr_val)
#define rd_prbs_gen_mode_sel_msb()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd171,3,15,__ERR)
#define wr_prbs_gen_mode_sel_msb(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd171,0x1000,12,wr_val)
#define rd_prbs_gen_err_ins()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd171,10,15,__ERR)
#define wr_prbs_gen_err_ins(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd171,0x0020,5,wr_val)
#define rd_prbs_gen_inv()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd171,11,15,__ERR)
#define wr_prbs_gen_inv(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd171,0x0010,4,wr_val)
#define rd_prbs_gen_mode_sel()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd171,12,13,__ERR)
#define wr_prbs_gen_mode_sel(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd171,0x000e,1,wr_val)
#define rd_prbs_gen_en()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd171,15,15,__ERR)
#define wr_prbs_gen_en(wr_val)                                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd171,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_frc_on()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd172,13,15,__ERR)
#define wr_rmt_lpbk_pd_frc_on(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd172,0x0004,2,wr_val)
#define rd_rmt_lpbk_pd_mode()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd172,14,15,__ERR)
#define wr_rmt_lpbk_pd_mode(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd172,0x0002,1,wr_val)
#define rd_rmt_lpbk_en()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd172,15,15,__ERR)
#define wr_rmt_lpbk_en(wr_val)                                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd172,0x0001,0,wr_val)
#define rd_tx_prbs_or_pcs_err_ins_strobe()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd173,0,15,__ERR)
#define wr_tx_prbs_or_pcs_err_ins_strobe(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd173,0x8000,15,wr_val)
#define rd_tx_data_vld_sync_en()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd173,9,15,__ERR)
#define wr_tx_data_vld_sync_en(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd173,0x0040,6,wr_val)
#define rd_tx_pcs_intf_dly_mode()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd173,10,15,__ERR)
#define wr_tx_pcs_intf_dly_mode(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd173,0x0020,5,wr_val)
#define rd_tx_trn_active_auto_mode_en()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd173,11,15,__ERR)
#define wr_tx_trn_active_auto_mode_en(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd173,0x0010,4,wr_val)
#define rd_tlb_tx_diff_enc_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd173,12,15,__ERR)
#define wr_tlb_tx_diff_enc_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd173,0x0008,3,wr_val)
#define rd_tx_mux_sel_order()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd173,13,15,__ERR)
#define wr_tx_mux_sel_order(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd173,0x0004,2,wr_val)
#define rd_tx_pcs_native_ana_frmt_en()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd173,14,15,__ERR)
#define wr_tx_pcs_native_ana_frmt_en(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd173,0x0002,1,wr_val)
#define rd_tx_pmd_dp_invert()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd173,15,15,__ERR)
#define wr_tx_pmd_dp_invert(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd173,0x0001,0,wr_val)
#define rd_pam4_precoder_seed()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd175,6,14,__ERR)
#define wr_pam4_precoder_seed(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd175,0x0300,8,wr_val)
#define rd_pam4_tx_symbol_bit_swap()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd175,12,15,__ERR)
#define wr_pam4_tx_symbol_bit_swap(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd175,0x0008,3,wr_val)
#define rd_tx_scrambler_en()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd175,13,15,__ERR)
#define wr_tx_scrambler_en(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd175,0x0004,2,wr_val)
#define rd_pam4_precoder_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd175,14,15,__ERR)
#define wr_pam4_precoder_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd175,0x0002,1,wr_val)
#define rd_pam4_gray_enc_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd175,15,15,__ERR)
#define wr_pam4_gray_enc_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd175,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_early_ind()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd178,14,15,__ERR)
#define rd_rmt_lpbk_pd_late_ind()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd178,15,15,__ERR)
#define rd_afe_tx_reset_deassert()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b1,0,15,__ERR)
#define wr_afe_tx_reset_deassert(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b1,0x8000,15,wr_val)
#define rd_ln_tx_s_pwrdn()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b1,15,15,__ERR)
#define wr_ln_tx_s_pwrdn(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b1,0x0001,0,wr_val)
#define rd_pmd_tx_clk_vld_frc_val()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b7,11,15,__ERR)
#define wr_pmd_tx_clk_vld_frc_val(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b7,0x0010,4,wr_val)
#define rd_pmd_tx_clk_vld_frc()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b7,12,15,__ERR)
#define wr_pmd_tx_clk_vld_frc(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b7,0x0008,3,wr_val)
#define rd_ln_tx_s_comclk_frc_on()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b7,13,15,__ERR)
#define wr_ln_tx_s_comclk_frc_on(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b7,0x0004,2,wr_val)
#define rd_ln_tx_s_comclk_sel()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b7,14,15,__ERR)
#define wr_ln_tx_s_comclk_sel(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b7,0x0002,1,wr_val)
#define rd_ln_tx_s_clkgate_frc_on()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b7,15,15,__ERR)
#define wr_ln_tx_s_clkgate_frc_on(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b7,0x0001,0,wr_val)
#define rd_ln_tx_dp_s_rstb()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b4,14,15,__ERR)
#define wr_ln_tx_dp_s_rstb(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b4,0x0002,1,wr_val)
#define rd_ln_tx_s_rstb()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b4,15,15,__ERR)
#define wr_ln_tx_s_rstb(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b4,0x0001,0,wr_val)
#define rd_afe_tx_reset_frc_val()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b2,12,15,__ERR)
#define wr_afe_tx_reset_frc_val(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b2,0x0008,3,wr_val)
#define rd_afe_tx_reset_frc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b2,13,15,__ERR)
#define wr_afe_tx_reset_frc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b2,0x0004,2,wr_val)
#define rd_afe_tx_pwrdn_frc_val()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b2,14,15,__ERR)
#define wr_afe_tx_pwrdn_frc_val(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b2,0x0002,1,wr_val)
#define rd_afe_tx_pwrdn_frc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b2,15,15,__ERR)
#define wr_afe_tx_pwrdn_frc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b2,0x0001,0,wr_val)
#define rd_pmd_tx_lane_mode_frc()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b3,0,15,__ERR)
#define wr_pmd_tx_lane_mode_frc(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b3,0x8000,15,wr_val)
#define rd_pmd_ln_tx_h_pwrdn_pkill()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1b3,15,15,__ERR)
#define wr_pmd_ln_tx_h_pwrdn_pkill(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1b3,0x0001,0,wr_val)
#define rd_pmd_tx_lane_mode()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b8,__ERR)
#define rd_pmd_tx_lane_mode_frc_val()                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b5,__ERR)
#define wr_pmd_tx_lane_mode_frc_val(wr_val)                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1b5,wr_val)
#define rd_tx_pi_loop_filter_stable()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1bd,15,15,__ERR)
#define wr_tx_pi_loop_filter_stable(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1bd,0x0001,0,wr_val)
#define rd_tx_osr_mode_frc()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d0,0,15,__ERR)
#define wr_tx_osr_mode_frc(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d0,0x8000,15,wr_val)
#define rd_tx_pam4_mode_frc()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d0,1,15,__ERR)
#define wr_tx_pam4_mode_frc(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d0,0x4000,14,wr_val)
#define rd_tx_pam4_mode_frc_val()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d0,9,13,__ERR)
#define wr_tx_pam4_mode_frc_val(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d0,0x0070,4,wr_val)
#define rd_tx_osr_mode_frc_val()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d0,12,12,__ERR)
#define wr_tx_osr_mode_frc_val(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d0,0x000f,0,wr_val)
#define rd_tx_ln_dp_s_rstb()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d1,15,15,__ERR)
#define wr_tx_ln_dp_s_rstb(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d1,0x0001,0,wr_val)
#define rd_tx_hw_fw_handshake_disable()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1de,14,15,__ERR)
#define wr_tx_hw_fw_handshake_disable(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1de,0x0002,1,wr_val)
#define rd_tx_ln_s_rstb()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1de,15,15,__ERR)
#define wr_tx_ln_s_rstb(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1de,0x0001,0,wr_val)
#define rd_pmd_ln_tx_dp_h_rstb_pkill()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d3,14,15,__ERR)
#define wr_pmd_ln_tx_dp_h_rstb_pkill(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d3,0x0002,1,wr_val)
#define rd_pmd_ln_tx_h_rstb_pkill()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d3,15,15,__ERR)
#define wr_pmd_ln_tx_h_rstb_pkill(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d3,0x0001,0,wr_val)
#define rd_tx_uc_ack_lane_dp_reset()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d5,14,15,__ERR)
#define wr_tx_uc_ack_lane_dp_reset(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d5,0x0002,1,wr_val)
#define rd_tx_uc_ack_lane_cfg_done()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d5,15,15,__ERR)
#define wr_tx_uc_ack_lane_cfg_done(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d5,0x0001,0,wr_val)
#define rd_tx_lane_dp_reset_state()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d9,13,13,__ERR)
#define rd_tx_lane_reg_reset_occurred()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1d6,15,15,__ERR)
#define wr_tx_lane_reg_reset_occurred(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1d6,0x0001,0,wr_val)
#define rd_tx_multicast_mask_control()                          blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1da,15,15,__ERR)
#define wr_tx_multicast_mask_control(wr_val)                    blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd1da,0x0001,0,wr_val)
#define rd_tx_multicast_mask_control_status()                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1db,0,15,__ERR)
#define rd_tx_pam4_mode()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1db,9,13,__ERR)
#define rd_tx_osr_mode()                                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1db,12,12,__ERR)
#define rd_tx_pam4_mode_pin()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1dc,9,13,__ERR)
#define rd_tx_osr_mode_pin()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd1dc,12,12,__ERR)
#define rd_tx_eee_alert_en()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd130,0,15,__ERR)
#define wr_tx_eee_alert_en(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd130,0x8000,15,wr_val)
#define rd_tx_eee_quiet_en()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd130,1,15,__ERR)
#define wr_tx_eee_quiet_en(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd130,0x4000,14,wr_val)
#define rd_tx_disable_timer_ctrl()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd130,6,10,__ERR)
#define wr_tx_disable_timer_ctrl(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd130,0x03f0,4,wr_val)
#define rd_pmd_tx_disable_pkill()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd130,12,15,__ERR)
#define wr_pmd_tx_disable_pkill(wr_val)                         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd130,0x0008,3,wr_val)
#define rd_dp_reset_tx_disable_dis()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd130,13,15,__ERR)
#define wr_dp_reset_tx_disable_dis(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd130,0x0004,2,wr_val)
#define rd_tx_disable_trigger()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd130,14,15,__ERR)
#define wr_tx_disable_trigger(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd130,0x0002,1,wr_val)
#define rd_micro_tx_disable()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd130,15,15,__ERR)
#define wr_micro_tx_disable(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd130,0x0001,0,wr_val)
#define rd_tx_disable_output_sel()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd131,12,14,__ERR)
#define wr_tx_disable_output_sel(wr_val)                        blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd131,0x000c,2,wr_val)
#define rd_sdk_tx_disable()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd131,15,15,__ERR)
#define wr_sdk_tx_disable(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd131,0x0001,0,wr_val)
#define rd_tx_elec_idle_status()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd132,14,15,__ERR)
#define rd_tx_disable_status()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd132,15,15,__ERR)
#define rd_txfir_test_data_en()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd133,0,15,__ERR)
#define wr_txfir_test_data_en(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd133,0x8000,15,wr_val)
#define rd_txfir_tap_en()                                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd133,2,14,__ERR)
#define wr_txfir_tap_en(wr_val)                                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd133,0x3000,12,wr_val)
#define rd_txfir_tap_load()                                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd133,4,15,__ERR)
#define wr_txfir_tap_load(wr_val)                               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd133,0x0800,11,wr_val)
#define rd_txfir_nrz_tap_range_sel()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd133,5,15,__ERR)
#define wr_txfir_nrz_tap_range_sel(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd133,0x0400,10,wr_val)
#define rd_txfir_tap0_coeff()                                   blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd133,7,7,__ERR)
#define wr_txfir_tap0_coeff(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd133,0x01ff,0,wr_val)
#define rd_txfir_tap1_coeff()                                   blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd134,7,7,__ERR)
#define wr_txfir_tap1_coeff(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd134,0x01ff,0,wr_val)
#define rd_txfir_tap2_coeff()                                   blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd135,7,7,__ERR)
#define wr_txfir_tap2_coeff(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd135,0x01ff,0,wr_val)
#define rd_txfir_tap3_coeff()                                   blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd136,7,7,__ERR)
#define wr_txfir_tap3_coeff(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd136,0x01ff,0,wr_val)
#define rd_txfir_tap4_coeff()                                   blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd137,7,7,__ERR)
#define wr_txfir_tap4_coeff(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd137,0x01ff,0,wr_val)
#define rd_txfir_tap5_coeff()                                   blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd138,7,7,__ERR)
#define wr_txfir_tap5_coeff(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd138,0x01ff,0,wr_val)
#define rd_tx_pi_en()                                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,15,15,__ERR)
#define wr_tx_pi_en(wr_val)                                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0001,0,wr_val)
#define rd_tx_pi_jitter_filter_en()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,14,15,__ERR)
#define wr_tx_pi_jitter_filter_en(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0002,1,wr_val)
#define rd_tx_pi_ext_ctrl_en()                                  blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,13,15,__ERR)
#define wr_tx_pi_ext_ctrl_en(wr_val)                            blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0004,2,wr_val)
#define rd_tx_pi_freq_override_en()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,12,15,__ERR)
#define wr_tx_pi_freq_override_en(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0008,3,wr_val)
#define rd_tx_pi_sj_gen_en()                                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,11,15,__ERR)
#define wr_tx_pi_sj_gen_en(wr_val)                              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0010,4,wr_val)
#define rd_tx_pi_ssc_gen_en()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,10,15,__ERR)
#define wr_tx_pi_ssc_gen_en(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0020,5,wr_val)
#define rd_tx_pi_jit_ssc_freq_mode()                            blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,9,15,__ERR)
#define wr_tx_pi_jit_ssc_freq_mode(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0040,6,wr_val)
#define rd_tx_pi_second_order_loop_en()                         blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,0,15,__ERR)
#define wr_tx_pi_second_order_loop_en(wr_val)                   blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x8000,15,wr_val)
#define rd_tx_pi_first_order_bwsel_integ()                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,6,13,__ERR)
#define wr_tx_pi_first_order_bwsel_integ(wr_val)                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0380,7,wr_val)
#define rd_tx_pi_second_order_bwsel_integ()                     blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,4,14,__ERR)
#define wr_tx_pi_second_order_bwsel_integ(wr_val)               blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x0c00,10,wr_val)
#define rd_tx_pi_ext_phase_bwsel_integ()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a0,1,13,__ERR)
#define wr_tx_pi_ext_phase_bwsel_integ(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a0,0x7000,12,wr_val)
#define rd_tx_pi_freq_override_val()                            blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd0a1,1,1,__ERR)
#define wr_tx_pi_freq_override_val(wr_val)                      blackhawk7_v1l8p1_acc_mwr_reg(sa__, 0xd0a1,0x7fff,0,wr_val)
#define rd_tx_pi_jit_freq_idx()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a2,10,10,__ERR)
#define wr_tx_pi_jit_freq_idx(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a2,0x003f,0,wr_val)
#define rd_tx_pi_jit_amp()                                      blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a2,2,10,__ERR)
#define wr_tx_pi_jit_amp(wr_val)                                blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a2,0x3f00,8,wr_val)
#define rd_tx_pi_hs_fifo_phserr_invert()                        blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,14,15,__ERR)
#define wr_tx_pi_hs_fifo_phserr_invert(wr_val)                  blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0002,1,wr_val)
#define rd_tx_pi_ext_pd_sel()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,12,15,__ERR)
#define wr_tx_pi_ext_pd_sel(wr_val)                             blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0008,3,wr_val)
#define rd_tx_pi_hs_fifo_phserr_sel()                           blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,11,15,__ERR)
#define wr_tx_pi_hs_fifo_phserr_sel(wr_val)                     blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0010,4,wr_val)
#define rd_tx_pi_ext_phase_step_cnt_invert()                    blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,10,15,__ERR)
#define wr_tx_pi_ext_phase_step_cnt_invert(wr_val)              blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0020,5,wr_val)
#define rd_tx_pi_ext_phase_step_cnt_sel()                       blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,9,15,__ERR)
#define wr_tx_pi_ext_phase_step_cnt_sel(wr_val)                 blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0040,6,wr_val)
#define rd_tx_pi_ext_phase_step_cnt_full_bypass()               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,8,15,__ERR)
#define wr_tx_pi_ext_phase_step_cnt_full_bypass(wr_val)         blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0080,7,wr_val)
#define rd_afe_tx_fifo_resetb()                                 blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,7,15,__ERR)
#define wr_afe_tx_fifo_resetb(wr_val)                           blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0100,8,wr_val)
#define rd_afe_tx_fifo_resetb_frc()                             blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,6,15,__ERR)
#define wr_afe_tx_fifo_resetb_frc(wr_val)                       blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0200,9,wr_val)
#define rd_tx_pi_pd_bypass_flt()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,5,15,__ERR)
#define wr_tx_pi_pd_bypass_flt(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0400,10,wr_val)
#define rd_tx_pi_pd_bypass_vco()                                blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a5,4,15,__ERR)
#define wr_tx_pi_pd_bypass_vco(wr_val)                          blackhawk7_v1l8p1_acc_mwr_reg_u8(sa__, 0xd0a5,0x0800,11,wr_val)
#define rd_tx_pi_phase_cntr()                                   blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0a8,8,8,__ERR)
#define rd_tx_pi_integ1_reg()                                   blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd0a9,2,2,__ERR)
#define rd_tx_pi_integ2_reg()                                   blackhawk7_v1l8p1_acc_rde_field_s16(sa__, 0xd0aa,1,1,__ERR)
#define rd_tx_pi_phase_err_s1()                                 blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd0ab,2,10,__ERR)
#define rd_tx_pi_phase_err()                                    blackhawk7_v1l8p1_acc_rde_field_s8(sa__, 0xd0ab,10,10,__ERR)
#define rd_st_afe_tx_fifo_resetb()                              blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ac,14,15,__ERR)
#define rd_tx_pi_hs_fifo_phserr()                               blackhawk7_v1l8p1_acc_rde_field_u8(sa__, 0xd0ac,15,15,__ERR)

#define reg_rdc_AMS_PLL_COM_B_PLL_CTRL_0()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd320,__ERR)
#define reg_wrc_AMS_PLL_COM_B_PLL_CTRL_0(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd320,wr_val)
#define reg_rdc_AMS_PLL_COM_B_PLL_CTRL_2()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd322,__ERR)
#define reg_wrc_AMS_PLL_COM_B_PLL_CTRL_2(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd322,wr_val)
#define reg_rdc_AMS_PLL_COM_B_PLL_CTRL_3()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd323,__ERR)
#define reg_wrc_AMS_PLL_COM_B_PLL_CTRL_3(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd323,wr_val)
#define reg_rdc_AMS_PLL_COM_B_PLL_INTCTRL()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd324,__ERR)
#define reg_wrc_AMS_PLL_COM_B_PLL_INTCTRL(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd324,wr_val)
#define reg_rdc_AMS_PLL_COM_PLL_CONTROL_3()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd113,__ERR)
#define reg_wrc_AMS_PLL_COM_PLL_CONTROL_3(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd113,wr_val)
#define reg_rdc_AMS_PLL_COM_PLL_CONTROL_4()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd114,__ERR)
#define reg_wrc_AMS_PLL_COM_PLL_CONTROL_4(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd114,wr_val)
#define reg_rdc_AMS_PLL_COM_PLL_CONTROL_5()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd115,__ERR)
#define reg_wrc_AMS_PLL_COM_PLL_CONTROL_5(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd115,wr_val)
#define reg_rdc_AMS_PLL_COM_PLL_CONTROL_10()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd11a,__ERR)
#define reg_wrc_AMS_PLL_COM_PLL_CONTROL_10(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd11a,wr_val)
#define reg_rdc_AMS_PLL_COM_PLL_CONTROL_11()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd11b,__ERR)
#define reg_wrc_AMS_PLL_COM_PLL_CONTROL_11(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd11b,wr_val)
#define reg_rdc_AMS_PLL_COM_PLL_CONTROL_12()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd11c,__ERR)
#define reg_wrc_AMS_PLL_COM_PLL_CONTROL_12(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd11c,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_0()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0c0,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_0(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0c0,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_1()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0c1,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_1(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0c1,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_2()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0c2,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_2(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0c2,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_4()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0c4,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_4(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0c4,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_10()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0ca,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_10(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0ca,wr_val)
#define reg_rd_AMS_RX_RXCONTROL_13()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0cd,__ERR)
#define reg_wr_AMS_RX_RXCONTROL_13(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0cd,wr_val)
#define reg_rd_AMS_RX_B_RX_INT_STATUS_1()                                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd479,__ERR)
#define reg_wr_AMS_RX_B_RX_INT_STATUS_1(wr_val)                                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd479,wr_val)
#define reg_rd_AMS_TX_TXCONTROL_1()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0d1,__ERR)
#define reg_wr_AMS_TX_TXCONTROL_1(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0d1,wr_val)
#define reg_rd_AMS_TX_TXCONTROL_2()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0d2,__ERR)
#define reg_wr_AMS_TX_TXCONTROL_2(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0d2,wr_val)
#define reg_rd_AMS_TX_TXCONTROL_3()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0d3,__ERR)
#define reg_wr_AMS_TX_TXCONTROL_3(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0d3,wr_val)
#define reg_rd_AMS_TX_TXCONTROL_5()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0d5,__ERR)
#define reg_wr_AMS_TX_TXCONTROL_5(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0d5,wr_val)
#define reg_rdc_CORE_PLL_COM_PMD_CORE_MODE_STATUS()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd180,__ERR)
#define reg_wrc_CORE_PLL_COM_PMD_CORE_MODE_STATUS(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd180,wr_val)
#define reg_rdc_CORE_PLL_COM_PMD_CORE_MODE_CONTROL()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd181,__ERR)
#define reg_wrc_CORE_PLL_COM_PMD_CORE_MODE_CONTROL(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd181,wr_val)
#define reg_rdc_CORE_PLL_COM_RESET_CONTROL_PLL_DP()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd182,__ERR)
#define reg_wrc_CORE_PLL_COM_RESET_CONTROL_PLL_DP(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd182,wr_val)
#define reg_rdc_CORE_PLL_COM_TOP_USER_CONTROL()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd184,__ERR)
#define reg_wrc_CORE_PLL_COM_TOP_USER_CONTROL(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd184,wr_val)
#define reg_rdc_CORE_PLL_COM_UC_ACK_CORE_CONTROL()                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd185,__ERR)
#define reg_wrc_CORE_PLL_COM_UC_ACK_CORE_CONTROL(wr_val)                               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd185,wr_val)
#define reg_rdc_CORE_PLL_COM_PLL_DP_RESET_STATE_STATUS()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd188,__ERR)
#define reg_wrc_CORE_PLL_COM_PLL_DP_RESET_STATE_STATUS(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd188,wr_val)
#define reg_rdc_CORE_PLL_COM_CORE_PLL_COM_STATUS_2()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd189,__ERR)
#define reg_wrc_CORE_PLL_COM_CORE_PLL_COM_STATUS_2(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd189,wr_val)
#define reg_rdc_CORE_PLL_COM_PLL_UC_CORE_CONFIG()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd18d,__ERR)
#define reg_wrc_CORE_PLL_COM_PLL_UC_CORE_CONFIG(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd18d,wr_val)
#define reg_rdc_CORE_PLL_COM_PLL_CFG_FWAPI_DATA1()                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd18e,__ERR)
#define reg_wrc_CORE_PLL_COM_PLL_CFG_FWAPI_DATA1(wr_val)                               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd18e,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_0()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd300,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_0(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd300,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_1()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd301,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_1(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd301,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_2()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd302,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_2(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd302,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_3()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd303,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_3(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd303,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_4()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd304,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_4(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd304,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_5()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd305,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_5(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd305,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_6()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd306,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_6(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd306,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_7()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd307,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_7(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd307,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_DATA_8()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd308,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_DATA_8(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd308,wr_val)
#define reg_rdc_DAC_TEST_COM_READBACK_ADDRESS()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd309,__ERR)
#define reg_wrc_DAC_TEST_COM_READBACK_ADDRESS(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd309,wr_val)
#define reg_rdc_DAC_TEST_COM_DAC_TEST_CONTROL()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd30a,__ERR)
#define reg_wrc_DAC_TEST_COM_DAC_TEST_CONTROL(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd30a,wr_val)
#define reg_rdc_DIG_COM_REVID0()                                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd100,__ERR)
#define reg_wrc_DIG_COM_REVID0(wr_val)                                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd100,wr_val)
#define reg_rdc_DIG_COM_REVID1()                                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd10a,__ERR)
#define reg_wrc_DIG_COM_REVID1(wr_val)                                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd10a,wr_val)
#define reg_rdc_DIG_COM_REVID2()                                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd10e,__ERR)
#define reg_wrc_DIG_COM_REVID2(wr_val)                                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd10e,wr_val)
#define reg_rdc_DIG_COM_RESET_CONTROL_PMD()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd101,__ERR)
#define reg_wrc_DIG_COM_RESET_CONTROL_PMD(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd101,wr_val)
#define reg_rdc_DIG_COM_RESET_CONTROL_CORE_DP()                                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd102,__ERR)
#define reg_wrc_DIG_COM_RESET_CONTROL_CORE_DP(wr_val)                                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd102,wr_val)
#define reg_rdc_DIG_COM_MASKDATA_REG()                                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd103,__ERR)
#define reg_wrc_DIG_COM_MASKDATA_REG(wr_val)                                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd103,wr_val)
#define reg_rdc_DIG_COM_TOP_USER_CONTROL_0()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd104,__ERR)
#define reg_wrc_DIG_COM_TOP_USER_CONTROL_0(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd104,wr_val)
#define reg_rdc_DIG_COM_RING_OSC_STATUS_0()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd105,__ERR)
#define reg_wrc_DIG_COM_RING_OSC_STATUS_0(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd105,wr_val)
#define reg_rdc_DIG_COM_CORE_DP_RESET_STATE_STATUS()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd108,__ERR)
#define reg_wrc_DIG_COM_CORE_DP_RESET_STATE_STATUS(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd108,wr_val)
#define reg_rdc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL()                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd106,__ERR)
#define reg_wrc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL(wr_val)                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd106,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_0()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd190,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_0(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd190,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_1()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd191,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_1(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd191,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_2()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd192,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_2(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd192,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_3()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd193,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_3(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd193,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_4()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd194,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_4(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd194,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_5()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd195,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_5(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd195,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_6()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd196,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_6(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd196,wr_val)
#define reg_rdc_DIG_COM_B_LANE_ADDR_7()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd197,__ERR)
#define reg_wrc_DIG_COM_B_LANE_ADDR_7(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd197,wr_val)
#define reg_rdc_DIG_COM_B_DIG_COM_B_STATUS_AFE_IPVERSION_ID()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd19a,__ERR)
#define reg_wrc_DIG_COM_B_DIG_COM_B_STATUS_AFE_IPVERSION_ID(wr_val)                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd19a,wr_val)
#define reg_rdc_DIG_COM_B_DIG_COM_B_CONTROL_MICRO_CLK_0()                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd19d,__ERR)
#define reg_wrc_DIG_COM_B_DIG_COM_B_CONTROL_MICRO_CLK_0(wr_val)                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd19d,wr_val)
#define reg_rd_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_1()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd005,__ERR)
#define reg_wr_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_1(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd005,wr_val)
#define reg_rd_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_2()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd006,__ERR)
#define reg_wr_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_2(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd006,wr_val)
#define reg_rd_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_3()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd007,__ERR)
#define reg_wr_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_3(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd007,wr_val)
#define reg_rd_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_4()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd008,__ERR)
#define reg_wr_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_4(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd008,wr_val)
#define reg_rd_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_5()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd009,__ERR)
#define reg_wr_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_5(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd009,wr_val)
#define reg_rd_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_1()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd00a,__ERR)
#define reg_wr_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_1(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd00a,wr_val)
#define reg_rd_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_2()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd00b,__ERR)
#define reg_wr_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_2(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd00b,wr_val)
#define reg_rd_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_3()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd00c,__ERR)
#define reg_wr_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_3(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd00c,wr_val)
#define reg_rd_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_4()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd00d,__ERR)
#define reg_wr_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_4(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd00d,wr_val)
#define reg_rd_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_5()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd00e,__ERR)
#define reg_wr_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_5(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd00e,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP5_ABCD()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd015,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP5_ABCD(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd015,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP6_ABCD()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd016,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP6_ABCD(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd016,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP7_ABCD()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd017,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP7_ABCD(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd017,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP8_ABCD()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd018,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP8_ABCD(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd018,wr_val)
#define reg_rd_DSC_AFE2_RX_DFE_TAP9_ABCD()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd019,__ERR)
#define reg_wr_DSC_AFE2_RX_DFE_TAP9_ABCD(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd019,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP10_ABCD()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd020,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP10_ABCD(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd020,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP11_ABCD()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd021,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP11_ABCD(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd021,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP12_ABCD()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd022,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP12_ABCD(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd022,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP13_ABCD()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd023,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP13_ABCD(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd023,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP14_ABCD()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd024,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP14_ABCD(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd024,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd025,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd025,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd026,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd026,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD()                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd027,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD(wr_val)                               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd027,wr_val)
#define reg_rd_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD()                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd028,__ERR)
#define reg_wr_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD(wr_val)                               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd028,wr_val)
#define reg_rd_DSC_A_DSC_UC_CTRL()                                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd03d,__ERR)
#define reg_wr_DSC_A_DSC_UC_CTRL(wr_val)                                               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd03d,wr_val)
#define reg_rd_DSC_A_DSC_SCRATCH()                                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd03e,__ERR)
#define reg_wr_DSC_A_DSC_SCRATCH(wr_val)                                               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd03e,wr_val)
#define reg_rd_DSC_A_BLW_STATUS_1_TYPE()                                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd03b,__ERR)
#define reg_wr_DSC_A_BLW_STATUS_1_TYPE(wr_val)                                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd03b,wr_val)
#define reg_rd_DSC_B_DC_OFFSET_STATUS()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd04c,__ERR)
#define reg_wr_DSC_B_DC_OFFSET_STATUS(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd04c,wr_val)
#define reg_rd_DSC_B_VGA_D_THRESH_STATUS()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd04d,__ERR)
#define reg_wr_DSC_B_VGA_D_THRESH_STATUS(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd04d,wr_val)
#define reg_rd_DSC_B_VGA_DATA_THRESH_STATUS()                                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd04b,__ERR)
#define reg_wr_DSC_B_VGA_DATA_THRESH_STATUS(wr_val)                                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd04b,wr_val)
#define reg_rd_DSC_B_VGA_PHASE_THRESH_STATUS()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd04a,__ERR)
#define reg_wr_DSC_B_VGA_PHASE_THRESH_STATUS(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd04a,wr_val)
#define reg_rd_DSC_C_CDR_CONTROL_0()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd050,__ERR)
#define reg_wr_DSC_C_CDR_CONTROL_0(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd050,wr_val)
#define reg_rd_DSC_C_SLICERS_WRITE_CTRL()                                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd05b,__ERR)
#define reg_wr_DSC_C_SLICERS_WRITE_CTRL(wr_val)                                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd05b,wr_val)
#define reg_rd_DSC_C_RX_PI_CONTROL_1()                                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd05a,__ERR)
#define reg_wr_DSC_C_RX_PI_CONTROL_1(wr_val)                                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd05a,wr_val)
#define reg_rd_DSC_D_DSC_SM_CTRL_9()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd069,__ERR)
#define reg_wr_DSC_D_DSC_SM_CTRL_9(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd069,wr_val)
#define reg_rd_DSC_D_DSC_SM_STATUS_DSC_STATE_ONE_HOT()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd06b,__ERR)
#define reg_wr_DSC_D_DSC_SM_STATUS_DSC_STATE_ONE_HOT(wr_val)                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd06b,wr_val)
#define reg_rd_DSC_D_DSC_SM_STATUS_DSC_STATE()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd06e,__ERR)
#define reg_wr_DSC_D_DSC_SM_STATUS_DSC_STATE(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd06e,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_P()                                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd076,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_P(wr_val)                                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd076,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_L()                                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd077,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_L(wr_val)                                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd077,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_D()                                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd075,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_D(wr_val)                                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd075,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_LD()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd071,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_LD(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd071,wr_val)
#define reg_rd_DSC_E_RX_PI_CNT_BIN_PD()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd070,__ERR)
#define reg_wr_DSC_E_RX_PI_CNT_BIN_PD(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd070,wr_val)
#define reg_rd_DSC_E_CDR_STATUS_INTEG_REG()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd078,__ERR)
#define reg_wr_DSC_E_CDR_STATUS_INTEG_REG(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd078,wr_val)
#define reg_rd_DSC_E_RX_PI_CNTR_PHASE_ERR()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd07a,__ERR)
#define reg_wr_DSC_E_RX_PI_CNTR_PHASE_ERR(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd07a,wr_val)
#define reg_rd_DSC_E_RX_DFE_TAP2_STATUS()                                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd07b,__ERR)
#define reg_wr_DSC_E_RX_DFE_TAP2_STATUS(wr_val)                                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd07b,wr_val)
#define reg_rd_DSC_E_RX_DFE_TAP2_3_STATUS()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd07c,__ERR)
#define reg_wr_DSC_E_RX_DFE_TAP2_3_STATUS(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd07c,wr_val)
#define reg_rd_DSC_F_LMS_THRESH_STS_REG()                                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0f8,__ERR)
#define reg_wr_DSC_F_LMS_THRESH_STS_REG(wr_val)                                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0f8,wr_val)
#define reg_rd_DSC_F_LMS_THRESH_STS2_REG()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0f9,__ERR)
#define reg_wr_DSC_F_LMS_THRESH_STS2_REG(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0f9,wr_val)
#define reg_rd_DSC_G_RX_DFE_TAP2_H_CTRL0()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd410,__ERR)
#define reg_wr_DSC_G_RX_DFE_TAP2_H_CTRL0(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd410,wr_val)
#define reg_rd_DSC_G_RX_DFE_TAP2_CTRL()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd414,__ERR)
#define reg_wr_DSC_G_RX_DFE_TAP2_CTRL(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd414,wr_val)
#define reg_rd_DSC_G_RX_DFE_TAP2_3_CTRL()                                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd415,__ERR)
#define reg_wr_DSC_G_RX_DFE_TAP2_3_CTRL(wr_val)                                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd415,wr_val)
#define reg_rd_DSC_G_RX_DFE_TAP3_CTRL()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd416,__ERR)
#define reg_wr_DSC_G_RX_DFE_TAP3_CTRL(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd416,wr_val)
#define reg_rd_DSC_H_RX_PF_CTRL_DC_OFFSET_AND_VGA()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd42e,__ERR)
#define reg_wr_DSC_H_RX_PF_CTRL_DC_OFFSET_AND_VGA(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd42e,wr_val)
#define reg_rd_DSC_J_RX_DFE_TAP4_AB_CTRL()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd456,__ERR)
#define reg_wr_DSC_J_RX_DFE_TAP4_AB_CTRL(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd456,wr_val)
#define reg_rd_DSC_J_RX_DFE_TAP4_AB_STATUS()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd458,__ERR)
#define reg_wr_DSC_J_RX_DFE_TAP4_AB_STATUS(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd458,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_PROCESSOR_CTRL()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd400,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_PROCESSOR_CTRL(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd400,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_CNTR_CTRL()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd401,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_CNTR_CTRL(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd401,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_CTRL()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd402,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_CTRL(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd402,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_0_STATUS()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd403,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_0_STATUS(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd403,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_1_STATUS()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd404,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_1_STATUS(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd404,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_2_STATUS()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd405,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_2_STATUS(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd405,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_3_STATUS()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd406,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_3_STATUS(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd406,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_4_STATUS()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd407,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_4_STATUS(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd407,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_5_STATUS()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd408,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_5_STATUS(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd408,wr_val)
#define reg_rd_DBG_FDBK_DBG_FDBK_PROCESSOR_STATUS()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd40c,__ERR)
#define reg_wr_DBG_FDBK_DBG_FDBK_PROCESSOR_STATUS(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd40c,wr_val)
#define reg_rd_LINKTRN_IEEE_RX_LINKTRNIR_BASE_R_LP_COEFF_UPDATE_REGISTER_152()         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x0098,__ERR)
#define reg_wr_LINKTRN_IEEE_RX_LINKTRNIR_BASE_R_LP_COEFF_UPDATE_REGISTER_152(wr_val)   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0x0098,wr_val)
#define reg_rd_LINKTRN_IEEE_RX_LINKTRNIR_BASE_R_LP_STATUS_REPORT_REGISTER_153()        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x0099,__ERR)
#define reg_wr_LINKTRN_IEEE_RX_LINKTRNIR_BASE_R_LP_STATUS_REPORT_REGISTER_153(wr_val)  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0x0099,wr_val)
#define reg_rd_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150()             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x0096,__ERR)
#define reg_wr_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150(wr_val)       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0x0096,wr_val)
#define reg_rd_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151()              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x0097,__ERR)
#define reg_wr_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151(wr_val)        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0x0097,wr_val)
#define reg_rd_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_LD_COEFF_UPDATE_REGISTER_154()         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x009a,__ERR)
#define reg_wr_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_LD_COEFF_UPDATE_REGISTER_154(wr_val)   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0x009a,wr_val)
#define reg_rd_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_LD_STATUS_REPORT_REGISTER_155()        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0x009b,__ERR)
#define reg_wr_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_LD_STATUS_REPORT_REGISTER_155(wr_val)  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0x009b,wr_val)
#define reg_rd_LINKTRN_USER_TX_LINKTRNUT_STATUS0_REGISTER()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd096,__ERR)
#define reg_wr_LINKTRN_USER_TX_LINKTRNUT_STATUS0_REGISTER(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd096,wr_val)
#define reg_rd_LINKTRN_USER_TX_LINKTRNUT_CONTROL3_REGISTER()                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd095,__ERR)
#define reg_wr_LINKTRN_USER_TX_LINKTRNUT_CONTROL3_REGISTER(wr_val)                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd095,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR()                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xffdc,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR(wr_val)                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xffdc,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT()                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xffdd,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT(wr_val)                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xffdd,wr_val)
#define reg_rdc_MDIO_MMDSEL_AER_COM_MDIO_AER()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xffde,__ERR)
#define reg_wrc_MDIO_MMDSEL_AER_COM_MDIO_AER(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xffde,wr_val)
#define reg_rdc_MICRO_A_COM_CLOCK_CONTROL0()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd200,__ERR)
#define reg_wrc_MICRO_A_COM_CLOCK_CONTROL0(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd200,wr_val)
#define reg_rdc_MICRO_A_COM_RESET_CONTROL0()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd201,__ERR)
#define reg_wrc_MICRO_A_COM_RESET_CONTROL0(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd201,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_CONTROL0()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd202,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_CONTROL0(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd202,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_STATUS0()                                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd203,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_STATUS0(wr_val)                                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd203,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRADDR_LSW()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd204,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRADDR_LSW(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd204,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRADDR_MSW()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd205,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRADDR_MSW(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd205,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRDATA_LSW()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd206,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRDATA_LSW(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd206,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_WRDATA_MSW()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd207,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_WRDATA_MSW(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd207,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDADDR_LSW()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd208,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDADDR_LSW(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd208,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDADDR_MSW()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd209,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDADDR_MSW(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd209,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDDATA_LSW()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd20a,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDDATA_LSW(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd20a,wr_val)
#define reg_rdc_MICRO_A_COM_AHB_RDDATA_MSW()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd20b,__ERR)
#define reg_wrc_MICRO_A_COM_AHB_RDDATA_MSW(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd20b,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_CONTROL0()                                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd20c,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_CONTROL0(wr_val)                                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd20c,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd20d,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd20d,wr_val)
#define reg_rdc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd20e,__ERR)
#define reg_wrc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd20e,wr_val)
#define reg_rdc_MICRO_B_COM_PVT_STATUS0()                                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd210,__ERR)
#define reg_wrc_MICRO_B_COM_PVT_STATUS0(wr_val)                                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd210,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_AHB_CONTROL1()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd211,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_AHB_CONTROL1(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd211,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_AHB_STATUS1()                                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd212,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_AHB_STATUS1(wr_val)                                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd212,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd213,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd213,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd214,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd214,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd215,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd215,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_MICRO_MISC_STATUS0()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd21d,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_MICRO_MISC_STATUS0(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd21d,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_PVT_CONTROL0()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd216,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_PVT_CONTROL0(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd216,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_RAM_CR_CRCCONTROL0()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd217,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_RAM_CR_CRCCONTROL0(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd217,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_RAM_CR_CRCSTATUS0()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd218,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_RAM_CR_CRCSTATUS0(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd218,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0()                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd219,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0(wr_val)                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd219,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_MICRO_SDK_STATUS0()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd21a,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_MICRO_SDK_STATUS0(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd21a,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_MICRO_DEBUGGER_ID_LSW()                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd21b,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_MICRO_DEBUGGER_ID_LSW(wr_val)                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd21b,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_MICRO_DEBUGGER_ID_MSW()                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd21c,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_MICRO_DEBUGGER_ID_MSW(wr_val)                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd21c,wr_val)
#define reg_rdc_MICRO_B_COM_RMI_MICRO_DEBUGGER_CONTROL0()                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd21e,__ERR)
#define reg_wrc_MICRO_B_COM_RMI_MICRO_DEBUGGER_CONTROL0(wr_val)                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd21e,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_ECCCONTROL0()                                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd220,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_ECCCONTROL0(wr_val)                                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd220,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_ECCCONTROL1()                                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd221,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_ECCCONTROL1(wr_val)                                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd221,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_ECCSTATUS0()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd222,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_ECCSTATUS0(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd222,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_ECCSTATUS1()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd223,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_ECCSTATUS1(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd223,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_ECCSTATUS2()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd224,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_ECCSTATUS2(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd224,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_TESTIFCONTROL0()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd225,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_TESTIFCONTROL0(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd225,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_TESTIFCONTROL1()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd226,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_TESTIFCONTROL1(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd226,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_CONTROL0()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd227,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_CONTROL0(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd227,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_CONTROL1()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd228,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_CONTROL1(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd228,wr_val)
#define reg_rdc_MICRO_C_COM_RAM_CONTROL2()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd22e,__ERR)
#define reg_wrc_MICRO_C_COM_RAM_CONTROL2(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd22e,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_EXT_INTR_STATUS0()                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd22a,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_EXT_INTR_STATUS0(wr_val)                               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd22a,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd229,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd229,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_PMI_IF_CONTROL0()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd22b,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_PMI_IF_CONTROL0(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd22b,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd22c,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd22c,wr_val)
#define reg_rdc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0()                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd22d,__ERR)
#define reg_wrc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0(wr_val)                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd22d,wr_val)
#define reg_rdc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL0()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd230,__ERR)
#define reg_wrc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL0(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd230,wr_val)
#define reg_rdc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL1()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd231,__ERR)
#define reg_wrc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL1(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd231,wr_val)
#define reg_rdc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL2()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd232,__ERR)
#define reg_wrc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL2(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd232,wr_val)
#define reg_rdc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL3()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd233,__ERR)
#define reg_wrc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL3(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd233,wr_val)
#define reg_rdc_MICRO_D_COM_RMI_MICRO_CONTROL0()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd23e,__ERR)
#define reg_wrc_MICRO_D_COM_RMI_MICRO_CONTROL0(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd23e,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_CLOCK_CONTROL0()                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd240,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_CLOCK_CONTROL0(wr_val)                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd240,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_RESET_CONTROL0()                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd241,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_RESET_CONTROL0(wr_val)                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd241,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_STATUS0()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd242,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_STATUS0(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd242,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_CONTROL0()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd243,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_CONTROL0(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd243,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_MBOX_CONTROL0()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd244,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_MBOX_CONTROL0(wr_val)                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd244,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd245,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd245,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_LOW_POWER_STATUS0()                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd246,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_LOW_POWER_STATUS0(wr_val)                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd246,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_STATUS1()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd247,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_STATUS1(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd247,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_STATUS2()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd248,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_STATUS2(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd248,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_STATUS3()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd249,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_STATUS3(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd249,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_STATUS4()                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd24a,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_STATUS4(wr_val)                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd24a,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_CONTROL1()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd24b,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_CONTROL1(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd24b,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_STATUS()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd24d,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_STATUS(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd24d,wr_val)
#define reg_rdc_MICRO_E_COM_MICRO_CORE_CFG_FWAPI_DATA1()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd24e,__ERR)
#define reg_wrc_MICRO_E_COM_MICRO_CORE_CFG_FWAPI_DATA1(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd24e,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_0()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd120,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_0(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd120,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_1()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd121,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_1(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd121,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_2()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd122,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_2(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd122,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_3()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd123,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_3(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd123,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_4()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd124,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_4(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd124,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_5()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd125,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_5(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd125,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_6()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd126,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_6(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd126,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_7()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd127,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_7(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd127,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_8()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd128,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_8(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd128,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_9()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd129,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_9(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd129,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_10()                                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12a,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_10(wr_val)                                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12a,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_11()                                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12b,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_11(wr_val)                                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12b,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_12()                                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12c,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_12(wr_val)                                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12c,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_13()                                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12d,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_13(wr_val)                                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12d,wr_val)
#define reg_rdc_PATT_GEN_COM_SEQ_14()                                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd12e,__ERR)
#define reg_wrc_PATT_GEN_COM_SEQ_14(wr_val)                                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd12e,wr_val)
#define reg_rdc_PLL_CAL_COM_STS_0()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd148,__ERR)
#define reg_wrc_PLL_CAL_COM_STS_0(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd148,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL()                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a1,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1a1,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a7,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL(wr_val)                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1a7,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL()                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a4,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL(wr_val)                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1a4,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL()                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a2,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL(wr_val)          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1a2,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a3,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1a3,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a8,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS(wr_val)                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1a8,wr_val)
#define reg_rd_RX_CKRST_CTRL_RX_PMD_LANE_MODE_CONTROL()                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1a5,__ERR)
#define reg_wr_RX_CKRST_CTRL_RX_PMD_LANE_MODE_CONTROL(wr_val)                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1a5,wr_val)
#define reg_rd_RX_CKRST_CTRL_LANE_UC_CONFIG()                                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1ad,__ERR)
#define reg_wr_RX_CKRST_CTRL_LANE_UC_CONFIG(wr_val)                                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1ad,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1c0,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1c0,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1c1,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1c1,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL()                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1ce,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL(wr_val)                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1ce,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1c3,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1c3,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1c5,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1c5,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS()                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1c9,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1c9,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL()                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1c6,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1c6,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL()                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1ca,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL(wr_val)                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1ca,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK()                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1cb,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1cb,wr_val)
#define reg_rd_RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1cc,__ERR)
#define reg_wr_RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1cc,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL()                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0b0,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL(wr_val)                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0b0,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0b1,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0b1,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0be,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL(wr_val)                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0be,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0b3,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0b3,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL()                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0b5,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL(wr_val)                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0b5,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS()                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0b9,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0b9,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL()            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0b6,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0b6,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL()                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0ba,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL(wr_val)               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0ba,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK()                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0bb,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0bb,wr_val)
#define reg_rd_RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0bc,__ERR)
#define reg_wr_RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0bc,wr_val)
#define reg_rd_SIGDET_SDCTRL_2()                                                       blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0e2,__ERR)
#define reg_wr_SIGDET_SDCTRL_2(wr_val)                                                 blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0e2,wr_val)
#define reg_rd_SIGDET_SDSTATUS_0()                                                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0e8,__ERR)
#define reg_wr_SIGDET_SDSTATUS_0(wr_val)                                               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0e8,wr_val)
#define reg_rdc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd310,__ERR)
#define reg_wrc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd310,wr_val)
#define reg_rdc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_0()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd311,__ERR)
#define reg_wrc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_0(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd311,wr_val)
#define reg_rdc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_1()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd312,__ERR)
#define reg_wrc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_1(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd312,wr_val)
#define reg_rdc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_2()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd313,__ERR)
#define reg_wrc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_2(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd313,wr_val)
#define reg_rdc_TLB_ERR_AGGR_COM_NUM_ERRORS_IN_FEC_FRAMES_STATUS_HI()                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd315,__ERR)
#define reg_wrc_TLB_ERR_AGGR_COM_NUM_ERRORS_IN_FEC_FRAMES_STATUS_HI(wr_val)            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd315,wr_val)
#define reg_rdc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_2()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd316,__ERR)
#define reg_wrc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_2(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd316,wr_val)
#define reg_rdc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_1()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd317,__ERR)
#define reg_wrc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_1(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd317,wr_val)
#define reg_rdc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_0()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd318,__ERR)
#define reg_wrc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_0(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd318,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_CONFIG()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd161,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_CONFIG(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd161,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_CNT_CONFIG()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd160,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_CNT_CONFIG(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd160,wr_val)
#define reg_rd_TLB_RX_DIG_LPBK_CONFIG()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd162,__ERR)
#define reg_wr_TLB_RX_DIG_LPBK_CONFIG(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd162,wr_val)
#define reg_rd_TLB_RX_RXMISC_CONFIG()                                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd163,__ERR)
#define reg_wr_TLB_RX_RXMISC_CONFIG(wr_val)                                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd163,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL()                                      blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd164,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL(wr_val)                                blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd164,wr_val)
#define reg_rd_TLB_RX_DIG_LPBK_PD_STATUS()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd168,__ERR)
#define reg_wr_TLB_RX_DIG_LPBK_PD_STATUS(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd168,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_LOCK_STATUS()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd169,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_LOCK_STATUS(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd169,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd16a,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd16a,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS()                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd16b,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS(wr_val)                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd16b,wr_val)
#define reg_rd_TLB_RX_PMD_RX_LOCK_STATUS()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd16c,__ERR)
#define reg_wr_TLB_RX_PMD_RX_LOCK_STATUS(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd16c,wr_val)
#define reg_rd_TLB_RX_DBG_PMD_RX_LOCK_STATUS()                                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd166,__ERR)
#define reg_wr_TLB_RX_DBG_PMD_RX_LOCK_STATUS(wr_val)                                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd166,wr_val)
#define reg_rd_TLB_RX_UC_PMD_RX_LOCK_STATUS()                                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd167,__ERR)
#define reg_wr_TLB_RX_UC_PMD_RX_LOCK_STATUS(wr_val)                                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd167,wr_val)
#define reg_rd_TLB_RX_PRBS_BURST_ERR_LENGTH_STATUS()                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd16d,__ERR)
#define reg_wr_TLB_RX_PRBS_BURST_ERR_LENGTH_STATUS(wr_val)                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd16d,wr_val)
#define reg_rd_TLB_RX_MAX_PRBS_BURST_ERR_LENGTH_STATUS()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd16e,__ERR)
#define reg_wr_TLB_RX_MAX_PRBS_BURST_ERR_LENGTH_STATUS(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd16e,wr_val)
#define reg_rd_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS()                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd165,__ERR)
#define reg_wr_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS(wr_val)                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd165,wr_val)
#define reg_rd_TLB_RX_B_TLB_RX_B_STATUS_8()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1e6,__ERR)
#define reg_wr_TLB_RX_B_TLB_RX_B_STATUS_8(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1e6,wr_val)
#define reg_rd_TLB_RX_C_TLB_RX_C_CONFIG_0()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1f0,__ERR)
#define reg_wr_TLB_RX_C_TLB_RX_C_CONFIG_0(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1f0,wr_val)
#define reg_rd_TLB_RX_C_TLB_RX_C_CONFIG_1()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1f1,__ERR)
#define reg_wr_TLB_RX_C_TLB_RX_C_CONFIG_1(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1f1,wr_val)
#define reg_rd_TLB_TX_PATT_GEN_CONFIG()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd170,__ERR)
#define reg_wr_TLB_TX_PATT_GEN_CONFIG(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd170,wr_val)
#define reg_rd_TLB_TX_PRBS_GEN_CONFIG()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd171,__ERR)
#define reg_wr_TLB_TX_PRBS_GEN_CONFIG(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd171,wr_val)
#define reg_rd_TLB_TX_RMT_LPBK_CONFIG()                                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd172,__ERR)
#define reg_wr_TLB_TX_RMT_LPBK_CONFIG(wr_val)                                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd172,wr_val)
#define reg_rd_TLB_TX_TXMISC_CONFIG()                                                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd173,__ERR)
#define reg_wr_TLB_TX_TXMISC_CONFIG(wr_val)                                            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd173,wr_val)
#define reg_rd_TLB_TX_TLB_TX_PAM4_CONFIG_0()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd175,__ERR)
#define reg_wr_TLB_TX_TLB_TX_PAM4_CONFIG_0(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd175,wr_val)
#define reg_rd_TLB_TX_RMT_LPBK_PD_STATUS()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd178,__ERR)
#define reg_wr_TLB_TX_RMT_LPBK_PD_STATUS(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd178,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL()                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b1,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1b1,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL()                          blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b7,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL(wr_val)                    blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1b7,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL()                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b4,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL(wr_val)                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1b4,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL()                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b2,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL(wr_val)          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1b2,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()                  blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b3,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)            blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1b3,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_PMD_LANE_MODE_STATUS()                                 blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b8,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_PMD_LANE_MODE_STATUS(wr_val)                           blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1b8,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_PMD_LANE_MODE_CONTROL()                                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1b5,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_PMD_LANE_MODE_CONTROL(wr_val)                          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1b5,wr_val)
#define reg_rd_TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL()                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1bd,__ERR)
#define reg_wr_TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL(wr_val)                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1bd,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL()                               blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1d0,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL(wr_val)                         blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1d0,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL()             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1d1,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL(wr_val)       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1d1,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL()                              blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1de,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL(wr_val)                        blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1de,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL()            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1d3,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL(wr_val)      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1d3,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL()                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1d5,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL(wr_val)                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1d5,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS()                     blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1d9,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS(wr_val)               blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1d9,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL()                blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1d6,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL(wr_val)          blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1d6,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL()                         blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1da,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL(wr_val)                   blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1da,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK()                        blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1db,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK(wr_val)                  blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1db,wr_val)
#define reg_rd_TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS()            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd1dc,__ERR)
#define reg_wr_TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS(wr_val)      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd1dc,wr_val)
#define reg_rd_TX_FED_TXFIR_MICRO_CONTROL0()                                           blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd130,__ERR)
#define reg_wr_TX_FED_TXFIR_MICRO_CONTROL0(wr_val)                                     blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd130,wr_val)
#define reg_rd_TX_FED_TXFIR_MISC_CONTROL0()                                            blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd131,__ERR)
#define reg_wr_TX_FED_TXFIR_MISC_CONTROL0(wr_val)                                      blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd131,wr_val)
#define reg_rd_TX_FED_TXFIR_MISC_STATUS0()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd132,__ERR)
#define reg_wr_TX_FED_TXFIR_MISC_STATUS0(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd132,wr_val)
#define reg_rd_TX_FED_TXFIR_TAP_CONTROL0()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd133,__ERR)
#define reg_wr_TX_FED_TXFIR_TAP_CONTROL0(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd133,wr_val)
#define reg_rd_TX_FED_TXFIR_TAP_CONTROL1()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd134,__ERR)
#define reg_wr_TX_FED_TXFIR_TAP_CONTROL1(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd134,wr_val)
#define reg_rd_TX_FED_TXFIR_TAP_CONTROL2()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd135,__ERR)
#define reg_wr_TX_FED_TXFIR_TAP_CONTROL2(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd135,wr_val)
#define reg_rd_TX_FED_TXFIR_TAP_CONTROL3()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd136,__ERR)
#define reg_wr_TX_FED_TXFIR_TAP_CONTROL3(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd136,wr_val)
#define reg_rd_TX_FED_TXFIR_TAP_CONTROL4()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd137,__ERR)
#define reg_wr_TX_FED_TXFIR_TAP_CONTROL4(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd137,wr_val)
#define reg_rd_TX_FED_TXFIR_TAP_CONTROL5()                                             blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd138,__ERR)
#define reg_wr_TX_FED_TXFIR_TAP_CONTROL5(wr_val)                                       blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd138,wr_val)
#define reg_rd_TX_PI_TXPICONTROL_0()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0a0,__ERR)
#define reg_wr_TX_PI_TXPICONTROL_0(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0a0,wr_val)
#define reg_rd_TX_PI_TXPICONTROL_1()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0a1,__ERR)
#define reg_wr_TX_PI_TXPICONTROL_1(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0a1,wr_val)
#define reg_rd_TX_PI_TXPICONTROL_2()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0a2,__ERR)
#define reg_wr_TX_PI_TXPICONTROL_2(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0a2,wr_val)
#define reg_rd_TX_PI_TXPICONTROL_5()                                                   blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0a5,__ERR)
#define reg_wr_TX_PI_TXPICONTROL_5(wr_val)                                             blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0a5,wr_val)
#define reg_rd_TX_PI_TXPISTATUS_0()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0a8,__ERR)
#define reg_wr_TX_PI_TXPISTATUS_0(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0a8,wr_val)
#define reg_rd_TX_PI_TXPISTATUS_1()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0a9,__ERR)
#define reg_wr_TX_PI_TXPISTATUS_1(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0a9,wr_val)
#define reg_rd_TX_PI_TXPISTATUS_2()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0aa,__ERR)
#define reg_wr_TX_PI_TXPISTATUS_2(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0aa,wr_val)
#define reg_rd_TX_PI_TXPISTATUS_4()                                                    blackhawk7_v1l8p1_acc_rde_reg(sa__, 0xd0ac,__ERR)
#define reg_wr_TX_PI_TXPISTATUS_4(wr_val)                                              blackhawk7_v1l8p1_acc_wr_reg(sa__, 0xd0ac,wr_val)

#define exc_AMS_PLL_COM_B_PLL_CTRL_0__ams_pll_fp3_r_sel(reg_value)                                                        extract_field((reg_value),12,11)
#define exc_AMS_PLL_COM_B_PLL_CTRL_0__ams_pll_test_vc(reg_value)                                                          extract_field((reg_value),10,10)
#define exc_AMS_PLL_COM_B_PLL_CTRL_0__ams_pll_i_en_kvh(reg_value)                                                         extract_field((reg_value),4,4)
#define exc_AMS_PLL_COM_B_PLL_CTRL_0__ams_pll_i_lb_en_div2(reg_value)                                                     extract_field((reg_value),3,3)
#define exc_AMS_PLL_COM_B_PLL_CTRL_0__ams_pll_i_rband_ovrrd(reg_value)                                                    extract_field((reg_value),2,0)
#define exc_AMS_PLL_COM_B_PLL_CTRL_1__ams_pll_cp_sel(reg_value)                                                           extract_field((reg_value),8,7)
#define exc_AMS_PLL_COM_B_PLL_CTRL_1__ams_pll_rz_sel(reg_value)                                                           extract_field((reg_value),6,4)
#define exc_AMS_PLL_COM_B_PLL_CTRL_1__ams_pll_fp3_c_sel(reg_value)                                                        extract_field((reg_value),3,0)
#define exc_AMS_PLL_COM_B_PLL_CTRL_2__ams_pll_cm_clkchnl(reg_value)                                                       extract_field((reg_value),13,11)
#define exc_AMS_PLL_COM_B_PLL_CTRL_2__ams_pll_swind_clkchnl(reg_value)                                                    extract_field((reg_value),10,10)
#define exc_AMS_PLL_COM_B_PLL_CTRL_2__ams_pll_cap_clkchnl(reg_value)                                                      extract_field((reg_value),9,6)
#define exc_AMS_PLL_COM_B_PLL_CTRL_2__ams_pll_en_offset_refclk(reg_value)                                                 extract_field((reg_value),4,4)
#define exc_AMS_PLL_COM_B_PLL_CTRL_3__ams_pll_bias_en(reg_value)                                                          extract_field((reg_value),7,7)
#define exc_AMS_PLL_COM_B_PLL_CTRL_3__ams_pll_i_clkchnl(reg_value)                                                        extract_field((reg_value),2,0)
#define exc_AMS_PLL_COM_B_PLL_INTCTRL__ams_pll_en_ext_cml_cmos_sel(reg_value)                                             extract_field((reg_value),3,3)
#define exc_AMS_PLL_COM_B_PLL_INTCTRL__ams_pll_pwrdn(reg_value)                                                           extract_field((reg_value),2,2)
#define exc_AMS_PLL_COM_B_PLL_INTCTRL__ams_pll_div4_2_sel(reg_value)                                                      extract_field((reg_value),1,1)
#define exc_AMS_PLL_COM_B_PLL_INTCTRL__ams_pll_rterm_sel(reg_value)                                                       extract_field((reg_value),0,0)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_ictrl_div2(reg_value)                                                      extract_field((reg_value),11,10)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_bg(reg_value)                                                        extract_field((reg_value),9,9)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_refbuf(reg_value)                                                    extract_field((reg_value),8,8)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_b_sdm(reg_value)                                                     extract_field((reg_value),7,7)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_cp(reg_value)                                                        extract_field((reg_value),6,6)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_buf(reg_value)                                                       extract_field((reg_value),5,5)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_hbvco(reg_value)                                                     extract_field((reg_value),4,4)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_lbvco(reg_value)                                                     extract_field((reg_value),3,3)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_mmd(reg_value)                                                       extract_field((reg_value),2,2)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_rtl(reg_value)                                                       extract_field((reg_value),1,1)
#define exc_AMS_PLL_COM_PLL_CONTROL_0__ams_pll_pwrdn_vddr(reg_value)                                                      extract_field((reg_value),0,0)
#define exc_AMS_PLL_COM_PLL_CONTROL_1__ams_pll_refclk_freq2x_en(reg_value)                                                extract_field((reg_value),7,7)
#define exc_AMS_PLL_COM_PLL_CONTROL_1__ams_pll_refdiv4(reg_value)                                                         extract_field((reg_value),6,6)
#define exc_AMS_PLL_COM_PLL_CONTROL_1__ams_pll_refdiv2(reg_value)                                                         extract_field((reg_value),5,5)
#define exc_AMS_PLL_COM_PLL_CONTROL_1__ams_pll_term(reg_value)                                                            extract_field((reg_value),4,2)
#define exc_AMS_PLL_COM_PLL_CONTROL_2__ams_pll_vddr_for_txrx(reg_value)                                                   extract_field((reg_value),12,12)
#define exc_AMS_PLL_COM_PLL_CONTROL_2__ams_pll_test_ibg(reg_value)                                                        extract_field((reg_value),11,11)
#define exc_AMS_PLL_COM_PLL_CONTROL_2__ams_pll_test_bg(reg_value)                                                         extract_field((reg_value),10,10)
#define exc_AMS_PLL_COM_PLL_CONTROL_2__ams_pll_test_vbg_sel(reg_value)                                                    extract_field((reg_value),9,8)
#define exc_AMS_PLL_COM_PLL_CONTROL_2__ams_pll_rtl_div_en(reg_value)                                                      extract_field((reg_value),6,5)
#define exc_AMS_PLL_COM_PLL_CONTROL_3__ams_pll_rz_extra(reg_value)                                                        extract_field((reg_value),15,14)
#define exc_AMS_PLL_COM_PLL_CONTROL_3__ams_pll_cm_clkchnl_2(reg_value)                                                    extract_field((reg_value),10,8)
#define exc_AMS_PLL_COM_PLL_CONTROL_3__ams_pll_pwrdn_buf_2(reg_value)                                                     extract_field((reg_value),2,2)
#define exc_AMS_PLL_COM_PLL_CONTROL_4__ams_pll_vddr_for_pll(reg_value)                                                    extract_field((reg_value),15,15)
#define exc_AMS_PLL_COM_PLL_CONTROL_4__ams_pll_vddr_for_vcasn(reg_value)                                                  extract_field((reg_value),14,14)
#define exc_AMS_PLL_COM_PLL_CONTROL_4__ams_pll_i_en_extra(reg_value)                                                      extract_field((reg_value),13,11)
#define exc_AMS_PLL_COM_PLL_CONTROL_4__ams_pll_i_en_ext_cml_refclk_in(reg_value)                                          extract_field((reg_value),10,10)
#define exc_AMS_PLL_COM_PLL_CONTROL_4__ams_pll_i_en_ext_cml_refclk_out(reg_value)                                         extract_field((reg_value),9,9)
#define exc_AMS_PLL_COM_PLL_CONTROL_4__ams_pll_i_en_ext_cmos_refclk_in(reg_value)                                         extract_field((reg_value),8,8)
#define exc_AMS_PLL_COM_PLL_CONTROL_4__ams_pll_sel_clk4ref(reg_value)                                                     extract_field((reg_value),1,0)
#define exc_AMS_PLL_COM_PLL_CONTROL_5__ams_pll_test_vref(reg_value)                                                       extract_field((reg_value),14,14)
#define exc_AMS_PLL_COM_PLL_CONTROL_6__ams_pll_rstb_rtl_div(reg_value)                                                    extract_field((reg_value),10,10)
#define exc_AMS_PLL_COM_PLL_CONTROL_8__ams_pll_ctatadj(reg_value)                                                         extract_field((reg_value),9,5)
#define exc_AMS_PLL_COM_PLL_CONTROL_8__ams_pll_ptatadj(reg_value)                                                         extract_field((reg_value),4,0)
#define exc_AMS_PLL_COM_PLL_CONTROL_9__ams_pll_pll_frac_mode(reg_value)                                                   extract_field((reg_value),13,12)
#define exc_AMS_PLL_COM_PLL_CONTROL_9__ams_pll_resetb_mmd(reg_value)                                                      extract_field((reg_value),11,11)
#define exc_AMS_PLL_COM_PLL_CONTROL_9__ams_pll_test_ch(reg_value)                                                         extract_field((reg_value),10,10)
#define exc_AMS_PLL_COM_PLL_CONTROL_9__ams_pll_test_pll(reg_value)                                                        extract_field((reg_value),9,9)
#define exc_AMS_PLL_COM_PLL_CONTROL_9__ams_pll_test_rx(reg_value)                                                         extract_field((reg_value),8,8)
#define exc_AMS_PLL_COM_PLL_CONTROL_9__ams_pll_test_vbypass(reg_value)                                                    extract_field((reg_value),7,7)
#define exc_AMS_PLL_COM_PLL_CONTROL_9__ams_pll_pwrdn_constant_gm(reg_value)                                               extract_field((reg_value),6,6)
#define exc_AMS_PLL_COM_PLL_CONTROL_9__ams_pll_pwrdn_bias4reflad(reg_value)                                               extract_field((reg_value),5,5)
#define exc_AMS_PLL_COM_PLL_CONTROL_10__ams_pll_clk4pcs_div(reg_value)                                                    extract_field((reg_value),12,10)
#define exc_AMS_PLL_COM_PLL_CONTROL_10__ams_pll_fracn_ndiv_int(reg_value)                                                 extract_field((reg_value),9,0)
#define exc_AMS_PLL_COM_PLL_CONTROL_11__ams_pll_fracn_ndiv_frac_l(reg_value)                                              extract_field((reg_value),15,0)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_en_clk4pcs(reg_value)                                                     extract_field((reg_value),13,13)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_en_clk4sync(reg_value)                                                    extract_field((reg_value),12,12)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_clk4sync_div8_6b(reg_value)                                               extract_field((reg_value),11,11)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_en_clkd66(reg_value)                                                      extract_field((reg_value),10,10)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_en_clk4ref(reg_value)                                                     extract_field((reg_value),9,9)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_en_clk_fb2dig(reg_value)                                                  extract_field((reg_value),8,8)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_spare_200_200(reg_value)                                                  extract_field((reg_value),7,7)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_en_testclk(reg_value)                                                     extract_field((reg_value),6,5)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_i_vcodiv_refout(reg_value)                                                extract_field((reg_value),4,4)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_i_ndiv_valid(reg_value)                                                   extract_field((reg_value),3,3)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_fracn_dither_en(reg_value)                                                extract_field((reg_value),2,2)
#define exc_AMS_PLL_COM_PLL_CONTROL_12__ams_pll_fracn_ndiv_frac_h(reg_value)                                              extract_field((reg_value),1,0)
#define exc_AMS_PLL_COM_PLL_CONTROL_13__ams_pll_i_en_ovrrad(reg_value)                                                    extract_field((reg_value),12,12)
#define exc_AMS_PLL_COM_PLL_CONTROL_13__ams_pll_icp_sel(reg_value)                                                        extract_field((reg_value),5,2)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_eq1_deq_2(reg_value)                                                                extract_field((reg_value),15,15)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_eq2_deq2(reg_value)                                                                 extract_field((reg_value),14,14)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_tport_en(reg_value)                                                                 extract_field((reg_value),6,6)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_rxclk66_en(reg_value)                                                               extract_field((reg_value),5,5)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_testclk_mux(reg_value)                                                              extract_field((reg_value),3,3)
#define ex_AMS_RX_RXCONTROL_0__ams_rx_offset_correction_ibias(reg_value)                                                  extract_field((reg_value),2,0)
#define ex_AMS_RX_RXCONTROL_1__ams_rx_ibias(reg_value)                                                                    extract_field((reg_value),15,13)
#define ex_AMS_RX_RXCONTROL_1__ams_rx_ana_lpbk_en(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_clkmux_ibias(reg_value)                                                             extract_field((reg_value),15,13)
#define ex_AMS_RX_RXCONTROL_2__ams_rx_phase_interpolators_ibias(reg_value)                                                extract_field((reg_value),5,3)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_dac4ck_dat_i_4(reg_value)                                                           extract_field((reg_value),14,14)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_dac4ck_phs_i_4(reg_value)                                                           extract_field((reg_value),13,13)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_dac4ck_lms_i_4(reg_value)                                                           extract_field((reg_value),12,12)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_sigdet_offset_correction_neg(reg_value)                                             extract_field((reg_value),9,5)
#define ex_AMS_RX_RXCONTROL_3__ams_rx_sigdet_offset_correction_pos(reg_value)                                             extract_field((reg_value),4,0)
#define ex_AMS_RX_RXCONTROL_4__ams_rx_vga2_deq(reg_value)                                                                 extract_field((reg_value),15,14)
#define ex_AMS_RX_RXCONTROL_5__ams_rx_eq1_deq(reg_value)                                                                  extract_field((reg_value),1,0)
#define ex_AMS_RX_RXCONTROL_6__ams_rx_rxclk32_en(reg_value)                                                               extract_field((reg_value),8,8)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_eq1_deq3(reg_value)                                                                 extract_field((reg_value),12,12)
#define ex_AMS_RX_RXCONTROL_7__ams_rx_eq2_ctrl4(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_AMS_RX_RXCONTROL_8__ams_rx_dac4ck_phs_i(reg_value)                                                             extract_field((reg_value),11,8)
#define ex_AMS_RX_RXCONTROL_8__ams_rx_eq2_deq(reg_value)                                                                  extract_field((reg_value),7,6)
#define ex_AMS_RX_RXCONTROL_8__ams_rx_dc_offset_range_sel(reg_value)                                                      extract_field((reg_value),5,4)
#define ex_AMS_RX_RXCONTROL_8__ams_rx_dac4ck_lms_i(reg_value)                                                             extract_field((reg_value),3,0)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_pflo_ctrl_msb(reg_value)                                                            extract_field((reg_value),14,14)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_ibias_pibuf(reg_value)                                                              extract_field((reg_value),6,4)
#define ex_AMS_RX_RXCONTROL_9__ams_rx_dac4ck_dat_i(reg_value)                                                             extract_field((reg_value),3,0)
#define ex_AMS_RX_RXCONTROL_10__ams_rx_vga_dis_ind(reg_value)                                                             extract_field((reg_value),15,14)
#define ex_AMS_RX_RXCONTROL_10__ams_rx_vga1_deq(reg_value)                                                                extract_field((reg_value),13,12)
#define ex_AMS_RX_RXCONTROL_10__ams_rx_eq2_deq3(reg_value)                                                                extract_field((reg_value),10,10)
#define ex_AMS_RX_RXCONTROL_10__ams_rx_eq2_hibw(reg_value)                                                                extract_field((reg_value),8,8)
#define ex_AMS_RX_RXCONTROL_10__ams_rx_eq2_ctrl(reg_value)                                                                extract_field((reg_value),3,0)
#define ex_AMS_RX_RXCONTROL_11__ams_rx_sigdet_threshold(reg_value)                                                        extract_field((reg_value),8,5)
#define ex_AMS_RX_RXCONTROL_11__ams_rx_sigdetect_bypass(reg_value)                                                        extract_field((reg_value),4,4)
#define ex_AMS_RX_RXCONTROL_11__ams_rx_sigdet_pwrdn(reg_value)                                                            extract_field((reg_value),3,3)
#define ex_AMS_RX_RXCONTROL_11__ams_rx_vga2_cm(reg_value)                                                                 extract_field((reg_value),2,2)
#define ex_AMS_RX_RXCONTROL_13__ams_rx_clkmux_tx_ibias(reg_value)                                                         extract_field((reg_value),15,13)
#define ex_AMS_RX_RXCONTROL_14__ams_rx_dc_adjust_a(reg_value)                                                             extract_field((reg_value),11,6)
#define ex_AMS_RX_RXCONTROL_14__ams_rx_dc_adjust_b(reg_value)                                                             extract_field((reg_value),5,0)
#define ex_AMS_RX_B_RX_INT_STATUS_1__ams_rx_status_pon_vga2(reg_value)                                                    extract_field((reg_value),15,12)
#define ex_AMS_RX_B_RX_INT_STATUS_1__ams_rx_status_pon_vga1(reg_value)                                                    extract_field((reg_value),11,8)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_vddr_bgb(reg_value)                                                                 extract_field((reg_value),8,8)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_skew_enable(reg_value)                                                              extract_field((reg_value),4,4)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_skew_polarity(reg_value)                                                            extract_field((reg_value),3,3)
#define ex_AMS_TX_TXCONTROL_0__ams_tx_skew_pn(reg_value)                                                                  extract_field((reg_value),2,0)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_ckbuf_calq_l(reg_value)                                                             extract_field((reg_value),15,14)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_txclk32_en(reg_value)                                                               extract_field((reg_value),13,13)
#define ex_AMS_TX_TXCONTROL_1__ams_tx_txclk66_en(reg_value)                                                               extract_field((reg_value),12,12)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_elec_idle_aux(reg_value)                                                            extract_field((reg_value),15,15)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_cal_clkchnl_qn(reg_value)                                                           extract_field((reg_value),14,11)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_spare_42_40(reg_value)                                                              extract_field((reg_value),10,8)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_lpbk_mode(reg_value)                                                                extract_field((reg_value),7,6)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_test_data(reg_value)                                                                extract_field((reg_value),5,4)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_ckbuf_cali(reg_value)                                                               extract_field((reg_value),3,1)
#define ex_AMS_TX_TXCONTROL_2__ams_tx_ckbuf_calq_h(reg_value)                                                             extract_field((reg_value),0,0)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_cal_clkchnl_ip(reg_value)                                                           extract_field((reg_value),15,12)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_cal_clkchnl_in(reg_value)                                                           extract_field((reg_value),11,8)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_sel_txmaster(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_sel_txmaster_pulldown(reg_value)                                                    extract_field((reg_value),6,6)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_pdet_mode(reg_value)                                                                extract_field((reg_value),5,5)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_cal_clkchnl_qp(reg_value)                                                           extract_field((reg_value),4,1)
#define ex_AMS_TX_TXCONTROL_3__ams_tx_spare_48_48(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_AMS_TX_TXCONTROL_4__ams_tx_en_bit(reg_value)                                                                   extract_field((reg_value),14,8)
#define ex_AMS_TX_TXCONTROL_4__ams_tx_ana_lpbk_en(reg_value)                                                              extract_field((reg_value),3,3)
#define ex_AMS_TX_TXCONTROL_4__ams_tx_pd_4t(reg_value)                                                                    extract_field((reg_value),2,2)
#define ex_AMS_TX_TXCONTROL_4__ams_tx_pd_d2c(reg_value)                                                                   extract_field((reg_value),1,1)
#define ex_AMS_TX_TXCONTROL_4__ams_tx_hz_dac(reg_value)                                                                   extract_field((reg_value),0,0)
#define ex_AMS_TX_TXCONTROL_5__ams_tx_pi_bw_low(reg_value)                                                                extract_field((reg_value),15,15)
#define exc_CORE_PLL_COM_PMD_CORE_MODE_STATUS__pmd_core_mode(reg_value)                                                   extract_field((reg_value),15,0)
#define exc_CORE_PLL_COM_PMD_CORE_MODE_CONTROL__pmd_core_mode_frc_val(reg_value)                                          extract_field((reg_value),15,0)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__pmd_core_mode_frc(reg_value)                                               extract_field((reg_value),15,15)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__pmd_vcoclk4pcs_vld_frc_val(reg_value)                                      extract_field((reg_value),10,10)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__pmd_vcoclk4pcs_vld_frc(reg_value)                                          extract_field((reg_value),9,9)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__vcoclk4pcs_s_comclk_frc_on(reg_value)                                      extract_field((reg_value),8,8)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__vcoclk4pcs_s_comclk_sel(reg_value)                                         extract_field((reg_value),7,7)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__refclk_s_comclk_frc_on(reg_value)                                          extract_field((reg_value),4,4)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__refclk_s_comclk_sel(reg_value)                                             extract_field((reg_value),3,3)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__refclk_loc_mon_en(reg_value)                                               extract_field((reg_value),2,2)
#define exc_CORE_PLL_COM_RESET_CONTROL_PLL_DP__pmd_core_dp_h_rstb_pkill(reg_value)                                        extract_field((reg_value),1,1)
#define exc_CORE_PLL_COM_TOP_USER_CONTROL__core_hw_fw_handshake_disable(reg_value)                                        extract_field((reg_value),15,15)
#define exc_CORE_PLL_COM_TOP_USER_CONTROL__afe_s_pll_pwrdn(reg_value)                                                     extract_field((reg_value),14,14)
#define exc_CORE_PLL_COM_TOP_USER_CONTROL__core_dp_s_rstb(reg_value)                                                      extract_field((reg_value),13,13)
#define exc_CORE_PLL_COM_UC_ACK_CORE_CONTROL__uc_ack_core_dp_reset(reg_value)                                             extract_field((reg_value),1,1)
#define exc_CORE_PLL_COM_UC_ACK_CORE_CONTROL__uc_ack_core_cfg_done(reg_value)                                             extract_field((reg_value),0,0)
#define exc_CORE_PLL_COM_PLL_DP_RESET_STATE_STATUS__core_dp_reset_state(reg_value)                                        extract_field((reg_value),2,0)
#define exc_CORE_PLL_COM_CORE_PLL_COM_STATUS_2__refclk_loc(reg_value)                                                     extract_field((reg_value),1,1)
#define exc_CORE_PLL_COM_CORE_PLL_COM_STATUS_2__pll_pwrdn_or(reg_value)                                                   extract_field((reg_value),0,0)
#define exc_CORE_PLL_COM_PLL_UC_CORE_CONFIG__pll_uc_core_config_core_cfg_from_pcs(reg_value)                              extract_field((reg_value),8,8)
#define exc_CORE_PLL_COM_PLL_UC_CORE_CONFIG__pll_uc_core_config_vco_rate(reg_value)                                       extract_field((reg_value),7,0)
#define exc_CORE_PLL_COM_PLL_CFG_FWAPI_DATA1__pll_cfg_fwapi_data1(reg_value)                                              extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_0__dac_test_readback_data_0(reg_value)                                             extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_1__dac_test_readback_data_1(reg_value)                                             extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_2__dac_test_readback_data_2(reg_value)                                             extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_3__dac_test_readback_data_3(reg_value)                                             extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_4__dac_test_readback_data_4(reg_value)                                             extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_5__dac_test_readback_data_5(reg_value)                                             extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_6__dac_test_readback_data_6(reg_value)                                             extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_7__dac_test_readback_data_7(reg_value)                                             extract_field((reg_value),15,0)
#define exc_DAC_TEST_COM_READBACK_DATA_8__dac_test_readback_data_8(reg_value)                                             extract_field((reg_value),11,0)
#define exc_DAC_TEST_COM_READBACK_ADDRESS__dac_test_readback_address(reg_value)                                           extract_field((reg_value),5,0)
#define exc_DAC_TEST_COM_DAC_TEST_CONTROL__dac_test_mem_write_pulse(reg_value)                                            extract_field((reg_value),11,11)
#define exc_DAC_TEST_COM_DAC_TEST_CONTROL__dac_test_readback_en(reg_value)                                                extract_field((reg_value),10,10)
#define exc_DAC_TEST_COM_DAC_TEST_CONTROL__dac_test_read_en(reg_value)                                                    extract_field((reg_value),9,9)
#define exc_DAC_TEST_COM_DAC_TEST_CONTROL__dac_test_test_en(reg_value)                                                    extract_field((reg_value),8,8)
#define exc_DAC_TEST_COM_DAC_TEST_CONTROL__dac_test_lane_sel_en(reg_value)                                                extract_field((reg_value),7,0)
#define exc_DIG_COM_REVID0__revid_rev_letter(reg_value)                                                                   extract_field((reg_value),15,14)
#define exc_DIG_COM_REVID0__revid_rev_number(reg_value)                                                                   extract_field((reg_value),13,11)
#define exc_DIG_COM_REVID0__revid_bonding(reg_value)                                                                      extract_field((reg_value),10,9)
#define exc_DIG_COM_REVID0__revid_process(reg_value)                                                                      extract_field((reg_value),8,6)
#define exc_DIG_COM_REVID0__revid_model(reg_value)                                                                        extract_field((reg_value),5,0)
#define exc_DIG_COM_REVID1__revid_multiplicity(reg_value)                                                                 extract_field((reg_value),15,12)
#define exc_DIG_COM_REVID1__revid_mdio(reg_value)                                                                         extract_field((reg_value),5,5)
#define exc_DIG_COM_REVID1__revid_micro(reg_value)                                                                        extract_field((reg_value),4,4)
#define exc_DIG_COM_REVID1__revid_cl72(reg_value)                                                                         extract_field((reg_value),3,3)
#define exc_DIG_COM_REVID1__revid_pir(reg_value)                                                                          extract_field((reg_value),2,2)
#define exc_DIG_COM_REVID1__revid_llp(reg_value)                                                                          extract_field((reg_value),1,1)
#define exc_DIG_COM_REVID1__revid_eee(reg_value)                                                                          extract_field((reg_value),0,0)
#define exc_DIG_COM_REVID2__ring_done(reg_value)                                                                          extract_field((reg_value),15,15)
#define exc_DIG_COM_REVID2__ring_count_overflow(reg_value)                                                                extract_field((reg_value),14,14)
#define exc_DIG_COM_REVID2__revid2(reg_value)                                                                             extract_field((reg_value),3,0)
#define exc_DIG_COM_RESET_CONTROL_PMD__ring_threshold_msb(reg_value)                                                      extract_field((reg_value),15,9)
#define exc_DIG_COM_RESET_CONTROL_PMD__ring_sel(reg_value)                                                                extract_field((reg_value),8,6)
#define exc_DIG_COM_RESET_CONTROL_PMD__ring_resetb_frc(reg_value)                                                         extract_field((reg_value),5,5)
#define exc_DIG_COM_RESET_CONTROL_PMD__ring_resetb_frc_val(reg_value)                                                     extract_field((reg_value),4,4)
#define exc_DIG_COM_RESET_CONTROL_PMD__ring_en(reg_value)                                                                 extract_field((reg_value),3,3)
#define exc_DIG_COM_RESET_CONTROL_PMD__uc_active(reg_value)                                                               extract_field((reg_value),1,1)
#define exc_DIG_COM_RESET_CONTROL_PMD__core_s_rstb(reg_value)                                                             extract_field((reg_value),0,0)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__disable_ack_timeout(reg_value)                                                 extract_field((reg_value),15,15)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmi_lp_en_delay(reg_value)                                                     extract_field((reg_value),14,14)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__dft_burnin_mode_frc(reg_value)                                                 extract_field((reg_value),13,13)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__dft_burnin_mode_frc_val(reg_value)                                             extract_field((reg_value),12,12)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__pmd_mdio_trans_pkill(reg_value)                                                extract_field((reg_value),5,5)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__sup_rst_seq_frc(reg_value)                                                     extract_field((reg_value),4,4)
#define exc_DIG_COM_RESET_CONTROL_CORE_DP__sup_rst_seq_frc_val(reg_value)                                                 extract_field((reg_value),3,3)
#define exc_DIG_COM_MASKDATA_REG__maskdata(reg_value)                                                                     extract_field((reg_value),15,0)
#define exc_DIG_COM_TOP_USER_CONTROL_0__mdio_fast_mode_frc(reg_value)                                                     extract_field((reg_value),15,15)
#define exc_DIG_COM_TOP_USER_CONTROL_0__mdio_fast_mode_frc_val(reg_value)                                                 extract_field((reg_value),14,14)
#define exc_DIG_COM_TOP_USER_CONTROL_0__maskdata_bus_assign(reg_value)                                                    extract_field((reg_value),13,13)
#define exc_DIG_COM_TOP_USER_CONTROL_0__heartbeat_count_1us(reg_value)                                                    extract_field((reg_value),11,0)
#define exc_DIG_COM_RING_OSC_STATUS_0__ring_count(reg_value)                                                              extract_field((reg_value),15,0)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__lane_reset_released(reg_value)                                            extract_field((reg_value),14,14)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__lane_reset_released_index(reg_value)                                      extract_field((reg_value),12,8)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__tx_lane_reset_released(reg_value)                                         extract_field((reg_value),15,15)
#define exc_DIG_COM_CORE_DP_RESET_STATE_STATUS__tx_lane_reset_released_index(reg_value)                                   extract_field((reg_value),7,3)
#define exc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL__ring_threshold_lsb(reg_value)                                        extract_field((reg_value),15,1)
#define exc_DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL__core_reg_reset_occurred(reg_value)                                   extract_field((reg_value),0,0)
#define exc_DIG_COM_B_LANE_ADDR_0__tx_lane_addr_0(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_0__rx_lane_addr_0(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_1__tx_lane_addr_1(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_1__rx_lane_addr_1(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_2__tx_lane_addr_2(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_2__rx_lane_addr_2(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_3__tx_lane_addr_3(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_3__rx_lane_addr_3(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_4__tx_lane_addr_4(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_4__rx_lane_addr_4(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_5__tx_lane_addr_5(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_5__rx_lane_addr_5(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_6__tx_lane_addr_6(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_6__rx_lane_addr_6(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_LANE_ADDR_7__tx_lane_addr_7(reg_value)                                                              extract_field((reg_value),12,8)
#define exc_DIG_COM_B_LANE_ADDR_7__rx_lane_addr_7(reg_value)                                                              extract_field((reg_value),4,0)
#define exc_DIG_COM_B_DIG_COM_B_CONTROL_CLK4SYNC_DIV2_0__clk4sync_div2_s_comclk_sel(reg_value)                            extract_field((reg_value),6,6)
#define exc_DIG_COM_B_DIG_COM_B_CONTROL_CLK4SYNC_DIV2_0__clk4sync_div2_en(reg_value)                                      extract_field((reg_value),0,0)
#define exc_DIG_COM_B_DIG_COM_B_STATUS_AFE_IPVERSION_ID__afe_ipversion_id(reg_value)                                      extract_field((reg_value),5,0)
#define exc_DIG_COM_B_DIG_COM_B_CONTROL_MICRO_CLK_0__micro_clk_s_comclk_frc_on(reg_value)                                 extract_field((reg_value),7,7)
#define exc_DIG_COM_B_DIG_COM_B_CONTROL_MICRO_CLK_0__micro_clk_s_comclk_sel(reg_value)                                    extract_field((reg_value),6,6)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_1__rxa_slicer_offset_adj_cal_d5(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_1__rxa_slicer_offset_adj_cal_d4(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_2__rxa_slicer_offset_adj_cal_d3(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_2__rxa_slicer_offset_adj_cal_d2(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_3__rxa_slicer_offset_adj_cal_d1(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_3__rxa_slicer_offset_adj_cal_d0(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_4__rxa_slicer_offset_adj_cal_p2(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_4__rxa_slicer_offset_adj_cal_p1(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_5__rxa_slicer_offset_adj_cal_p0(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXA_SLICER_OFFSET_ADJ_5__rxa_slicer_offset_adj_cal_lms(reg_value)                                     extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_1__rxb_slicer_offset_adj_cal_d5(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_1__rxb_slicer_offset_adj_cal_d4(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_2__rxb_slicer_offset_adj_cal_d3(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_2__rxb_slicer_offset_adj_cal_d2(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_3__rxb_slicer_offset_adj_cal_d1(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_3__rxb_slicer_offset_adj_cal_d0(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_4__rxb_slicer_offset_adj_cal_p2(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_4__rxb_slicer_offset_adj_cal_p1(reg_value)                                      extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_5__rxb_slicer_offset_adj_cal_p0(reg_value)                                      extract_field_signed((reg_value),13,8)
#define ex_DSC_AFE1_RXB_SLICER_OFFSET_ADJ_5__rxb_slicer_offset_adj_cal_lms(reg_value)                                     extract_field_signed((reg_value),5,0)
#define ex_DSC_AFE2_RX_DFE_TAP5_ABCD__rxa_dfe_tap5(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP5_ABCD__rxb_dfe_tap5(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP6_ABCD__rxa_dfe_tap6(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP6_ABCD__rxb_dfe_tap6(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP7_ABCD__rxa_dfe_tap7(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP7_ABCD__rxb_dfe_tap7(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP8_ABCD__rxa_dfe_tap8(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP8_ABCD__rxb_dfe_tap8(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE2_RX_DFE_TAP9_ABCD__rxa_dfe_tap9(reg_value)                                                             extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE2_RX_DFE_TAP9_ABCD__rxb_dfe_tap9(reg_value)                                                             extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP10_ABCD__rxa_dfe_tap10(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP10_ABCD__rxb_dfe_tap10(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP11_ABCD__rxa_dfe_tap11(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP11_ABCD__rxb_dfe_tap11(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP12_ABCD__rxa_dfe_tap12(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP12_ABCD__rxb_dfe_tap12(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP13_ABCD__rxa_dfe_tap13(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP13_ABCD__rxb_dfe_tap13(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP14_ABCD__rxa_dfe_tap14(reg_value)                                                           extract_field_signed((reg_value),15,12)
#define ex_DSC_AFE3_RX_DFE_TAP14_ABCD__rxb_dfe_tap14(reg_value)                                                           extract_field_signed((reg_value),11,8)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxa_dfe_tap7_mux(reg_value)                                                   extract_field((reg_value),15,14)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxa_dfe_tap8_mux(reg_value)                                                   extract_field((reg_value),13,12)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxb_dfe_tap7_mux(reg_value)                                                   extract_field((reg_value),11,10)
#define ex_DSC_AFE3_RX_DFE_TAP7_8_MUX_ABCD__rxb_dfe_tap8_mux(reg_value)                                                   extract_field((reg_value),9,8)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxa_dfe_tap9_mux(reg_value)                                                  extract_field((reg_value),15,14)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxa_dfe_tap10_mux(reg_value)                                                 extract_field((reg_value),13,12)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxb_dfe_tap9_mux(reg_value)                                                  extract_field((reg_value),11,10)
#define ex_DSC_AFE3_RX_DFE_TAP9_10_MUX_ABCD__rxb_dfe_tap10_mux(reg_value)                                                 extract_field((reg_value),9,8)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxa_dfe_tap11_mux(reg_value)                                                extract_field((reg_value),15,14)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxa_dfe_tap12_mux(reg_value)                                                extract_field((reg_value),13,12)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxb_dfe_tap11_mux(reg_value)                                                extract_field((reg_value),11,10)
#define ex_DSC_AFE3_RX_DFE_TAP11_12_MUX_ABCD__rxb_dfe_tap12_mux(reg_value)                                                extract_field((reg_value),9,8)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxa_dfe_tap13_mux(reg_value)                                                extract_field((reg_value),15,14)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxa_dfe_tap14_mux(reg_value)                                                extract_field((reg_value),13,12)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxb_dfe_tap13_mux(reg_value)                                                extract_field((reg_value),11,10)
#define ex_DSC_AFE3_RX_DFE_TAP13_14_MUX_ABCD__rxb_dfe_tap14_mux(reg_value)                                                extract_field((reg_value),9,8)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_supp_info(reg_value)                                                                 extract_field_signed((reg_value),15,8)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_ready_for_cmd(reg_value)                                                             extract_field((reg_value),7,7)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_error_found(reg_value)                                                               extract_field((reg_value),6,6)
#define ex_DSC_A_DSC_UC_CTRL__uc_dsc_gp_uc_req(reg_value)                                                                 extract_field((reg_value),5,0)
#define ex_DSC_A_DSC_SCRATCH__uc_dsc_data(reg_value)                                                                      extract_field((reg_value),15,0)
#define ex_DSC_A_BLW_STATUS_1_TYPE__blw_gain(reg_value)                                                                   extract_field_signed((reg_value),14,0)
#define ex_DSC_B_DC_OFFSET_STATUS__dc_offset_bin(reg_value)                                                               extract_field_signed((reg_value),7,0)
#define ex_DSC_B_VGA_D_THRESH_STATUS__rx_vga_status(reg_value)                                                            extract_field((reg_value),14,8)
#define ex_DSC_B_VGA_D_THRESH_STATUS__rx_data23_status(reg_value)                                                         extract_field_signed((reg_value),7,0)
#define ex_DSC_B_VGA_DATA_THRESH_STATUS__rx_data14_status(reg_value)                                                      extract_field_signed((reg_value),15,8)
#define ex_DSC_B_VGA_DATA_THRESH_STATUS__rx_data05_status(reg_value)                                                      extract_field_signed((reg_value),7,0)
#define ex_DSC_B_VGA_PHASE_THRESH_STATUS__rx_phase1_status(reg_value)                                                     extract_field_signed((reg_value),15,8)
#define ex_DSC_B_VGA_PHASE_THRESH_STATUS__rx_phase02_status(reg_value)                                                    extract_field_signed((reg_value),7,0)
#define ex_DSC_C_CDR_CONTROL_2__tx_pi_loop_timing_src_sel(reg_value)                                                      extract_field((reg_value),6,6)
#define ex_DSC_C_CDR_CONTROL_0__rx_pam4er_prec_disabled(reg_value)                                                        extract_field((reg_value),12,12)
#define ex_DSC_C_CDR_CONTROL_0__rx_pam4_er_mode(reg_value)                                                                extract_field((reg_value),15,15)
#define ex_DSC_C_CDR_CONTROL_0__rx_nrz_vsr_mode(reg_value)                                                                extract_field((reg_value),14,14)
#define ex_DSC_C_CDR_CONTROL_0__cdr_integ_reg_clr(reg_value)                                                              extract_field((reg_value),5,5)
#define ex_DSC_C_CDR_CONTROL_0__br_pd_en(reg_value)                                                                       extract_field((reg_value),2,2)
#define ex_DSC_C_CDR_CONTROL_0__os_pattern_enhanced(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_DSC_C_CDR_CONTROL_0__os_all_edges(reg_value)                                                                   extract_field((reg_value),0,0)
#define ex_DSC_C_SLICERS_WRITE_CTRL__rx_afe_override_write(reg_value)                                                     extract_field((reg_value),15,15)
#define ex_DSC_C_SLICERS_WRITE_CTRL__rx_afe_override_val(reg_value)                                                       extract_field_signed((reg_value),14,7)
#define ex_DSC_C_SLICERS_WRITE_CTRL__rx_ams_by_pass_auto_update(reg_value)                                                extract_field((reg_value),4,4)
#define ex_DSC_C_SLICERS_WRITE_CTRL__rx_afe_override_sel(reg_value)                                                       extract_field((reg_value),3,0)
#define ex_DSC_C_RX_PI_CONTROL_1__cdr_alt_pat_en(reg_value)                                                               extract_field((reg_value),13,12)
#define ex_DSC_C_RX_PI_CONTROL_1__rx_pi_code_step(reg_value)                                                              extract_field((reg_value),5,4)
#define ex_DSC_C_RX_PI_CONTROL_1__rx_pi_phase_init_en(reg_value)                                                          extract_field((reg_value),1,1)
#define ex_DSC_D_DSC_SM_CTRL_1__rx_dsc_lock_frc(reg_value)                                                                extract_field((reg_value),0,0)
#define ex_DSC_D_DSC_SM_CTRL_1__rx_dsc_lock_frc_val(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_DSC_D_DSC_SM_CTRL_1__trnsum_frz_frc(reg_value)                                                                 extract_field((reg_value),4,4)
#define ex_DSC_D_DSC_SM_CTRL_1__trnsum_frz_frc_val(reg_value)                                                             extract_field((reg_value),5,5)
#define ex_DSC_D_DSC_SM_CTRL_1__freq_upd_en_frc(reg_value)                                                                extract_field((reg_value),8,8)
#define ex_DSC_D_DSC_SM_CTRL_1__freq_upd_en_frc_val(reg_value)                                                            extract_field((reg_value),9,9)
#define ex_DSC_D_DSC_SM_CTRL_9__rx_restart_pmd(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_DSC_D_DSC_SM_CTRL_9__rx_restart_pmd_hold(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE_ONE_HOT__dsc_state_one_hot(reg_value)                                            extract_field((reg_value),9,0)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__dsc_state(reg_value)                                                            extract_field((reg_value),15,11)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__dsc_sm_scratch(reg_value)                                                       extract_field((reg_value),10,8)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__dsc_sm_gp_uc_req(reg_value)                                                     extract_field((reg_value),6,1)
#define ex_DSC_D_DSC_SM_STATUS_DSC_STATE__dsc_sm_ready_for_cmd(reg_value)                                                 extract_field((reg_value),0,0)
#define ex_DSC_E_RX_PI_CNT_BIN_P__rx_pi_cnt_bin_p(reg_value)                                                              extract_field((reg_value),7,0)
#define ex_DSC_E_RX_PI_CNT_BIN_L__rx_pi_cnt_bin_l(reg_value)                                                              extract_field((reg_value),7,0)
#define ex_DSC_E_RX_PI_CNT_BIN_D__rx_pi_cnt_bin_d(reg_value)                                                              extract_field((reg_value),7,0)
#define ex_DSC_E_RX_PI_CNT_BIN_LD__rx_pi_cnt_bin_d_ld(reg_value)                                                          extract_field((reg_value),15,8)
#define ex_DSC_E_RX_PI_CNT_BIN_LD__rx_pi_cnt_bin_l_ld(reg_value)                                                          extract_field((reg_value),7,0)
#define ex_DSC_E_RX_PI_CNT_BIN_PD__rx_pi_cnt_bin_d_pd(reg_value)                                                          extract_field((reg_value),15,8)
#define ex_DSC_E_RX_PI_CNT_BIN_PD__rx_pi_cnt_bin_p_pd(reg_value)                                                          extract_field((reg_value),7,0)
#define ex_DSC_E_CDR_STATUS_INTEG_REG__cdr_integ_reg(reg_value)                                                           extract_field_signed((reg_value),15,0)
#define ex_DSC_E_RX_PI_CNTR_PHASE_ERR__rx_pi_cnt_bin_d_perr(reg_value)                                                    extract_field((reg_value),15,8)
#define ex_DSC_E_RX_DFE_TAP2_STATUS__rxa_dfe_tap2_status(reg_value)                                                       extract_field_signed((reg_value),11,6)
#define ex_DSC_E_RX_DFE_TAP2_STATUS__rxb_dfe_tap2_status(reg_value)                                                       extract_field_signed((reg_value),5,0)
#define ex_DSC_E_RX_DFE_TAP2_3_STATUS__rxa_dfe_tap3_status(reg_value)                                                     extract_field_signed((reg_value),9,5)
#define ex_DSC_E_RX_DFE_TAP2_3_STATUS__rxb_dfe_tap3_status(reg_value)                                                     extract_field_signed((reg_value),4,0)
#define ex_DSC_F_LMS_THRESH_STS_REG__lms_thresh_bin(reg_value)                                                            extract_field_signed((reg_value),9,0)
#define ex_DSC_F_LMS_THRESH_STS2_REG__afe_lms_thresh_bin(reg_value)                                                       extract_field_signed((reg_value),7,0)
#define ex_DSC_G_RX_DFE_TAP2_H_CTRL0__rxa_dfe_tap2_h_write(reg_value)                                                     extract_field((reg_value),15,15)
#define ex_DSC_G_RX_DFE_TAP2_H_CTRL0__rxa_dfe_tap2_h_val(reg_value)                                                       extract_field_signed((reg_value),13,8)
#define ex_DSC_G_RX_DFE_TAP2_H_CTRL0__rxb_dfe_tap2_h_write(reg_value)                                                     extract_field((reg_value),7,7)
#define ex_DSC_G_RX_DFE_TAP2_H_CTRL0__rxb_dfe_tap2_h_val(reg_value)                                                       extract_field_signed((reg_value),5,0)
#define ex_DSC_G_RX_DFE_TAP2_CTRL__rxa_dfe_tap2_write(reg_value)                                                          extract_field((reg_value),15,15)
#define ex_DSC_G_RX_DFE_TAP2_CTRL__rxa_dfe_tap2_val(reg_value)                                                            extract_field_signed((reg_value),14,9)
#define ex_DSC_G_RX_DFE_TAP2_CTRL__rxb_dfe_tap2_val(reg_value)                                                            extract_field_signed((reg_value),8,3)
#define ex_DSC_G_RX_DFE_TAP2_3_CTRL__rxa_dfe_tap3_val(reg_value)                                                          extract_field_signed((reg_value),9,5)
#define ex_DSC_G_RX_DFE_TAP2_3_CTRL__rxb_dfe_tap3_val(reg_value)                                                          extract_field_signed((reg_value),4,0)
#define ex_DSC_G_RX_DFE_TAP3_CTRL__rxb_dfe_tap2_write(reg_value)                                                          extract_field((reg_value),15,15)
#define ex_DSC_G_RX_DFE_TAP3_CTRL__rxa_dfe_tap3_write(reg_value)                                                          extract_field((reg_value),13,13)
#define ex_DSC_G_RX_DFE_TAP3_CTRL__rxb_dfe_tap3_write(reg_value)                                                          extract_field((reg_value),12,12)
#define ex_DSC_H_SLICER_DFE_TAPS_CTRL__sync_master_afe_signals(reg_value)                                                 extract_field((reg_value),13,13)
#define ex_DSC_H_SLICER_DFE_TAPS_CTRL__ana_timer_t2(reg_value)                                                            extract_field((reg_value),5,0)
#define ex_DSC_H_RX_PF_CTRL_DC_OFFSET_AND_VGA__rx_pf_ctrl_val(reg_value)                                                  extract_field((reg_value),14,10)
#define ex_DSC_H_RX_PF_CTRL_DC_OFFSET_AND_VGA__rx_pf2_ctrl_val(reg_value)                                                 extract_field((reg_value),9,7)
#define ex_DSC_H_RX_PF_CTRL_DC_OFFSET_AND_VGA__rx_vga_val(reg_value)                                                      extract_field((reg_value),6,0)
#define ex_DSC_J_RX_DFE_TAP4_AB_CTRL__rxa_dfe_tap4_write(reg_value)                                                       extract_field((reg_value),11,11)
#define ex_DSC_J_RX_DFE_TAP4_AB_CTRL__rxb_dfe_tap4_write(reg_value)                                                       extract_field((reg_value),10,10)
#define ex_DSC_J_RX_DFE_TAP4_AB_CTRL__rxa_dfe_tap4_val(reg_value)                                                         extract_field_signed((reg_value),9,5)
#define ex_DSC_J_RX_DFE_TAP4_AB_CTRL__rxb_dfe_tap4_val(reg_value)                                                         extract_field_signed((reg_value),4,0)
#define ex_DSC_J_RX_DFE_TAP4_AB_STATUS__rxa_dfe_tap4_status(reg_value)                                                    extract_field_signed((reg_value),9,5)
#define ex_DSC_J_RX_DFE_TAP4_AB_STATUS__rxb_dfe_tap4_status(reg_value)                                                    extract_field_signed((reg_value),4,0)
#define ex_DBG_FDBK_DBG_FDBK_PROCESSOR_CTRL__dbg_fdbk_idx(reg_value)                                                      extract_field((reg_value),15,14)
#define ex_DBG_FDBK_DBG_FDBK_PROCESSOR_CTRL__dbg_fdbk_idx_monitor_en(reg_value)                                           extract_field((reg_value),13,13)
#define ex_DBG_FDBK_DBG_FDBK_PROCESSOR_CTRL__frc_index_diffprec(reg_value)                                                extract_field((reg_value),12,12)
#define ex_DBG_FDBK_DBG_FDBK_CNTR_CTRL__dbg_fdbk_data_sel(reg_value)                                                      extract_field((reg_value),1,1)
#define ex_DBG_FDBK_DBG_FDBK_CNTR_CTRL__dbg_fdbk_en(reg_value)                                                            extract_field((reg_value),0,0)
#define ex_DBG_FDBK_DBG_FDBK_CTRL__dbg_fdbk_data_threshold(reg_value)                                                     extract_field((reg_value),13,11)
#define ex_DBG_FDBK_DBG_FDBK_CTRL__fdbk_counting_mode(reg_value)                                                          extract_field((reg_value),8,8)
#define ex_DBG_FDBK_DBG_FDBK_CTRL__inlv_idx(reg_value)                                                                    extract_field((reg_value),7,0)
#define ex_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_0_STATUS__dbg_fdbk_counter_0(reg_value)                                         extract_field((reg_value),15,0)
#define ex_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_1_STATUS__dbg_fdbk_counter_1(reg_value)                                         extract_field((reg_value),15,0)
#define ex_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_2_STATUS__dbg_fdbk_counter_2(reg_value)                                         extract_field((reg_value),15,0)
#define ex_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_3_STATUS__dbg_fdbk_counter_3(reg_value)                                         extract_field((reg_value),15,0)
#define ex_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_4_STATUS__dbg_fdbk_counter_4(reg_value)                                         extract_field((reg_value),15,0)
#define ex_DBG_FDBK_DBG_FDBK_CNTR_COUNTER_5_STATUS__dbg_fdbk_counter_5(reg_value)                                         extract_field((reg_value),15,0)
#define ex_DBG_FDBK_DBG_FDBK_PROCESSOR_STATUS__dbg_fdbk_idx_lock(reg_value)                                               extract_field((reg_value),8,8)
#define ex_LINKTRN_IEEE_RX_LINKTRNIR_BASE_R_LP_COEFF_UPDATE_REGISTER_152__linktrn_ieee_lp_coeff_update(reg_value)         extract_field((reg_value),15,0)
#define ex_LINKTRN_IEEE_RX_LINKTRNIR_BASE_R_LP_STATUS_REPORT_REGISTER_153__linktrn_ieee_lp_status_report(reg_value)       extract_field((reg_value),15,0)
#define ex_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150__linktrn_ieee_training_enable(reg_value)             extract_field((reg_value),1,1)
#define ex_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150__linktrn_ieee_restart_training(reg_value)            extract_field((reg_value),0,0)
#define ex_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151__linktrn_ieee_training_failure(reg_value)             extract_field((reg_value),3,3)
#define ex_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151__linktrn_ieee_training_status(reg_value)              extract_field((reg_value),2,2)
#define ex_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151__linktrn_ieee_frame_lock(reg_value)                   extract_field((reg_value),1,1)
#define ex_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151__linktrn_ieee_receiver_status(reg_value)              extract_field((reg_value),0,0)
#define ex_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_LD_COEFF_UPDATE_REGISTER_154__linktrn_ieee_ld_coeff_update(reg_value)         extract_field((reg_value),15,0)
#define ex_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_LD_STATUS_REPORT_REGISTER_155__linktrn_ieee_ld_status_report(reg_value)       extract_field((reg_value),15,0)
#define ex_LINKTRN_USER_TX_LINKTRNUT_STATUS0_REGISTER__linktrn_sm_current_state(reg_value)                                extract_field((reg_value),14,12)
#define ex_LINKTRN_USER_TX_LINKTRNUT_STATUS0_REGISTER__linktrn_xmt_status_report_parity(reg_value)                        extract_field((reg_value),5,5)
#define ex_LINKTRN_USER_TX_LINKTRNUT_STATUS0_REGISTER__linktrn_xmt_coeff_update_parity(reg_value)                         extract_field((reg_value),4,4)
#define ex_LINKTRN_USER_TX_LINKTRNUT_STATUS0_REGISTER__linktrn_training_fsm_signal_detect(reg_value)                      extract_field((reg_value),1,1)
#define ex_LINKTRN_USER_TX_LINKTRNUT_STATUS0_REGISTER__linktrn_local_rx_ready(reg_value)                                  extract_field((reg_value),0,0)
#define ex_LINKTRN_USER_TX_LINKTRNUT_CONTROL3_REGISTER__linktrn_prbs13_poly_sel(reg_value)                                extract_field((reg_value),15,14)
#define ex_LINKTRN_USER_TX_LINKTRNUT_CONTROL3_REGISTER__linktrn_prbs13_seed_val(reg_value)                                extract_field((reg_value),12,0)
#define ex_LINKTRN_USER_TX_LINKTRNUT_CONTROL4_REGISTER__linktrn_cl93prbs_poly_sel(reg_value)                              extract_field((reg_value),12,11)
#define ex_LINKTRN_USER_TX_LINKTRNUT_CONTROL4_REGISTER__linktrn_prbs_seed_val(reg_value)                                  extract_field((reg_value),10,0)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR__mdio_drv_comclk(reg_value)                                          extract_field((reg_value),15,15)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR__mdio_brcst_port_addr(reg_value)                                     extract_field((reg_value),4,0)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_multi_prts_en(reg_value)                                            extract_field((reg_value),15,15)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_multi_mmds_en(reg_value)                                            extract_field((reg_value),14,14)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_pcs_en(reg_value)                                               extract_field((reg_value),6,6)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_dte_en(reg_value)                                               extract_field((reg_value),5,5)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_phy_en(reg_value)                                               extract_field((reg_value),4,4)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_an_en(reg_value)                                                extract_field((reg_value),3,3)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_pmd_en(reg_value)                                               extract_field((reg_value),2,2)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT__mdio_dev_id0_en(reg_value)                                               extract_field((reg_value),0,0)
#define exc_MDIO_MMDSEL_AER_COM_MDIO_AER__mdio_aer(reg_value)                                                             extract_field((reg_value),10,0)
#define exc_MICRO_A_COM_CLOCK_CONTROL0__micro_master_clk_en(reg_value)                                                    extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_pram_if_rstb(reg_value)                                                     extract_field((reg_value),15,15)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_sw_timestamp_timer_rstb(reg_value)                                          extract_field((reg_value),14,14)
#define exc_MICRO_A_COM_RESET_CONTROL0__micro_master_rstb(reg_value)                                                      extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_autoinc_rdaddr_en(reg_value)                                                  extract_field((reg_value),13,13)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_autoinc_wraddr_en(reg_value)                                                  extract_field((reg_value),12,12)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_init(reg_value)                                                            extract_field((reg_value),9,8)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_rddatasize(reg_value)                                                      extract_field((reg_value),5,4)
#define exc_MICRO_A_COM_AHB_CONTROL0__micro_ra_wrdatasize(reg_value)                                                      extract_field((reg_value),1,0)
#define exc_MICRO_A_COM_AHB_STATUS0__micro_ra_initdone(reg_value)                                                         extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_AHB_WRADDR_LSW__micro_ra_wraddr_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRADDR_MSW__micro_ra_wraddr_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRDATA_LSW__micro_ra_wrdata_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_WRDATA_MSW__micro_ra_wrdata_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDADDR_LSW__micro_ra_rdaddr_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDADDR_MSW__micro_ra_rdaddr_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDDATA_LSW__micro_ra_rddata_lsw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_AHB_RDDATA_MSW__micro_ra_rddata_msw(reg_value)                                                    extract_field((reg_value),15,0)
#define exc_MICRO_A_COM_PRAMIF_CONTROL0__micro_pramif_en(reg_value)                                                       extract_field((reg_value),0,0)
#define exc_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW__micro_pramif_ahb_wraddr_lsw(reg_value)                                     extract_field((reg_value),15,2)
#define exc_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW__micro_pramif_ahb_wraddr_msw(reg_value)                                     extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_PVT_STATUS0__micro_pvt_tempdata_rmi(reg_value)                                                    extract_field((reg_value),10,0)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_ra_arg_microblk_sel(reg_value)                                            extract_field((reg_value),6,4)
#define exc_MICRO_B_COM_RMI_AHB_CONTROL1__micro_pmi_hp_ack_timeout_dis(reg_value)                                         extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_AHB_STATUS1__micro_pr_default_slave_error(reg_value)                                          extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_AHB_STATUS1__micro_rmi_default_slave_error(reg_value)                                         extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW__micro_ra_autoinc_nxt_wraddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW__micro_ra_autoinc_nxt_rdaddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW__micro_pr_autoinc_nxt_wraddr_lsw(reg_value)                         extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_MICRO_MISC_STATUS0__micro_pr_autoinc_nxt_wraddr_msw(reg_value)                                extract_field((reg_value),5,4)
#define exc_MICRO_B_COM_RMI_MICRO_MISC_STATUS0__micro_ra_autoinc_nxt_rdaddr_msw(reg_value)                                extract_field((reg_value),3,2)
#define exc_MICRO_B_COM_RMI_MICRO_MISC_STATUS0__micro_ra_autoinc_nxt_wraddr_msw(reg_value)                                extract_field((reg_value),1,0)
#define exc_MICRO_B_COM_RMI_PVT_CONTROL0__micro_pvt_tempdata_frc(reg_value)                                               extract_field((reg_value),12,12)
#define exc_MICRO_B_COM_RMI_PVT_CONTROL0__micro_pvt_tempdata_frcval(reg_value)                                            extract_field((reg_value),10,0)
#define exc_MICRO_B_COM_RMI_RAM_CR_CRCCONTROL0__micro_cr_crc_prtsel(reg_value)                                            extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_RAM_CR_CRCCONTROL0__micro_cr_crc_init(reg_value)                                              extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_RAM_CR_CRCCONTROL0__micro_cr_crc_calc_en(reg_value)                                           extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_RAM_CR_CRCSTATUS0__micro_cr_crc_checksum(reg_value)                                           extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0__micro_m0p_default_slave_error_hresp_en(reg_value)                   extract_field((reg_value),11,11)
#define exc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0__micro_pmi_hp_ack_timeout_hresp_en(reg_value)                        extract_field((reg_value),10,10)
#define exc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0__micro_pmi_hp_word_access_err_hresp_en(reg_value)                    extract_field((reg_value),9,9)
#define exc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0__micro_pmi_hp_error_hresp_en(reg_value)                              extract_field((reg_value),8,8)
#define exc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0__micro_m0p_default_slave_error_intr_en(reg_value)                    extract_field((reg_value),3,3)
#define exc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0__micro_pmi_hp_ack_timeout_intr_en(reg_value)                         extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0__micro_pmi_hp_word_access_err_intr_en(reg_value)                     extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_MICRO_HARDFAULT_CONTROL0__micro_pmi_hp_error_intr_en(reg_value)                               extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_MICRO_SDK_STATUS0__micro_num_uc_cores(reg_value)                                              extract_field((reg_value),15,12)
#define exc_MICRO_B_COM_RMI_MICRO_SDK_STATUS0__micro_uc_active_3(reg_value)                                               extract_field((reg_value),3,3)
#define exc_MICRO_B_COM_RMI_MICRO_SDK_STATUS0__micro_uc_active_2(reg_value)                                               extract_field((reg_value),2,2)
#define exc_MICRO_B_COM_RMI_MICRO_SDK_STATUS0__micro_uc_active_1(reg_value)                                               extract_field((reg_value),1,1)
#define exc_MICRO_B_COM_RMI_MICRO_SDK_STATUS0__micro_uc_active_0(reg_value)                                               extract_field((reg_value),0,0)
#define exc_MICRO_B_COM_RMI_MICRO_DEBUGGER_ID_LSW__micro_debugger_id_lsw(reg_value)                                       extract_field((reg_value),15,0)
#define exc_MICRO_B_COM_RMI_MICRO_DEBUGGER_ID_MSW__micro_debugger_id_msw(reg_value)                                       extract_field((reg_value),11,0)
#define exc_MICRO_B_COM_RMI_MICRO_DEBUGGER_CONTROL0__micro_debugger_id_frc(reg_value)                                     extract_field((reg_value),15,15)
#define exc_MICRO_B_COM_RMI_MICRO_DEBUGGER_CONTROL0__micro_debugger_id_frcval(reg_value)                                  extract_field((reg_value),7,0)
#define exc_MICRO_C_COM_RAM_ECCCONTROL0__micro_dr_ecc_debug_prtsel(reg_value)                                             extract_field((reg_value),12,12)
#define exc_MICRO_C_COM_RAM_ECCCONTROL0__micro_dr_ecc_corrupt(reg_value)                                                  extract_field((reg_value),11,10)
#define exc_MICRO_C_COM_RAM_ECCCONTROL0__micro_dr_ecc_frc_disable(reg_value)                                              extract_field((reg_value),9,9)
#define exc_MICRO_C_COM_RAM_ECCCONTROL0__micro_dr_eccg_mode(reg_value)                                                    extract_field((reg_value),8,8)
#define exc_MICRO_C_COM_RAM_ECCCONTROL0__micro_cr_ecc_debug_prtsel(reg_value)                                             extract_field((reg_value),4,4)
#define exc_MICRO_C_COM_RAM_ECCCONTROL0__micro_cr_ecc_corrupt(reg_value)                                                  extract_field((reg_value),3,2)
#define exc_MICRO_C_COM_RAM_ECCCONTROL0__micro_cr_ecc_frc_disable(reg_value)                                              extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_RAM_ECCCONTROL0__micro_cr_eccg_mode(reg_value)                                                    extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RAM_ECCCONTROL1__micro_ra_ecc_wrdata(reg_value)                                                   extract_field((reg_value),6,0)
#define exc_MICRO_C_COM_RAM_ECCSTATUS0__micro_rmi_cr_ecc_address_status(reg_value)                                        extract_field((reg_value),15,2)
#define exc_MICRO_C_COM_RAM_ECCSTATUS1__micro_rmi_cr_ecc_address_status_16(reg_value)                                     extract_field((reg_value),15,15)
#define exc_MICRO_C_COM_RAM_ECCSTATUS1__micro_ra_ecc_rddata(reg_value)                                                    extract_field((reg_value),6,0)
#define exc_MICRO_C_COM_RAM_ECCSTATUS2__micro_rmi_dr_ecc_address_status(reg_value)                                        extract_field((reg_value),15,2)
#define exc_MICRO_C_COM_RAM_TESTIFCONTROL0__micro_cr_tm(reg_value)                                                        extract_field((reg_value),8,0)
#define exc_MICRO_C_COM_RAM_TESTIFCONTROL1__micro_dr_tm(reg_value)                                                        extract_field((reg_value),8,0)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_lowpower_en(reg_value)                                                     extract_field((reg_value),15,15)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_prif_prtsel(reg_value)                                                     extract_field((reg_value),11,11)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_raif_prtsel(reg_value)                                                     extract_field((reg_value),10,10)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_ignore_micro_code_writes(reg_value)                                        extract_field((reg_value),9,9)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_dr_access_en(reg_value)                                                       extract_field((reg_value),8,8)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_cr_lowpower_en(reg_value)                                                     extract_field((reg_value),7,7)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_cr_prif_prtsel(reg_value)                                                     extract_field((reg_value),3,3)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_cr_raif_prtsel(reg_value)                                                     extract_field((reg_value),2,2)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_cr_ignore_micro_code_writes(reg_value)                                        extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_RAM_CONTROL0__micro_cr_access_en(reg_value)                                                       extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RAM_CONTROL1__micro_dr_code_size(reg_value)                                                       extract_field((reg_value),15,8)
#define exc_MICRO_C_COM_RAM_CONTROL1__micro_cr_data_size(reg_value)                                                       extract_field((reg_value),7,0)
#define exc_MICRO_C_COM_RAM_CONTROL2__micro_core_stack_en(reg_value)                                                      extract_field((reg_value),15,15)
#define exc_MICRO_C_COM_RAM_CONTROL2__micro_core_stack_size(reg_value)                                                    extract_field((reg_value),14,2)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_mbox_msgout_status_or(reg_value)                                  extract_field((reg_value),10,10)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_dr_ecc_multirow_err_status(reg_value)                             extract_field((reg_value),6,6)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_dr_ecc_uncorr_err_status(reg_value)                               extract_field((reg_value),5,5)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_dr_ecc_corr_err_status(reg_value)                                 extract_field((reg_value),4,4)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_cr_ecc_multirow_err_status(reg_value)                             extract_field((reg_value),2,2)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_cr_ecc_uncorr_err_status(reg_value)                               extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_RMI_EXT_INTR_STATUS0__micro_rmi_cr_ecc_corr_err_status(reg_value)                                 extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_mbox_msgout_intr_en(reg_value)                                   extract_field((reg_value),10,10)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_dr_ecc_multirow_err_intr_en(reg_value)                           extract_field((reg_value),6,6)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_dr_ecc_uncorr_err_intr_en(reg_value)                             extract_field((reg_value),5,5)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_dr_ecc_corr_err_intr_en(reg_value)                               extract_field((reg_value),4,4)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_cr_ecc_multirow_err_intr_en(reg_value)                           extract_field((reg_value),2,2)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_cr_ecc_uncorr_err_intr_en(reg_value)                             extract_field((reg_value),1,1)
#define exc_MICRO_C_COM_RMI_EXT_INTR_CONTROL0__micro_rmi_cr_ecc_corr_err_intr_en(reg_value)                               extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_fast_bktobk_en(reg_value)                                       extract_field((reg_value),2,2)
#define exc_MICRO_C_COM_RMI_PMI_IF_CONTROL0__micro_pmi_hp_fast_read_en(reg_value)                                         extract_field((reg_value),0,0)
#define exc_MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0__micro_silicon_debug_status_mux_sel(reg_value)                         extract_field((reg_value),2,0)
#define exc_MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0__micro_silicon_debug_status_muxed_data(reg_value)                       extract_field((reg_value),15,0)
#define exc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL0__micro_msg0(reg_value)                                                     extract_field((reg_value),15,0)
#define exc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL1__micro_msg1(reg_value)                                                     extract_field((reg_value),15,0)
#define exc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL2__micro_msg2(reg_value)                                                     extract_field((reg_value),15,0)
#define exc_MICRO_D_COM_RMI_MICRO_MSG_CONTROL3__micro_msg3(reg_value)                                                     extract_field((reg_value),15,0)
#define exc_MICRO_D_COM_RMI_MICRO_CONTROL0__micro_micro_s_rstb(reg_value)                                                 extract_field((reg_value),0,0)
#define exc_MICRO_E_COM_MICRO_CORE_CLOCK_CONTROL0__micro_core_clk_en(reg_value)                                           extract_field((reg_value),0,0)
#define exc_MICRO_E_COM_MICRO_CORE_RESET_CONTROL0__micro_sw_pmi_hp_rstb(reg_value)                                        extract_field((reg_value),15,15)
#define exc_MICRO_E_COM_MICRO_CORE_RESET_CONTROL0__micro_dap_poreset_s_rstb(reg_value)                                    extract_field((reg_value),14,14)
#define exc_MICRO_E_COM_MICRO_CORE_RESET_CONTROL0__micro_core_rstb(reg_value)                                             extract_field((reg_value),0,0)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS0__micro_m0p_default_slave_error_status(reg_value)                               extract_field((reg_value),3,3)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS0__micro_pmi_hp_ack_timeout_status(reg_value)                                    extract_field((reg_value),2,2)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS0__micro_pmi_hp_word_access_err_status(reg_value)                                extract_field((reg_value),1,1)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS0__micro_pmi_hp_error_status(reg_value)                                          extract_field((reg_value),0,0)
#define exc_MICRO_E_COM_MICRO_CORE_CONTROL0__micro_core_ln_sel(reg_value)                                                 extract_field((reg_value),7,0)
#define exc_MICRO_E_COM_MICRO_CORE_MBOX_CONTROL0__micro_mbox_msgin_intr(reg_value)                                        extract_field((reg_value),0,0)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_pm_mode_en(reg_value)                                        extract_field((reg_value),15,15)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_pmd_signal_detect_intr_en(reg_value)                         extract_field((reg_value),14,14)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_dp_rclk20_rst_intr_en(reg_value)                             extract_field((reg_value),13,13)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_wakeup_intr(reg_value)                                       extract_field((reg_value),12,12)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_ba21_picint_frc(reg_value)                                   extract_field((reg_value),5,5)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_ba21_picint_frcval(reg_value)                                extract_field((reg_value),4,4)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_m0p_gclk_frc(reg_value)                                      extract_field((reg_value),3,3)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_m0p_gclk_frcval(reg_value)                                   extract_field((reg_value),2,2)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_CONTROL0__micro_sleepholdreq_n(reg_value)                                    extract_field((reg_value),1,1)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_STATUS0__micro_pm_cpu_sleep_LH(reg_value)                                    extract_field((reg_value),15,15)
#define exc_MICRO_E_COM_MICRO_CORE_LOW_POWER_STATUS0__micro_pm_cpu_sleep(reg_value)                                       extract_field((reg_value),14,14)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS1__micro_rmi_mbox_msgout_status(reg_value)                                       extract_field((reg_value),2,2)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS2__micro_pmd_signal_detect_status_LH(reg_value)                                  extract_field((reg_value),15,8)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS2__micro_dp_rclk20_rst_status_LH(reg_value)                                      extract_field((reg_value),7,0)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS3__micro_pmi_hp_err_addr_15_0_status(reg_value)                                  extract_field((reg_value),15,0)
#define exc_MICRO_E_COM_MICRO_CORE_STATUS4__micro_pmi_hp_err_addr_31_16_status(reg_value)                                 extract_field((reg_value),15,0)
#define exc_MICRO_E_COM_MICRO_CORE_CONTROL1__micro_pmi_hp_err_addr_ackt_en(reg_value)                                     extract_field((reg_value),2,2)
#define exc_MICRO_E_COM_MICRO_CORE_CONTROL1__micro_pmi_hp_err_addr_waccess_en(reg_value)                                  extract_field((reg_value),1,1)
#define exc_MICRO_E_COM_MICRO_CORE_CONTROL1__micro_pmi_hp_err_addr_pmierr_en(reg_value)                                   extract_field((reg_value),0,0)
#define exc_MICRO_E_COM_MICRO_STATUS__micro_status_stack_overflowed(reg_value)                                            extract_field((reg_value),7,7)
#define exc_MICRO_E_COM_MICRO_STATUS__micro_status_stack_overflowed_laneID(reg_value)                                     extract_field((reg_value),6,4)
#define exc_MICRO_E_COM_MICRO_STATUS__micro_status_hw_exception_occurred(reg_value)                                       extract_field((reg_value),3,3)
#define exc_MICRO_E_COM_MICRO_STATUS__micro_status_hw_exception_complete(reg_value)                                       extract_field((reg_value),2,2)
#define exc_MICRO_E_COM_MICRO_STATUS__micro_status_sw_exception_occurred(reg_value)                                       extract_field((reg_value),1,1)
#define exc_MICRO_E_COM_MICRO_STATUS__micro_status_sw_exception_complete(reg_value)                                       extract_field((reg_value),0,0)
#define exc_MICRO_E_COM_MICRO_CORE_CFG_FWAPI_DATA1__micro_core_cfg_fwapi_data1(reg_value)                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_0__patt_gen_seq_0(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_1__patt_gen_seq_1(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_2__patt_gen_seq_2(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_3__patt_gen_seq_3(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_4__patt_gen_seq_4(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_5__patt_gen_seq_5(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_6__patt_gen_seq_6(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_7__patt_gen_seq_7(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_8__patt_gen_seq_8(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_9__patt_gen_seq_9(reg_value)                                                                 extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_10__patt_gen_seq_10(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_11__patt_gen_seq_11(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_12__patt_gen_seq_12(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_13__patt_gen_seq_13(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PATT_GEN_COM_SEQ_14__patt_gen_seq_14(reg_value)                                                               extract_field((reg_value),15,0)
#define exc_PLL_CAL_COM_STS_0__pll_fail_stky(reg_value)                                                                   extract_field((reg_value),15,15)
#define exc_PLL_CAL_COM_STS_0__cal_state(reg_value)                                                                       extract_field((reg_value),14,11)
#define exc_PLL_CAL_COM_STS_0__cal_valid(reg_value)                                                                       extract_field((reg_value),10,10)
#define exc_PLL_CAL_COM_STS_0__pll_lock(reg_value)                                                                        extract_field((reg_value),9,9)
#define exc_PLL_CAL_COM_STS_0__pll_lock_bar_stky(reg_value)                                                               extract_field((reg_value),8,8)
#define exc_PLL_CAL_COM_STS_0__pll_range(reg_value)                                                                       extract_field((reg_value),7,0)
#define exc_PLL_CAL_COM_STS_6__rescal_bg_mux(reg_value)                                                                   extract_field((reg_value),3,0)
#define ex_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__afe_sigdet_pwrdn(reg_value)                               extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_rx_s_pwrdn(reg_value)                                  extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_rx_clk_vld_frc_val(reg_value)                                extract_field((reg_value),4,4)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_rx_clk_vld_frc(reg_value)                                    extract_field((reg_value),3,3)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_comclk_frc_on(reg_value)                                 extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_comclk_sel(reg_value)                                    extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL__ln_rx_s_clkgate_frc_on(reg_value)                                extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL__sigdet_dp_rstb_en(reg_value)                                        extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL__ln_rx_dp_s_rstb(reg_value)                                          extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL__ln_rx_s_rstb(reg_value)                                             extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_rclk20_pwrdn_frc_val(reg_value)                 extract_field((reg_value),5,5)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_rclk20_pwrdn_frc(reg_value)                     extract_field((reg_value),4,4)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_reset_frc_val(reg_value)                        extract_field((reg_value),3,3)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_reset_frc(reg_value)                            extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_pwrdn_frc_val(reg_value)                        extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_rx_pwrdn_frc(reg_value)                            extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_rx_lane_mode_frc(reg_value)                          extract_field((reg_value),15,15)
#define ex_RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_h_pwrdn_pkill(reg_value)                       extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS__pmd_rx_lane_mode(reg_value)                                             extract_field((reg_value),15,0)
#define ex_RX_CKRST_CTRL_RX_PMD_LANE_MODE_CONTROL__pmd_rx_lane_mode_frc_val(reg_value)                                    extract_field((reg_value),15,0)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_force_nrz_mode(reg_value)                                         extract_field((reg_value),15,15)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_force_pam4_mode(reg_value)                                        extract_field((reg_value),14,14)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_lp_has_prec_en(reg_value)                                         extract_field((reg_value),13,13)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_force_nr(reg_value)                                               extract_field((reg_value),12,12)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_force_er(reg_value)                                               extract_field((reg_value),11,11)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_cl72_restart_timeout_en(reg_value)                                extract_field((reg_value),10,10)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_cl72_auto_polarity_en(reg_value)                                  extract_field((reg_value),9,9)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_scrambling_dis(reg_value)                                         extract_field((reg_value),8,8)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_unreliable_los(reg_value)                                         extract_field((reg_value),7,7)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_media_type(reg_value)                                             extract_field((reg_value),6,5)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_force_brdfe_en(reg_value)                                         extract_field((reg_value),4,4)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_dfe_lp_mode(reg_value)                                            extract_field((reg_value),3,3)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_dfe_on(reg_value)                                                 extract_field((reg_value),2,2)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_an_enabled(reg_value)                                             extract_field((reg_value),1,1)
#define ex_RX_CKRST_CTRL_LANE_UC_CONFIG__lane_uc_config_lane_cfg_from_pcs(reg_value)                                      extract_field((reg_value),0,0)
#define ex_RX_CKRST_CTRL_LANE_CFG_FWAPI_DATA1__ilb_en(reg_value)                                                          extract_field((reg_value),13,13)
#define ex_RX_CKRST_CTRL_LANE_CFG_FWAPI_DATA1__dac4ck_check_disable(reg_value)                                            extract_field((reg_value),8,8)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL__rx_osr_mode_frc(reg_value)                                            extract_field((reg_value),15,15)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL__rx_pam4_mode_frc(reg_value)                                           extract_field((reg_value),14,14)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL__rx_pam4_mode_frc_val(reg_value)                                       extract_field((reg_value),6,4)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL__rx_osr_mode_frc_val(reg_value)                                        extract_field((reg_value),3,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__rx_ln_dp_s_rstb(reg_value)                          extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL__rx_hw_fw_handshake_disable(reg_value)                                extract_field((reg_value),1,1)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL__rx_ln_s_rstb(reg_value)                                              extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_dp_h_rstb_pkill(reg_value)               extract_field((reg_value),1,1)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_rx_h_rstb_pkill(reg_value)                  extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL__rx_uc_ack_lane_dp_reset(reg_value)                                 extract_field((reg_value),1,1)
#define ex_RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL__rx_uc_ack_lane_cfg_done(reg_value)                                 extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS__rx_lane_dp_reset_state(reg_value)                           extract_field((reg_value),2,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL__rx_lane_reg_reset_occurred(reg_value)                  extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL__rx_multicast_mask_control(reg_value)                            extract_field((reg_value),0,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK__rx_multicast_mask_control_status(reg_value)                    extract_field((reg_value),15,15)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK__rx_pam4_mode(reg_value)                                        extract_field((reg_value),6,4)
#define ex_RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK__rx_osr_mode(reg_value)                                         extract_field((reg_value),3,0)
#define ex_RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__rx_pam4_mode_pin(reg_value)                        extract_field((reg_value),6,4)
#define ex_RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__rx_osr_mode_pin(reg_value)                         extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL__osr_mode_frc(reg_value)                                           extract_field((reg_value),15,15)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL__pam4_mode_frc(reg_value)                                          extract_field((reg_value),14,14)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL__pam4_mode_frc_val(reg_value)                                      extract_field((reg_value),6,4)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL__osr_mode_frc_val(reg_value)                                       extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_dp_s_rstb(reg_value)                         extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL__hw_fw_handshake_disable(reg_value)                               extract_field((reg_value),1,1)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL__ln_s_rstb(reg_value)                                             extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_dp_h_rstb_pkill(reg_value)              extract_field((reg_value),1,1)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_h_rstb_pkill(reg_value)                 extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL__uc_ack_lane_dp_reset(reg_value)                                extract_field((reg_value),1,1)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL__uc_ack_lane_cfg_done(reg_value)                                extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS__lane_dp_reset_state(reg_value)                          extract_field((reg_value),2,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL__lane_reg_reset_occurred(reg_value)                 extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL__multicast_mask_control(reg_value)                           extract_field((reg_value),0,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK__multicast_mask_control_status(reg_value)                   extract_field((reg_value),15,15)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK__pam4_mode(reg_value)                                       extract_field((reg_value),6,4)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK__osr_mode(reg_value)                                        extract_field((reg_value),3,0)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__pam4_mode_pin(reg_value)                       extract_field((reg_value),6,4)
#define ex_RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__osr_mode_pin(reg_value)                        extract_field((reg_value),3,0)
#define ex_SIGDET_SDCTRL_1__afe_signal_detect_dis(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_SIGDET_SDCTRL_1__ext_los_en(reg_value)                                                                         extract_field((reg_value),1,1)
#define ex_SIGDET_SDCTRL_1__ext_los_inv(reg_value)                                                                        extract_field((reg_value),2,2)
#define ex_SIGDET_SDCTRL_1__signal_detect_frc(reg_value)                                                                  extract_field((reg_value),7,7)
#define ex_SIGDET_SDCTRL_1__signal_detect_frc_val(reg_value)                                                              extract_field((reg_value),8,8)
#define ex_SIGDET_SDCTRL_2__los_thresh(reg_value)                                                                         extract_field((reg_value),3,0)
#define ex_SIGDET_SDCTRL_2__signal_detect_thresh(reg_value)                                                               extract_field((reg_value),7,4)
#define ex_SIGDET_SDSTATUS_0__signal_detect(reg_value)                                                                    extract_field((reg_value),0,0)
#define ex_SIGDET_SDSTATUS_0__signal_detect_change(reg_value)                                                             extract_field((reg_value),1,1)
#define ex_SIGDET_SDSTATUS_0__signal_detect_raw(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_SIGDET_SDSTATUS_0__signal_detect_raw_change(reg_value)                                                         extract_field((reg_value),5,5)
#define ex_SIGDET_SDSTATUS_0__ext_sigdet(reg_value)                                                                       extract_field((reg_value),6,6)
#define ex_SIGDET_SDSTATUS_0__ext_sigdet_change(reg_value)                                                                extract_field((reg_value),7,7)
#define ex_SIGDET_SDSTATUS_0__afe_sigdet(reg_value)                                                                       extract_field((reg_value),8,8)
#define ex_SIGDET_SDSTATUS_0__afe_sigdet_change(reg_value)                                                                extract_field((reg_value),9,9)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0__tlb_err_aggr_mode(reg_value)                                          extract_field((reg_value),15,14)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0__tlb_err_aggr_en_force(reg_value)                                      extract_field((reg_value),13,13)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0__tlb_err_aggr_delay_data_capture(reg_value)                            extract_field((reg_value),12,11)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0__tlb_err_aggr_clk_out_of_sync_pattern_depth(reg_value)                 extract_field((reg_value),10,8)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0__tlb_err_aggr_active_pattern_depth(reg_value)                          extract_field((reg_value),4,2)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0__tlb_err_aggr_gclk_div2_en_ignore(reg_value)                           extract_field((reg_value),1,1)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_AGGR_CONFIG_0__tlb_err_aggr_start_error_aggregation(reg_value)                       extract_field((reg_value),0,0)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_0__tlb_err_analyze_wclk_switch(reg_value)                             extract_field((reg_value),3,3)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_0__tlb_err_analyze_reset_mem_data(reg_value)                          extract_field((reg_value),2,2)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_0__tlb_err_analyze_counter_more_than_15_en(reg_value)                 extract_field((reg_value),1,1)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_0__tlb_err_analyze_en(reg_value)                                      extract_field((reg_value),0,0)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_1__tlb_err_analyze_counter_en(reg_value)                              extract_field((reg_value),15,0)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_CONFIG_2__tlb_err_analyze_readaddr(reg_value)                                extract_field((reg_value),7,0)
#define exc_TLB_ERR_AGGR_COM_NUM_ERRORS_IN_FEC_FRAMES_STATUS_HI__tlb_err_aggr_clks_out_of_sync_status(reg_value)          extract_field((reg_value),5,5)
#define exc_TLB_ERR_AGGR_COM_NUM_ERRORS_IN_FEC_FRAMES_STATUS_HI__tlb_err_aggr_active_status(reg_value)                    extract_field((reg_value),4,4)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_2__tlb_err_analyze_readdata_hi(reg_value)                             extract_field((reg_value),15,0)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_1__tlb_err_analyze_readdata_med(reg_value)                            extract_field((reg_value),15,0)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_0__tlb_err_analyze_readdata_lo(reg_value)                             extract_field((reg_value),3,1)
#define exc_TLB_ERR_AGGR_COM_TLB_ERR_ANALYZE_STATUS_0__tlb_err_analyze_readback_available(reg_value)                      extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_burst_err_cnt_en(reg_value)                                                   extract_field((reg_value),15,15)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_mode_sel_msb(reg_value)                                                       extract_field((reg_value),12,12)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_clk_en_frc_on(reg_value)                                                      extract_field((reg_value),11,11)
#define ex_TLB_RX_PRBS_CHK_CONFIG__trnsum_error_count_en(reg_value)                                                       extract_field((reg_value),10,10)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_err_cnt_burst_mode(reg_value)                                                 extract_field((reg_value),9,9)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_burst_len_chk_en(reg_value)                                                       extract_field((reg_value),8,8)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_en_auto_mode(reg_value)                                                       extract_field((reg_value),7,7)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_mode(reg_value)                                                               extract_field((reg_value),6,5)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_inv(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_mode_sel(reg_value)                                                           extract_field((reg_value),3,1)
#define ex_TLB_RX_PRBS_CHK_CONFIG__prbs_chk_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_CNT_CONFIG__rx_trn_active_auto_mode_en(reg_value)                                              extract_field((reg_value),15,15)
#define ex_TLB_RX_PRBS_CHK_CNT_CONFIG__prbs_chk_lock_cnt(reg_value)                                                       extract_field((reg_value),4,0)
#define ex_TLB_RX_PRBS_CHK_CNT_CONFIG__prbs_chk_ool_cnt(reg_value)                                                        extract_field((reg_value),12,8)
#define ex_TLB_RX_DIG_LPBK_CONFIG__dig_lpbk_pd_bias_en(reg_value)                                                         extract_field((reg_value),3,3)
#define ex_TLB_RX_DIG_LPBK_CONFIG__dig_lpbk_pd_flt_bypass(reg_value)                                                      extract_field((reg_value),2,2)
#define ex_TLB_RX_DIG_LPBK_CONFIG__dig_lpbk_pd_mode(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_TLB_RX_DIG_LPBK_CONFIG__dig_lpbk_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_RX_RXMISC_CONFIG__pam4_rx_symbol_bit_swap(reg_value)                                                       extract_field((reg_value),7,7)
#define ex_TLB_RX_RXMISC_CONFIG__prbs_chk_auto_detect_relock_en(reg_value)                                                extract_field((reg_value),15,15)
#define ex_TLB_RX_RXMISC_CONFIG__prbs_chk_auto_detect_en(reg_value)                                                       extract_field((reg_value),14,14)
#define ex_TLB_RX_RXMISC_CONFIG__prbs_chk_auto_detect_cnt(reg_value)                                                      extract_field((reg_value),12,8)
#define ex_TLB_RX_RXMISC_CONFIG__pam4_decoder_en(reg_value)                                                               extract_field((reg_value),6,6)
#define ex_TLB_RX_RXMISC_CONFIG__pam4_gray_dec_en(reg_value)                                                              extract_field((reg_value),5,5)
#define ex_TLB_RX_RXMISC_CONFIG__tlb_rx_nrz_ll_mode_en(reg_value)                                                         extract_field((reg_value),4,4)
#define ex_TLB_RX_RXMISC_CONFIG__tlb_rx_diff_dec_en(reg_value)                                                            extract_field((reg_value),3,3)
#define ex_TLB_RX_RXMISC_CONFIG__dbg_mask_dig_lpbk_en(reg_value)                                                          extract_field((reg_value),2,2)
#define ex_TLB_RX_RXMISC_CONFIG__rx_descrambler_en(reg_value)                                                             extract_field((reg_value),1,1)
#define ex_TLB_RX_RXMISC_CONFIG__rx_pmd_dp_invert(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL__prbs_chk_en_timer_unit_timeout(reg_value)                                    extract_field((reg_value),14,5)
#define ex_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL__prbs_chk_new_timer_mode(reg_value)                                           extract_field((reg_value),4,4)
#define ex_TLB_RX_PRBS_CHK_EN_TIMER_CONTROL__prbs_chk_en_timer_unit_sel(reg_value)                                        extract_field((reg_value),2,0)
#define ex_TLB_RX_DIG_LPBK_PD_STATUS__prbs_chk_mode_sel_msb_auto_detect(reg_value)                                        extract_field((reg_value),13,13)
#define ex_TLB_RX_DIG_LPBK_PD_STATUS__prbs_chk_mode_sel_auto_detect(reg_value)                                            extract_field((reg_value),12,10)
#define ex_TLB_RX_DIG_LPBK_PD_STATUS__prbs_chk_inv_auto_detect(reg_value)                                                 extract_field((reg_value),9,9)
#define ex_TLB_RX_DIG_LPBK_PD_STATUS__prbs_chk_auto_detect_lock(reg_value)                                                extract_field((reg_value),8,8)
#define ex_TLB_RX_DIG_LPBK_PD_STATUS__dig_lpbk_pd_early_ind(reg_value)                                                    extract_field((reg_value),1,1)
#define ex_TLB_RX_DIG_LPBK_PD_STATUS__dig_lpbk_pd_late_ind(reg_value)                                                     extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_LOCK_STATUS__prbs_chk_err_cnt_no_clr(reg_value)                                                extract_field((reg_value),15,1)
#define ex_TLB_RX_PRBS_CHK_LOCK_STATUS__prbs_chk_lock(reg_value)                                                          extract_field((reg_value),0,0)
#define ex_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS__prbs_chk_lock_lost_lh(reg_value)                                           extract_field((reg_value),15,15)
#define ex_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS__prbs_chk_err_cnt_msb(reg_value)                                            extract_field((reg_value),14,0)
#define ex_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS__prbs_chk_err_cnt_lsb(reg_value)                                            extract_field((reg_value),15,0)
#define ex_TLB_RX_PMD_RX_LOCK_STATUS__pmd_rx_lock(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TLB_RX_PMD_RX_LOCK_STATUS__pmd_rx_lock_change(reg_value)                                                       extract_field((reg_value),1,1)
#define ex_TLB_RX_DBG_PMD_RX_LOCK_STATUS__dbg_pmd_rx_lock(reg_value)                                                      extract_field((reg_value),0,0)
#define ex_TLB_RX_DBG_PMD_RX_LOCK_STATUS__dbg_pmd_rx_lock_change(reg_value)                                               extract_field((reg_value),1,1)
#define ex_TLB_RX_UC_PMD_RX_LOCK_STATUS__uc_pmd_rx_lock(reg_value)                                                        extract_field((reg_value),0,0)
#define ex_TLB_RX_UC_PMD_RX_LOCK_STATUS__uc_pmd_rx_lock_change(reg_value)                                                 extract_field((reg_value),1,1)
#define ex_TLB_RX_PRBS_BURST_ERR_LENGTH_STATUS__prbs_burst_err_length_status(reg_value)                                   extract_field((reg_value),5,0)
#define ex_TLB_RX_MAX_PRBS_BURST_ERR_LENGTH_STATUS__max_prbs_burst_err_length_status(reg_value)                           extract_field((reg_value),5,0)
#define ex_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS__prbs_chk_burst_err_cnt(reg_value)                                        extract_field((reg_value),9,0)
#define ex_TLB_RX_B_TLB_RX_B_STATUS_8__prbs_chk_timer_done_lh(reg_value)                                                  extract_field((reg_value),1,1)
#define ex_TLB_RX_B_TLB_RX_B_STATUS_8__prbs_chk_done_lh(reg_value)                                                        extract_field((reg_value),0,0)
#define ex_TLB_RX_B_TLB_RX_B_STATUS_7__prbs_chk_lock_state(reg_value)                                                     extract_field((reg_value),1,0)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_fec_size(reg_value)                                                        extract_field((reg_value),15,10)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_fec_size_frac(reg_value)                                                   extract_field((reg_value),9,8)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_symbol_msb_lsb_group(reg_value)                                            extract_field((reg_value),7,7)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_ignore_back_channel(reg_value)                                             extract_field((reg_value),6,6)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_fec_lsb_en(reg_value)                                                      extract_field((reg_value),5,5)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_fec_msb_en(reg_value)                                                      extract_field((reg_value),4,4)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_fec_r_en(reg_value)                                                        extract_field((reg_value),3,3)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_fec_l_en(reg_value)                                                        extract_field((reg_value),2,2)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_0__tlb_err_start_error_analyzer(reg_value)                                            extract_field((reg_value),1,1)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_1__tlb_err_fec_rscode_swap_en(reg_value)                                              extract_field((reg_value),2,2)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_1__tlb_err_aggr_lanes_active(reg_value)                                               extract_field((reg_value),1,1)
#define ex_TLB_RX_C_TLB_RX_C_CONFIG_1__tlb_err_analyze_lanes_active(reg_value)                                            extract_field((reg_value),0,0)
#define ex_TLB_TX_PATT_GEN_CONFIG__patt_gen_start_pos(reg_value)                                                          extract_field((reg_value),15,12)
#define ex_TLB_TX_PATT_GEN_CONFIG__patt_gen_stop_pos(reg_value)                                                           extract_field((reg_value),11,8)
#define ex_TLB_TX_PATT_GEN_CONFIG__pam4_tx_jp03b_patt_en(reg_value)                                                       extract_field((reg_value),7,7)
#define ex_TLB_TX_PATT_GEN_CONFIG__pam4_tx_linearity_patt_en(reg_value)                                                   extract_field((reg_value),6,6)
#define ex_TLB_TX_PATT_GEN_CONFIG__patt_gen_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_pause_strobe(reg_value)                                                       extract_field((reg_value),15,15)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_seed_strobe(reg_value)                                                        extract_field((reg_value),14,14)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_mode_sel_msb(reg_value)                                                       extract_field((reg_value),12,12)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_err_ins(reg_value)                                                            extract_field((reg_value),5,5)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_inv(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_mode_sel(reg_value)                                                           extract_field((reg_value),3,1)
#define ex_TLB_TX_PRBS_GEN_CONFIG__prbs_gen_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_TX_RMT_LPBK_CONFIG__rmt_lpbk_pd_frc_on(reg_value)                                                          extract_field((reg_value),2,2)
#define ex_TLB_TX_RMT_LPBK_CONFIG__rmt_lpbk_pd_mode(reg_value)                                                            extract_field((reg_value),1,1)
#define ex_TLB_TX_RMT_LPBK_CONFIG__rmt_lpbk_en(reg_value)                                                                 extract_field((reg_value),0,0)
#define ex_TLB_TX_TXMISC_CONFIG__tx_prbs_or_pcs_err_ins_strobe(reg_value)                                                 extract_field((reg_value),15,15)
#define ex_TLB_TX_TXMISC_CONFIG__tx_data_vld_sync_en(reg_value)                                                           extract_field((reg_value),6,6)
#define ex_TLB_TX_TXMISC_CONFIG__tx_pcs_intf_dly_mode(reg_value)                                                          extract_field((reg_value),5,5)
#define ex_TLB_TX_TXMISC_CONFIG__tx_trn_active_auto_mode_en(reg_value)                                                    extract_field((reg_value),4,4)
#define ex_TLB_TX_TXMISC_CONFIG__tlb_tx_diff_enc_en(reg_value)                                                            extract_field((reg_value),3,3)
#define ex_TLB_TX_TXMISC_CONFIG__tx_mux_sel_order(reg_value)                                                              extract_field((reg_value),2,2)
#define ex_TLB_TX_TXMISC_CONFIG__tx_pcs_native_ana_frmt_en(reg_value)                                                     extract_field((reg_value),1,1)
#define ex_TLB_TX_TXMISC_CONFIG__tx_pmd_dp_invert(reg_value)                                                              extract_field((reg_value),0,0)
#define ex_TLB_TX_TLB_TX_PAM4_CONFIG_0__pam4_precoder_seed(reg_value)                                                     extract_field((reg_value),9,8)
#define ex_TLB_TX_TLB_TX_PAM4_CONFIG_0__pam4_tx_symbol_bit_swap(reg_value)                                                extract_field((reg_value),3,3)
#define ex_TLB_TX_TLB_TX_PAM4_CONFIG_0__tx_scrambler_en(reg_value)                                                        extract_field((reg_value),2,2)
#define ex_TLB_TX_TLB_TX_PAM4_CONFIG_0__pam4_precoder_en(reg_value)                                                       extract_field((reg_value),1,1)
#define ex_TLB_TX_TLB_TX_PAM4_CONFIG_0__pam4_gray_enc_en(reg_value)                                                       extract_field((reg_value),0,0)
#define ex_TLB_TX_RMT_LPBK_PD_STATUS__rmt_lpbk_pd_early_ind(reg_value)                                                    extract_field((reg_value),1,1)
#define ex_TLB_TX_RMT_LPBK_PD_STATUS__rmt_lpbk_pd_late_ind(reg_value)                                                     extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__afe_tx_reset_deassert(reg_value)                          extract_field((reg_value),15,15)
#define ex_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL__ln_tx_s_pwrdn(reg_value)                                  extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_tx_clk_vld_frc_val(reg_value)                                extract_field((reg_value),4,4)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__pmd_tx_clk_vld_frc(reg_value)                                    extract_field((reg_value),3,3)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_comclk_frc_on(reg_value)                                 extract_field((reg_value),2,2)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_comclk_sel(reg_value)                                    extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL__ln_tx_s_clkgate_frc_on(reg_value)                                extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL__ln_tx_dp_s_rstb(reg_value)                                          extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL__ln_tx_s_rstb(reg_value)                                             extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_reset_frc_val(reg_value)                        extract_field((reg_value),3,3)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_reset_frc(reg_value)                            extract_field((reg_value),2,2)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_pwrdn_frc_val(reg_value)                        extract_field((reg_value),1,1)
#define ex_TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL__afe_tx_pwrdn_frc(reg_value)                            extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_tx_lane_mode_frc(reg_value)                          extract_field((reg_value),15,15)
#define ex_TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_h_pwrdn_pkill(reg_value)                       extract_field((reg_value),0,0)
#define ex_TX_CKRST_CTRL_TX_PMD_LANE_MODE_STATUS__pmd_tx_lane_mode(reg_value)                                             extract_field((reg_value),15,0)
#define ex_TX_CKRST_CTRL_TX_PMD_LANE_MODE_CONTROL__pmd_tx_lane_mode_frc_val(reg_value)                                    extract_field((reg_value),15,0)
#define ex_TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL__tx_pi_loop_filter_stable(reg_value)                               extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL__tx_osr_mode_frc(reg_value)                                            extract_field((reg_value),15,15)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL__tx_pam4_mode_frc(reg_value)                                           extract_field((reg_value),14,14)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL__tx_pam4_mode_frc_val(reg_value)                                       extract_field((reg_value),6,4)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL__tx_osr_mode_frc_val(reg_value)                                        extract_field((reg_value),3,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL__tx_ln_dp_s_rstb(reg_value)                          extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL__tx_hw_fw_handshake_disable(reg_value)                                extract_field((reg_value),1,1)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL__tx_ln_s_rstb(reg_value)                                              extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_dp_h_rstb_pkill(reg_value)               extract_field((reg_value),1,1)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL__pmd_ln_tx_h_rstb_pkill(reg_value)                  extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL__tx_uc_ack_lane_dp_reset(reg_value)                                 extract_field((reg_value),1,1)
#define ex_TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL__tx_uc_ack_lane_cfg_done(reg_value)                                 extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS__tx_lane_dp_reset_state(reg_value)                           extract_field((reg_value),2,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL__tx_lane_reg_reset_occurred(reg_value)                  extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL__tx_multicast_mask_control(reg_value)                            extract_field((reg_value),0,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK__tx_multicast_mask_control_status(reg_value)                    extract_field((reg_value),15,15)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK__tx_pam4_mode(reg_value)                                        extract_field((reg_value),6,4)
#define ex_TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK__tx_osr_mode(reg_value)                                         extract_field((reg_value),3,0)
#define ex_TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__tx_pam4_mode_pin(reg_value)                        extract_field((reg_value),6,4)
#define ex_TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS__tx_osr_mode_pin(reg_value)                         extract_field((reg_value),3,0)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__tx_eee_alert_en(reg_value)                                                        extract_field((reg_value),15,15)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__tx_eee_quiet_en(reg_value)                                                        extract_field((reg_value),14,14)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__tx_disable_timer_ctrl(reg_value)                                                  extract_field((reg_value),9,4)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__pmd_tx_disable_pkill(reg_value)                                                   extract_field((reg_value),3,3)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__dp_reset_tx_disable_dis(reg_value)                                                extract_field((reg_value),2,2)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__tx_disable_trigger(reg_value)                                                     extract_field((reg_value),1,1)
#define ex_TX_FED_TXFIR_MICRO_CONTROL0__micro_tx_disable(reg_value)                                                       extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_MISC_CONTROL0__tx_disable_output_sel(reg_value)                                                   extract_field((reg_value),3,2)
#define ex_TX_FED_TXFIR_MISC_CONTROL0__sdk_tx_disable(reg_value)                                                          extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_MISC_STATUS0__tx_elec_idle_status(reg_value)                                                      extract_field((reg_value),1,1)
#define ex_TX_FED_TXFIR_MISC_STATUS0__tx_disable_status(reg_value)                                                        extract_field((reg_value),0,0)
#define ex_TX_FED_TXFIR_TAP_CONTROL0__txfir_test_data_en(reg_value)                                                       extract_field((reg_value),15,15)
#define ex_TX_FED_TXFIR_TAP_CONTROL0__txfir_tap_en(reg_value)                                                             extract_field((reg_value),13,12)
#define ex_TX_FED_TXFIR_TAP_CONTROL0__txfir_tap_load(reg_value)                                                           extract_field((reg_value),11,11)
#define ex_TX_FED_TXFIR_TAP_CONTROL0__txfir_nrz_tap_range_sel(reg_value)                                                  extract_field((reg_value),10,10)
#define ex_TX_FED_TXFIR_TAP_CONTROL0__txfir_tap0_coeff(reg_value)                                                         extract_field_signed((reg_value),8,0)
#define ex_TX_FED_TXFIR_TAP_CONTROL1__txfir_tap1_coeff(reg_value)                                                         extract_field_signed((reg_value),8,0)
#define ex_TX_FED_TXFIR_TAP_CONTROL2__txfir_tap2_coeff(reg_value)                                                         extract_field_signed((reg_value),8,0)
#define ex_TX_FED_TXFIR_TAP_CONTROL3__txfir_tap3_coeff(reg_value)                                                         extract_field_signed((reg_value),8,0)
#define ex_TX_FED_TXFIR_TAP_CONTROL4__txfir_tap4_coeff(reg_value)                                                         extract_field_signed((reg_value),8,0)
#define ex_TX_FED_TXFIR_TAP_CONTROL5__txfir_tap5_coeff(reg_value)                                                         extract_field_signed((reg_value),8,0)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_en(reg_value)                                                                       extract_field((reg_value),0,0)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_jitter_filter_en(reg_value)                                                         extract_field((reg_value),1,1)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_ext_ctrl_en(reg_value)                                                              extract_field((reg_value),2,2)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_freq_override_en(reg_value)                                                         extract_field((reg_value),3,3)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_sj_gen_en(reg_value)                                                                extract_field((reg_value),4,4)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_ssc_gen_en(reg_value)                                                               extract_field((reg_value),5,5)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_jit_ssc_freq_mode(reg_value)                                                        extract_field((reg_value),6,6)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_second_order_loop_en(reg_value)                                                     extract_field((reg_value),15,15)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_first_order_bwsel_integ(reg_value)                                                  extract_field((reg_value),9,7)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_second_order_bwsel_integ(reg_value)                                                 extract_field((reg_value),11,10)
#define ex_TX_PI_TXPICONTROL_0__tx_pi_ext_phase_bwsel_integ(reg_value)                                                    extract_field((reg_value),14,12)
#define ex_TX_PI_TXPICONTROL_1__tx_pi_freq_override_val(reg_value)                                                        extract_field_signed((reg_value),14,0)
#define ex_TX_PI_TXPICONTROL_2__tx_pi_jit_freq_idx(reg_value)                                                             extract_field((reg_value),5,0)
#define ex_TX_PI_TXPICONTROL_2__tx_pi_jit_amp(reg_value)                                                                  extract_field((reg_value),13,8)
#define ex_TX_PI_TXPICONTROL_5__tx_pi_hs_fifo_phserr_invert(reg_value)                                                    extract_field((reg_value),1,1)
#define ex_TX_PI_TXPICONTROL_5__tx_pi_ext_pd_sel(reg_value)                                                               extract_field((reg_value),3,3)
#define ex_TX_PI_TXPICONTROL_5__tx_pi_hs_fifo_phserr_sel(reg_value)                                                       extract_field((reg_value),4,4)
#define ex_TX_PI_TXPICONTROL_5__tx_pi_ext_phase_step_cnt_invert(reg_value)                                                extract_field((reg_value),5,5)
#define ex_TX_PI_TXPICONTROL_5__tx_pi_ext_phase_step_cnt_sel(reg_value)                                                   extract_field((reg_value),6,6)
#define ex_TX_PI_TXPICONTROL_5__tx_pi_ext_phase_step_cnt_full_bypass(reg_value)                                           extract_field((reg_value),7,7)
#define ex_TX_PI_TXPICONTROL_5__afe_tx_fifo_resetb(reg_value)                                                             extract_field((reg_value),8,8)
#define ex_TX_PI_TXPICONTROL_5__afe_tx_fifo_resetb_frc(reg_value)                                                         extract_field((reg_value),9,9)
#define ex_TX_PI_TXPICONTROL_5__tx_pi_pd_bypass_flt(reg_value)                                                            extract_field((reg_value),10,10)
#define ex_TX_PI_TXPICONTROL_5__tx_pi_pd_bypass_vco(reg_value)                                                            extract_field((reg_value),11,11)
#define ex_TX_PI_TXPISTATUS_0__tx_pi_phase_cntr(reg_value)                                                                extract_field((reg_value),7,0)
#define ex_TX_PI_TXPISTATUS_1__tx_pi_integ1_reg(reg_value)                                                                extract_field_signed((reg_value),13,0)
#define ex_TX_PI_TXPISTATUS_2__tx_pi_integ2_reg(reg_value)                                                                extract_field_signed((reg_value),14,0)
#define ex_TX_PI_TXPISTATUS_3__tx_pi_phase_err_s1(reg_value)                                                              extract_field_signed((reg_value),13,8)
#define ex_TX_PI_TXPISTATUS_3__tx_pi_phase_err(reg_value)                                                                 extract_field_signed((reg_value),5,0)
#define ex_TX_PI_TXPISTATUS_4__st_afe_tx_fifo_resetb(reg_value)                                                           extract_field((reg_value),1,1)
#define ex_TX_PI_TXPISTATUS_4__tx_pi_hs_fifo_phserr(reg_value)                                                            extract_field((reg_value),0,0)

#endif
