CPU:
  window_size: 1
  rob_size: 64 # set rob_size to 1 to disable inorder cpu pipeline
  issueq_size: 1
  ldq_size: 32
  stq_size: 32
ports:
  port0:
    fu0: INTALU
  port1:
    fu1: INTMUL
  port2:
    fu0: LU # load data
  port3:
    fu0: SU # store data
  port4:
    fu0: FPALU
  port5:
    fu0: FPMUL
    fu1: PACK
  port6:
    fu0: BRU
    fu1: PACK
not_pipeline_fu:
  - INTALU
  - INTDIV
  - FPMUL
  - FPDIV
  - FPALU
  - BRU
  - INTMUL
  - AGU
  # - LU
  # - SU
instructions:
  ret:
    ports: 1*6
    fu: BRU
    opcode_num: 1
    runtime_cycles: 1
  br: #TODO: cond and uncond
    ports: "6"
    fu: BRU
    opcode_num: 2
    runtime_cycles: 1
  switch:
    ports:  1*6
    fu: BRU
    opcode_num: 3
    runtime_cycles: 1
  invoke:
    ports: 1*6
    fu: BRU
    opcode_num: 5
    runtime_cycles: 3
  resume:
    ports: 1*6
    fu: BRU
    opcode_num: 6
    runtime_cycles: 0
  unreachable:
    ports: "6"
    fu: BRU
    opcode_num: 7
    runtime_cycles: 0
  fneg: # xorps/fchs in x86
    ports: "0"
    fu: INTALU
    opcode_num: 12
    runtime_cycles: 1
  add:
    ports: "0"
    fu: INTALU
    opcode_num: 13 
    runtime_cycles: 1
  fadd:
    ports: "4"
    fu: FPALU
    opcode_num: 14 
    runtime_cycles: 3
  sub:
    ports: "0"
    fu: INTALU
    opcode_num: 15
    runtime_cycles: 1
  fsub:
    ports: "4"
    fu: FPALU
    opcode_num: 16
    runtime_cycles: 3
  mul:
    ports: "1"
    fu: INTMUL
    opcode_num: 17
    runtime_cycles: 3
  fmul:
    ports: "5"
    fu: FPMUL
    opcode_num: 18
    runtime_cycles: 3
  udiv:
    ports: 1*1
    fu: INTMUL
    opcode_num: 19
    runtime_cycles: 15
  sdiv:
    ports: 1*1 # 1*0 + 10 * 8
    fu: INTMUL
    opcode_num: 20
    runtime_cycles: 15
  fdiv:
    ports: 1*5
    fu: FPMUL
    opcode_num: 21
    runtime_cycles: 12
  urem: # same as div
    ports: 1*1
    fu: INTMUL
    opcode_num: 22
    runtime_cycles: 15
  srem:
    ports: 1*1
    fu: INTMUL
    opcode_num: 23
    runtime_cycles: 15
  frem:
    ports: 1*5
    fu: FPMUL
    opcode_num: 24
    runtime_cycles: 12
  shl:
    ports: "0"
    fu: INTALU
    opcode_num: 25
    runtime_cycles: 1
  lshr:
    ports: "0"
    fu: INTALU
    opcode_num: 26
    runtime_cycles: 1
  ashr:
    ports: "0"
    fu: INTALU
    opcode_num: 27
    runtime_cycles: 1
  and:
    ports: "0"
    fu: INTALU
    opcode_num: 28
    runtime_cycles: 1
  or:
    ports: "0"
    fu: INTALU
    opcode_num: 29
    runtime_cycles: 1
  xor:
    ports: "0"
    fu: INTALU
    opcode_num: 30
    runtime_cycles: 1
  alloca:
    ports: "0"
    fu: INTALU
    opcode_num: 31
    runtime_cycles: 1
  load:
    ports: 1*2
    fu: LU
    opcode_num: 32
    runtime_cycles: 5
  store:
    ports: 1*3
    fu: SU
    opcode_num: 33
    runtime_cycles: 1
  getelementptr: # use add? 
    ports: 1*0
    fu: INTALU
    opcode_num: 34
    runtime_cycles: 1
  trunc:
    ports: "0"
    fu: INTALU
    opcode_num: 38
    runtime_cycles: 1
  zext:
    ports: "0"
    fu: INTALU
    opcode_num: 39
    runtime_cycles: 0
  sext:
    ports: "0"
    fu: INTALU
    opcode_num: 40
    runtime_cycles: 0
  fptoui:
    ports: 1*4
    fu: 
      - FPALU
    opcode_num: 41
    runtime_cycles: 4
  fptosi:
    ports: 1*4
    fu: 
      - FPALU
    opcode_num: 42
    runtime_cycles: 2
  uitofp:
    ports: 1*4
    fu: 
      - FPALU
    opcode_num: 43
    runtime_cycles: 4
  sitofp:
    ports: 1*4
    fu: 
      - FPALU
    opcode_num: 44
    runtime_cycles: 4
  fptrunc:
    ports: 1*4
    fu:
      - FPALU
    opcode_num: 45
    runtime_cycles: 4
  fpext: 
    ports: 1*4
    fu:
      - FPALU
    opcode_num: 46
    runtime_cycles: 2
  ptrtoint: #like mov
    ports: "0"
    fu: INTALU
    opcode_num: 47
    runtime_cycles: 1
  inttoptr:
    ports: "0"
    fu: INTALU
    opcode_num: 48
    runtime_cycles: 1
  bitcast: # like mov?
    ports: "0"
    fu: INTALU
    opcode_num: 49
    runtime_cycles: 1
  icmp:
    ports: "0"
    fu: INTALU
    opcode_num: 53
    runtime_cycles: 1
  fcmp:
    ports: "4"
    fu: FPALU
    opcode_num: 54
    runtime_cycles: 1
  phi: #treat it as mov
    ports: "0"
    fu: INTALU
    opcode_num: 55
    runtime_cycles: 1
  call:
    ports: 1*6
    fu: BRU
    opcode_num: 56
    runtime_cycles: 3
  select:
    ports: 1*0 # do it as a compare and a move
    fu: INTALU
    opcode_num: 57
    runtime_cycles: 2
  landingpad:
    ports: 1*0
    fu: INTALU 
    opcode_num: 66
    runtime_cycles: 1
  extractvalue:
    ports: 1*0
    fu: INTALU
    opcode_num: 64
    runtime_cycles: 1
  insertvalue:
    ports: 1*0
    fu: INTALU
    opcode_num: 65
    runtime_cycles: 1
  freeze:
    ports: 1*0
    fu: INTALU
    opcode_num: 67
    runtime_cycles: 1
