Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto af9458669bf641a2944fd97535ad26cd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOPFULL_TB_behav xil_defaultlib.TOPFULL_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port cs [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/DP_FULL.v:21]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port CSOUT [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/DP_FULL.v:23]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port clk [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/new/TOP_DIVIDER.v:11]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port sel [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/DP.v:14]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port LD [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/DP.v:16]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port rightIn [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/DP.v:17]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port LD [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/DP.v:18]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port sel [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/DP.v:23]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port sel [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/DP.v:24]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port LD [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/lab8/DP.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v:16]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v:17]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port pp1 [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v:29]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port pp1 [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v:40]
WARNING: [VRFC 10-597] element index 3 into cout is out of bounds [C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.srcs/sources_1/imports/new/multiplier_top.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Joel7/Desktop/125/Lab9final/Lab9final.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dregister(width=4)
Compiling module xil_defaultlib.Dregister(width=3)
Compiling module xil_defaultlib.MUX2ALU(width=4)
Compiling module xil_defaultlib.CUALU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DPALU
Compiling module xil_defaultlib.topALU
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.shifter_register(WIDTH=5)
Compiling module xil_defaultlib.shifter_register
Compiling module xil_defaultlib.lt_comparator
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ud_counter
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.TOP_DIVIDER
Compiling module xil_defaultlib.ppcalculator
Compiling module xil_defaultlib.shifter1
Compiling module xil_defaultlib.shifter2
Compiling module xil_defaultlib.shifter3
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.HA_topmodule
Compiling module xil_defaultlib.CLA_generator
Compiling module xil_defaultlib.X_OR
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.eightbitsadder
Compiling module xil_defaultlib.Dregister
Compiling module xil_defaultlib.multiplier_top
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.DP_FULL
Compiling module xil_defaultlib.CU_FULL
Compiling module xil_defaultlib.TOPFULL
Compiling module xil_defaultlib.TOPFULL_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOPFULL_TB_behav
