asrt: assert property (@(posedge clk) disable iff (tb_reset)
    (!fifo_empty && rd_pop && (fifo_out_data != rd_data)) || (fifo_empty && rd_pop && wr_push && (wr_data != rd_data)) !== 1'b1
);