{"Source Block": ["oh/erx/hdl/erx_disty.v@115:131@HdlStmProcess", "        in_dstaddr[31:0]  <= emesh_dstaddr[31:0];\n        in_srcaddr[31:0]  <= emesh_srcaddr[31:0];\n        in_data[31:0]     <= emesh_data[31:0];\n     end\n\t\n   always @ (posedge clk) \n     if(emesh_access) \n       begin\n\t  emrq_wr_en <= ~emesh_write;\n          emrr_wr_en <= emesh_write & (emesh_dstaddr[31:20] == C_READ_TAG_ADDR);\n          emwr_wr_en <= emesh_write & (emesh_dstaddr[31:20] != C_READ_TAG_ADDR);\n       end\n   \n   // TODO: Why not keep the bit pattern the same as our \"default\" pattern??\n   assign fifo_din[102:0] = {\n\t\t\t     in_write,\n\t\t\t     in_datamode[1:0],\n"], "Clone Blocks": [["oh/erx/hdl/erx_disty.v@105:123", "   wire [102:0]   emrr_wr_data;\n\n   //############\n   //# PIPELINE AND DISTRIBUTE\n   //############   \n   always @ (posedge clk) \n     begin\n\tin_write          <= emesh_write;\n        in_datamode[1:0]  <= emesh_datamode[1:0];\n        in_ctrlmode[3:0]  <= emesh_ctrlmode[3:0];\n        in_dstaddr[31:0]  <= emesh_dstaddr[31:0];\n        in_srcaddr[31:0]  <= emesh_srcaddr[31:0];\n        in_data[31:0]     <= emesh_data[31:0];\n     end\n\t\n   always @ (posedge clk) \n     if(emesh_access) \n       begin\n\t  emrq_wr_en <= ~emesh_write;\n"]], "Diff Content": {"Delete": [[121, "     if(emesh_access) \n"], [123, "\t  emrq_wr_en <= ~emesh_write;\n"], [124, "          emrr_wr_en <= emesh_write & (emesh_dstaddr[31:20] == C_READ_TAG_ADDR);\n"], [125, "          emwr_wr_en <= emesh_write & (emesh_dstaddr[31:20] != C_READ_TAG_ADDR);\n"]], "Add": [[121, "     if(emmu_access) \n"], [125, "\t  emrq_wr_en <= ~emmu_write;\n"], [125, "          emrr_wr_en <= emmu_write & (emmu_dstaddr[31:20] == C_READ_TAG_ADDR);\n"], [125, "          emwr_wr_en <= emmu_write & (emmu_dstaddr[31:20] != C_READ_TAG_ADDR);\n"], [125, "       end\n"], [125, "     else\n"], [125, "       begin\n"], [125, "\t  emrq_wr_en  <= 1'b0;\n"], [125, "\t  emrr_wr_en  <= 1'b0;\n"], [125, "\t  emwr_wr_en  <= 1'b0;\t  \n"]]}}