# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 7.1.1 Build EDK_H.11.3
# Thu May 05 11:45:28 2005
# Target Board:  Xilinx Spartan-3 Starter Board Rev E
# Family:	 spartan3
# Device:	 XC3S200
# Package:	 FT256
# Speed Grade:	 -4
# Processor: Microblaze
# System clock frequency: 50.000000 MHz
# Debug interface: On-Chip HW Debug Module
# On Chip Memory :   8 KB
# ##############################################################################


 PARAMETER VERSION = 2.1.0


 PORT sys_clk_pin = sys_clk_s, DIR = INPUT
 PORT sys_rst_pin = sys_rst_s, DIR = INPUT
 PORT SRAM_512Kx8_FLASH_2Mx8_Mem_A = SRAM_512Kx8_FLASH_2Mx8_Mem_A, VEC = [10:31], DIR = OUTPUT
 PORT SRAM_512Kx8_FLASH_2Mx8_Mem_DQ = SRAM_512Kx8_FLASH_2Mx8_Mem_DQ_int, VEC = [0:7], DIR = INOUT
 PORT SRAM_512Kx8_FLASH_2Mx8_Mem_CEN = SRAM_512Kx8_FLASH_2Mx8_Mem_CEN, VEC = [0:0], DIR = OUTPUT
 PORT SRAM_512Kx8_FLASH_2Mx8_Mem_WEN = SRAM_512Kx8_FLASH_2Mx8_Mem_WEN, DIR = OUTPUT
 PORT SRAM_512Kx8_FLASH_2Mx8_Mem_BEN = net_gnd, DIR = OUTPUT
 PORT SRAM_512Kx8_FLASH_2Mx8_Mem_OEN = SRAM_512Kx8_FLASH_2Mx8_Mem_OEN, DIR = OUTPUT


# PORT SRAM_512Kx8_FLASH_2Mx8_Mem_RPN = SRAM_512Kx8_FLASH_2Mx8_Mem_RPN, DIR = OUTPUT
BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 1
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 0
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 0
 PARAMETER C_USE_HW_MUL = 0
# BUS_INTERFACE DLMB = dlmb
# BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DOPB = mb_opb
 BUS_INTERFACE IOPB = mb_opb
 PORT CLK = sys_clk_s
 PORT DBG_CAPTURE = DBG_CAPTURE_s
 PORT DBG_CLK = DBG_CLK_s
 PORT DBG_REG_EN = DBG_REG_EN_s
 PORT DBG_TDI = DBG_TDI_s
 PORT DBG_TDO = DBG_TDO_s
 PORT DBG_UPDATE = DBG_UPDATE_s
END

BEGIN opb_v20
 PARAMETER INSTANCE = mb_opb
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_rst_s
 PORT OPB_Clk = sys_clk_s
END

BEGIN opb_mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER C_UART_WIDTH = 8
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE SOPB = mb_opb
 PORT OPB_Clk = sys_clk_s
 PORT DBG_CAPTURE_0 = DBG_CAPTURE_s
 PORT DBG_CLK_0 = DBG_CLK_s
 PORT DBG_REG_EN_0 = DBG_REG_EN_s
 PORT DBG_TDI_0 = DBG_TDI_s
 PORT DBG_TDO_0 = DBG_TDO_s
 PORT DBG_UPDATE_0 = DBG_UPDATE_s
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = conn1
END

# BEGIN opb_gpio
# PARAMETER INSTANCE = LED_7SEGMENT
# PARAMETER HW_VER = 3.01.b
# PARAMETER C_GPIO_WIDTH = 7
# PARAMETER C_IS_DUAL = 0
# PARAMETER C_IS_BIDIR = 0
# PARAMETER C_ALL_INPUTS = 0
# PARAMETER C_BASEADDR = 0x40040000
# PARAMETER C_HIGHADDR = 0x4004ffff
# BUS_INTERFACE SOPB = mb_opb
# PORT OPB_Clk = sys_clk_s
# PORT GPIO_d_out = fpga_0_LED_7SEGMENT_GPIO_d_out
# END
BEGIN opb_emc
 PARAMETER INSTANCE = SRAM_512Kx8_FLASH_2Mx8
 PARAMETER HW_VER = 1.10.b
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_MAX_MEM_WIDTH = 8
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
 PARAMETER C_WRITE_ADDR_TO_OUT_SLOW_PS_0 = 55000
 PARAMETER C_WRITE_ADDR_TO_OUT_FAST_PS_0 = 75000
 PARAMETER C_WRITE_MIN_PULSE_WIDTH_PS_0 = 75000
 PARAMETER C_WRITE_RECOVERY_BEFORE_READ_PS_0 = 35000
 PARAMETER C_READ_ADDR_TO_OUT_SLOW_PS_0 = 120000
 PARAMETER C_READ_ADDR_TO_OUT_FAST_PS_0 = 25000
 PARAMETER C_READ_RECOVERY_BEFORE_WRITE_PS_0 = 15000
 PARAMETER C_SYNCH_MEM_0 = 0
 PARAMETER C_MEM0_WIDTH = 8
 PARAMETER C_OPB_CLK_PERIOD_PS = 20000
 PARAMETER C_MEM0_BASEADDR = 0x20400000
 PARAMETER C_MEM0_HIGHADDR = 0x207fffff
 BUS_INTERFACE SOPB = mb_opb
 PORT OPB_Clk = sys_clk_s
 PORT Mem_WEN = SRAM_512Kx8_FLASH_2Mx8_Mem_WEN
 PORT Mem_A = SRAM_512Kx8_FLASH_2Mx8_Mem_A_split
 PORT Mem_CEN = SRAM_512Kx8_FLASH_2Mx8_Mem_CEN
 PORT Mem_DQ = SRAM_512Kx8_FLASH_2Mx8_Mem_DQ_int
 PORT Mem_OEN = SRAM_512Kx8_FLASH_2Mx8_Mem_OEN
 PORT Mem_RPN = SRAM_512Kx8_FLASH_2Mx8_Mem_RPN
END

BEGIN util_bus_split
 PARAMETER INSTANCE = SRAM_512Kx8_FLASH_2Mx8_util_bus_split_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 32
 PARAMETER C_LEFT_POS = 10
 PARAMETER C_SPLIT = 32
 PORT Sig = SRAM_512Kx8_FLASH_2Mx8_Mem_A_split
 PORT Out1 = SRAM_512Kx8_FLASH_2Mx8_Mem_A
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = opb_bram_if_cntlr_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x0
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SOPB = mb_opb
 BUS_INTERFACE PORTA = conn1
 PORT opb_clk = sys_clk_s
END

