5
avrora/sim/mcu/ATMegaFamily.<clinit>()V
PTG:
Vars:
4
$r2 1 99 
$r0 1 2 
$r1 1 52 
$r3 1 136 
Fields: 0
Accesses: 0
Functions: 0
Constructors: 0

Summary: 0

avrora/sim/mcu/ATMegaFamily.buildInterruptRange(ZLjava/lang/String;Ljava/lang/String;II)Lavrora/sim/mcu/ATMegaFamily$FlagRegister;
PTG:
Vars:
9
r9 1 -4 
$r3 1 70 
r0 1 2 
_ret 1 65 
r7 1 -3 
$r1 1 65 
$r5 1 70 
r2 1 -1 
$r4 1 80 
Fields: 1
-1 interpreter 70
Accesses: 2
84 1 -1 
69 1 -1 
Functions: 4
99 4 -1 80 -3 70 
90 3 80 2 70 
75 3 65 2 70 
107 4 -1 65 -4 70 
Constructors: 2
90 80
75 65

Summary: 5
2 -4 -1 80 -3 
avrora/sim/mcu/ATMegaFamily.getEIFR_reg()Lavrora/sim/mcu/ATMegaFamily$FlagRegister;
PTG:
Vars:
3
$r1 1 1 
_ret 1 1 
r0 1 -1 
Fields: 1
-1 EIFR_reg 1
Accesses: 1
0 1 -1 
Functions: 0
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ATMegaFamily.<init>(Lavrora/sim/clock/ClockDomain;Lavrora/arch/avr/AVRProperties;Lavrora/sim/FiniteStateMachine;)V
PTG:
Vars:
4
r2 1 -3 
r3 1 -4 
r1 1 -2 
r0 1 -1 
Fields: 0
Accesses: 0
Functions: 1
4 4 -1 -2 -3 -4 
Constructors: 1
4 -1

Summary: 6
-2 -4 -1 -3 2 0 
avrora/sim/mcu/ATMegaFamily.buildPort(C)V
PTG:
Vars:
24
$r8 1 86 
$r26 1 40 
$r25 1 40 
$r2 1 54 
$r5 1 70 
$r14 1 118 
$r16 1 131 
$r4 1 67 
$r20 1 17 
$r17 1 134 
$r3 1 63 
$r6 1 73 
$r24 1 37 
$r11 1 102 
r1 1 -1 
$r9 1 95 
$r12 1 105 
$r18 1 137 
$r22 1 30 
$r10 1 99 
$r21 1 26 
$r15 1 127 
r0 1 2 
$r23 1 34 
Fields: 0
Accesses: 0
Functions: 24
34 1 34 
67 1 67 
99 1 99 
131 1 131 
78 2 2 73 
110 2 2 105 
142 2 2 137 
16 2 -1 37 
17 1 17 
81 3 -1 70 73 
113 3 -1 102 105 
145 3 -1 134 137 
21 1 17 
54 1 54 
86 1 86 
118 1 118 
26 1 26 
58 1 54 
90 1 86 
122 1 118 
30 1 30 
63 1 63 
95 1 95 
127 1 127 
Constructors: 7
21 17
58 54
90 86
122 118
78 73
110 105
142 137

Summary: 5
105 2 137 73 -1 
