// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="train_step_train_step,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=6281,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=5088,HLS_SYN_LUT=10756,HLS_VERSION=2024_2}" *)

module train_step (
        ap_clk,
        ap_rst_n,
        m_axi_WEIGHTS_AWVALID,
        m_axi_WEIGHTS_AWREADY,
        m_axi_WEIGHTS_AWADDR,
        m_axi_WEIGHTS_AWID,
        m_axi_WEIGHTS_AWLEN,
        m_axi_WEIGHTS_AWSIZE,
        m_axi_WEIGHTS_AWBURST,
        m_axi_WEIGHTS_AWLOCK,
        m_axi_WEIGHTS_AWCACHE,
        m_axi_WEIGHTS_AWPROT,
        m_axi_WEIGHTS_AWQOS,
        m_axi_WEIGHTS_AWREGION,
        m_axi_WEIGHTS_AWUSER,
        m_axi_WEIGHTS_WVALID,
        m_axi_WEIGHTS_WREADY,
        m_axi_WEIGHTS_WDATA,
        m_axi_WEIGHTS_WSTRB,
        m_axi_WEIGHTS_WLAST,
        m_axi_WEIGHTS_WID,
        m_axi_WEIGHTS_WUSER,
        m_axi_WEIGHTS_ARVALID,
        m_axi_WEIGHTS_ARREADY,
        m_axi_WEIGHTS_ARADDR,
        m_axi_WEIGHTS_ARID,
        m_axi_WEIGHTS_ARLEN,
        m_axi_WEIGHTS_ARSIZE,
        m_axi_WEIGHTS_ARBURST,
        m_axi_WEIGHTS_ARLOCK,
        m_axi_WEIGHTS_ARCACHE,
        m_axi_WEIGHTS_ARPROT,
        m_axi_WEIGHTS_ARQOS,
        m_axi_WEIGHTS_ARREGION,
        m_axi_WEIGHTS_ARUSER,
        m_axi_WEIGHTS_RVALID,
        m_axi_WEIGHTS_RREADY,
        m_axi_WEIGHTS_RDATA,
        m_axi_WEIGHTS_RLAST,
        m_axi_WEIGHTS_RID,
        m_axi_WEIGHTS_RUSER,
        m_axi_WEIGHTS_RRESP,
        m_axi_WEIGHTS_BVALID,
        m_axi_WEIGHTS_BREADY,
        m_axi_WEIGHTS_BRESP,
        m_axi_WEIGHTS_BID,
        m_axi_WEIGHTS_BUSER,
        img_pos_address0,
        img_pos_ce0,
        img_pos_q0,
        img_pos_address1,
        img_pos_ce1,
        img_pos_q1,
        img_neg_address0,
        img_neg_ce0,
        img_neg_q0,
        img_neg_address1,
        img_neg_ce1,
        img_neg_q1,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 49'd1;
parameter    ap_ST_fsm_state2 = 49'd2;
parameter    ap_ST_fsm_state3 = 49'd4;
parameter    ap_ST_fsm_state4 = 49'd8;
parameter    ap_ST_fsm_state5 = 49'd16;
parameter    ap_ST_fsm_state6 = 49'd32;
parameter    ap_ST_fsm_state7 = 49'd64;
parameter    ap_ST_fsm_state8 = 49'd128;
parameter    ap_ST_fsm_state9 = 49'd256;
parameter    ap_ST_fsm_state10 = 49'd512;
parameter    ap_ST_fsm_state11 = 49'd1024;
parameter    ap_ST_fsm_state12 = 49'd2048;
parameter    ap_ST_fsm_state13 = 49'd4096;
parameter    ap_ST_fsm_state14 = 49'd8192;
parameter    ap_ST_fsm_state15 = 49'd16384;
parameter    ap_ST_fsm_state16 = 49'd32768;
parameter    ap_ST_fsm_state17 = 49'd65536;
parameter    ap_ST_fsm_state18 = 49'd131072;
parameter    ap_ST_fsm_state19 = 49'd262144;
parameter    ap_ST_fsm_state20 = 49'd524288;
parameter    ap_ST_fsm_state21 = 49'd1048576;
parameter    ap_ST_fsm_state22 = 49'd2097152;
parameter    ap_ST_fsm_state23 = 49'd4194304;
parameter    ap_ST_fsm_state24 = 49'd8388608;
parameter    ap_ST_fsm_state25 = 49'd16777216;
parameter    ap_ST_fsm_state26 = 49'd33554432;
parameter    ap_ST_fsm_state27 = 49'd67108864;
parameter    ap_ST_fsm_state28 = 49'd134217728;
parameter    ap_ST_fsm_state29 = 49'd268435456;
parameter    ap_ST_fsm_state30 = 49'd536870912;
parameter    ap_ST_fsm_state31 = 49'd1073741824;
parameter    ap_ST_fsm_state32 = 49'd2147483648;
parameter    ap_ST_fsm_state33 = 49'd4294967296;
parameter    ap_ST_fsm_state34 = 49'd8589934592;
parameter    ap_ST_fsm_state35 = 49'd17179869184;
parameter    ap_ST_fsm_state36 = 49'd34359738368;
parameter    ap_ST_fsm_state37 = 49'd68719476736;
parameter    ap_ST_fsm_state38 = 49'd137438953472;
parameter    ap_ST_fsm_state39 = 49'd274877906944;
parameter    ap_ST_fsm_state40 = 49'd549755813888;
parameter    ap_ST_fsm_state41 = 49'd1099511627776;
parameter    ap_ST_fsm_state42 = 49'd2199023255552;
parameter    ap_ST_fsm_state43 = 49'd4398046511104;
parameter    ap_ST_fsm_state44 = 49'd8796093022208;
parameter    ap_ST_fsm_state45 = 49'd17592186044416;
parameter    ap_ST_fsm_state46 = 49'd35184372088832;
parameter    ap_ST_fsm_state47 = 49'd70368744177664;
parameter    ap_ST_fsm_state48 = 49'd140737488355328;
parameter    ap_ST_fsm_state49 = 49'd281474976710656;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_M_AXI_WEIGHTS_ID_WIDTH = 1;
parameter    C_M_AXI_WEIGHTS_ADDR_WIDTH = 64;
parameter    C_M_AXI_WEIGHTS_DATA_WIDTH = 32;
parameter    C_M_AXI_WEIGHTS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_WEIGHTS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WEIGHTS_WUSER_WIDTH = 1;
parameter    C_M_AXI_WEIGHTS_RUSER_WIDTH = 1;
parameter    C_M_AXI_WEIGHTS_BUSER_WIDTH = 1;
parameter    C_M_AXI_WEIGHTS_USER_VALUE = 0;
parameter    C_M_AXI_WEIGHTS_PROT_VALUE = 0;
parameter    C_M_AXI_WEIGHTS_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WEIGHTS_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_WEIGHTS_AWVALID;
input   m_axi_WEIGHTS_AWREADY;
output  [C_M_AXI_WEIGHTS_ADDR_WIDTH - 1:0] m_axi_WEIGHTS_AWADDR;
output  [C_M_AXI_WEIGHTS_ID_WIDTH - 1:0] m_axi_WEIGHTS_AWID;
output  [7:0] m_axi_WEIGHTS_AWLEN;
output  [2:0] m_axi_WEIGHTS_AWSIZE;
output  [1:0] m_axi_WEIGHTS_AWBURST;
output  [1:0] m_axi_WEIGHTS_AWLOCK;
output  [3:0] m_axi_WEIGHTS_AWCACHE;
output  [2:0] m_axi_WEIGHTS_AWPROT;
output  [3:0] m_axi_WEIGHTS_AWQOS;
output  [3:0] m_axi_WEIGHTS_AWREGION;
output  [C_M_AXI_WEIGHTS_AWUSER_WIDTH - 1:0] m_axi_WEIGHTS_AWUSER;
output   m_axi_WEIGHTS_WVALID;
input   m_axi_WEIGHTS_WREADY;
output  [C_M_AXI_WEIGHTS_DATA_WIDTH - 1:0] m_axi_WEIGHTS_WDATA;
output  [C_M_AXI_WEIGHTS_WSTRB_WIDTH - 1:0] m_axi_WEIGHTS_WSTRB;
output   m_axi_WEIGHTS_WLAST;
output  [C_M_AXI_WEIGHTS_ID_WIDTH - 1:0] m_axi_WEIGHTS_WID;
output  [C_M_AXI_WEIGHTS_WUSER_WIDTH - 1:0] m_axi_WEIGHTS_WUSER;
output   m_axi_WEIGHTS_ARVALID;
input   m_axi_WEIGHTS_ARREADY;
output  [C_M_AXI_WEIGHTS_ADDR_WIDTH - 1:0] m_axi_WEIGHTS_ARADDR;
output  [C_M_AXI_WEIGHTS_ID_WIDTH - 1:0] m_axi_WEIGHTS_ARID;
output  [7:0] m_axi_WEIGHTS_ARLEN;
output  [2:0] m_axi_WEIGHTS_ARSIZE;
output  [1:0] m_axi_WEIGHTS_ARBURST;
output  [1:0] m_axi_WEIGHTS_ARLOCK;
output  [3:0] m_axi_WEIGHTS_ARCACHE;
output  [2:0] m_axi_WEIGHTS_ARPROT;
output  [3:0] m_axi_WEIGHTS_ARQOS;
output  [3:0] m_axi_WEIGHTS_ARREGION;
output  [C_M_AXI_WEIGHTS_ARUSER_WIDTH - 1:0] m_axi_WEIGHTS_ARUSER;
input   m_axi_WEIGHTS_RVALID;
output   m_axi_WEIGHTS_RREADY;
input  [C_M_AXI_WEIGHTS_DATA_WIDTH - 1:0] m_axi_WEIGHTS_RDATA;
input   m_axi_WEIGHTS_RLAST;
input  [C_M_AXI_WEIGHTS_ID_WIDTH - 1:0] m_axi_WEIGHTS_RID;
input  [C_M_AXI_WEIGHTS_RUSER_WIDTH - 1:0] m_axi_WEIGHTS_RUSER;
input  [1:0] m_axi_WEIGHTS_RRESP;
input   m_axi_WEIGHTS_BVALID;
output   m_axi_WEIGHTS_BREADY;
input  [1:0] m_axi_WEIGHTS_BRESP;
input  [C_M_AXI_WEIGHTS_ID_WIDTH - 1:0] m_axi_WEIGHTS_BID;
input  [C_M_AXI_WEIGHTS_BUSER_WIDTH - 1:0] m_axi_WEIGHTS_BUSER;
output  [5:0] img_pos_address0;
output   img_pos_ce0;
input  [7:0] img_pos_q0;
output  [5:0] img_pos_address1;
output   img_pos_ce1;
input  [7:0] img_pos_q1;
output  [5:0] img_neg_address0;
output   img_neg_ce0;
input  [7:0] img_neg_q0;
output  [5:0] img_neg_address1;
output   img_neg_ce1;
input  [7:0] img_neg_q1;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] sample_idx;
wire   [63:0] W1;
wire   [63:0] W2;
wire   [0:0] grp_fu_2034_p3;
reg   [0:0] tmp_reg_5372;
wire    ap_CS_fsm_state2;
wire   [0:0] grp_fu_2042_p3;
reg   [0:0] tmp_36_reg_5377;
reg   [0:0] tmp_38_reg_5392;
wire    ap_CS_fsm_state3;
reg   [0:0] tmp_40_reg_5397;
reg   [0:0] tmp_42_reg_5412;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_44_reg_5417;
wire    ap_CS_fsm_state5;
reg   [0:0] tmp_46_reg_5442;
reg   [0:0] tmp_48_reg_5447;
wire   [0:0] grp_fu_2050_p3;
reg   [0:0] tmp_35_reg_5462;
wire    ap_CS_fsm_state6;
wire   [0:0] grp_fu_2058_p3;
reg   [0:0] tmp_37_reg_5467;
reg   [0:0] tmp_50_reg_5482;
reg   [0:0] tmp_52_reg_5487;
reg   [0:0] tmp_39_reg_5502;
wire    ap_CS_fsm_state7;
reg   [0:0] tmp_41_reg_5507;
reg   [0:0] tmp_54_reg_5522;
reg   [0:0] tmp_56_reg_5527;
reg   [0:0] tmp_43_reg_5542;
wire    ap_CS_fsm_state8;
reg   [0:0] tmp_45_reg_5547;
reg   [0:0] tmp_58_reg_5562;
reg   [0:0] tmp_60_reg_5567;
reg   [0:0] tmp_47_reg_5582;
wire    ap_CS_fsm_state9;
reg   [0:0] tmp_49_reg_5587;
reg   [0:0] tmp_62_reg_5602;
reg   [0:0] tmp_64_reg_5607;
reg   [0:0] tmp_51_reg_5622;
wire    ap_CS_fsm_state10;
reg   [0:0] tmp_53_reg_5627;
reg   [0:0] tmp_66_reg_5642;
reg   [0:0] tmp_68_reg_5647;
reg   [0:0] tmp_55_reg_5662;
wire    ap_CS_fsm_state11;
reg   [0:0] tmp_57_reg_5667;
reg   [0:0] tmp_70_reg_5682;
reg   [0:0] tmp_72_reg_5687;
reg   [0:0] tmp_59_reg_5702;
wire    ap_CS_fsm_state12;
reg   [0:0] tmp_61_reg_5707;
reg   [0:0] tmp_74_reg_5722;
reg   [0:0] tmp_76_reg_5727;
reg   [0:0] tmp_63_reg_5742;
wire    ap_CS_fsm_state13;
reg   [0:0] tmp_65_reg_5747;
reg   [0:0] tmp_78_reg_5762;
reg   [0:0] tmp_80_reg_5767;
reg   [0:0] tmp_67_reg_5782;
wire    ap_CS_fsm_state14;
reg   [0:0] tmp_69_reg_5787;
reg   [0:0] tmp_82_reg_5802;
reg   [0:0] tmp_84_reg_5807;
reg   [0:0] tmp_71_reg_5822;
wire    ap_CS_fsm_state15;
reg   [0:0] tmp_73_reg_5827;
reg   [0:0] tmp_86_reg_5842;
reg   [0:0] tmp_88_reg_5847;
reg   [0:0] tmp_75_reg_5862;
wire    ap_CS_fsm_state16;
reg   [0:0] tmp_77_reg_5867;
reg   [0:0] tmp_90_reg_5882;
reg   [0:0] tmp_92_reg_5887;
reg   [0:0] tmp_79_reg_5902;
wire    ap_CS_fsm_state17;
reg   [0:0] tmp_81_reg_5907;
reg   [0:0] tmp_94_reg_5922;
reg   [0:0] tmp_96_reg_5927;
reg   [0:0] tmp_83_reg_5942;
wire    ap_CS_fsm_state18;
reg   [0:0] tmp_85_reg_5947;
reg   [0:0] tmp_98_reg_5962;
reg   [0:0] tmp_100_reg_5967;
reg   [0:0] tmp_87_reg_5982;
wire    ap_CS_fsm_state19;
reg   [0:0] tmp_89_reg_5987;
reg   [0:0] tmp_102_reg_6002;
reg   [0:0] tmp_104_reg_6007;
reg   [0:0] tmp_91_reg_6022;
wire    ap_CS_fsm_state20;
reg   [0:0] tmp_93_reg_6027;
reg   [0:0] tmp_106_reg_6042;
reg   [0:0] tmp_108_reg_6047;
reg   [0:0] tmp_95_reg_6062;
wire    ap_CS_fsm_state21;
reg   [0:0] tmp_97_reg_6067;
reg   [0:0] tmp_110_reg_6082;
reg   [0:0] tmp_112_reg_6087;
reg   [0:0] tmp_99_reg_6102;
wire    ap_CS_fsm_state22;
reg   [0:0] tmp_101_reg_6107;
reg   [0:0] tmp_114_reg_6122;
reg   [0:0] tmp_116_reg_6127;
reg   [0:0] tmp_103_reg_6142;
wire    ap_CS_fsm_state23;
reg   [0:0] tmp_105_reg_6147;
reg   [0:0] tmp_118_reg_6162;
reg   [0:0] tmp_120_reg_6167;
reg   [0:0] tmp_107_reg_6182;
wire    ap_CS_fsm_state24;
reg   [0:0] tmp_109_reg_6187;
reg   [0:0] tmp_122_reg_6202;
reg   [0:0] tmp_124_reg_6207;
reg   [0:0] tmp_111_reg_6222;
wire    ap_CS_fsm_state25;
reg   [0:0] tmp_113_reg_6227;
reg   [0:0] tmp_126_reg_6242;
reg   [0:0] tmp_128_reg_6247;
reg   [0:0] tmp_115_reg_6262;
wire    ap_CS_fsm_state26;
reg   [0:0] tmp_117_reg_6267;
reg   [0:0] tmp_130_reg_6282;
reg   [0:0] tmp_132_reg_6287;
reg   [0:0] tmp_119_reg_6302;
wire    ap_CS_fsm_state27;
reg   [0:0] tmp_121_reg_6307;
reg   [0:0] tmp_134_reg_6322;
reg   [0:0] tmp_136_reg_6327;
reg   [0:0] tmp_123_reg_6342;
wire    ap_CS_fsm_state28;
reg   [0:0] tmp_125_reg_6347;
reg   [0:0] tmp_138_reg_6362;
reg   [0:0] tmp_140_reg_6367;
reg   [0:0] tmp_127_reg_6382;
wire    ap_CS_fsm_state29;
reg   [0:0] tmp_129_reg_6387;
reg   [0:0] tmp_142_reg_6402;
reg   [0:0] tmp_144_reg_6407;
reg   [0:0] tmp_131_reg_6422;
wire    ap_CS_fsm_state30;
reg   [0:0] tmp_133_reg_6427;
reg   [0:0] tmp_146_reg_6442;
reg   [0:0] tmp_148_reg_6447;
reg   [0:0] tmp_135_reg_6462;
wire    ap_CS_fsm_state31;
reg   [0:0] tmp_137_reg_6467;
reg   [0:0] tmp_150_reg_6482;
reg   [0:0] tmp_152_reg_6487;
reg   [0:0] tmp_139_reg_6502;
wire    ap_CS_fsm_state32;
reg   [0:0] tmp_141_reg_6507;
reg   [0:0] tmp_154_reg_6522;
reg   [0:0] tmp_156_reg_6527;
reg   [63:0] W2_read_reg_6542;
wire    ap_CS_fsm_state33;
reg   [63:0] W1_read_reg_6548;
wire   [1:0] in_pos_fu_2066_p3;
reg   [1:0] in_pos_reg_6554;
wire   [1:0] in_pos_1_fu_2073_p3;
reg   [1:0] in_pos_1_reg_6560;
wire   [1:0] in_pos_2_fu_2080_p3;
reg   [1:0] in_pos_2_reg_6566;
wire   [1:0] in_pos_3_fu_2087_p3;
reg   [1:0] in_pos_3_reg_6572;
wire   [1:0] in_pos_4_fu_2094_p3;
reg   [1:0] in_pos_4_reg_6578;
wire   [1:0] in_pos_5_fu_2101_p3;
reg   [1:0] in_pos_5_reg_6584;
wire   [1:0] in_pos_6_fu_2108_p3;
reg   [1:0] in_pos_6_reg_6590;
wire   [1:0] in_pos_7_fu_2115_p3;
reg   [1:0] in_pos_7_reg_6596;
wire   [1:0] in_pos_8_fu_2122_p3;
reg   [1:0] in_pos_8_reg_6602;
wire   [1:0] in_pos_9_fu_2129_p3;
reg   [1:0] in_pos_9_reg_6608;
wire   [1:0] in_pos_10_fu_2136_p3;
reg   [1:0] in_pos_10_reg_6614;
wire   [1:0] in_pos_11_fu_2143_p3;
reg   [1:0] in_pos_11_reg_6620;
wire   [1:0] in_pos_12_fu_2150_p3;
reg   [1:0] in_pos_12_reg_6626;
wire   [1:0] in_pos_13_fu_2157_p3;
reg   [1:0] in_pos_13_reg_6632;
wire   [1:0] in_pos_14_fu_2164_p3;
reg   [1:0] in_pos_14_reg_6638;
wire   [1:0] in_pos_15_fu_2171_p3;
reg   [1:0] in_pos_15_reg_6644;
wire   [1:0] in_pos_16_fu_2178_p3;
reg   [1:0] in_pos_16_reg_6650;
wire   [1:0] in_pos_17_fu_2185_p3;
reg   [1:0] in_pos_17_reg_6656;
wire   [1:0] in_pos_18_fu_2192_p3;
reg   [1:0] in_pos_18_reg_6662;
wire   [1:0] in_pos_19_fu_2199_p3;
reg   [1:0] in_pos_19_reg_6668;
wire   [1:0] in_pos_20_fu_2206_p3;
reg   [1:0] in_pos_20_reg_6674;
wire   [1:0] in_pos_21_fu_2213_p3;
reg   [1:0] in_pos_21_reg_6680;
wire   [1:0] in_pos_22_fu_2220_p3;
reg   [1:0] in_pos_22_reg_6686;
wire   [1:0] in_pos_23_fu_2227_p3;
reg   [1:0] in_pos_23_reg_6692;
wire   [1:0] in_pos_24_fu_2234_p3;
reg   [1:0] in_pos_24_reg_6698;
wire   [1:0] in_pos_25_fu_2241_p3;
reg   [1:0] in_pos_25_reg_6704;
wire   [1:0] in_pos_26_fu_2248_p3;
reg   [1:0] in_pos_26_reg_6710;
wire   [1:0] in_pos_27_fu_2255_p3;
reg   [1:0] in_pos_27_reg_6716;
wire   [1:0] in_pos_28_fu_2262_p3;
reg   [1:0] in_pos_28_reg_6722;
wire   [1:0] in_pos_29_fu_2269_p3;
reg   [1:0] in_pos_29_reg_6728;
wire   [1:0] in_pos_30_fu_2276_p3;
reg   [1:0] in_pos_30_reg_6734;
wire   [1:0] in_pos_31_fu_2283_p3;
reg   [1:0] in_pos_31_reg_6740;
wire   [1:0] in_pos_32_fu_2290_p3;
reg   [1:0] in_pos_32_reg_6746;
wire   [1:0] in_pos_33_fu_2297_p3;
reg   [1:0] in_pos_33_reg_6752;
wire   [1:0] in_pos_34_fu_2304_p3;
reg   [1:0] in_pos_34_reg_6758;
wire   [1:0] in_pos_35_fu_2311_p3;
reg   [1:0] in_pos_35_reg_6764;
wire   [1:0] in_pos_36_fu_2318_p3;
reg   [1:0] in_pos_36_reg_6770;
wire   [1:0] in_pos_37_fu_2325_p3;
reg   [1:0] in_pos_37_reg_6776;
wire   [1:0] in_pos_38_fu_2332_p3;
reg   [1:0] in_pos_38_reg_6782;
wire   [1:0] in_pos_39_fu_2339_p3;
reg   [1:0] in_pos_39_reg_6788;
wire   [1:0] in_pos_40_fu_2346_p3;
reg   [1:0] in_pos_40_reg_6794;
wire   [1:0] in_pos_41_fu_2353_p3;
reg   [1:0] in_pos_41_reg_6800;
wire   [1:0] in_pos_42_fu_2360_p3;
reg   [1:0] in_pos_42_reg_6806;
wire   [1:0] in_pos_43_fu_2367_p3;
reg   [1:0] in_pos_43_reg_6812;
wire   [1:0] in_pos_44_fu_2374_p3;
reg   [1:0] in_pos_44_reg_6818;
wire   [1:0] in_pos_45_fu_2381_p3;
reg   [1:0] in_pos_45_reg_6824;
wire   [1:0] in_pos_46_fu_2388_p3;
reg   [1:0] in_pos_46_reg_6830;
wire   [1:0] in_pos_47_fu_2395_p3;
reg   [1:0] in_pos_47_reg_6836;
wire   [1:0] in_pos_48_fu_2402_p3;
reg   [1:0] in_pos_48_reg_6842;
wire   [1:0] in_pos_49_fu_2409_p3;
reg   [1:0] in_pos_49_reg_6848;
wire   [1:0] in_pos_50_fu_2416_p3;
reg   [1:0] in_pos_50_reg_6854;
wire   [1:0] in_pos_51_fu_2423_p3;
reg   [1:0] in_pos_51_reg_6860;
wire   [1:0] in_pos_52_fu_2430_p3;
reg   [1:0] in_pos_52_reg_6866;
wire   [1:0] in_pos_53_fu_2437_p3;
reg   [1:0] in_pos_53_reg_6872;
wire   [1:0] in_pos_54_fu_2444_p3;
reg   [1:0] in_pos_54_reg_6878;
reg   [0:0] tmp_143_reg_6884;
wire   [1:0] in_pos_55_fu_2451_p3;
reg   [1:0] in_pos_55_reg_6889;
reg   [0:0] tmp_145_reg_6895;
wire   [1:0] in_pos_56_fu_2458_p3;
reg   [1:0] in_pos_56_reg_6900;
wire   [1:0] in_pos_57_fu_2465_p3;
reg   [1:0] in_pos_57_reg_6911;
wire   [1:0] in_pos_58_fu_2472_p3;
reg   [1:0] in_pos_58_reg_6922;
wire   [1:0] in_pos_59_fu_2479_p3;
reg   [1:0] in_pos_59_reg_6928;
wire   [1:0] in_pos_60_fu_2486_p3;
reg   [1:0] in_pos_60_reg_6934;
wire   [1:0] in_pos_61_fu_2493_p3;
reg   [1:0] in_pos_61_reg_6940;
wire   [1:0] in_pos_62_fu_2500_p3;
reg   [1:0] in_pos_62_reg_6946;
wire   [1:0] in_pos_63_fu_2508_p3;
reg   [1:0] in_pos_63_reg_6952;
reg   [0:0] tmp_147_reg_6958;
wire    ap_CS_fsm_state34;
reg   [0:0] tmp_149_reg_6963;
reg   [0:0] tmp_151_reg_6978;
wire    ap_CS_fsm_state35;
reg   [0:0] tmp_153_reg_6983;
reg   [0:0] tmp_155_reg_6998;
wire    ap_CS_fsm_state36;
reg   [0:0] tmp_157_reg_7003;
wire   [1:0] in_neg_fu_2644_p3;
reg   [1:0] in_neg_reg_7114;
wire    ap_CS_fsm_state37;
wire   [1:0] in_neg_1_fu_2651_p3;
reg   [1:0] in_neg_1_reg_7119;
wire   [1:0] in_neg_2_fu_2658_p3;
reg   [1:0] in_neg_2_reg_7124;
wire   [1:0] in_neg_3_fu_2665_p3;
reg   [1:0] in_neg_3_reg_7129;
wire   [1:0] in_neg_4_fu_2672_p3;
reg   [1:0] in_neg_4_reg_7134;
wire   [1:0] in_neg_5_fu_2679_p3;
reg   [1:0] in_neg_5_reg_7139;
wire   [1:0] in_neg_6_fu_2686_p3;
reg   [1:0] in_neg_6_reg_7144;
wire   [1:0] in_neg_7_fu_2693_p3;
reg   [1:0] in_neg_7_reg_7149;
wire   [1:0] in_neg_8_fu_2700_p3;
reg   [1:0] in_neg_8_reg_7154;
wire   [1:0] in_neg_9_fu_2707_p3;
reg   [1:0] in_neg_9_reg_7159;
wire   [1:0] in_neg_10_fu_2714_p3;
reg   [1:0] in_neg_10_reg_7164;
wire   [1:0] in_neg_11_fu_2721_p3;
reg   [1:0] in_neg_11_reg_7169;
wire   [1:0] in_neg_12_fu_2728_p3;
reg   [1:0] in_neg_12_reg_7174;
wire   [1:0] in_neg_13_fu_2735_p3;
reg   [1:0] in_neg_13_reg_7179;
wire   [1:0] in_neg_14_fu_2742_p3;
reg   [1:0] in_neg_14_reg_7184;
wire   [1:0] in_neg_15_fu_2749_p3;
reg   [1:0] in_neg_15_reg_7189;
wire   [1:0] in_neg_16_fu_2756_p3;
reg   [1:0] in_neg_16_reg_7194;
wire   [1:0] in_neg_17_fu_2763_p3;
reg   [1:0] in_neg_17_reg_7199;
wire   [1:0] in_neg_18_fu_2770_p3;
reg   [1:0] in_neg_18_reg_7204;
wire   [1:0] in_neg_19_fu_2777_p3;
reg   [1:0] in_neg_19_reg_7209;
wire   [1:0] in_neg_20_fu_2784_p3;
reg   [1:0] in_neg_20_reg_7214;
wire   [1:0] in_neg_21_fu_2791_p3;
reg   [1:0] in_neg_21_reg_7219;
wire   [1:0] in_neg_22_fu_2798_p3;
reg   [1:0] in_neg_22_reg_7224;
wire   [1:0] in_neg_23_fu_2805_p3;
reg   [1:0] in_neg_23_reg_7229;
wire   [1:0] in_neg_24_fu_2812_p3;
reg   [1:0] in_neg_24_reg_7234;
wire   [1:0] in_neg_25_fu_2819_p3;
reg   [1:0] in_neg_25_reg_7239;
wire   [1:0] in_neg_26_fu_2826_p3;
reg   [1:0] in_neg_26_reg_7244;
wire   [1:0] in_neg_27_fu_2833_p3;
reg   [1:0] in_neg_27_reg_7249;
wire   [1:0] in_neg_28_fu_2840_p3;
reg   [1:0] in_neg_28_reg_7254;
wire   [1:0] in_neg_29_fu_2847_p3;
reg   [1:0] in_neg_29_reg_7259;
wire   [1:0] in_neg_30_fu_2854_p3;
reg   [1:0] in_neg_30_reg_7264;
wire   [1:0] in_neg_31_fu_2861_p3;
reg   [1:0] in_neg_31_reg_7269;
wire   [1:0] in_neg_32_fu_2868_p3;
reg   [1:0] in_neg_32_reg_7274;
wire   [1:0] in_neg_33_fu_2875_p3;
reg   [1:0] in_neg_33_reg_7279;
wire   [1:0] in_neg_34_fu_2882_p3;
reg   [1:0] in_neg_34_reg_7284;
wire   [1:0] in_neg_35_fu_2889_p3;
reg   [1:0] in_neg_35_reg_7289;
wire   [1:0] in_neg_36_fu_2896_p3;
reg   [1:0] in_neg_36_reg_7294;
wire   [1:0] in_neg_37_fu_2903_p3;
reg   [1:0] in_neg_37_reg_7299;
wire   [1:0] in_neg_38_fu_2910_p3;
reg   [1:0] in_neg_38_reg_7304;
wire   [1:0] in_neg_39_fu_2917_p3;
reg   [1:0] in_neg_39_reg_7309;
wire   [1:0] in_neg_40_fu_2924_p3;
reg   [1:0] in_neg_40_reg_7314;
wire   [1:0] in_neg_41_fu_2931_p3;
reg   [1:0] in_neg_41_reg_7319;
wire   [1:0] in_neg_42_fu_2938_p3;
reg   [1:0] in_neg_42_reg_7324;
wire   [1:0] in_neg_43_fu_2945_p3;
reg   [1:0] in_neg_43_reg_7329;
wire   [1:0] in_neg_44_fu_2952_p3;
reg   [1:0] in_neg_44_reg_7334;
wire   [1:0] in_neg_45_fu_2959_p3;
reg   [1:0] in_neg_45_reg_7339;
wire   [1:0] in_neg_46_fu_2966_p3;
reg   [1:0] in_neg_46_reg_7344;
wire   [1:0] in_neg_47_fu_2973_p3;
reg   [1:0] in_neg_47_reg_7349;
wire   [1:0] in_neg_48_fu_2980_p3;
reg   [1:0] in_neg_48_reg_7354;
wire   [1:0] in_neg_49_fu_2987_p3;
reg   [1:0] in_neg_49_reg_7359;
wire   [1:0] in_neg_50_fu_2994_p3;
reg   [1:0] in_neg_50_reg_7364;
wire   [1:0] in_neg_51_fu_3001_p3;
reg   [1:0] in_neg_51_reg_7369;
wire   [1:0] in_neg_52_fu_3008_p3;
reg   [1:0] in_neg_52_reg_7374;
wire   [1:0] in_neg_53_fu_3015_p3;
reg   [1:0] in_neg_53_reg_7379;
wire   [1:0] in_neg_54_fu_3022_p3;
reg   [1:0] in_neg_54_reg_7384;
wire   [1:0] in_neg_55_fu_3029_p3;
reg   [1:0] in_neg_55_reg_7389;
wire   [1:0] in_neg_56_fu_3036_p3;
reg   [1:0] in_neg_56_reg_7394;
wire   [1:0] in_neg_57_fu_3043_p3;
reg   [1:0] in_neg_57_reg_7399;
wire   [1:0] in_neg_58_fu_3050_p3;
reg   [1:0] in_neg_58_reg_7404;
wire   [1:0] in_neg_59_fu_3057_p3;
reg   [1:0] in_neg_59_reg_7409;
wire   [1:0] in_neg_60_fu_3064_p3;
reg   [1:0] in_neg_60_reg_7414;
wire   [1:0] in_neg_61_fu_3071_p3;
reg   [1:0] in_neg_61_reg_7419;
wire   [1:0] in_neg_62_fu_3078_p3;
reg   [1:0] in_neg_62_reg_7424;
wire   [1:0] in_neg_63_fu_3086_p3;
reg   [1:0] in_neg_63_reg_7429;
wire  signed [3:0] sext_ln24_fu_3094_p1;
wire    ap_CS_fsm_state39;
wire  signed [3:0] sext_ln24_6_fu_3097_p1;
wire  signed [3:0] sext_ln24_10_fu_3100_p1;
wire  signed [3:0] sext_ln24_14_fu_3103_p1;
wire  signed [3:0] sext_ln24_18_fu_3106_p1;
wire  signed [3:0] sext_ln24_22_fu_3109_p1;
wire  signed [3:0] sext_ln24_26_fu_3112_p1;
wire  signed [3:0] sext_ln24_30_fu_3115_p1;
wire  signed [3:0] sext_ln24_34_fu_3118_p1;
wire  signed [3:0] sext_ln24_38_fu_3121_p1;
wire  signed [3:0] sext_ln24_42_fu_3124_p1;
wire  signed [3:0] sext_ln24_46_fu_3127_p1;
wire  signed [3:0] sext_ln24_50_fu_3130_p1;
wire  signed [3:0] sext_ln24_54_fu_3133_p1;
wire  signed [3:0] sext_ln24_58_fu_3136_p1;
wire  signed [3:0] sext_ln24_62_fu_3139_p1;
wire  signed [3:0] sext_ln24_94_fu_3270_p1;
wire    ap_CS_fsm_state40;
wire  signed [3:0] sext_ln24_100_fu_3274_p1;
wire  signed [3:0] sext_ln24_104_fu_3278_p1;
wire  signed [3:0] sext_ln24_108_fu_3282_p1;
wire  signed [3:0] sext_ln24_112_fu_3286_p1;
wire  signed [3:0] sext_ln24_116_fu_3290_p1;
wire  signed [3:0] sext_ln24_120_fu_3294_p1;
wire  signed [3:0] sext_ln24_124_fu_3298_p1;
wire  signed [3:0] sext_ln24_128_fu_3302_p1;
wire  signed [3:0] sext_ln24_132_fu_3306_p1;
wire  signed [3:0] sext_ln24_136_fu_3310_p1;
wire  signed [3:0] sext_ln24_140_fu_3314_p1;
wire  signed [3:0] sext_ln24_144_fu_3318_p1;
wire  signed [3:0] sext_ln24_148_fu_3322_p1;
wire  signed [3:0] sext_ln24_152_fu_3326_p1;
wire  signed [3:0] sext_ln24_156_fu_3330_p1;
wire    ap_CS_fsm_state41;
wire   [6:0] add_ln24_6_fu_3574_p2;
reg   [6:0] add_ln24_6_reg_7802;
wire    ap_CS_fsm_state42;
wire   [6:0] add_ln24_13_fu_3612_p2;
reg   [6:0] add_ln24_13_reg_7807;
wire   [6:0] add_ln24_21_fu_3650_p2;
reg   [6:0] add_ln24_21_reg_7812;
wire   [6:0] add_ln24_28_fu_3688_p2;
reg   [6:0] add_ln24_28_reg_7817;
wire  signed [3:0] sext_ln24_196_fu_3905_p1;
wire  signed [3:0] sext_ln24_206_fu_3912_p1;
wire  signed [3:0] sext_ln24_222_fu_3919_p1;
wire  signed [3:0] sext_ln24_232_fu_3926_p1;
wire   [8:0] add_ln24_30_fu_3962_p2;
reg   [8:0] add_ln24_30_reg_7938;
wire    ap_CS_fsm_state43;
wire   [6:0] add_ln24_37_fu_4000_p2;
reg   [6:0] add_ln24_37_reg_7943;
wire   [6:0] add_ln24_44_fu_4038_p2;
reg   [6:0] add_ln24_44_reg_7948;
wire   [6:0] add_ln24_52_fu_4076_p2;
reg   [6:0] add_ln24_52_reg_7953;
wire   [6:0] add_ln24_59_fu_4114_p2;
reg   [6:0] add_ln24_59_reg_7958;
wire  signed [3:0] sext_ln24_188_fu_4123_p1;
wire  signed [3:0] sext_ln24_192_fu_4130_p1;
wire  signed [3:0] sext_ln24_200_fu_4137_p1;
wire  signed [3:0] sext_ln24_202_fu_4144_p1;
wire  signed [3:0] sext_ln24_214_fu_4151_p1;
wire  signed [3:0] sext_ln24_218_fu_4158_p1;
wire  signed [3:0] sext_ln24_226_fu_4165_p1;
wire  signed [3:0] sext_ln24_228_fu_4172_p1;
wire    ap_CS_fsm_state44;
reg   [6:0] tmp_162_reg_8067;
wire    ap_CS_fsm_state45;
wire  signed [4:0] grp_fu_4754_p3;
wire  signed [4:0] grp_fu_4762_p3;
wire  signed [4:0] grp_fu_4770_p3;
wire  signed [4:0] grp_fu_4778_p3;
wire   [0:0] icmp_ln158_fu_4365_p2;
reg   [0:0] icmp_ln158_reg_8124;
wire   [6:0] add_ln24_70_fu_4402_p2;
reg   [6:0] add_ln24_70_reg_8128;
wire    ap_CS_fsm_state46;
wire   [6:0] add_ln24_79_fu_4440_p2;
reg   [6:0] add_ln24_79_reg_8133;
wire   [0:0] icmp_ln159_fu_4460_p2;
reg   [0:0] icmp_ln159_reg_8138;
wire    ap_CS_fsm_state47;
wire    grp_forwardHidden_fu_1732_ap_start;
wire    grp_forwardHidden_fu_1732_ap_done;
wire    grp_forwardHidden_fu_1732_ap_idle;
wire    grp_forwardHidden_fu_1732_ap_ready;
reg   [1:0] grp_forwardHidden_fu_1732_input_0_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_1_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_2_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_3_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_4_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_5_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_6_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_7_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_8_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_9_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_10_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_11_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_12_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_13_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_14_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_15_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_16_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_17_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_18_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_19_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_20_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_21_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_22_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_23_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_24_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_25_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_26_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_27_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_28_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_29_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_30_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_31_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_32_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_33_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_34_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_35_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_36_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_37_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_38_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_39_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_40_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_41_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_42_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_43_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_44_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_45_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_46_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_47_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_48_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_49_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_50_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_51_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_52_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_53_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_54_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_55_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_56_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_57_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_58_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_59_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_60_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_61_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_62_val;
reg   [1:0] grp_forwardHidden_fu_1732_input_63_val;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_0;
wire    grp_forwardHidden_fu_1732_hidden_0_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_1;
wire    grp_forwardHidden_fu_1732_hidden_1_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_2;
wire    grp_forwardHidden_fu_1732_hidden_2_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_3;
wire    grp_forwardHidden_fu_1732_hidden_3_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_4;
wire    grp_forwardHidden_fu_1732_hidden_4_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_5;
wire    grp_forwardHidden_fu_1732_hidden_5_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_6;
wire    grp_forwardHidden_fu_1732_hidden_6_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_7;
wire    grp_forwardHidden_fu_1732_hidden_7_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_8;
wire    grp_forwardHidden_fu_1732_hidden_8_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_9;
wire    grp_forwardHidden_fu_1732_hidden_9_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_10;
wire    grp_forwardHidden_fu_1732_hidden_10_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_11;
wire    grp_forwardHidden_fu_1732_hidden_11_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_12;
wire    grp_forwardHidden_fu_1732_hidden_12_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_13;
wire    grp_forwardHidden_fu_1732_hidden_13_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_14;
wire    grp_forwardHidden_fu_1732_hidden_14_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_15;
wire    grp_forwardHidden_fu_1732_hidden_15_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_16;
wire    grp_forwardHidden_fu_1732_hidden_16_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_17;
wire    grp_forwardHidden_fu_1732_hidden_17_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_18;
wire    grp_forwardHidden_fu_1732_hidden_18_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_19;
wire    grp_forwardHidden_fu_1732_hidden_19_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_20;
wire    grp_forwardHidden_fu_1732_hidden_20_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_21;
wire    grp_forwardHidden_fu_1732_hidden_21_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_22;
wire    grp_forwardHidden_fu_1732_hidden_22_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_23;
wire    grp_forwardHidden_fu_1732_hidden_23_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_24;
wire    grp_forwardHidden_fu_1732_hidden_24_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_25;
wire    grp_forwardHidden_fu_1732_hidden_25_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_26;
wire    grp_forwardHidden_fu_1732_hidden_26_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_27;
wire    grp_forwardHidden_fu_1732_hidden_27_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_28;
wire    grp_forwardHidden_fu_1732_hidden_28_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_29;
wire    grp_forwardHidden_fu_1732_hidden_29_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_30;
wire    grp_forwardHidden_fu_1732_hidden_30_ap_vld;
wire   [1:0] grp_forwardHidden_fu_1732_hidden_31;
wire    grp_forwardHidden_fu_1732_hidden_31_ap_vld;
wire    grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWVALID;
wire   [63:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWADDR;
wire   [0:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWID;
wire   [31:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWLEN;
wire   [2:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWSIZE;
wire   [1:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWBURST;
wire   [1:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWLOCK;
wire   [3:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWCACHE;
wire   [2:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWPROT;
wire   [3:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWQOS;
wire   [3:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWREGION;
wire   [0:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWUSER;
wire    grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WVALID;
wire   [7:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WDATA;
wire   [0:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WSTRB;
wire    grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WLAST;
wire   [0:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WID;
wire   [0:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WUSER;
wire    grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARVALID;
wire   [63:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARADDR;
wire   [0:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARID;
wire   [31:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARLEN;
wire   [2:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARSIZE;
wire   [1:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARBURST;
wire   [1:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARLOCK;
wire   [3:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARCACHE;
wire   [2:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARPROT;
wire   [3:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARQOS;
wire   [3:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARREGION;
wire   [0:0] grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARUSER;
wire    grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_RREADY;
wire    grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_BREADY;
wire    grp_forwardOutput_fu_1835_ap_start;
wire    grp_forwardOutput_fu_1835_ap_done;
wire    grp_forwardOutput_fu_1835_ap_idle;
wire    grp_forwardOutput_fu_1835_ap_ready;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_0_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_1_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_2_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_3_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_4_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_5_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_6_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_7_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_8_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_9_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_10_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_11_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_12_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_13_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_14_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_15_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_16_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_17_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_18_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_19_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_20_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_21_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_22_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_23_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_24_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_25_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_26_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_27_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_28_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_29_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_30_val;
reg   [1:0] grp_forwardOutput_fu_1835_hidden_31_val;
wire   [1:0] grp_forwardOutput_fu_1835_output_0;
wire    grp_forwardOutput_fu_1835_output_0_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_1;
wire    grp_forwardOutput_fu_1835_output_1_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_2;
wire    grp_forwardOutput_fu_1835_output_2_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_3;
wire    grp_forwardOutput_fu_1835_output_3_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_4;
wire    grp_forwardOutput_fu_1835_output_4_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_5;
wire    grp_forwardOutput_fu_1835_output_5_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_6;
wire    grp_forwardOutput_fu_1835_output_6_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_7;
wire    grp_forwardOutput_fu_1835_output_7_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_8;
wire    grp_forwardOutput_fu_1835_output_8_ap_vld;
wire   [1:0] grp_forwardOutput_fu_1835_output_9;
wire    grp_forwardOutput_fu_1835_output_9_ap_vld;
wire    grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWVALID;
wire   [63:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWADDR;
wire   [0:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWID;
wire   [31:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWLEN;
wire   [2:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWSIZE;
wire   [1:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWBURST;
wire   [1:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWLOCK;
wire   [3:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWCACHE;
wire   [2:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWPROT;
wire   [3:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWQOS;
wire   [3:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWREGION;
wire   [0:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWUSER;
wire    grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WVALID;
wire   [7:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WDATA;
wire   [0:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WSTRB;
wire    grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WLAST;
wire   [0:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WID;
wire   [0:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WUSER;
wire    grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARVALID;
wire   [63:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARADDR;
wire   [0:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARID;
wire   [31:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARLEN;
wire   [2:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARSIZE;
wire   [1:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARBURST;
wire   [1:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARLOCK;
wire   [3:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARCACHE;
wire   [2:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARPROT;
wire   [3:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARQOS;
wire   [3:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARREGION;
wire   [0:0] grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARUSER;
wire    grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_RREADY;
wire    grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_BREADY;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_done;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_idle;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_ready;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWVALID;
wire   [63:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWADDR;
wire   [0:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWID;
wire   [31:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWLEN;
wire   [2:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWSIZE;
wire   [1:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWBURST;
wire   [1:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWLOCK;
wire   [3:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWCACHE;
wire   [2:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWPROT;
wire   [3:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWQOS;
wire   [3:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWREGION;
wire   [0:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWUSER;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WVALID;
wire   [7:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WDATA;
wire   [0:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WSTRB;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WLAST;
wire   [0:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WID;
wire   [0:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WUSER;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARVALID;
wire   [63:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARADDR;
wire   [0:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARID;
wire   [31:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARLEN;
wire   [2:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARSIZE;
wire   [1:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARBURST;
wire   [1:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARLOCK;
wire   [3:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARCACHE;
wire   [2:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARPROT;
wire   [3:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARQOS;
wire   [3:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARREGION;
wire   [0:0] grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARUSER;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_RREADY;
wire    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_BREADY;
wire    grp_updateOutput_fu_1975_ap_start;
wire    grp_updateOutput_fu_1975_ap_done;
wire    grp_updateOutput_fu_1975_ap_idle;
wire    grp_updateOutput_fu_1975_ap_ready;
wire    grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWVALID;
wire   [63:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWADDR;
wire   [0:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWID;
wire   [31:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWLEN;
wire   [2:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWSIZE;
wire   [1:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWBURST;
wire   [1:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWLOCK;
wire   [3:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWCACHE;
wire   [2:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWPROT;
wire   [3:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWQOS;
wire   [3:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWREGION;
wire   [0:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWUSER;
wire    grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WVALID;
wire   [7:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WDATA;
wire   [0:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WSTRB;
wire    grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WLAST;
wire   [0:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WID;
wire   [0:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WUSER;
wire    grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARVALID;
wire   [63:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARADDR;
wire   [0:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARID;
wire   [31:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARLEN;
wire   [2:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARSIZE;
wire   [1:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARBURST;
wire   [1:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARLOCK;
wire   [3:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARCACHE;
wire   [2:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARPROT;
wire   [3:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARQOS;
wire   [3:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARREGION;
wire   [0:0] grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARUSER;
wire    grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_RREADY;
wire    grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_BREADY;
reg    WEIGHTS_0_AWVALID;
wire    WEIGHTS_0_AWREADY;
reg   [63:0] WEIGHTS_0_AWADDR;
reg   [31:0] WEIGHTS_0_AWLEN;
reg    WEIGHTS_0_WVALID;
wire    WEIGHTS_0_WREADY;
reg   [7:0] WEIGHTS_0_WDATA;
reg   [0:0] WEIGHTS_0_WSTRB;
reg    WEIGHTS_0_ARVALID;
wire    WEIGHTS_0_ARREADY;
reg   [63:0] WEIGHTS_0_ARADDR;
reg   [31:0] WEIGHTS_0_ARLEN;
wire    WEIGHTS_0_RVALID;
reg    WEIGHTS_0_RREADY;
wire   [7:0] WEIGHTS_0_RDATA;
wire   [10:0] WEIGHTS_0_RFIFONUM;
wire    WEIGHTS_0_BVALID;
reg    WEIGHTS_0_BREADY;
reg    grp_forwardHidden_fu_1732_ap_start_reg;
wire    ap_CS_fsm_state38;
reg   [1:0] hidden_pos_fu_214;
reg   [1:0] hidden_neg_fu_342;
reg   [1:0] hidden_pos_1_fu_218;
reg   [1:0] hidden_neg_1_fu_346;
reg   [1:0] hidden_pos_2_fu_222;
reg   [1:0] hidden_neg_2_fu_350;
reg   [1:0] hidden_pos_3_fu_226;
reg   [1:0] hidden_neg_3_fu_354;
reg   [1:0] hidden_pos_4_fu_230;
reg   [1:0] hidden_neg_4_fu_358;
reg   [1:0] hidden_pos_5_fu_234;
reg   [1:0] hidden_neg_5_fu_362;
reg   [1:0] hidden_pos_6_fu_238;
reg   [1:0] hidden_neg_6_fu_366;
reg   [1:0] hidden_pos_7_fu_242;
reg   [1:0] hidden_neg_7_fu_370;
reg   [1:0] hidden_pos_8_fu_246;
reg   [1:0] hidden_neg_8_fu_374;
reg   [1:0] hidden_pos_9_fu_250;
reg   [1:0] hidden_neg_9_fu_378;
reg   [1:0] hidden_pos_10_fu_254;
reg   [1:0] hidden_neg_10_fu_382;
reg   [1:0] hidden_pos_11_fu_258;
reg   [1:0] hidden_neg_11_fu_386;
reg   [1:0] hidden_pos_12_fu_262;
reg   [1:0] hidden_neg_12_fu_390;
reg   [1:0] hidden_pos_13_fu_266;
reg   [1:0] hidden_neg_13_fu_394;
reg   [1:0] hidden_pos_14_fu_270;
reg   [1:0] hidden_neg_14_fu_398;
reg   [1:0] hidden_pos_15_fu_274;
reg   [1:0] hidden_neg_15_fu_402;
reg   [1:0] hidden_pos_16_fu_278;
reg   [1:0] hidden_neg_16_fu_406;
reg   [1:0] hidden_pos_17_fu_282;
reg   [1:0] hidden_neg_17_fu_410;
reg   [1:0] hidden_pos_18_fu_286;
reg   [1:0] hidden_neg_18_fu_414;
reg   [1:0] hidden_pos_19_fu_290;
reg   [1:0] hidden_neg_19_fu_418;
reg   [1:0] hidden_pos_20_fu_294;
reg   [1:0] hidden_neg_20_fu_422;
reg   [1:0] hidden_pos_21_fu_298;
reg   [1:0] hidden_neg_21_fu_426;
reg   [1:0] hidden_pos_22_fu_302;
reg   [1:0] hidden_neg_22_fu_430;
reg   [1:0] hidden_pos_23_fu_306;
reg   [1:0] hidden_neg_23_fu_434;
reg   [1:0] hidden_pos_24_fu_310;
reg   [1:0] hidden_neg_24_fu_438;
reg   [1:0] hidden_pos_25_fu_314;
reg   [1:0] hidden_neg_25_fu_442;
reg   [1:0] hidden_pos_26_fu_318;
reg   [1:0] hidden_neg_26_fu_446;
reg   [1:0] hidden_pos_27_fu_322;
reg   [1:0] hidden_neg_27_fu_450;
reg   [1:0] hidden_pos_28_fu_326;
reg   [1:0] hidden_neg_28_fu_454;
reg   [1:0] hidden_pos_29_fu_330;
reg   [1:0] hidden_neg_29_fu_458;
reg   [1:0] hidden_pos_30_fu_334;
reg   [1:0] hidden_neg_30_fu_462;
reg   [1:0] hidden_pos_31_fu_338;
reg   [1:0] hidden_neg_31_fu_466;
reg    grp_forwardOutput_fu_1835_ap_start_reg;
reg   [1:0] out_pos_fu_470;
reg   [1:0] out_neg_fu_510;
reg   [1:0] out_pos_1_fu_474;
reg   [1:0] out_neg_1_fu_514;
reg   [1:0] out_pos_2_fu_478;
reg   [1:0] out_neg_2_fu_518;
reg   [1:0] out_pos_3_fu_482;
reg   [1:0] out_neg_3_fu_522;
reg   [1:0] out_pos_4_fu_486;
reg   [1:0] out_neg_4_fu_526;
reg   [1:0] out_pos_5_fu_490;
reg   [1:0] out_neg_5_fu_530;
reg   [1:0] out_pos_6_fu_494;
reg   [1:0] out_neg_6_fu_534;
reg   [1:0] out_pos_7_fu_498;
reg   [1:0] out_neg_7_fu_538;
reg   [1:0] out_pos_8_fu_502;
reg   [1:0] out_neg_8_fu_542;
reg   [1:0] out_pos_9_fu_506;
reg   [1:0] out_neg_9_fu_546;
reg    grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start_reg;
reg    grp_updateOutput_fu_1975_ap_start_reg;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
reg    img_pos_ce1_local;
reg   [5:0] img_pos_address1_local;
reg    img_pos_ce0_local;
reg   [5:0] img_pos_address0_local;
reg    img_neg_ce1_local;
reg   [5:0] img_neg_address1_local;
reg    img_neg_ce0_local;
reg   [5:0] img_neg_address0_local;
wire  signed [1:0] sext_ln24_fu_3094_p0;
wire  signed [1:0] sext_ln24_6_fu_3097_p0;
wire  signed [1:0] sext_ln24_10_fu_3100_p0;
wire  signed [1:0] sext_ln24_14_fu_3103_p0;
wire  signed [1:0] sext_ln24_18_fu_3106_p0;
wire  signed [1:0] sext_ln24_22_fu_3109_p0;
wire  signed [1:0] sext_ln24_26_fu_3112_p0;
wire  signed [1:0] sext_ln24_30_fu_3115_p0;
wire  signed [1:0] sext_ln24_34_fu_3118_p0;
wire  signed [1:0] sext_ln24_38_fu_3121_p0;
wire  signed [1:0] sext_ln24_42_fu_3124_p0;
wire  signed [1:0] sext_ln24_46_fu_3127_p0;
wire  signed [1:0] sext_ln24_50_fu_3130_p0;
wire  signed [1:0] sext_ln24_54_fu_3133_p0;
wire  signed [1:0] sext_ln24_58_fu_3136_p0;
wire  signed [1:0] sext_ln24_62_fu_3139_p0;
wire  signed [1:0] sext_ln24_94_fu_3270_p0;
wire  signed [1:0] sext_ln24_100_fu_3274_p0;
wire  signed [1:0] sext_ln24_104_fu_3278_p0;
wire  signed [1:0] sext_ln24_108_fu_3282_p0;
wire  signed [1:0] sext_ln24_112_fu_3286_p0;
wire  signed [1:0] sext_ln24_116_fu_3290_p0;
wire  signed [1:0] sext_ln24_120_fu_3294_p0;
wire  signed [1:0] sext_ln24_124_fu_3298_p0;
wire  signed [1:0] sext_ln24_128_fu_3302_p0;
wire  signed [1:0] sext_ln24_132_fu_3306_p0;
wire  signed [1:0] sext_ln24_136_fu_3310_p0;
wire  signed [1:0] sext_ln24_140_fu_3314_p0;
wire  signed [1:0] sext_ln24_144_fu_3318_p0;
wire  signed [1:0] sext_ln24_148_fu_3322_p0;
wire  signed [1:0] sext_ln24_152_fu_3326_p0;
wire  signed [1:0] sext_ln24_156_fu_3330_p0;
wire  signed [1:0] sext_ln24_2_fu_3334_p0;
wire  signed [1:0] mul_ln24_1_fu_3337_p0;
wire  signed [3:0] sext_ln24_2_fu_3334_p1;
wire  signed [1:0] mul_ln24_1_fu_3337_p1;
wire  signed [3:0] mul_ln24_1_fu_3337_p2;
wire  signed [1:0] sext_ln24_4_fu_3347_p0;
wire  signed [1:0] mul_ln24_2_fu_3350_p0;
wire  signed [3:0] sext_ln24_4_fu_3347_p1;
wire  signed [1:0] mul_ln24_2_fu_3350_p1;
wire  signed [3:0] mul_ln24_2_fu_3350_p2;
wire  signed [1:0] sext_ln24_8_fu_3360_p0;
wire  signed [1:0] mul_ln24_4_fu_3363_p0;
wire  signed [3:0] sext_ln24_8_fu_3360_p1;
wire  signed [1:0] mul_ln24_4_fu_3363_p1;
wire  signed [3:0] mul_ln24_4_fu_3363_p2;
wire  signed [1:0] sext_ln24_12_fu_3373_p0;
wire  signed [1:0] mul_ln24_6_fu_3376_p0;
wire  signed [3:0] sext_ln24_12_fu_3373_p1;
wire  signed [1:0] mul_ln24_6_fu_3376_p1;
wire  signed [3:0] mul_ln24_6_fu_3376_p2;
wire  signed [1:0] sext_ln24_16_fu_3386_p0;
wire  signed [1:0] mul_ln24_8_fu_3389_p0;
wire  signed [3:0] sext_ln24_16_fu_3386_p1;
wire  signed [1:0] mul_ln24_8_fu_3389_p1;
wire  signed [3:0] mul_ln24_8_fu_3389_p2;
wire  signed [1:0] sext_ln24_20_fu_3399_p0;
wire  signed [1:0] mul_ln24_10_fu_3402_p0;
wire  signed [3:0] sext_ln24_20_fu_3399_p1;
wire  signed [1:0] mul_ln24_10_fu_3402_p1;
wire  signed [3:0] mul_ln24_10_fu_3402_p2;
wire  signed [1:0] sext_ln24_24_fu_3412_p0;
wire  signed [1:0] mul_ln24_12_fu_3415_p0;
wire  signed [3:0] sext_ln24_24_fu_3412_p1;
wire  signed [1:0] mul_ln24_12_fu_3415_p1;
wire  signed [3:0] mul_ln24_12_fu_3415_p2;
wire  signed [1:0] sext_ln24_28_fu_3425_p0;
wire  signed [1:0] mul_ln24_14_fu_3428_p0;
wire  signed [3:0] sext_ln24_28_fu_3425_p1;
wire  signed [1:0] mul_ln24_14_fu_3428_p1;
wire  signed [3:0] mul_ln24_14_fu_3428_p2;
wire  signed [1:0] sext_ln24_32_fu_3438_p0;
wire  signed [1:0] mul_ln24_16_fu_3441_p0;
wire  signed [3:0] sext_ln24_32_fu_3438_p1;
wire  signed [1:0] mul_ln24_16_fu_3441_p1;
wire  signed [3:0] mul_ln24_16_fu_3441_p2;
wire  signed [1:0] sext_ln24_36_fu_3451_p0;
wire  signed [1:0] mul_ln24_18_fu_3454_p0;
wire  signed [3:0] sext_ln24_36_fu_3451_p1;
wire  signed [1:0] mul_ln24_18_fu_3454_p1;
wire  signed [3:0] mul_ln24_18_fu_3454_p2;
wire  signed [1:0] sext_ln24_40_fu_3464_p0;
wire  signed [1:0] mul_ln24_20_fu_3467_p0;
wire  signed [3:0] sext_ln24_40_fu_3464_p1;
wire  signed [1:0] mul_ln24_20_fu_3467_p1;
wire  signed [3:0] mul_ln24_20_fu_3467_p2;
wire  signed [1:0] sext_ln24_44_fu_3477_p0;
wire  signed [1:0] mul_ln24_22_fu_3480_p0;
wire  signed [3:0] sext_ln24_44_fu_3477_p1;
wire  signed [1:0] mul_ln24_22_fu_3480_p1;
wire  signed [3:0] mul_ln24_22_fu_3480_p2;
wire  signed [1:0] sext_ln24_48_fu_3490_p0;
wire  signed [1:0] mul_ln24_24_fu_3493_p0;
wire  signed [3:0] sext_ln24_48_fu_3490_p1;
wire  signed [1:0] mul_ln24_24_fu_3493_p1;
wire  signed [3:0] mul_ln24_24_fu_3493_p2;
wire  signed [1:0] sext_ln24_52_fu_3503_p0;
wire  signed [1:0] mul_ln24_26_fu_3506_p0;
wire  signed [3:0] sext_ln24_52_fu_3503_p1;
wire  signed [1:0] mul_ln24_26_fu_3506_p1;
wire  signed [3:0] mul_ln24_26_fu_3506_p2;
wire  signed [1:0] sext_ln24_56_fu_3516_p0;
wire  signed [1:0] mul_ln24_28_fu_3519_p0;
wire  signed [3:0] sext_ln24_56_fu_3516_p1;
wire  signed [1:0] mul_ln24_28_fu_3519_p1;
wire  signed [3:0] mul_ln24_28_fu_3519_p2;
wire  signed [1:0] sext_ln24_60_fu_3529_p0;
wire  signed [1:0] mul_ln24_30_fu_3532_p0;
wire  signed [3:0] sext_ln24_60_fu_3529_p1;
wire  signed [1:0] mul_ln24_30_fu_3532_p1;
wire  signed [3:0] mul_ln24_30_fu_3532_p2;
wire  signed [4:0] grp_fu_4466_p3;
wire  signed [4:0] grp_fu_4475_p3;
wire  signed [5:0] sext_ln24_65_fu_3545_p1;
wire  signed [5:0] sext_ln24_64_fu_3542_p1;
wire   [5:0] add_ln24_2_fu_3548_p2;
wire  signed [4:0] grp_fu_4484_p3;
wire  signed [4:0] grp_fu_4493_p3;
wire  signed [5:0] sext_ln24_68_fu_3561_p1;
wire  signed [5:0] sext_ln24_67_fu_3558_p1;
wire   [5:0] add_ln24_5_fu_3564_p2;
wire  signed [6:0] sext_ln24_69_fu_3570_p1;
wire  signed [6:0] sext_ln24_66_fu_3554_p1;
wire  signed [4:0] grp_fu_4502_p3;
wire  signed [4:0] grp_fu_4511_p3;
wire  signed [5:0] sext_ln24_72_fu_3583_p1;
wire  signed [5:0] sext_ln24_71_fu_3580_p1;
wire   [5:0] add_ln24_9_fu_3586_p2;
wire  signed [4:0] grp_fu_4520_p3;
wire  signed [4:0] grp_fu_4529_p3;
wire  signed [5:0] sext_ln24_75_fu_3599_p1;
wire  signed [5:0] sext_ln24_74_fu_3596_p1;
wire   [5:0] add_ln24_12_fu_3602_p2;
wire  signed [6:0] sext_ln24_76_fu_3608_p1;
wire  signed [6:0] sext_ln24_73_fu_3592_p1;
wire  signed [4:0] grp_fu_4538_p3;
wire  signed [4:0] grp_fu_4547_p3;
wire  signed [5:0] sext_ln24_80_fu_3621_p1;
wire  signed [5:0] sext_ln24_79_fu_3618_p1;
wire   [5:0] add_ln24_17_fu_3624_p2;
wire  signed [4:0] grp_fu_4556_p3;
wire  signed [4:0] grp_fu_4565_p3;
wire  signed [5:0] sext_ln24_83_fu_3637_p1;
wire  signed [5:0] sext_ln24_82_fu_3634_p1;
wire   [5:0] add_ln24_20_fu_3640_p2;
wire  signed [6:0] sext_ln24_84_fu_3646_p1;
wire  signed [6:0] sext_ln24_81_fu_3630_p1;
wire  signed [4:0] grp_fu_4574_p3;
wire  signed [4:0] grp_fu_4583_p3;
wire  signed [5:0] sext_ln24_87_fu_3659_p1;
wire  signed [5:0] sext_ln24_86_fu_3656_p1;
wire   [5:0] add_ln24_24_fu_3662_p2;
wire  signed [4:0] grp_fu_4592_p3;
wire  signed [4:0] grp_fu_4601_p3;
wire  signed [5:0] sext_ln24_90_fu_3675_p1;
wire  signed [5:0] sext_ln24_89_fu_3672_p1;
wire   [5:0] add_ln24_27_fu_3678_p2;
wire  signed [6:0] sext_ln24_91_fu_3684_p1;
wire  signed [6:0] sext_ln24_88_fu_3668_p1;
wire  signed [1:0] sext_ln24_96_fu_3694_p0;
wire  signed [1:0] mul_ln24_32_fu_3697_p0;
wire  signed [3:0] sext_ln24_96_fu_3694_p1;
wire  signed [1:0] mul_ln24_32_fu_3697_p1;
wire  signed [3:0] mul_ln24_32_fu_3697_p2;
wire  signed [1:0] sext_ln24_98_fu_3707_p0;
wire  signed [1:0] mul_ln24_33_fu_3710_p0;
wire  signed [3:0] sext_ln24_98_fu_3707_p1;
wire  signed [1:0] mul_ln24_33_fu_3710_p1;
wire  signed [3:0] mul_ln24_33_fu_3710_p2;
wire  signed [1:0] sext_ln24_102_fu_3720_p0;
wire  signed [1:0] mul_ln24_35_fu_3723_p0;
wire  signed [3:0] sext_ln24_102_fu_3720_p1;
wire  signed [1:0] mul_ln24_35_fu_3723_p1;
wire  signed [3:0] mul_ln24_35_fu_3723_p2;
wire  signed [1:0] sext_ln24_106_fu_3733_p0;
wire  signed [1:0] mul_ln24_37_fu_3736_p0;
wire  signed [3:0] sext_ln24_106_fu_3733_p1;
wire  signed [1:0] mul_ln24_37_fu_3736_p1;
wire  signed [3:0] mul_ln24_37_fu_3736_p2;
wire  signed [1:0] sext_ln24_110_fu_3746_p0;
wire  signed [1:0] mul_ln24_39_fu_3749_p0;
wire  signed [3:0] sext_ln24_110_fu_3746_p1;
wire  signed [1:0] mul_ln24_39_fu_3749_p1;
wire  signed [3:0] mul_ln24_39_fu_3749_p2;
wire  signed [1:0] sext_ln24_114_fu_3759_p0;
wire  signed [1:0] mul_ln24_41_fu_3762_p0;
wire  signed [3:0] sext_ln24_114_fu_3759_p1;
wire  signed [1:0] mul_ln24_41_fu_3762_p1;
wire  signed [3:0] mul_ln24_41_fu_3762_p2;
wire  signed [1:0] sext_ln24_118_fu_3772_p0;
wire  signed [1:0] mul_ln24_43_fu_3775_p0;
wire  signed [3:0] sext_ln24_118_fu_3772_p1;
wire  signed [1:0] mul_ln24_43_fu_3775_p1;
wire  signed [3:0] mul_ln24_43_fu_3775_p2;
wire  signed [1:0] sext_ln24_122_fu_3785_p0;
wire  signed [1:0] mul_ln24_45_fu_3788_p0;
wire  signed [3:0] sext_ln24_122_fu_3785_p1;
wire  signed [1:0] mul_ln24_45_fu_3788_p1;
wire  signed [3:0] mul_ln24_45_fu_3788_p2;
wire  signed [1:0] sext_ln24_126_fu_3798_p0;
wire  signed [1:0] mul_ln24_47_fu_3801_p0;
wire  signed [3:0] sext_ln24_126_fu_3798_p1;
wire  signed [1:0] mul_ln24_47_fu_3801_p1;
wire  signed [3:0] mul_ln24_47_fu_3801_p2;
wire  signed [1:0] sext_ln24_130_fu_3811_p0;
wire  signed [1:0] mul_ln24_49_fu_3814_p0;
wire  signed [3:0] sext_ln24_130_fu_3811_p1;
wire  signed [1:0] mul_ln24_49_fu_3814_p1;
wire  signed [3:0] mul_ln24_49_fu_3814_p2;
wire  signed [1:0] sext_ln24_134_fu_3824_p0;
wire  signed [1:0] mul_ln24_51_fu_3827_p0;
wire  signed [3:0] sext_ln24_134_fu_3824_p1;
wire  signed [1:0] mul_ln24_51_fu_3827_p1;
wire  signed [3:0] mul_ln24_51_fu_3827_p2;
wire  signed [1:0] sext_ln24_138_fu_3837_p0;
wire  signed [1:0] mul_ln24_53_fu_3840_p0;
wire  signed [3:0] sext_ln24_138_fu_3837_p1;
wire  signed [1:0] mul_ln24_53_fu_3840_p1;
wire  signed [3:0] mul_ln24_53_fu_3840_p2;
wire  signed [1:0] sext_ln24_142_fu_3850_p0;
wire  signed [1:0] mul_ln24_55_fu_3853_p0;
wire  signed [3:0] sext_ln24_142_fu_3850_p1;
wire  signed [1:0] mul_ln24_55_fu_3853_p1;
wire  signed [3:0] mul_ln24_55_fu_3853_p2;
wire  signed [1:0] sext_ln24_146_fu_3863_p0;
wire  signed [1:0] mul_ln24_57_fu_3866_p0;
wire  signed [3:0] sext_ln24_146_fu_3863_p1;
wire  signed [1:0] mul_ln24_57_fu_3866_p1;
wire  signed [3:0] mul_ln24_57_fu_3866_p2;
wire  signed [1:0] sext_ln24_150_fu_3876_p0;
wire  signed [1:0] mul_ln24_59_fu_3879_p0;
wire  signed [3:0] sext_ln24_150_fu_3876_p1;
wire  signed [1:0] mul_ln24_59_fu_3879_p1;
wire  signed [3:0] mul_ln24_59_fu_3879_p2;
wire  signed [1:0] sext_ln24_154_fu_3889_p0;
wire  signed [1:0] mul_ln24_61_fu_3892_p0;
wire  signed [3:0] sext_ln24_154_fu_3889_p1;
wire  signed [1:0] mul_ln24_61_fu_3892_p1;
wire  signed [3:0] mul_ln24_61_fu_3892_p2;
wire  signed [1:0] sext_ln24_196_fu_3905_p0;
wire  signed [1:0] sext_ln24_206_fu_3912_p0;
wire  signed [1:0] sext_ln24_222_fu_3919_p0;
wire  signed [1:0] sext_ln24_232_fu_3926_p0;
wire  signed [7:0] sext_ln24_77_fu_3933_p1;
wire  signed [7:0] sext_ln24_70_fu_3930_p1;
wire   [7:0] add_ln24_14_fu_3936_p2;
wire  signed [7:0] sext_ln24_92_fu_3949_p1;
wire  signed [7:0] sext_ln24_85_fu_3946_p1;
wire   [7:0] add_ln24_29_fu_3952_p2;
wire  signed [8:0] sext_ln24_93_fu_3958_p1;
wire  signed [8:0] sext_ln24_78_fu_3942_p1;
wire  signed [4:0] grp_fu_4610_p3;
wire  signed [4:0] grp_fu_4619_p3;
wire  signed [5:0] sext_ln24_159_fu_3971_p1;
wire  signed [5:0] sext_ln24_158_fu_3968_p1;
wire   [5:0] add_ln24_33_fu_3974_p2;
wire  signed [4:0] grp_fu_4628_p3;
wire  signed [4:0] grp_fu_4637_p3;
wire  signed [5:0] sext_ln24_162_fu_3987_p1;
wire  signed [5:0] sext_ln24_161_fu_3984_p1;
wire   [5:0] add_ln24_36_fu_3990_p2;
wire  signed [6:0] sext_ln24_163_fu_3996_p1;
wire  signed [6:0] sext_ln24_160_fu_3980_p1;
wire  signed [4:0] grp_fu_4646_p3;
wire  signed [4:0] grp_fu_4655_p3;
wire  signed [5:0] sext_ln24_166_fu_4009_p1;
wire  signed [5:0] sext_ln24_165_fu_4006_p1;
wire   [5:0] add_ln24_40_fu_4012_p2;
wire  signed [4:0] grp_fu_4664_p3;
wire  signed [4:0] grp_fu_4673_p3;
wire  signed [5:0] sext_ln24_169_fu_4025_p1;
wire  signed [5:0] sext_ln24_168_fu_4022_p1;
wire   [5:0] add_ln24_43_fu_4028_p2;
wire  signed [6:0] sext_ln24_170_fu_4034_p1;
wire  signed [6:0] sext_ln24_167_fu_4018_p1;
wire  signed [4:0] grp_fu_4682_p3;
wire  signed [4:0] grp_fu_4691_p3;
wire  signed [5:0] sext_ln24_174_fu_4047_p1;
wire  signed [5:0] sext_ln24_173_fu_4044_p1;
wire   [5:0] add_ln24_48_fu_4050_p2;
wire  signed [4:0] grp_fu_4700_p3;
wire  signed [4:0] grp_fu_4709_p3;
wire  signed [5:0] sext_ln24_177_fu_4063_p1;
wire  signed [5:0] sext_ln24_176_fu_4060_p1;
wire   [5:0] add_ln24_51_fu_4066_p2;
wire  signed [6:0] sext_ln24_178_fu_4072_p1;
wire  signed [6:0] sext_ln24_175_fu_4056_p1;
wire  signed [4:0] grp_fu_4718_p3;
wire  signed [4:0] grp_fu_4727_p3;
wire  signed [5:0] sext_ln24_181_fu_4085_p1;
wire  signed [5:0] sext_ln24_180_fu_4082_p1;
wire   [5:0] add_ln24_55_fu_4088_p2;
wire  signed [4:0] grp_fu_4736_p3;
wire  signed [4:0] grp_fu_4745_p3;
wire  signed [5:0] sext_ln24_184_fu_4101_p1;
wire  signed [5:0] sext_ln24_183_fu_4098_p1;
wire   [5:0] add_ln24_58_fu_4104_p2;
wire  signed [6:0] sext_ln24_185_fu_4110_p1;
wire  signed [6:0] sext_ln24_182_fu_4094_p1;
wire  signed [1:0] sext_ln24_188_fu_4123_p0;
wire  signed [1:0] sext_ln24_192_fu_4130_p0;
wire  signed [1:0] sext_ln24_200_fu_4137_p0;
wire  signed [1:0] sext_ln24_202_fu_4144_p0;
wire  signed [1:0] sext_ln24_214_fu_4151_p0;
wire  signed [1:0] sext_ln24_218_fu_4158_p0;
wire  signed [1:0] sext_ln24_226_fu_4165_p0;
wire  signed [1:0] sext_ln24_228_fu_4172_p0;
wire  signed [7:0] sext_ln24_171_fu_4179_p1;
wire  signed [7:0] sext_ln24_164_fu_4176_p1;
wire   [7:0] add_ln24_45_fu_4182_p2;
wire  signed [7:0] sext_ln24_186_fu_4195_p1;
wire  signed [7:0] sext_ln24_179_fu_4192_p1;
wire   [7:0] add_ln24_60_fu_4198_p2;
wire  signed [8:0] sext_ln24_187_fu_4204_p1;
wire  signed [8:0] sext_ln24_172_fu_4188_p1;
wire  signed [1:0] sext_ln24_194_fu_4217_p0;
wire  signed [1:0] mul_ln24_65_fu_4221_p0;
wire  signed [3:0] sext_ln24_194_fu_4217_p1;
wire  signed [1:0] mul_ln24_65_fu_4221_p1;
wire  signed [3:0] mul_ln24_65_fu_4221_p2;
wire  signed [1:0] sext_ln24_204_fu_4234_p0;
wire  signed [1:0] mul_ln24_70_fu_4238_p0;
wire  signed [3:0] sext_ln24_204_fu_4234_p1;
wire  signed [1:0] mul_ln24_70_fu_4238_p1;
wire  signed [3:0] mul_ln24_70_fu_4238_p2;
wire  signed [1:0] sext_ln24_220_fu_4251_p0;
wire  signed [1:0] mul_ln24_74_fu_4255_p0;
wire  signed [3:0] sext_ln24_220_fu_4251_p1;
wire  signed [1:0] mul_ln24_74_fu_4255_p1;
wire  signed [3:0] mul_ln24_74_fu_4255_p2;
wire  signed [1:0] sext_ln24_230_fu_4268_p0;
wire  signed [1:0] mul_ln24_79_fu_4272_p0;
wire  signed [3:0] sext_ln24_230_fu_4268_p1;
wire  signed [1:0] mul_ln24_79_fu_4272_p1;
wire  signed [3:0] mul_ln24_79_fu_4272_p2;
wire   [8:0] add_ln24_61_fu_4208_p2;
wire   [8:0] sub_ln158_fu_4282_p2;
wire  signed [1:0] sext_ln24_190_fu_4300_p0;
wire  signed [1:0] mul_ln24_63_fu_4304_p0;
wire  signed [3:0] sext_ln24_190_fu_4300_p1;
wire  signed [1:0] mul_ln24_63_fu_4304_p1;
wire  signed [3:0] mul_ln24_63_fu_4304_p2;
wire  signed [1:0] sext_ln24_198_fu_4317_p0;
wire  signed [1:0] mul_ln24_67_fu_4321_p0;
wire  signed [3:0] sext_ln24_198_fu_4317_p1;
wire  signed [1:0] mul_ln24_67_fu_4321_p1;
wire  signed [3:0] mul_ln24_67_fu_4321_p2;
wire  signed [1:0] sext_ln24_216_fu_4334_p0;
wire  signed [1:0] mul_ln24_72_fu_4338_p0;
wire  signed [3:0] sext_ln24_216_fu_4334_p1;
wire  signed [1:0] mul_ln24_72_fu_4338_p1;
wire  signed [3:0] mul_ln24_72_fu_4338_p2;
wire  signed [1:0] sext_ln24_224_fu_4351_p0;
wire  signed [1:0] mul_ln24_76_fu_4355_p0;
wire  signed [3:0] sext_ln24_224_fu_4351_p1;
wire  signed [1:0] mul_ln24_76_fu_4355_p1;
wire  signed [3:0] mul_ln24_76_fu_4355_p2;
wire  signed [4:0] grp_fu_4786_p3;
wire  signed [4:0] grp_fu_4795_p3;
wire  signed [5:0] sext_ln24_209_fu_4373_p1;
wire  signed [5:0] sext_ln24_208_fu_4370_p1;
wire   [5:0] add_ln24_65_fu_4376_p2;
wire  signed [4:0] grp_fu_4804_p3;
wire  signed [4:0] grp_fu_4813_p3;
wire  signed [5:0] sext_ln24_212_fu_4389_p1;
wire  signed [5:0] sext_ln24_211_fu_4386_p1;
wire   [5:0] add_ln24_69_fu_4392_p2;
wire  signed [6:0] sext_ln24_213_fu_4398_p1;
wire  signed [6:0] sext_ln24_210_fu_4382_p1;
wire  signed [4:0] grp_fu_4822_p3;
wire  signed [4:0] grp_fu_4831_p3;
wire  signed [5:0] sext_ln24_235_fu_4411_p1;
wire  signed [5:0] sext_ln24_234_fu_4408_p1;
wire   [5:0] add_ln24_74_fu_4414_p2;
wire  signed [4:0] grp_fu_4840_p3;
wire  signed [4:0] grp_fu_4849_p3;
wire  signed [5:0] sext_ln24_238_fu_4427_p1;
wire  signed [5:0] sext_ln24_237_fu_4424_p1;
wire   [5:0] add_ln24_78_fu_4430_p2;
wire  signed [6:0] sext_ln24_239_fu_4436_p1;
wire  signed [6:0] sext_ln24_236_fu_4420_p1;
wire   [6:0] sub_ln159_fu_4446_p2;
wire   [4:0] tmp_163_fu_4450_p4;
wire  signed [1:0] grp_fu_4466_p0;
wire  signed [1:0] grp_fu_4466_p1;
wire  signed [1:0] grp_fu_4475_p0;
wire  signed [1:0] grp_fu_4475_p1;
wire  signed [1:0] grp_fu_4484_p0;
wire  signed [1:0] grp_fu_4484_p1;
wire  signed [1:0] grp_fu_4493_p0;
wire  signed [1:0] grp_fu_4493_p1;
wire  signed [1:0] grp_fu_4502_p0;
wire  signed [1:0] grp_fu_4502_p1;
wire  signed [1:0] grp_fu_4511_p0;
wire  signed [1:0] grp_fu_4511_p1;
wire  signed [1:0] grp_fu_4520_p0;
wire  signed [1:0] grp_fu_4520_p1;
wire  signed [1:0] grp_fu_4529_p0;
wire  signed [1:0] grp_fu_4529_p1;
wire  signed [1:0] grp_fu_4538_p0;
wire  signed [1:0] grp_fu_4538_p1;
wire  signed [1:0] grp_fu_4547_p0;
wire  signed [1:0] grp_fu_4547_p1;
wire  signed [1:0] grp_fu_4556_p0;
wire  signed [1:0] grp_fu_4556_p1;
wire  signed [1:0] grp_fu_4565_p0;
wire  signed [1:0] grp_fu_4565_p1;
wire  signed [1:0] grp_fu_4574_p0;
wire  signed [1:0] grp_fu_4574_p1;
wire  signed [1:0] grp_fu_4583_p0;
wire  signed [1:0] grp_fu_4583_p1;
wire  signed [1:0] grp_fu_4592_p0;
wire  signed [1:0] grp_fu_4592_p1;
wire  signed [1:0] grp_fu_4601_p0;
wire  signed [1:0] grp_fu_4601_p1;
wire  signed [1:0] grp_fu_4610_p0;
wire  signed [1:0] grp_fu_4610_p1;
wire  signed [1:0] grp_fu_4619_p0;
wire  signed [1:0] grp_fu_4619_p1;
wire  signed [1:0] grp_fu_4628_p0;
wire  signed [1:0] grp_fu_4628_p1;
wire  signed [1:0] grp_fu_4637_p0;
wire  signed [1:0] grp_fu_4637_p1;
wire  signed [1:0] grp_fu_4646_p0;
wire  signed [1:0] grp_fu_4646_p1;
wire  signed [1:0] grp_fu_4655_p0;
wire  signed [1:0] grp_fu_4655_p1;
wire  signed [1:0] grp_fu_4664_p0;
wire  signed [1:0] grp_fu_4664_p1;
wire  signed [1:0] grp_fu_4673_p0;
wire  signed [1:0] grp_fu_4673_p1;
wire  signed [1:0] grp_fu_4682_p0;
wire  signed [1:0] grp_fu_4682_p1;
wire  signed [1:0] grp_fu_4691_p0;
wire  signed [1:0] grp_fu_4691_p1;
wire  signed [1:0] grp_fu_4700_p0;
wire  signed [1:0] grp_fu_4700_p1;
wire  signed [1:0] grp_fu_4709_p0;
wire  signed [1:0] grp_fu_4709_p1;
wire  signed [1:0] grp_fu_4718_p0;
wire  signed [1:0] grp_fu_4718_p1;
wire  signed [1:0] grp_fu_4727_p0;
wire  signed [1:0] grp_fu_4727_p1;
wire  signed [1:0] grp_fu_4736_p0;
wire  signed [1:0] grp_fu_4736_p1;
wire  signed [1:0] grp_fu_4745_p0;
wire  signed [1:0] grp_fu_4745_p1;
wire  signed [1:0] grp_fu_4754_p0;
wire  signed [1:0] grp_fu_4754_p1;
wire  signed [1:0] grp_fu_4762_p0;
wire  signed [1:0] grp_fu_4762_p1;
wire  signed [1:0] grp_fu_4770_p0;
wire  signed [1:0] grp_fu_4770_p1;
wire  signed [1:0] grp_fu_4778_p0;
wire  signed [1:0] grp_fu_4778_p1;
wire  signed [1:0] grp_fu_4786_p0;
wire  signed [1:0] grp_fu_4786_p1;
wire  signed [1:0] grp_fu_4795_p0;
wire  signed [1:0] grp_fu_4795_p1;
wire  signed [1:0] grp_fu_4804_p0;
wire  signed [1:0] grp_fu_4804_p1;
wire  signed [1:0] grp_fu_4813_p0;
wire  signed [1:0] grp_fu_4813_p1;
wire  signed [1:0] grp_fu_4822_p0;
wire  signed [1:0] grp_fu_4822_p1;
wire  signed [1:0] grp_fu_4831_p0;
wire  signed [1:0] grp_fu_4831_p1;
wire  signed [1:0] grp_fu_4840_p0;
wire  signed [1:0] grp_fu_4840_p1;
wire  signed [1:0] grp_fu_4849_p0;
wire  signed [1:0] grp_fu_4849_p1;
reg    ap_block_state47_on_subcall_done;
reg    grp_fu_4466_ce;
reg    grp_fu_4475_ce;
reg    grp_fu_4484_ce;
reg    grp_fu_4493_ce;
reg    grp_fu_4502_ce;
reg    grp_fu_4511_ce;
reg    grp_fu_4520_ce;
reg    grp_fu_4529_ce;
reg    grp_fu_4538_ce;
reg    grp_fu_4547_ce;
reg    grp_fu_4556_ce;
reg    grp_fu_4565_ce;
reg    grp_fu_4574_ce;
reg    grp_fu_4583_ce;
reg    grp_fu_4592_ce;
reg    grp_fu_4601_ce;
reg    grp_fu_4610_ce;
reg    grp_fu_4619_ce;
reg    grp_fu_4628_ce;
reg    grp_fu_4637_ce;
reg    grp_fu_4646_ce;
reg    grp_fu_4655_ce;
reg    grp_fu_4664_ce;
reg    grp_fu_4673_ce;
reg    grp_fu_4682_ce;
reg    grp_fu_4691_ce;
reg    grp_fu_4700_ce;
reg    grp_fu_4709_ce;
reg    grp_fu_4718_ce;
reg    grp_fu_4727_ce;
reg    grp_fu_4736_ce;
reg    grp_fu_4745_ce;
reg    ap_block_state49_on_subcall_done;
reg   [48:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 49'd1;
#0 grp_forwardHidden_fu_1732_ap_start_reg = 1'b0;
#0 grp_forwardOutput_fu_1835_ap_start_reg = 1'b0;
#0 grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start_reg = 1'b0;
#0 grp_updateOutput_fu_1975_ap_start_reg = 1'b0;
end

train_step_forwardHidden grp_forwardHidden_fu_1732(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_forwardHidden_fu_1732_ap_start),
    .ap_done(grp_forwardHidden_fu_1732_ap_done),
    .ap_idle(grp_forwardHidden_fu_1732_ap_idle),
    .ap_ready(grp_forwardHidden_fu_1732_ap_ready),
    .input_0_val(grp_forwardHidden_fu_1732_input_0_val),
    .input_1_val(grp_forwardHidden_fu_1732_input_1_val),
    .input_2_val(grp_forwardHidden_fu_1732_input_2_val),
    .input_3_val(grp_forwardHidden_fu_1732_input_3_val),
    .input_4_val(grp_forwardHidden_fu_1732_input_4_val),
    .input_5_val(grp_forwardHidden_fu_1732_input_5_val),
    .input_6_val(grp_forwardHidden_fu_1732_input_6_val),
    .input_7_val(grp_forwardHidden_fu_1732_input_7_val),
    .input_8_val(grp_forwardHidden_fu_1732_input_8_val),
    .input_9_val(grp_forwardHidden_fu_1732_input_9_val),
    .input_10_val(grp_forwardHidden_fu_1732_input_10_val),
    .input_11_val(grp_forwardHidden_fu_1732_input_11_val),
    .input_12_val(grp_forwardHidden_fu_1732_input_12_val),
    .input_13_val(grp_forwardHidden_fu_1732_input_13_val),
    .input_14_val(grp_forwardHidden_fu_1732_input_14_val),
    .input_15_val(grp_forwardHidden_fu_1732_input_15_val),
    .input_16_val(grp_forwardHidden_fu_1732_input_16_val),
    .input_17_val(grp_forwardHidden_fu_1732_input_17_val),
    .input_18_val(grp_forwardHidden_fu_1732_input_18_val),
    .input_19_val(grp_forwardHidden_fu_1732_input_19_val),
    .input_20_val(grp_forwardHidden_fu_1732_input_20_val),
    .input_21_val(grp_forwardHidden_fu_1732_input_21_val),
    .input_22_val(grp_forwardHidden_fu_1732_input_22_val),
    .input_23_val(grp_forwardHidden_fu_1732_input_23_val),
    .input_24_val(grp_forwardHidden_fu_1732_input_24_val),
    .input_25_val(grp_forwardHidden_fu_1732_input_25_val),
    .input_26_val(grp_forwardHidden_fu_1732_input_26_val),
    .input_27_val(grp_forwardHidden_fu_1732_input_27_val),
    .input_28_val(grp_forwardHidden_fu_1732_input_28_val),
    .input_29_val(grp_forwardHidden_fu_1732_input_29_val),
    .input_30_val(grp_forwardHidden_fu_1732_input_30_val),
    .input_31_val(grp_forwardHidden_fu_1732_input_31_val),
    .input_32_val(grp_forwardHidden_fu_1732_input_32_val),
    .input_33_val(grp_forwardHidden_fu_1732_input_33_val),
    .input_34_val(grp_forwardHidden_fu_1732_input_34_val),
    .input_35_val(grp_forwardHidden_fu_1732_input_35_val),
    .input_36_val(grp_forwardHidden_fu_1732_input_36_val),
    .input_37_val(grp_forwardHidden_fu_1732_input_37_val),
    .input_38_val(grp_forwardHidden_fu_1732_input_38_val),
    .input_39_val(grp_forwardHidden_fu_1732_input_39_val),
    .input_40_val(grp_forwardHidden_fu_1732_input_40_val),
    .input_41_val(grp_forwardHidden_fu_1732_input_41_val),
    .input_42_val(grp_forwardHidden_fu_1732_input_42_val),
    .input_43_val(grp_forwardHidden_fu_1732_input_43_val),
    .input_44_val(grp_forwardHidden_fu_1732_input_44_val),
    .input_45_val(grp_forwardHidden_fu_1732_input_45_val),
    .input_46_val(grp_forwardHidden_fu_1732_input_46_val),
    .input_47_val(grp_forwardHidden_fu_1732_input_47_val),
    .input_48_val(grp_forwardHidden_fu_1732_input_48_val),
    .input_49_val(grp_forwardHidden_fu_1732_input_49_val),
    .input_50_val(grp_forwardHidden_fu_1732_input_50_val),
    .input_51_val(grp_forwardHidden_fu_1732_input_51_val),
    .input_52_val(grp_forwardHidden_fu_1732_input_52_val),
    .input_53_val(grp_forwardHidden_fu_1732_input_53_val),
    .input_54_val(grp_forwardHidden_fu_1732_input_54_val),
    .input_55_val(grp_forwardHidden_fu_1732_input_55_val),
    .input_56_val(grp_forwardHidden_fu_1732_input_56_val),
    .input_57_val(grp_forwardHidden_fu_1732_input_57_val),
    .input_58_val(grp_forwardHidden_fu_1732_input_58_val),
    .input_59_val(grp_forwardHidden_fu_1732_input_59_val),
    .input_60_val(grp_forwardHidden_fu_1732_input_60_val),
    .input_61_val(grp_forwardHidden_fu_1732_input_61_val),
    .input_62_val(grp_forwardHidden_fu_1732_input_62_val),
    .input_63_val(grp_forwardHidden_fu_1732_input_63_val),
    .hidden_0(grp_forwardHidden_fu_1732_hidden_0),
    .hidden_0_ap_vld(grp_forwardHidden_fu_1732_hidden_0_ap_vld),
    .hidden_1(grp_forwardHidden_fu_1732_hidden_1),
    .hidden_1_ap_vld(grp_forwardHidden_fu_1732_hidden_1_ap_vld),
    .hidden_2(grp_forwardHidden_fu_1732_hidden_2),
    .hidden_2_ap_vld(grp_forwardHidden_fu_1732_hidden_2_ap_vld),
    .hidden_3(grp_forwardHidden_fu_1732_hidden_3),
    .hidden_3_ap_vld(grp_forwardHidden_fu_1732_hidden_3_ap_vld),
    .hidden_4(grp_forwardHidden_fu_1732_hidden_4),
    .hidden_4_ap_vld(grp_forwardHidden_fu_1732_hidden_4_ap_vld),
    .hidden_5(grp_forwardHidden_fu_1732_hidden_5),
    .hidden_5_ap_vld(grp_forwardHidden_fu_1732_hidden_5_ap_vld),
    .hidden_6(grp_forwardHidden_fu_1732_hidden_6),
    .hidden_6_ap_vld(grp_forwardHidden_fu_1732_hidden_6_ap_vld),
    .hidden_7(grp_forwardHidden_fu_1732_hidden_7),
    .hidden_7_ap_vld(grp_forwardHidden_fu_1732_hidden_7_ap_vld),
    .hidden_8(grp_forwardHidden_fu_1732_hidden_8),
    .hidden_8_ap_vld(grp_forwardHidden_fu_1732_hidden_8_ap_vld),
    .hidden_9(grp_forwardHidden_fu_1732_hidden_9),
    .hidden_9_ap_vld(grp_forwardHidden_fu_1732_hidden_9_ap_vld),
    .hidden_10(grp_forwardHidden_fu_1732_hidden_10),
    .hidden_10_ap_vld(grp_forwardHidden_fu_1732_hidden_10_ap_vld),
    .hidden_11(grp_forwardHidden_fu_1732_hidden_11),
    .hidden_11_ap_vld(grp_forwardHidden_fu_1732_hidden_11_ap_vld),
    .hidden_12(grp_forwardHidden_fu_1732_hidden_12),
    .hidden_12_ap_vld(grp_forwardHidden_fu_1732_hidden_12_ap_vld),
    .hidden_13(grp_forwardHidden_fu_1732_hidden_13),
    .hidden_13_ap_vld(grp_forwardHidden_fu_1732_hidden_13_ap_vld),
    .hidden_14(grp_forwardHidden_fu_1732_hidden_14),
    .hidden_14_ap_vld(grp_forwardHidden_fu_1732_hidden_14_ap_vld),
    .hidden_15(grp_forwardHidden_fu_1732_hidden_15),
    .hidden_15_ap_vld(grp_forwardHidden_fu_1732_hidden_15_ap_vld),
    .hidden_16(grp_forwardHidden_fu_1732_hidden_16),
    .hidden_16_ap_vld(grp_forwardHidden_fu_1732_hidden_16_ap_vld),
    .hidden_17(grp_forwardHidden_fu_1732_hidden_17),
    .hidden_17_ap_vld(grp_forwardHidden_fu_1732_hidden_17_ap_vld),
    .hidden_18(grp_forwardHidden_fu_1732_hidden_18),
    .hidden_18_ap_vld(grp_forwardHidden_fu_1732_hidden_18_ap_vld),
    .hidden_19(grp_forwardHidden_fu_1732_hidden_19),
    .hidden_19_ap_vld(grp_forwardHidden_fu_1732_hidden_19_ap_vld),
    .hidden_20(grp_forwardHidden_fu_1732_hidden_20),
    .hidden_20_ap_vld(grp_forwardHidden_fu_1732_hidden_20_ap_vld),
    .hidden_21(grp_forwardHidden_fu_1732_hidden_21),
    .hidden_21_ap_vld(grp_forwardHidden_fu_1732_hidden_21_ap_vld),
    .hidden_22(grp_forwardHidden_fu_1732_hidden_22),
    .hidden_22_ap_vld(grp_forwardHidden_fu_1732_hidden_22_ap_vld),
    .hidden_23(grp_forwardHidden_fu_1732_hidden_23),
    .hidden_23_ap_vld(grp_forwardHidden_fu_1732_hidden_23_ap_vld),
    .hidden_24(grp_forwardHidden_fu_1732_hidden_24),
    .hidden_24_ap_vld(grp_forwardHidden_fu_1732_hidden_24_ap_vld),
    .hidden_25(grp_forwardHidden_fu_1732_hidden_25),
    .hidden_25_ap_vld(grp_forwardHidden_fu_1732_hidden_25_ap_vld),
    .hidden_26(grp_forwardHidden_fu_1732_hidden_26),
    .hidden_26_ap_vld(grp_forwardHidden_fu_1732_hidden_26_ap_vld),
    .hidden_27(grp_forwardHidden_fu_1732_hidden_27),
    .hidden_27_ap_vld(grp_forwardHidden_fu_1732_hidden_27_ap_vld),
    .hidden_28(grp_forwardHidden_fu_1732_hidden_28),
    .hidden_28_ap_vld(grp_forwardHidden_fu_1732_hidden_28_ap_vld),
    .hidden_29(grp_forwardHidden_fu_1732_hidden_29),
    .hidden_29_ap_vld(grp_forwardHidden_fu_1732_hidden_29_ap_vld),
    .hidden_30(grp_forwardHidden_fu_1732_hidden_30),
    .hidden_30_ap_vld(grp_forwardHidden_fu_1732_hidden_30_ap_vld),
    .hidden_31(grp_forwardHidden_fu_1732_hidden_31),
    .hidden_31_ap_vld(grp_forwardHidden_fu_1732_hidden_31_ap_vld),
    .m_axi_WEIGHTS_0_AWVALID(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWVALID),
    .m_axi_WEIGHTS_0_AWREADY(1'b0),
    .m_axi_WEIGHTS_0_AWADDR(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWADDR),
    .m_axi_WEIGHTS_0_AWID(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWID),
    .m_axi_WEIGHTS_0_AWLEN(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWLEN),
    .m_axi_WEIGHTS_0_AWSIZE(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWSIZE),
    .m_axi_WEIGHTS_0_AWBURST(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWBURST),
    .m_axi_WEIGHTS_0_AWLOCK(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWLOCK),
    .m_axi_WEIGHTS_0_AWCACHE(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWCACHE),
    .m_axi_WEIGHTS_0_AWPROT(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWPROT),
    .m_axi_WEIGHTS_0_AWQOS(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWQOS),
    .m_axi_WEIGHTS_0_AWREGION(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWREGION),
    .m_axi_WEIGHTS_0_AWUSER(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_AWUSER),
    .m_axi_WEIGHTS_0_WVALID(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WVALID),
    .m_axi_WEIGHTS_0_WREADY(1'b0),
    .m_axi_WEIGHTS_0_WDATA(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WDATA),
    .m_axi_WEIGHTS_0_WSTRB(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WSTRB),
    .m_axi_WEIGHTS_0_WLAST(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WLAST),
    .m_axi_WEIGHTS_0_WID(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WID),
    .m_axi_WEIGHTS_0_WUSER(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_WUSER),
    .m_axi_WEIGHTS_0_ARVALID(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARVALID),
    .m_axi_WEIGHTS_0_ARREADY(WEIGHTS_0_ARREADY),
    .m_axi_WEIGHTS_0_ARADDR(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARADDR),
    .m_axi_WEIGHTS_0_ARID(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARID),
    .m_axi_WEIGHTS_0_ARLEN(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARLEN),
    .m_axi_WEIGHTS_0_ARSIZE(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARSIZE),
    .m_axi_WEIGHTS_0_ARBURST(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARBURST),
    .m_axi_WEIGHTS_0_ARLOCK(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARLOCK),
    .m_axi_WEIGHTS_0_ARCACHE(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARCACHE),
    .m_axi_WEIGHTS_0_ARPROT(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARPROT),
    .m_axi_WEIGHTS_0_ARQOS(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARQOS),
    .m_axi_WEIGHTS_0_ARREGION(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARREGION),
    .m_axi_WEIGHTS_0_ARUSER(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARUSER),
    .m_axi_WEIGHTS_0_RVALID(WEIGHTS_0_RVALID),
    .m_axi_WEIGHTS_0_RREADY(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_RREADY),
    .m_axi_WEIGHTS_0_RDATA(WEIGHTS_0_RDATA),
    .m_axi_WEIGHTS_0_RLAST(1'b0),
    .m_axi_WEIGHTS_0_RID(1'd0),
    .m_axi_WEIGHTS_0_RFIFONUM(WEIGHTS_0_RFIFONUM),
    .m_axi_WEIGHTS_0_RUSER(1'd0),
    .m_axi_WEIGHTS_0_RRESP(2'd0),
    .m_axi_WEIGHTS_0_BVALID(1'b0),
    .m_axi_WEIGHTS_0_BREADY(grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_BREADY),
    .m_axi_WEIGHTS_0_BRESP(2'd0),
    .m_axi_WEIGHTS_0_BID(1'd0),
    .m_axi_WEIGHTS_0_BUSER(1'd0),
    .W1(W1_read_reg_6548)
);

train_step_forwardOutput grp_forwardOutput_fu_1835(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_forwardOutput_fu_1835_ap_start),
    .ap_done(grp_forwardOutput_fu_1835_ap_done),
    .ap_idle(grp_forwardOutput_fu_1835_ap_idle),
    .ap_ready(grp_forwardOutput_fu_1835_ap_ready),
    .hidden_0_val(grp_forwardOutput_fu_1835_hidden_0_val),
    .hidden_1_val(grp_forwardOutput_fu_1835_hidden_1_val),
    .hidden_2_val(grp_forwardOutput_fu_1835_hidden_2_val),
    .hidden_3_val(grp_forwardOutput_fu_1835_hidden_3_val),
    .hidden_4_val(grp_forwardOutput_fu_1835_hidden_4_val),
    .hidden_5_val(grp_forwardOutput_fu_1835_hidden_5_val),
    .hidden_6_val(grp_forwardOutput_fu_1835_hidden_6_val),
    .hidden_7_val(grp_forwardOutput_fu_1835_hidden_7_val),
    .hidden_8_val(grp_forwardOutput_fu_1835_hidden_8_val),
    .hidden_9_val(grp_forwardOutput_fu_1835_hidden_9_val),
    .hidden_10_val(grp_forwardOutput_fu_1835_hidden_10_val),
    .hidden_11_val(grp_forwardOutput_fu_1835_hidden_11_val),
    .hidden_12_val(grp_forwardOutput_fu_1835_hidden_12_val),
    .hidden_13_val(grp_forwardOutput_fu_1835_hidden_13_val),
    .hidden_14_val(grp_forwardOutput_fu_1835_hidden_14_val),
    .hidden_15_val(grp_forwardOutput_fu_1835_hidden_15_val),
    .hidden_16_val(grp_forwardOutput_fu_1835_hidden_16_val),
    .hidden_17_val(grp_forwardOutput_fu_1835_hidden_17_val),
    .hidden_18_val(grp_forwardOutput_fu_1835_hidden_18_val),
    .hidden_19_val(grp_forwardOutput_fu_1835_hidden_19_val),
    .hidden_20_val(grp_forwardOutput_fu_1835_hidden_20_val),
    .hidden_21_val(grp_forwardOutput_fu_1835_hidden_21_val),
    .hidden_22_val(grp_forwardOutput_fu_1835_hidden_22_val),
    .hidden_23_val(grp_forwardOutput_fu_1835_hidden_23_val),
    .hidden_24_val(grp_forwardOutput_fu_1835_hidden_24_val),
    .hidden_25_val(grp_forwardOutput_fu_1835_hidden_25_val),
    .hidden_26_val(grp_forwardOutput_fu_1835_hidden_26_val),
    .hidden_27_val(grp_forwardOutput_fu_1835_hidden_27_val),
    .hidden_28_val(grp_forwardOutput_fu_1835_hidden_28_val),
    .hidden_29_val(grp_forwardOutput_fu_1835_hidden_29_val),
    .hidden_30_val(grp_forwardOutput_fu_1835_hidden_30_val),
    .hidden_31_val(grp_forwardOutput_fu_1835_hidden_31_val),
    .output_0(grp_forwardOutput_fu_1835_output_0),
    .output_0_ap_vld(grp_forwardOutput_fu_1835_output_0_ap_vld),
    .output_1(grp_forwardOutput_fu_1835_output_1),
    .output_1_ap_vld(grp_forwardOutput_fu_1835_output_1_ap_vld),
    .output_2(grp_forwardOutput_fu_1835_output_2),
    .output_2_ap_vld(grp_forwardOutput_fu_1835_output_2_ap_vld),
    .output_3(grp_forwardOutput_fu_1835_output_3),
    .output_3_ap_vld(grp_forwardOutput_fu_1835_output_3_ap_vld),
    .output_4(grp_forwardOutput_fu_1835_output_4),
    .output_4_ap_vld(grp_forwardOutput_fu_1835_output_4_ap_vld),
    .output_5(grp_forwardOutput_fu_1835_output_5),
    .output_5_ap_vld(grp_forwardOutput_fu_1835_output_5_ap_vld),
    .output_6(grp_forwardOutput_fu_1835_output_6),
    .output_6_ap_vld(grp_forwardOutput_fu_1835_output_6_ap_vld),
    .output_7(grp_forwardOutput_fu_1835_output_7),
    .output_7_ap_vld(grp_forwardOutput_fu_1835_output_7_ap_vld),
    .output_8(grp_forwardOutput_fu_1835_output_8),
    .output_8_ap_vld(grp_forwardOutput_fu_1835_output_8_ap_vld),
    .output_9(grp_forwardOutput_fu_1835_output_9),
    .output_9_ap_vld(grp_forwardOutput_fu_1835_output_9_ap_vld),
    .m_axi_WEIGHTS_0_AWVALID(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWVALID),
    .m_axi_WEIGHTS_0_AWREADY(1'b0),
    .m_axi_WEIGHTS_0_AWADDR(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWADDR),
    .m_axi_WEIGHTS_0_AWID(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWID),
    .m_axi_WEIGHTS_0_AWLEN(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWLEN),
    .m_axi_WEIGHTS_0_AWSIZE(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWSIZE),
    .m_axi_WEIGHTS_0_AWBURST(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWBURST),
    .m_axi_WEIGHTS_0_AWLOCK(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWLOCK),
    .m_axi_WEIGHTS_0_AWCACHE(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWCACHE),
    .m_axi_WEIGHTS_0_AWPROT(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWPROT),
    .m_axi_WEIGHTS_0_AWQOS(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWQOS),
    .m_axi_WEIGHTS_0_AWREGION(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWREGION),
    .m_axi_WEIGHTS_0_AWUSER(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_AWUSER),
    .m_axi_WEIGHTS_0_WVALID(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WVALID),
    .m_axi_WEIGHTS_0_WREADY(1'b0),
    .m_axi_WEIGHTS_0_WDATA(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WDATA),
    .m_axi_WEIGHTS_0_WSTRB(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WSTRB),
    .m_axi_WEIGHTS_0_WLAST(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WLAST),
    .m_axi_WEIGHTS_0_WID(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WID),
    .m_axi_WEIGHTS_0_WUSER(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_WUSER),
    .m_axi_WEIGHTS_0_ARVALID(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARVALID),
    .m_axi_WEIGHTS_0_ARREADY(WEIGHTS_0_ARREADY),
    .m_axi_WEIGHTS_0_ARADDR(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARADDR),
    .m_axi_WEIGHTS_0_ARID(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARID),
    .m_axi_WEIGHTS_0_ARLEN(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARLEN),
    .m_axi_WEIGHTS_0_ARSIZE(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARSIZE),
    .m_axi_WEIGHTS_0_ARBURST(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARBURST),
    .m_axi_WEIGHTS_0_ARLOCK(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARLOCK),
    .m_axi_WEIGHTS_0_ARCACHE(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARCACHE),
    .m_axi_WEIGHTS_0_ARPROT(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARPROT),
    .m_axi_WEIGHTS_0_ARQOS(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARQOS),
    .m_axi_WEIGHTS_0_ARREGION(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARREGION),
    .m_axi_WEIGHTS_0_ARUSER(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARUSER),
    .m_axi_WEIGHTS_0_RVALID(WEIGHTS_0_RVALID),
    .m_axi_WEIGHTS_0_RREADY(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_RREADY),
    .m_axi_WEIGHTS_0_RDATA(WEIGHTS_0_RDATA),
    .m_axi_WEIGHTS_0_RLAST(1'b0),
    .m_axi_WEIGHTS_0_RID(1'd0),
    .m_axi_WEIGHTS_0_RFIFONUM(WEIGHTS_0_RFIFONUM),
    .m_axi_WEIGHTS_0_RUSER(1'd0),
    .m_axi_WEIGHTS_0_RRESP(2'd0),
    .m_axi_WEIGHTS_0_BVALID(1'b0),
    .m_axi_WEIGHTS_0_BREADY(grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_BREADY),
    .m_axi_WEIGHTS_0_BRESP(2'd0),
    .m_axi_WEIGHTS_0_BID(1'd0),
    .m_axi_WEIGHTS_0_BUSER(1'd0),
    .W2(W2_read_reg_6542)
);

train_step_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2 grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start),
    .ap_done(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_done),
    .ap_idle(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_idle),
    .ap_ready(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_ready),
    .m_axi_WEIGHTS_0_AWVALID(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWVALID),
    .m_axi_WEIGHTS_0_AWREADY(WEIGHTS_0_AWREADY),
    .m_axi_WEIGHTS_0_AWADDR(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWADDR),
    .m_axi_WEIGHTS_0_AWID(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWID),
    .m_axi_WEIGHTS_0_AWLEN(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWLEN),
    .m_axi_WEIGHTS_0_AWSIZE(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWSIZE),
    .m_axi_WEIGHTS_0_AWBURST(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWBURST),
    .m_axi_WEIGHTS_0_AWLOCK(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWLOCK),
    .m_axi_WEIGHTS_0_AWCACHE(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWCACHE),
    .m_axi_WEIGHTS_0_AWPROT(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWPROT),
    .m_axi_WEIGHTS_0_AWQOS(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWQOS),
    .m_axi_WEIGHTS_0_AWREGION(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWREGION),
    .m_axi_WEIGHTS_0_AWUSER(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWUSER),
    .m_axi_WEIGHTS_0_WVALID(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WVALID),
    .m_axi_WEIGHTS_0_WREADY(WEIGHTS_0_WREADY),
    .m_axi_WEIGHTS_0_WDATA(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WDATA),
    .m_axi_WEIGHTS_0_WSTRB(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WSTRB),
    .m_axi_WEIGHTS_0_WLAST(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WLAST),
    .m_axi_WEIGHTS_0_WID(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WID),
    .m_axi_WEIGHTS_0_WUSER(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WUSER),
    .m_axi_WEIGHTS_0_ARVALID(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARVALID),
    .m_axi_WEIGHTS_0_ARREADY(WEIGHTS_0_ARREADY),
    .m_axi_WEIGHTS_0_ARADDR(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARADDR),
    .m_axi_WEIGHTS_0_ARID(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARID),
    .m_axi_WEIGHTS_0_ARLEN(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARLEN),
    .m_axi_WEIGHTS_0_ARSIZE(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARSIZE),
    .m_axi_WEIGHTS_0_ARBURST(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARBURST),
    .m_axi_WEIGHTS_0_ARLOCK(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARLOCK),
    .m_axi_WEIGHTS_0_ARCACHE(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARCACHE),
    .m_axi_WEIGHTS_0_ARPROT(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARPROT),
    .m_axi_WEIGHTS_0_ARQOS(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARQOS),
    .m_axi_WEIGHTS_0_ARREGION(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARREGION),
    .m_axi_WEIGHTS_0_ARUSER(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARUSER),
    .m_axi_WEIGHTS_0_RVALID(WEIGHTS_0_RVALID),
    .m_axi_WEIGHTS_0_RREADY(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_RREADY),
    .m_axi_WEIGHTS_0_RDATA(WEIGHTS_0_RDATA),
    .m_axi_WEIGHTS_0_RLAST(1'b0),
    .m_axi_WEIGHTS_0_RID(1'd0),
    .m_axi_WEIGHTS_0_RFIFONUM(WEIGHTS_0_RFIFONUM),
    .m_axi_WEIGHTS_0_RUSER(1'd0),
    .m_axi_WEIGHTS_0_RRESP(2'd0),
    .m_axi_WEIGHTS_0_BVALID(WEIGHTS_0_BVALID),
    .m_axi_WEIGHTS_0_BREADY(grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_BREADY),
    .m_axi_WEIGHTS_0_BRESP(2'd0),
    .m_axi_WEIGHTS_0_BID(1'd0),
    .m_axi_WEIGHTS_0_BUSER(1'd0),
    .out_pos_load(out_pos_fu_470),
    .out_pos_1_load(out_pos_1_fu_474),
    .out_pos_2_load(out_pos_2_fu_478),
    .out_pos_3_load(out_pos_3_fu_482),
    .out_pos_4_load(out_pos_4_fu_486),
    .out_pos_5_load(out_pos_5_fu_490),
    .out_pos_6_load(out_pos_6_fu_494),
    .out_pos_7_load(out_pos_7_fu_498),
    .out_pos_8_load(out_pos_8_fu_502),
    .out_pos_9_load(out_pos_9_fu_506),
    .out_neg_load(out_neg_fu_510),
    .out_neg_1_load(out_neg_1_fu_514),
    .out_neg_2_load(out_neg_2_fu_518),
    .out_neg_3_load(out_neg_3_fu_522),
    .out_neg_4_load(out_neg_4_fu_526),
    .out_neg_5_load(out_neg_5_fu_530),
    .out_neg_6_load(out_neg_6_fu_534),
    .out_neg_7_load(out_neg_7_fu_538),
    .out_neg_8_load(out_neg_8_fu_542),
    .out_neg_9_load(out_neg_9_fu_546),
    .W1(W1_read_reg_6548),
    .in_pos(in_pos_reg_6554),
    .in_pos_1(in_pos_1_reg_6560),
    .in_pos_2(in_pos_2_reg_6566),
    .in_pos_3(in_pos_3_reg_6572),
    .in_pos_4(in_pos_4_reg_6578),
    .in_pos_5(in_pos_5_reg_6584),
    .in_pos_6(in_pos_6_reg_6590),
    .in_pos_7(in_pos_7_reg_6596),
    .in_pos_8(in_pos_8_reg_6602),
    .in_pos_9(in_pos_9_reg_6608),
    .in_pos_10(in_pos_10_reg_6614),
    .in_pos_11(in_pos_11_reg_6620),
    .in_pos_12(in_pos_12_reg_6626),
    .in_pos_13(in_pos_13_reg_6632),
    .in_pos_14(in_pos_14_reg_6638),
    .in_pos_15(in_pos_15_reg_6644),
    .in_pos_16(in_pos_16_reg_6650),
    .in_pos_17(in_pos_17_reg_6656),
    .in_pos_18(in_pos_18_reg_6662),
    .in_pos_19(in_pos_19_reg_6668),
    .in_pos_20(in_pos_20_reg_6674),
    .in_pos_21(in_pos_21_reg_6680),
    .in_pos_22(in_pos_22_reg_6686),
    .in_pos_23(in_pos_23_reg_6692),
    .in_pos_24(in_pos_24_reg_6698),
    .in_pos_25(in_pos_25_reg_6704),
    .in_pos_26(in_pos_26_reg_6710),
    .in_pos_27(in_pos_27_reg_6716),
    .in_pos_28(in_pos_28_reg_6722),
    .in_pos_29(in_pos_29_reg_6728),
    .in_pos_30(in_pos_30_reg_6734),
    .in_pos_31(in_pos_31_reg_6740),
    .in_pos_32(in_pos_32_reg_6746),
    .in_pos_33(in_pos_33_reg_6752),
    .in_pos_34(in_pos_34_reg_6758),
    .in_pos_35(in_pos_35_reg_6764),
    .in_pos_36(in_pos_36_reg_6770),
    .in_pos_37(in_pos_37_reg_6776),
    .in_pos_38(in_pos_38_reg_6782),
    .in_pos_39(in_pos_39_reg_6788),
    .in_pos_40(in_pos_40_reg_6794),
    .in_pos_41(in_pos_41_reg_6800),
    .in_pos_42(in_pos_42_reg_6806),
    .in_pos_43(in_pos_43_reg_6812),
    .in_pos_44(in_pos_44_reg_6818),
    .in_pos_45(in_pos_45_reg_6824),
    .in_pos_46(in_pos_46_reg_6830),
    .in_pos_47(in_pos_47_reg_6836),
    .in_pos_48(in_pos_48_reg_6842),
    .in_pos_49(in_pos_49_reg_6848),
    .in_pos_50(in_pos_50_reg_6854),
    .in_pos_51(in_pos_51_reg_6860),
    .in_pos_52(in_pos_52_reg_6866),
    .in_pos_53(in_pos_53_reg_6872),
    .in_pos_54(in_pos_54_reg_6878),
    .in_pos_55(in_pos_55_reg_6889),
    .in_pos_56(in_pos_56_reg_6900),
    .in_pos_57(in_pos_57_reg_6911),
    .in_pos_58(in_pos_58_reg_6922),
    .in_pos_59(in_pos_59_reg_6928),
    .in_pos_60(in_pos_60_reg_6934),
    .in_pos_61(in_pos_61_reg_6940),
    .in_pos_62(in_pos_62_reg_6946),
    .in_pos_63(in_pos_63_reg_6952)
);

train_step_updateOutput grp_updateOutput_fu_1975(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_updateOutput_fu_1975_ap_start),
    .ap_done(grp_updateOutput_fu_1975_ap_done),
    .ap_idle(grp_updateOutput_fu_1975_ap_idle),
    .ap_ready(grp_updateOutput_fu_1975_ap_ready),
    .m_axi_WEIGHTS_0_AWVALID(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWVALID),
    .m_axi_WEIGHTS_0_AWREADY(WEIGHTS_0_AWREADY),
    .m_axi_WEIGHTS_0_AWADDR(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWADDR),
    .m_axi_WEIGHTS_0_AWID(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWID),
    .m_axi_WEIGHTS_0_AWLEN(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWLEN),
    .m_axi_WEIGHTS_0_AWSIZE(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWSIZE),
    .m_axi_WEIGHTS_0_AWBURST(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWBURST),
    .m_axi_WEIGHTS_0_AWLOCK(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWLOCK),
    .m_axi_WEIGHTS_0_AWCACHE(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWCACHE),
    .m_axi_WEIGHTS_0_AWPROT(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWPROT),
    .m_axi_WEIGHTS_0_AWQOS(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWQOS),
    .m_axi_WEIGHTS_0_AWREGION(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWREGION),
    .m_axi_WEIGHTS_0_AWUSER(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWUSER),
    .m_axi_WEIGHTS_0_WVALID(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WVALID),
    .m_axi_WEIGHTS_0_WREADY(WEIGHTS_0_WREADY),
    .m_axi_WEIGHTS_0_WDATA(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WDATA),
    .m_axi_WEIGHTS_0_WSTRB(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WSTRB),
    .m_axi_WEIGHTS_0_WLAST(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WLAST),
    .m_axi_WEIGHTS_0_WID(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WID),
    .m_axi_WEIGHTS_0_WUSER(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WUSER),
    .m_axi_WEIGHTS_0_ARVALID(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARVALID),
    .m_axi_WEIGHTS_0_ARREADY(WEIGHTS_0_ARREADY),
    .m_axi_WEIGHTS_0_ARADDR(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARADDR),
    .m_axi_WEIGHTS_0_ARID(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARID),
    .m_axi_WEIGHTS_0_ARLEN(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARLEN),
    .m_axi_WEIGHTS_0_ARSIZE(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARSIZE),
    .m_axi_WEIGHTS_0_ARBURST(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARBURST),
    .m_axi_WEIGHTS_0_ARLOCK(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARLOCK),
    .m_axi_WEIGHTS_0_ARCACHE(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARCACHE),
    .m_axi_WEIGHTS_0_ARPROT(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARPROT),
    .m_axi_WEIGHTS_0_ARQOS(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARQOS),
    .m_axi_WEIGHTS_0_ARREGION(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARREGION),
    .m_axi_WEIGHTS_0_ARUSER(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARUSER),
    .m_axi_WEIGHTS_0_RVALID(WEIGHTS_0_RVALID),
    .m_axi_WEIGHTS_0_RREADY(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_RREADY),
    .m_axi_WEIGHTS_0_RDATA(WEIGHTS_0_RDATA),
    .m_axi_WEIGHTS_0_RLAST(1'b0),
    .m_axi_WEIGHTS_0_RID(1'd0),
    .m_axi_WEIGHTS_0_RFIFONUM(WEIGHTS_0_RFIFONUM),
    .m_axi_WEIGHTS_0_RUSER(1'd0),
    .m_axi_WEIGHTS_0_RRESP(2'd0),
    .m_axi_WEIGHTS_0_BVALID(WEIGHTS_0_BVALID),
    .m_axi_WEIGHTS_0_BREADY(grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_BREADY),
    .m_axi_WEIGHTS_0_BRESP(2'd0),
    .m_axi_WEIGHTS_0_BID(1'd0),
    .m_axi_WEIGHTS_0_BUSER(1'd0),
    .hidden_0_val(hidden_pos_fu_214),
    .hidden_1_val(hidden_pos_1_fu_218),
    .hidden_2_val(hidden_pos_2_fu_222),
    .hidden_3_val(hidden_pos_3_fu_226),
    .hidden_4_val(hidden_pos_4_fu_230),
    .hidden_5_val(hidden_pos_5_fu_234),
    .hidden_6_val(hidden_pos_6_fu_238),
    .hidden_7_val(hidden_pos_7_fu_242),
    .hidden_8_val(hidden_pos_8_fu_246),
    .hidden_9_val(hidden_pos_9_fu_250),
    .hidden_10_val(hidden_pos_10_fu_254),
    .hidden_11_val(hidden_pos_11_fu_258),
    .hidden_12_val(hidden_pos_12_fu_262),
    .hidden_13_val(hidden_pos_13_fu_266),
    .hidden_14_val(hidden_pos_14_fu_270),
    .hidden_15_val(hidden_pos_15_fu_274),
    .hidden_16_val(hidden_pos_16_fu_278),
    .hidden_17_val(hidden_pos_17_fu_282),
    .hidden_18_val(hidden_pos_18_fu_286),
    .hidden_19_val(hidden_pos_19_fu_290),
    .hidden_20_val(hidden_pos_20_fu_294),
    .hidden_21_val(hidden_pos_21_fu_298),
    .hidden_22_val(hidden_pos_22_fu_302),
    .hidden_23_val(hidden_pos_23_fu_306),
    .hidden_24_val(hidden_pos_24_fu_310),
    .hidden_25_val(hidden_pos_25_fu_314),
    .hidden_26_val(hidden_pos_26_fu_318),
    .hidden_27_val(hidden_pos_27_fu_322),
    .hidden_28_val(hidden_pos_28_fu_326),
    .hidden_29_val(hidden_pos_29_fu_330),
    .hidden_30_val(hidden_pos_30_fu_334),
    .hidden_31_val(hidden_pos_31_fu_338),
    .out_pos_0_val(out_pos_fu_470),
    .out_pos_1_val(out_pos_1_fu_474),
    .out_pos_2_val(out_pos_2_fu_478),
    .out_pos_3_val(out_pos_3_fu_482),
    .out_pos_4_val(out_pos_4_fu_486),
    .out_pos_5_val(out_pos_5_fu_490),
    .out_pos_6_val(out_pos_6_fu_494),
    .out_pos_7_val(out_pos_7_fu_498),
    .out_pos_8_val(out_pos_8_fu_502),
    .out_pos_9_val(out_pos_9_fu_506),
    .out_neg_0_val(out_neg_fu_510),
    .out_neg_1_val(out_neg_1_fu_514),
    .out_neg_2_val(out_neg_2_fu_518),
    .out_neg_3_val(out_neg_3_fu_522),
    .out_neg_4_val(out_neg_4_fu_526),
    .out_neg_5_val(out_neg_5_fu_530),
    .out_neg_6_val(out_neg_6_fu_534),
    .out_neg_7_val(out_neg_7_fu_538),
    .out_neg_8_val(out_neg_8_fu_542),
    .out_neg_9_val(out_neg_9_fu_546),
    .W2(W2_read_reg_6542)
);

train_step_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .sample_idx(sample_idx),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

train_step_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .W1(W1),
    .W2(W2)
);

train_step_WEIGHTS_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_WEIGHTS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_WEIGHTS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_WEIGHTS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_WEIGHTS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_WEIGHTS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_WEIGHTS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_WEIGHTS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_WEIGHTS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_WEIGHTS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_WEIGHTS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_WEIGHTS_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 11 ),
    .CH0_USER_DW( 8 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
WEIGHTS_m_axi_U(
    .AWVALID(m_axi_WEIGHTS_AWVALID),
    .AWREADY(m_axi_WEIGHTS_AWREADY),
    .AWADDR(m_axi_WEIGHTS_AWADDR),
    .AWID(m_axi_WEIGHTS_AWID),
    .AWLEN(m_axi_WEIGHTS_AWLEN),
    .AWSIZE(m_axi_WEIGHTS_AWSIZE),
    .AWBURST(m_axi_WEIGHTS_AWBURST),
    .AWLOCK(m_axi_WEIGHTS_AWLOCK),
    .AWCACHE(m_axi_WEIGHTS_AWCACHE),
    .AWPROT(m_axi_WEIGHTS_AWPROT),
    .AWQOS(m_axi_WEIGHTS_AWQOS),
    .AWREGION(m_axi_WEIGHTS_AWREGION),
    .AWUSER(m_axi_WEIGHTS_AWUSER),
    .WVALID(m_axi_WEIGHTS_WVALID),
    .WREADY(m_axi_WEIGHTS_WREADY),
    .WDATA(m_axi_WEIGHTS_WDATA),
    .WSTRB(m_axi_WEIGHTS_WSTRB),
    .WLAST(m_axi_WEIGHTS_WLAST),
    .WID(m_axi_WEIGHTS_WID),
    .WUSER(m_axi_WEIGHTS_WUSER),
    .ARVALID(m_axi_WEIGHTS_ARVALID),
    .ARREADY(m_axi_WEIGHTS_ARREADY),
    .ARADDR(m_axi_WEIGHTS_ARADDR),
    .ARID(m_axi_WEIGHTS_ARID),
    .ARLEN(m_axi_WEIGHTS_ARLEN),
    .ARSIZE(m_axi_WEIGHTS_ARSIZE),
    .ARBURST(m_axi_WEIGHTS_ARBURST),
    .ARLOCK(m_axi_WEIGHTS_ARLOCK),
    .ARCACHE(m_axi_WEIGHTS_ARCACHE),
    .ARPROT(m_axi_WEIGHTS_ARPROT),
    .ARQOS(m_axi_WEIGHTS_ARQOS),
    .ARREGION(m_axi_WEIGHTS_ARREGION),
    .ARUSER(m_axi_WEIGHTS_ARUSER),
    .RVALID(m_axi_WEIGHTS_RVALID),
    .RREADY(m_axi_WEIGHTS_RREADY),
    .RDATA(m_axi_WEIGHTS_RDATA),
    .RLAST(m_axi_WEIGHTS_RLAST),
    .RID(m_axi_WEIGHTS_RID),
    .RUSER(m_axi_WEIGHTS_RUSER),
    .RRESP(m_axi_WEIGHTS_RRESP),
    .BVALID(m_axi_WEIGHTS_BVALID),
    .BREADY(m_axi_WEIGHTS_BREADY),
    .BRESP(m_axi_WEIGHTS_BRESP),
    .BID(m_axi_WEIGHTS_BID),
    .BUSER(m_axi_WEIGHTS_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(WEIGHTS_0_ARVALID),
    .I_CH0_ARREADY(WEIGHTS_0_ARREADY),
    .I_CH0_ARADDR(WEIGHTS_0_ARADDR),
    .I_CH0_ARLEN(WEIGHTS_0_ARLEN),
    .I_CH0_RVALID(WEIGHTS_0_RVALID),
    .I_CH0_RREADY(WEIGHTS_0_RREADY),
    .I_CH0_RDATA(WEIGHTS_0_RDATA),
    .I_CH0_RFIFONUM(WEIGHTS_0_RFIFONUM),
    .I_CH0_AWVALID(WEIGHTS_0_AWVALID),
    .I_CH0_AWREADY(WEIGHTS_0_AWREADY),
    .I_CH0_AWADDR(WEIGHTS_0_AWADDR),
    .I_CH0_AWLEN(WEIGHTS_0_AWLEN),
    .I_CH0_WVALID(WEIGHTS_0_WVALID),
    .I_CH0_WREADY(WEIGHTS_0_WREADY),
    .I_CH0_WDATA(WEIGHTS_0_WDATA),
    .I_CH0_WSTRB(WEIGHTS_0_WSTRB),
    .I_CH0_BVALID(WEIGHTS_0_BVALID),
    .I_CH0_BREADY(WEIGHTS_0_BREADY)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U566(
    .din0(mul_ln24_1_fu_3337_p0),
    .din1(mul_ln24_1_fu_3337_p1),
    .dout(mul_ln24_1_fu_3337_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U567(
    .din0(mul_ln24_2_fu_3350_p0),
    .din1(mul_ln24_2_fu_3350_p1),
    .dout(mul_ln24_2_fu_3350_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U568(
    .din0(mul_ln24_4_fu_3363_p0),
    .din1(mul_ln24_4_fu_3363_p1),
    .dout(mul_ln24_4_fu_3363_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U569(
    .din0(mul_ln24_6_fu_3376_p0),
    .din1(mul_ln24_6_fu_3376_p1),
    .dout(mul_ln24_6_fu_3376_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U570(
    .din0(mul_ln24_8_fu_3389_p0),
    .din1(mul_ln24_8_fu_3389_p1),
    .dout(mul_ln24_8_fu_3389_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U571(
    .din0(mul_ln24_10_fu_3402_p0),
    .din1(mul_ln24_10_fu_3402_p1),
    .dout(mul_ln24_10_fu_3402_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U572(
    .din0(mul_ln24_12_fu_3415_p0),
    .din1(mul_ln24_12_fu_3415_p1),
    .dout(mul_ln24_12_fu_3415_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U573(
    .din0(mul_ln24_14_fu_3428_p0),
    .din1(mul_ln24_14_fu_3428_p1),
    .dout(mul_ln24_14_fu_3428_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U574(
    .din0(mul_ln24_16_fu_3441_p0),
    .din1(mul_ln24_16_fu_3441_p1),
    .dout(mul_ln24_16_fu_3441_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U575(
    .din0(mul_ln24_18_fu_3454_p0),
    .din1(mul_ln24_18_fu_3454_p1),
    .dout(mul_ln24_18_fu_3454_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U576(
    .din0(mul_ln24_20_fu_3467_p0),
    .din1(mul_ln24_20_fu_3467_p1),
    .dout(mul_ln24_20_fu_3467_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U577(
    .din0(mul_ln24_22_fu_3480_p0),
    .din1(mul_ln24_22_fu_3480_p1),
    .dout(mul_ln24_22_fu_3480_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U578(
    .din0(mul_ln24_24_fu_3493_p0),
    .din1(mul_ln24_24_fu_3493_p1),
    .dout(mul_ln24_24_fu_3493_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U579(
    .din0(mul_ln24_26_fu_3506_p0),
    .din1(mul_ln24_26_fu_3506_p1),
    .dout(mul_ln24_26_fu_3506_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U580(
    .din0(mul_ln24_28_fu_3519_p0),
    .din1(mul_ln24_28_fu_3519_p1),
    .dout(mul_ln24_28_fu_3519_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U581(
    .din0(mul_ln24_30_fu_3532_p0),
    .din1(mul_ln24_30_fu_3532_p1),
    .dout(mul_ln24_30_fu_3532_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U582(
    .din0(mul_ln24_32_fu_3697_p0),
    .din1(mul_ln24_32_fu_3697_p1),
    .dout(mul_ln24_32_fu_3697_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U583(
    .din0(mul_ln24_33_fu_3710_p0),
    .din1(mul_ln24_33_fu_3710_p1),
    .dout(mul_ln24_33_fu_3710_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U584(
    .din0(mul_ln24_35_fu_3723_p0),
    .din1(mul_ln24_35_fu_3723_p1),
    .dout(mul_ln24_35_fu_3723_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U585(
    .din0(mul_ln24_37_fu_3736_p0),
    .din1(mul_ln24_37_fu_3736_p1),
    .dout(mul_ln24_37_fu_3736_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U586(
    .din0(mul_ln24_39_fu_3749_p0),
    .din1(mul_ln24_39_fu_3749_p1),
    .dout(mul_ln24_39_fu_3749_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U587(
    .din0(mul_ln24_41_fu_3762_p0),
    .din1(mul_ln24_41_fu_3762_p1),
    .dout(mul_ln24_41_fu_3762_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U588(
    .din0(mul_ln24_43_fu_3775_p0),
    .din1(mul_ln24_43_fu_3775_p1),
    .dout(mul_ln24_43_fu_3775_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U589(
    .din0(mul_ln24_45_fu_3788_p0),
    .din1(mul_ln24_45_fu_3788_p1),
    .dout(mul_ln24_45_fu_3788_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U590(
    .din0(mul_ln24_47_fu_3801_p0),
    .din1(mul_ln24_47_fu_3801_p1),
    .dout(mul_ln24_47_fu_3801_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U591(
    .din0(mul_ln24_49_fu_3814_p0),
    .din1(mul_ln24_49_fu_3814_p1),
    .dout(mul_ln24_49_fu_3814_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U592(
    .din0(mul_ln24_51_fu_3827_p0),
    .din1(mul_ln24_51_fu_3827_p1),
    .dout(mul_ln24_51_fu_3827_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U593(
    .din0(mul_ln24_53_fu_3840_p0),
    .din1(mul_ln24_53_fu_3840_p1),
    .dout(mul_ln24_53_fu_3840_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U594(
    .din0(mul_ln24_55_fu_3853_p0),
    .din1(mul_ln24_55_fu_3853_p1),
    .dout(mul_ln24_55_fu_3853_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U595(
    .din0(mul_ln24_57_fu_3866_p0),
    .din1(mul_ln24_57_fu_3866_p1),
    .dout(mul_ln24_57_fu_3866_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U596(
    .din0(mul_ln24_59_fu_3879_p0),
    .din1(mul_ln24_59_fu_3879_p1),
    .dout(mul_ln24_59_fu_3879_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U597(
    .din0(mul_ln24_61_fu_3892_p0),
    .din1(mul_ln24_61_fu_3892_p1),
    .dout(mul_ln24_61_fu_3892_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U598(
    .din0(mul_ln24_65_fu_4221_p0),
    .din1(mul_ln24_65_fu_4221_p1),
    .dout(mul_ln24_65_fu_4221_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U599(
    .din0(mul_ln24_70_fu_4238_p0),
    .din1(mul_ln24_70_fu_4238_p1),
    .dout(mul_ln24_70_fu_4238_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U600(
    .din0(mul_ln24_74_fu_4255_p0),
    .din1(mul_ln24_74_fu_4255_p1),
    .dout(mul_ln24_74_fu_4255_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U601(
    .din0(mul_ln24_79_fu_4272_p0),
    .din1(mul_ln24_79_fu_4272_p1),
    .dout(mul_ln24_79_fu_4272_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U602(
    .din0(mul_ln24_63_fu_4304_p0),
    .din1(mul_ln24_63_fu_4304_p1),
    .dout(mul_ln24_63_fu_4304_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U603(
    .din0(mul_ln24_67_fu_4321_p0),
    .din1(mul_ln24_67_fu_4321_p1),
    .dout(mul_ln24_67_fu_4321_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U604(
    .din0(mul_ln24_72_fu_4338_p0),
    .din1(mul_ln24_72_fu_4338_p1),
    .dout(mul_ln24_72_fu_4338_p2)
);

train_step_mul_2s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2s_2s_4_1_1_U605(
    .din0(mul_ln24_76_fu_4355_p0),
    .din1(mul_ln24_76_fu_4355_p1),
    .dout(mul_ln24_76_fu_4355_p2)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U606(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4466_p0),
    .din1(grp_fu_4466_p1),
    .din2(mul_ln24_1_fu_3337_p2),
    .ce(grp_fu_4466_ce),
    .dout(grp_fu_4466_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U607(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4475_p0),
    .din1(grp_fu_4475_p1),
    .din2(mul_ln24_2_fu_3350_p2),
    .ce(grp_fu_4475_ce),
    .dout(grp_fu_4475_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U608(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4484_p0),
    .din1(grp_fu_4484_p1),
    .din2(mul_ln24_4_fu_3363_p2),
    .ce(grp_fu_4484_ce),
    .dout(grp_fu_4484_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U609(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4493_p0),
    .din1(grp_fu_4493_p1),
    .din2(mul_ln24_6_fu_3376_p2),
    .ce(grp_fu_4493_ce),
    .dout(grp_fu_4493_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U610(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4502_p0),
    .din1(grp_fu_4502_p1),
    .din2(mul_ln24_8_fu_3389_p2),
    .ce(grp_fu_4502_ce),
    .dout(grp_fu_4502_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U611(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4511_p0),
    .din1(grp_fu_4511_p1),
    .din2(mul_ln24_10_fu_3402_p2),
    .ce(grp_fu_4511_ce),
    .dout(grp_fu_4511_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U612(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4520_p0),
    .din1(grp_fu_4520_p1),
    .din2(mul_ln24_12_fu_3415_p2),
    .ce(grp_fu_4520_ce),
    .dout(grp_fu_4520_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U613(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4529_p0),
    .din1(grp_fu_4529_p1),
    .din2(mul_ln24_14_fu_3428_p2),
    .ce(grp_fu_4529_ce),
    .dout(grp_fu_4529_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U614(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4538_p0),
    .din1(grp_fu_4538_p1),
    .din2(mul_ln24_16_fu_3441_p2),
    .ce(grp_fu_4538_ce),
    .dout(grp_fu_4538_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U615(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4547_p0),
    .din1(grp_fu_4547_p1),
    .din2(mul_ln24_18_fu_3454_p2),
    .ce(grp_fu_4547_ce),
    .dout(grp_fu_4547_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U616(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4556_p0),
    .din1(grp_fu_4556_p1),
    .din2(mul_ln24_20_fu_3467_p2),
    .ce(grp_fu_4556_ce),
    .dout(grp_fu_4556_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U617(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4565_p0),
    .din1(grp_fu_4565_p1),
    .din2(mul_ln24_22_fu_3480_p2),
    .ce(grp_fu_4565_ce),
    .dout(grp_fu_4565_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U618(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4574_p0),
    .din1(grp_fu_4574_p1),
    .din2(mul_ln24_24_fu_3493_p2),
    .ce(grp_fu_4574_ce),
    .dout(grp_fu_4574_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U619(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4583_p0),
    .din1(grp_fu_4583_p1),
    .din2(mul_ln24_26_fu_3506_p2),
    .ce(grp_fu_4583_ce),
    .dout(grp_fu_4583_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U620(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4592_p0),
    .din1(grp_fu_4592_p1),
    .din2(mul_ln24_28_fu_3519_p2),
    .ce(grp_fu_4592_ce),
    .dout(grp_fu_4592_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U621(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4601_p0),
    .din1(grp_fu_4601_p1),
    .din2(mul_ln24_30_fu_3532_p2),
    .ce(grp_fu_4601_ce),
    .dout(grp_fu_4601_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U622(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4610_p0),
    .din1(grp_fu_4610_p1),
    .din2(mul_ln24_32_fu_3697_p2),
    .ce(grp_fu_4610_ce),
    .dout(grp_fu_4610_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U623(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4619_p0),
    .din1(grp_fu_4619_p1),
    .din2(mul_ln24_33_fu_3710_p2),
    .ce(grp_fu_4619_ce),
    .dout(grp_fu_4619_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U624(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4628_p0),
    .din1(grp_fu_4628_p1),
    .din2(mul_ln24_35_fu_3723_p2),
    .ce(grp_fu_4628_ce),
    .dout(grp_fu_4628_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U625(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4637_p0),
    .din1(grp_fu_4637_p1),
    .din2(mul_ln24_37_fu_3736_p2),
    .ce(grp_fu_4637_ce),
    .dout(grp_fu_4637_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U626(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4646_p0),
    .din1(grp_fu_4646_p1),
    .din2(mul_ln24_39_fu_3749_p2),
    .ce(grp_fu_4646_ce),
    .dout(grp_fu_4646_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U627(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4655_p0),
    .din1(grp_fu_4655_p1),
    .din2(mul_ln24_41_fu_3762_p2),
    .ce(grp_fu_4655_ce),
    .dout(grp_fu_4655_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U628(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4664_p0),
    .din1(grp_fu_4664_p1),
    .din2(mul_ln24_43_fu_3775_p2),
    .ce(grp_fu_4664_ce),
    .dout(grp_fu_4664_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U629(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4673_p0),
    .din1(grp_fu_4673_p1),
    .din2(mul_ln24_45_fu_3788_p2),
    .ce(grp_fu_4673_ce),
    .dout(grp_fu_4673_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U630(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4682_p0),
    .din1(grp_fu_4682_p1),
    .din2(mul_ln24_47_fu_3801_p2),
    .ce(grp_fu_4682_ce),
    .dout(grp_fu_4682_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U631(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4691_p0),
    .din1(grp_fu_4691_p1),
    .din2(mul_ln24_49_fu_3814_p2),
    .ce(grp_fu_4691_ce),
    .dout(grp_fu_4691_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U632(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4700_p0),
    .din1(grp_fu_4700_p1),
    .din2(mul_ln24_51_fu_3827_p2),
    .ce(grp_fu_4700_ce),
    .dout(grp_fu_4700_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U633(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4709_p0),
    .din1(grp_fu_4709_p1),
    .din2(mul_ln24_53_fu_3840_p2),
    .ce(grp_fu_4709_ce),
    .dout(grp_fu_4709_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U634(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4718_p0),
    .din1(grp_fu_4718_p1),
    .din2(mul_ln24_55_fu_3853_p2),
    .ce(grp_fu_4718_ce),
    .dout(grp_fu_4718_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U635(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4727_p0),
    .din1(grp_fu_4727_p1),
    .din2(mul_ln24_57_fu_3866_p2),
    .ce(grp_fu_4727_ce),
    .dout(grp_fu_4727_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U636(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4736_p0),
    .din1(grp_fu_4736_p1),
    .din2(mul_ln24_59_fu_3879_p2),
    .ce(grp_fu_4736_ce),
    .dout(grp_fu_4736_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U637(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4745_p0),
    .din1(grp_fu_4745_p1),
    .din2(mul_ln24_61_fu_3892_p2),
    .ce(grp_fu_4745_ce),
    .dout(grp_fu_4745_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U638(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4754_p0),
    .din1(grp_fu_4754_p1),
    .din2(mul_ln24_65_fu_4221_p2),
    .ce(1'b1),
    .dout(grp_fu_4754_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U639(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4762_p0),
    .din1(grp_fu_4762_p1),
    .din2(mul_ln24_70_fu_4238_p2),
    .ce(1'b1),
    .dout(grp_fu_4762_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U640(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4770_p0),
    .din1(grp_fu_4770_p1),
    .din2(mul_ln24_74_fu_4255_p2),
    .ce(1'b1),
    .dout(grp_fu_4770_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U641(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4778_p0),
    .din1(grp_fu_4778_p1),
    .din2(mul_ln24_79_fu_4272_p2),
    .ce(1'b1),
    .dout(grp_fu_4778_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U642(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4786_p0),
    .din1(grp_fu_4786_p1),
    .din2(mul_ln24_63_fu_4304_p2),
    .ce(1'b1),
    .dout(grp_fu_4786_p3)
);

train_step_mac_muladd_2s_2s_5s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_5s_5_4_1_U643(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4795_p0),
    .din1(grp_fu_4795_p1),
    .din2(grp_fu_4754_p3),
    .ce(1'b1),
    .dout(grp_fu_4795_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U644(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4804_p0),
    .din1(grp_fu_4804_p1),
    .din2(mul_ln24_67_fu_4321_p2),
    .ce(1'b1),
    .dout(grp_fu_4804_p3)
);

train_step_mac_muladd_2s_2s_5s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_5s_5_4_1_U645(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4813_p0),
    .din1(grp_fu_4813_p1),
    .din2(grp_fu_4762_p3),
    .ce(1'b1),
    .dout(grp_fu_4813_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U646(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4822_p0),
    .din1(grp_fu_4822_p1),
    .din2(mul_ln24_72_fu_4338_p2),
    .ce(1'b1),
    .dout(grp_fu_4822_p3)
);

train_step_mac_muladd_2s_2s_5s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_5s_5_4_1_U647(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4831_p0),
    .din1(grp_fu_4831_p1),
    .din2(grp_fu_4770_p3),
    .ce(1'b1),
    .dout(grp_fu_4831_p3)
);

train_step_mac_muladd_2s_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_4s_5_4_1_U648(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4840_p0),
    .din1(grp_fu_4840_p1),
    .din2(mul_ln24_76_fu_4355_p2),
    .ce(1'b1),
    .dout(grp_fu_4840_p3)
);

train_step_mac_muladd_2s_2s_5s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mac_muladd_2s_2s_5s_5_4_1_U649(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4849_p0),
    .din1(grp_fu_4849_p1),
    .din2(grp_fu_4778_p3),
    .ce(1'b1),
    .dout(grp_fu_4849_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_forwardHidden_fu_1732_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state38))) begin
            grp_forwardHidden_fu_1732_ap_start_reg <= 1'b1;
        end else if ((grp_forwardHidden_fu_1732_ap_ready == 1'b1)) begin
            grp_forwardHidden_fu_1732_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_forwardOutput_fu_1835_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state40))) begin
            grp_forwardOutput_fu_1835_ap_start_reg <= 1'b1;
        end else if ((grp_forwardOutput_fu_1835_ap_ready == 1'b1)) begin
            grp_forwardOutput_fu_1835_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state46) & (icmp_ln158_reg_8124 == 1'd1))) begin
            grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start_reg <= 1'b1;
        end else if ((grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_ready == 1'b1)) begin
            grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_updateOutput_fu_1975_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_updateOutput_fu_1975_ap_start_reg <= 1'b1;
        end else if ((grp_updateOutput_fu_1975_ap_ready == 1'b1)) begin
            grp_updateOutput_fu_1975_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        W1_read_reg_6548 <= W1;
        W2_read_reg_6542 <= W2;
        in_pos_10_reg_6614[1] <= in_pos_10_fu_2136_p3[1];
        in_pos_11_reg_6620[1] <= in_pos_11_fu_2143_p3[1];
        in_pos_12_reg_6626[1] <= in_pos_12_fu_2150_p3[1];
        in_pos_13_reg_6632[1] <= in_pos_13_fu_2157_p3[1];
        in_pos_14_reg_6638[1] <= in_pos_14_fu_2164_p3[1];
        in_pos_15_reg_6644[1] <= in_pos_15_fu_2171_p3[1];
        in_pos_16_reg_6650[1] <= in_pos_16_fu_2178_p3[1];
        in_pos_17_reg_6656[1] <= in_pos_17_fu_2185_p3[1];
        in_pos_18_reg_6662[1] <= in_pos_18_fu_2192_p3[1];
        in_pos_19_reg_6668[1] <= in_pos_19_fu_2199_p3[1];
        in_pos_1_reg_6560[1] <= in_pos_1_fu_2073_p3[1];
        in_pos_20_reg_6674[1] <= in_pos_20_fu_2206_p3[1];
        in_pos_21_reg_6680[1] <= in_pos_21_fu_2213_p3[1];
        in_pos_22_reg_6686[1] <= in_pos_22_fu_2220_p3[1];
        in_pos_23_reg_6692[1] <= in_pos_23_fu_2227_p3[1];
        in_pos_24_reg_6698[1] <= in_pos_24_fu_2234_p3[1];
        in_pos_25_reg_6704[1] <= in_pos_25_fu_2241_p3[1];
        in_pos_26_reg_6710[1] <= in_pos_26_fu_2248_p3[1];
        in_pos_27_reg_6716[1] <= in_pos_27_fu_2255_p3[1];
        in_pos_28_reg_6722[1] <= in_pos_28_fu_2262_p3[1];
        in_pos_29_reg_6728[1] <= in_pos_29_fu_2269_p3[1];
        in_pos_2_reg_6566[1] <= in_pos_2_fu_2080_p3[1];
        in_pos_30_reg_6734[1] <= in_pos_30_fu_2276_p3[1];
        in_pos_31_reg_6740[1] <= in_pos_31_fu_2283_p3[1];
        in_pos_32_reg_6746[1] <= in_pos_32_fu_2290_p3[1];
        in_pos_33_reg_6752[1] <= in_pos_33_fu_2297_p3[1];
        in_pos_34_reg_6758[1] <= in_pos_34_fu_2304_p3[1];
        in_pos_35_reg_6764[1] <= in_pos_35_fu_2311_p3[1];
        in_pos_36_reg_6770[1] <= in_pos_36_fu_2318_p3[1];
        in_pos_37_reg_6776[1] <= in_pos_37_fu_2325_p3[1];
        in_pos_38_reg_6782[1] <= in_pos_38_fu_2332_p3[1];
        in_pos_39_reg_6788[1] <= in_pos_39_fu_2339_p3[1];
        in_pos_3_reg_6572[1] <= in_pos_3_fu_2087_p3[1];
        in_pos_40_reg_6794[1] <= in_pos_40_fu_2346_p3[1];
        in_pos_41_reg_6800[1] <= in_pos_41_fu_2353_p3[1];
        in_pos_42_reg_6806[1] <= in_pos_42_fu_2360_p3[1];
        in_pos_43_reg_6812[1] <= in_pos_43_fu_2367_p3[1];
        in_pos_44_reg_6818[1] <= in_pos_44_fu_2374_p3[1];
        in_pos_45_reg_6824[1] <= in_pos_45_fu_2381_p3[1];
        in_pos_46_reg_6830[1] <= in_pos_46_fu_2388_p3[1];
        in_pos_47_reg_6836[1] <= in_pos_47_fu_2395_p3[1];
        in_pos_48_reg_6842[1] <= in_pos_48_fu_2402_p3[1];
        in_pos_49_reg_6848[1] <= in_pos_49_fu_2409_p3[1];
        in_pos_4_reg_6578[1] <= in_pos_4_fu_2094_p3[1];
        in_pos_50_reg_6854[1] <= in_pos_50_fu_2416_p3[1];
        in_pos_51_reg_6860[1] <= in_pos_51_fu_2423_p3[1];
        in_pos_52_reg_6866[1] <= in_pos_52_fu_2430_p3[1];
        in_pos_53_reg_6872[1] <= in_pos_53_fu_2437_p3[1];
        in_pos_54_reg_6878[1] <= in_pos_54_fu_2444_p3[1];
        in_pos_55_reg_6889[1] <= in_pos_55_fu_2451_p3[1];
        in_pos_56_reg_6900[1] <= in_pos_56_fu_2458_p3[1];
        in_pos_57_reg_6911[1] <= in_pos_57_fu_2465_p3[1];
        in_pos_58_reg_6922[1] <= in_pos_58_fu_2472_p3[1];
        in_pos_59_reg_6928[1] <= in_pos_59_fu_2479_p3[1];
        in_pos_5_reg_6584[1] <= in_pos_5_fu_2101_p3[1];
        in_pos_60_reg_6934[1] <= in_pos_60_fu_2486_p3[1];
        in_pos_61_reg_6940[1] <= in_pos_61_fu_2493_p3[1];
        in_pos_62_reg_6946[1] <= in_pos_62_fu_2500_p3[1];
        in_pos_63_reg_6952[1] <= in_pos_63_fu_2508_p3[1];
        in_pos_6_reg_6590[1] <= in_pos_6_fu_2108_p3[1];
        in_pos_7_reg_6596[1] <= in_pos_7_fu_2115_p3[1];
        in_pos_8_reg_6602[1] <= in_pos_8_fu_2122_p3[1];
        in_pos_9_reg_6608[1] <= in_pos_9_fu_2129_p3[1];
        in_pos_reg_6554[1] <= in_pos_fu_2066_p3[1];
        tmp_143_reg_6884 <= img_neg_q1[32'd7];
        tmp_145_reg_6895 <= img_neg_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        add_ln24_13_reg_7807 <= add_ln24_13_fu_3612_p2;
        add_ln24_21_reg_7812 <= add_ln24_21_fu_3650_p2;
        add_ln24_28_reg_7817 <= add_ln24_28_fu_3688_p2;
        add_ln24_6_reg_7802 <= add_ln24_6_fu_3574_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        add_ln24_30_reg_7938 <= add_ln24_30_fu_3962_p2;
        add_ln24_37_reg_7943 <= add_ln24_37_fu_4000_p2;
        add_ln24_44_reg_7948 <= add_ln24_44_fu_4038_p2;
        add_ln24_52_reg_7953 <= add_ln24_52_fu_4076_p2;
        add_ln24_59_reg_7958 <= add_ln24_59_fu_4114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        add_ln24_70_reg_8128 <= add_ln24_70_fu_4402_p2;
        add_ln24_79_reg_8133 <= add_ln24_79_fu_4440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_10_ap_vld == 1'b1))) begin
        hidden_neg_10_fu_382 <= grp_forwardHidden_fu_1732_hidden_10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_11_ap_vld == 1'b1))) begin
        hidden_neg_11_fu_386 <= grp_forwardHidden_fu_1732_hidden_11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_12_ap_vld == 1'b1))) begin
        hidden_neg_12_fu_390 <= grp_forwardHidden_fu_1732_hidden_12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_13_ap_vld == 1'b1))) begin
        hidden_neg_13_fu_394 <= grp_forwardHidden_fu_1732_hidden_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_14_ap_vld == 1'b1))) begin
        hidden_neg_14_fu_398 <= grp_forwardHidden_fu_1732_hidden_14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_15_ap_vld == 1'b1))) begin
        hidden_neg_15_fu_402 <= grp_forwardHidden_fu_1732_hidden_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_16_ap_vld == 1'b1))) begin
        hidden_neg_16_fu_406 <= grp_forwardHidden_fu_1732_hidden_16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_17_ap_vld == 1'b1))) begin
        hidden_neg_17_fu_410 <= grp_forwardHidden_fu_1732_hidden_17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_18_ap_vld == 1'b1))) begin
        hidden_neg_18_fu_414 <= grp_forwardHidden_fu_1732_hidden_18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_19_ap_vld == 1'b1))) begin
        hidden_neg_19_fu_418 <= grp_forwardHidden_fu_1732_hidden_19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_1_ap_vld == 1'b1))) begin
        hidden_neg_1_fu_346 <= grp_forwardHidden_fu_1732_hidden_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_20_ap_vld == 1'b1))) begin
        hidden_neg_20_fu_422 <= grp_forwardHidden_fu_1732_hidden_20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_21_ap_vld == 1'b1))) begin
        hidden_neg_21_fu_426 <= grp_forwardHidden_fu_1732_hidden_21;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_22_ap_vld == 1'b1))) begin
        hidden_neg_22_fu_430 <= grp_forwardHidden_fu_1732_hidden_22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_23_ap_vld == 1'b1))) begin
        hidden_neg_23_fu_434 <= grp_forwardHidden_fu_1732_hidden_23;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_24_ap_vld == 1'b1))) begin
        hidden_neg_24_fu_438 <= grp_forwardHidden_fu_1732_hidden_24;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_25_ap_vld == 1'b1))) begin
        hidden_neg_25_fu_442 <= grp_forwardHidden_fu_1732_hidden_25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_26_ap_vld == 1'b1))) begin
        hidden_neg_26_fu_446 <= grp_forwardHidden_fu_1732_hidden_26;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_27_ap_vld == 1'b1))) begin
        hidden_neg_27_fu_450 <= grp_forwardHidden_fu_1732_hidden_27;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_28_ap_vld == 1'b1))) begin
        hidden_neg_28_fu_454 <= grp_forwardHidden_fu_1732_hidden_28;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_29_ap_vld == 1'b1))) begin
        hidden_neg_29_fu_458 <= grp_forwardHidden_fu_1732_hidden_29;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_2_ap_vld == 1'b1))) begin
        hidden_neg_2_fu_350 <= grp_forwardHidden_fu_1732_hidden_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_30_ap_vld == 1'b1))) begin
        hidden_neg_30_fu_462 <= grp_forwardHidden_fu_1732_hidden_30;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_31_ap_vld == 1'b1))) begin
        hidden_neg_31_fu_466 <= grp_forwardHidden_fu_1732_hidden_31;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_3_ap_vld == 1'b1))) begin
        hidden_neg_3_fu_354 <= grp_forwardHidden_fu_1732_hidden_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_4_ap_vld == 1'b1))) begin
        hidden_neg_4_fu_358 <= grp_forwardHidden_fu_1732_hidden_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_5_ap_vld == 1'b1))) begin
        hidden_neg_5_fu_362 <= grp_forwardHidden_fu_1732_hidden_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_6_ap_vld == 1'b1))) begin
        hidden_neg_6_fu_366 <= grp_forwardHidden_fu_1732_hidden_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_7_ap_vld == 1'b1))) begin
        hidden_neg_7_fu_370 <= grp_forwardHidden_fu_1732_hidden_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_8_ap_vld == 1'b1))) begin
        hidden_neg_8_fu_374 <= grp_forwardHidden_fu_1732_hidden_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_9_ap_vld == 1'b1))) begin
        hidden_neg_9_fu_378 <= grp_forwardHidden_fu_1732_hidden_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_hidden_0_ap_vld == 1'b1))) begin
        hidden_neg_fu_342 <= grp_forwardHidden_fu_1732_hidden_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_10_ap_vld == 1'b1))) begin
        hidden_pos_10_fu_254 <= grp_forwardHidden_fu_1732_hidden_10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_11_ap_vld == 1'b1))) begin
        hidden_pos_11_fu_258 <= grp_forwardHidden_fu_1732_hidden_11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_12_ap_vld == 1'b1))) begin
        hidden_pos_12_fu_262 <= grp_forwardHidden_fu_1732_hidden_12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_13_ap_vld == 1'b1))) begin
        hidden_pos_13_fu_266 <= grp_forwardHidden_fu_1732_hidden_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_14_ap_vld == 1'b1))) begin
        hidden_pos_14_fu_270 <= grp_forwardHidden_fu_1732_hidden_14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_15_ap_vld == 1'b1))) begin
        hidden_pos_15_fu_274 <= grp_forwardHidden_fu_1732_hidden_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_16_ap_vld == 1'b1))) begin
        hidden_pos_16_fu_278 <= grp_forwardHidden_fu_1732_hidden_16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_17_ap_vld == 1'b1))) begin
        hidden_pos_17_fu_282 <= grp_forwardHidden_fu_1732_hidden_17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_18_ap_vld == 1'b1))) begin
        hidden_pos_18_fu_286 <= grp_forwardHidden_fu_1732_hidden_18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_19_ap_vld == 1'b1))) begin
        hidden_pos_19_fu_290 <= grp_forwardHidden_fu_1732_hidden_19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_1_ap_vld == 1'b1))) begin
        hidden_pos_1_fu_218 <= grp_forwardHidden_fu_1732_hidden_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_20_ap_vld == 1'b1))) begin
        hidden_pos_20_fu_294 <= grp_forwardHidden_fu_1732_hidden_20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_21_ap_vld == 1'b1))) begin
        hidden_pos_21_fu_298 <= grp_forwardHidden_fu_1732_hidden_21;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_22_ap_vld == 1'b1))) begin
        hidden_pos_22_fu_302 <= grp_forwardHidden_fu_1732_hidden_22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_23_ap_vld == 1'b1))) begin
        hidden_pos_23_fu_306 <= grp_forwardHidden_fu_1732_hidden_23;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_24_ap_vld == 1'b1))) begin
        hidden_pos_24_fu_310 <= grp_forwardHidden_fu_1732_hidden_24;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_25_ap_vld == 1'b1))) begin
        hidden_pos_25_fu_314 <= grp_forwardHidden_fu_1732_hidden_25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_26_ap_vld == 1'b1))) begin
        hidden_pos_26_fu_318 <= grp_forwardHidden_fu_1732_hidden_26;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_27_ap_vld == 1'b1))) begin
        hidden_pos_27_fu_322 <= grp_forwardHidden_fu_1732_hidden_27;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_28_ap_vld == 1'b1))) begin
        hidden_pos_28_fu_326 <= grp_forwardHidden_fu_1732_hidden_28;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_29_ap_vld == 1'b1))) begin
        hidden_pos_29_fu_330 <= grp_forwardHidden_fu_1732_hidden_29;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_2_ap_vld == 1'b1))) begin
        hidden_pos_2_fu_222 <= grp_forwardHidden_fu_1732_hidden_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_30_ap_vld == 1'b1))) begin
        hidden_pos_30_fu_334 <= grp_forwardHidden_fu_1732_hidden_30;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_31_ap_vld == 1'b1))) begin
        hidden_pos_31_fu_338 <= grp_forwardHidden_fu_1732_hidden_31;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_3_ap_vld == 1'b1))) begin
        hidden_pos_3_fu_226 <= grp_forwardHidden_fu_1732_hidden_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_4_ap_vld == 1'b1))) begin
        hidden_pos_4_fu_230 <= grp_forwardHidden_fu_1732_hidden_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_5_ap_vld == 1'b1))) begin
        hidden_pos_5_fu_234 <= grp_forwardHidden_fu_1732_hidden_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_6_ap_vld == 1'b1))) begin
        hidden_pos_6_fu_238 <= grp_forwardHidden_fu_1732_hidden_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_7_ap_vld == 1'b1))) begin
        hidden_pos_7_fu_242 <= grp_forwardHidden_fu_1732_hidden_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_8_ap_vld == 1'b1))) begin
        hidden_pos_8_fu_246 <= grp_forwardHidden_fu_1732_hidden_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_9_ap_vld == 1'b1))) begin
        hidden_pos_9_fu_250 <= grp_forwardHidden_fu_1732_hidden_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_hidden_0_ap_vld == 1'b1))) begin
        hidden_pos_fu_214 <= grp_forwardHidden_fu_1732_hidden_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        icmp_ln158_reg_8124 <= icmp_ln158_fu_4365_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        icmp_ln159_reg_8138 <= icmp_ln159_fu_4460_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        in_neg_10_reg_7164[1] <= in_neg_10_fu_2714_p3[1];
        in_neg_11_reg_7169[1] <= in_neg_11_fu_2721_p3[1];
        in_neg_12_reg_7174[1] <= in_neg_12_fu_2728_p3[1];
        in_neg_13_reg_7179[1] <= in_neg_13_fu_2735_p3[1];
        in_neg_14_reg_7184[1] <= in_neg_14_fu_2742_p3[1];
        in_neg_15_reg_7189[1] <= in_neg_15_fu_2749_p3[1];
        in_neg_16_reg_7194[1] <= in_neg_16_fu_2756_p3[1];
        in_neg_17_reg_7199[1] <= in_neg_17_fu_2763_p3[1];
        in_neg_18_reg_7204[1] <= in_neg_18_fu_2770_p3[1];
        in_neg_19_reg_7209[1] <= in_neg_19_fu_2777_p3[1];
        in_neg_1_reg_7119[1] <= in_neg_1_fu_2651_p3[1];
        in_neg_20_reg_7214[1] <= in_neg_20_fu_2784_p3[1];
        in_neg_21_reg_7219[1] <= in_neg_21_fu_2791_p3[1];
        in_neg_22_reg_7224[1] <= in_neg_22_fu_2798_p3[1];
        in_neg_23_reg_7229[1] <= in_neg_23_fu_2805_p3[1];
        in_neg_24_reg_7234[1] <= in_neg_24_fu_2812_p3[1];
        in_neg_25_reg_7239[1] <= in_neg_25_fu_2819_p3[1];
        in_neg_26_reg_7244[1] <= in_neg_26_fu_2826_p3[1];
        in_neg_27_reg_7249[1] <= in_neg_27_fu_2833_p3[1];
        in_neg_28_reg_7254[1] <= in_neg_28_fu_2840_p3[1];
        in_neg_29_reg_7259[1] <= in_neg_29_fu_2847_p3[1];
        in_neg_2_reg_7124[1] <= in_neg_2_fu_2658_p3[1];
        in_neg_30_reg_7264[1] <= in_neg_30_fu_2854_p3[1];
        in_neg_31_reg_7269[1] <= in_neg_31_fu_2861_p3[1];
        in_neg_32_reg_7274[1] <= in_neg_32_fu_2868_p3[1];
        in_neg_33_reg_7279[1] <= in_neg_33_fu_2875_p3[1];
        in_neg_34_reg_7284[1] <= in_neg_34_fu_2882_p3[1];
        in_neg_35_reg_7289[1] <= in_neg_35_fu_2889_p3[1];
        in_neg_36_reg_7294[1] <= in_neg_36_fu_2896_p3[1];
        in_neg_37_reg_7299[1] <= in_neg_37_fu_2903_p3[1];
        in_neg_38_reg_7304[1] <= in_neg_38_fu_2910_p3[1];
        in_neg_39_reg_7309[1] <= in_neg_39_fu_2917_p3[1];
        in_neg_3_reg_7129[1] <= in_neg_3_fu_2665_p3[1];
        in_neg_40_reg_7314[1] <= in_neg_40_fu_2924_p3[1];
        in_neg_41_reg_7319[1] <= in_neg_41_fu_2931_p3[1];
        in_neg_42_reg_7324[1] <= in_neg_42_fu_2938_p3[1];
        in_neg_43_reg_7329[1] <= in_neg_43_fu_2945_p3[1];
        in_neg_44_reg_7334[1] <= in_neg_44_fu_2952_p3[1];
        in_neg_45_reg_7339[1] <= in_neg_45_fu_2959_p3[1];
        in_neg_46_reg_7344[1] <= in_neg_46_fu_2966_p3[1];
        in_neg_47_reg_7349[1] <= in_neg_47_fu_2973_p3[1];
        in_neg_48_reg_7354[1] <= in_neg_48_fu_2980_p3[1];
        in_neg_49_reg_7359[1] <= in_neg_49_fu_2987_p3[1];
        in_neg_4_reg_7134[1] <= in_neg_4_fu_2672_p3[1];
        in_neg_50_reg_7364[1] <= in_neg_50_fu_2994_p3[1];
        in_neg_51_reg_7369[1] <= in_neg_51_fu_3001_p3[1];
        in_neg_52_reg_7374[1] <= in_neg_52_fu_3008_p3[1];
        in_neg_53_reg_7379[1] <= in_neg_53_fu_3015_p3[1];
        in_neg_54_reg_7384[1] <= in_neg_54_fu_3022_p3[1];
        in_neg_55_reg_7389[1] <= in_neg_55_fu_3029_p3[1];
        in_neg_56_reg_7394[1] <= in_neg_56_fu_3036_p3[1];
        in_neg_57_reg_7399[1] <= in_neg_57_fu_3043_p3[1];
        in_neg_58_reg_7404[1] <= in_neg_58_fu_3050_p3[1];
        in_neg_59_reg_7409[1] <= in_neg_59_fu_3057_p3[1];
        in_neg_5_reg_7139[1] <= in_neg_5_fu_2679_p3[1];
        in_neg_60_reg_7414[1] <= in_neg_60_fu_3064_p3[1];
        in_neg_61_reg_7419[1] <= in_neg_61_fu_3071_p3[1];
        in_neg_62_reg_7424[1] <= in_neg_62_fu_3078_p3[1];
        in_neg_63_reg_7429[1] <= in_neg_63_fu_3086_p3[1];
        in_neg_6_reg_7144[1] <= in_neg_6_fu_2686_p3[1];
        in_neg_7_reg_7149[1] <= in_neg_7_fu_2693_p3[1];
        in_neg_8_reg_7154[1] <= in_neg_8_fu_2700_p3[1];
        in_neg_9_reg_7159[1] <= in_neg_9_fu_2707_p3[1];
        in_neg_reg_7114[1] <= in_neg_fu_2644_p3[1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_1_ap_vld == 1'b1))) begin
        out_neg_1_fu_514 <= grp_forwardOutput_fu_1835_output_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_2_ap_vld == 1'b1))) begin
        out_neg_2_fu_518 <= grp_forwardOutput_fu_1835_output_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_3_ap_vld == 1'b1))) begin
        out_neg_3_fu_522 <= grp_forwardOutput_fu_1835_output_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_4_ap_vld == 1'b1))) begin
        out_neg_4_fu_526 <= grp_forwardOutput_fu_1835_output_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_5_ap_vld == 1'b1))) begin
        out_neg_5_fu_530 <= grp_forwardOutput_fu_1835_output_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_6_ap_vld == 1'b1))) begin
        out_neg_6_fu_534 <= grp_forwardOutput_fu_1835_output_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_7_ap_vld == 1'b1))) begin
        out_neg_7_fu_538 <= grp_forwardOutput_fu_1835_output_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_8_ap_vld == 1'b1))) begin
        out_neg_8_fu_542 <= grp_forwardOutput_fu_1835_output_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_9_ap_vld == 1'b1))) begin
        out_neg_9_fu_546 <= grp_forwardOutput_fu_1835_output_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_output_0_ap_vld == 1'b1))) begin
        out_neg_fu_510 <= grp_forwardOutput_fu_1835_output_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_1_ap_vld == 1'b1))) begin
        out_pos_1_fu_474 <= grp_forwardOutput_fu_1835_output_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_2_ap_vld == 1'b1))) begin
        out_pos_2_fu_478 <= grp_forwardOutput_fu_1835_output_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_3_ap_vld == 1'b1))) begin
        out_pos_3_fu_482 <= grp_forwardOutput_fu_1835_output_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_4_ap_vld == 1'b1))) begin
        out_pos_4_fu_486 <= grp_forwardOutput_fu_1835_output_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_5_ap_vld == 1'b1))) begin
        out_pos_5_fu_490 <= grp_forwardOutput_fu_1835_output_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_6_ap_vld == 1'b1))) begin
        out_pos_6_fu_494 <= grp_forwardOutput_fu_1835_output_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_7_ap_vld == 1'b1))) begin
        out_pos_7_fu_498 <= grp_forwardOutput_fu_1835_output_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_8_ap_vld == 1'b1))) begin
        out_pos_8_fu_502 <= grp_forwardOutput_fu_1835_output_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_9_ap_vld == 1'b1))) begin
        out_pos_9_fu_506 <= grp_forwardOutput_fu_1835_output_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_output_0_ap_vld == 1'b1))) begin
        out_pos_fu_470 <= grp_forwardOutput_fu_1835_output_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_100_reg_5967 <= img_pos_q0[32'd7];
        tmp_83_reg_5942 <= img_neg_q1[32'd7];
        tmp_85_reg_5947 <= img_neg_q0[32'd7];
        tmp_98_reg_5962 <= img_pos_q1[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_101_reg_6107 <= img_neg_q0[32'd7];
        tmp_114_reg_6122 <= img_pos_q1[32'd7];
        tmp_116_reg_6127 <= img_pos_q0[32'd7];
        tmp_99_reg_6102 <= img_neg_q1[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_102_reg_6002 <= img_pos_q1[32'd7];
        tmp_104_reg_6007 <= img_pos_q0[32'd7];
        tmp_87_reg_5982 <= img_neg_q1[32'd7];
        tmp_89_reg_5987 <= img_neg_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_103_reg_6142 <= img_neg_q1[32'd7];
        tmp_105_reg_6147 <= img_neg_q0[32'd7];
        tmp_118_reg_6162 <= img_pos_q1[32'd7];
        tmp_120_reg_6167 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_106_reg_6042 <= img_pos_q1[32'd7];
        tmp_108_reg_6047 <= img_pos_q0[32'd7];
        tmp_91_reg_6022 <= img_neg_q1[32'd7];
        tmp_93_reg_6027 <= img_neg_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        tmp_107_reg_6182 <= img_neg_q1[32'd7];
        tmp_109_reg_6187 <= img_neg_q0[32'd7];
        tmp_122_reg_6202 <= img_pos_q1[32'd7];
        tmp_124_reg_6207 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_110_reg_6082 <= img_pos_q1[32'd7];
        tmp_112_reg_6087 <= img_pos_q0[32'd7];
        tmp_95_reg_6062 <= img_neg_q1[32'd7];
        tmp_97_reg_6067 <= img_neg_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        tmp_111_reg_6222 <= img_neg_q1[32'd7];
        tmp_113_reg_6227 <= img_neg_q0[32'd7];
        tmp_126_reg_6242 <= img_pos_q1[32'd7];
        tmp_128_reg_6247 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_115_reg_6262 <= img_neg_q1[32'd7];
        tmp_117_reg_6267 <= img_neg_q0[32'd7];
        tmp_130_reg_6282 <= img_pos_q1[32'd7];
        tmp_132_reg_6287 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        tmp_119_reg_6302 <= img_neg_q1[32'd7];
        tmp_121_reg_6307 <= img_neg_q0[32'd7];
        tmp_134_reg_6322 <= img_pos_q1[32'd7];
        tmp_136_reg_6327 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_123_reg_6342 <= img_neg_q1[32'd7];
        tmp_125_reg_6347 <= img_neg_q0[32'd7];
        tmp_138_reg_6362 <= img_pos_q1[32'd7];
        tmp_140_reg_6367 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_127_reg_6382 <= img_neg_q1[32'd7];
        tmp_129_reg_6387 <= img_neg_q0[32'd7];
        tmp_142_reg_6402 <= img_pos_q1[32'd7];
        tmp_144_reg_6407 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_131_reg_6422 <= img_neg_q1[32'd7];
        tmp_133_reg_6427 <= img_neg_q0[32'd7];
        tmp_146_reg_6442 <= img_pos_q1[32'd7];
        tmp_148_reg_6447 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        tmp_135_reg_6462 <= img_neg_q1[32'd7];
        tmp_137_reg_6467 <= img_neg_q0[32'd7];
        tmp_150_reg_6482 <= img_pos_q1[32'd7];
        tmp_152_reg_6487 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_139_reg_6502 <= img_neg_q1[32'd7];
        tmp_141_reg_6507 <= img_neg_q0[32'd7];
        tmp_154_reg_6522 <= img_pos_q1[32'd7];
        tmp_156_reg_6527 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_147_reg_6958 <= img_neg_q1[32'd7];
        tmp_149_reg_6963 <= img_neg_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tmp_151_reg_6978 <= img_neg_q1[32'd7];
        tmp_153_reg_6983 <= img_neg_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_155_reg_6998 <= img_neg_q1[32'd7];
        tmp_157_reg_7003 <= img_neg_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        tmp_162_reg_8067 <= {{sub_ln158_fu_4282_p2[8:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_35_reg_5462 <= img_neg_q1[32'd7];
        tmp_37_reg_5467 <= img_neg_q0[32'd7];
        tmp_50_reg_5482 <= img_pos_q1[32'd7];
        tmp_52_reg_5487 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_36_reg_5377 <= img_pos_q0[32'd7];
        tmp_reg_5372 <= img_pos_q1[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_38_reg_5392 <= img_pos_q1[32'd7];
        tmp_40_reg_5397 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_39_reg_5502 <= img_neg_q1[32'd7];
        tmp_41_reg_5507 <= img_neg_q0[32'd7];
        tmp_54_reg_5522 <= img_pos_q1[32'd7];
        tmp_56_reg_5527 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_42_reg_5412 <= img_pos_q1[32'd7];
        tmp_44_reg_5417 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_43_reg_5542 <= img_neg_q1[32'd7];
        tmp_45_reg_5547 <= img_neg_q0[32'd7];
        tmp_58_reg_5562 <= img_pos_q1[32'd7];
        tmp_60_reg_5567 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_46_reg_5442 <= img_pos_q1[32'd7];
        tmp_48_reg_5447 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_47_reg_5582 <= img_neg_q1[32'd7];
        tmp_49_reg_5587 <= img_neg_q0[32'd7];
        tmp_62_reg_5602 <= img_pos_q1[32'd7];
        tmp_64_reg_5607 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_51_reg_5622 <= img_neg_q1[32'd7];
        tmp_53_reg_5627 <= img_neg_q0[32'd7];
        tmp_66_reg_5642 <= img_pos_q1[32'd7];
        tmp_68_reg_5647 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_55_reg_5662 <= img_neg_q1[32'd7];
        tmp_57_reg_5667 <= img_neg_q0[32'd7];
        tmp_70_reg_5682 <= img_pos_q1[32'd7];
        tmp_72_reg_5687 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_59_reg_5702 <= img_neg_q1[32'd7];
        tmp_61_reg_5707 <= img_neg_q0[32'd7];
        tmp_74_reg_5722 <= img_pos_q1[32'd7];
        tmp_76_reg_5727 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_63_reg_5742 <= img_neg_q1[32'd7];
        tmp_65_reg_5747 <= img_neg_q0[32'd7];
        tmp_78_reg_5762 <= img_pos_q1[32'd7];
        tmp_80_reg_5767 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_67_reg_5782 <= img_neg_q1[32'd7];
        tmp_69_reg_5787 <= img_neg_q0[32'd7];
        tmp_82_reg_5802 <= img_pos_q1[32'd7];
        tmp_84_reg_5807 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_71_reg_5822 <= img_neg_q1[32'd7];
        tmp_73_reg_5827 <= img_neg_q0[32'd7];
        tmp_86_reg_5842 <= img_pos_q1[32'd7];
        tmp_88_reg_5847 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_75_reg_5862 <= img_neg_q1[32'd7];
        tmp_77_reg_5867 <= img_neg_q0[32'd7];
        tmp_90_reg_5882 <= img_pos_q1[32'd7];
        tmp_92_reg_5887 <= img_pos_q0[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_79_reg_5902 <= img_neg_q1[32'd7];
        tmp_81_reg_5907 <= img_neg_q0[32'd7];
        tmp_94_reg_5922 <= img_pos_q1[32'd7];
        tmp_96_reg_5927 <= img_pos_q0[32'd7];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_ARADDR = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_ARADDR = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        WEIGHTS_0_ARADDR = grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state38))) begin
        WEIGHTS_0_ARADDR = grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARADDR;
    end else begin
        WEIGHTS_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_ARLEN = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_ARLEN = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        WEIGHTS_0_ARLEN = grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state38))) begin
        WEIGHTS_0_ARLEN = grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARLEN;
    end else begin
        WEIGHTS_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_ARVALID = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_ARVALID = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        WEIGHTS_0_ARVALID = grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state38))) begin
        WEIGHTS_0_ARVALID = grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_ARVALID;
    end else begin
        WEIGHTS_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_AWADDR = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_AWADDR = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWADDR;
    end else begin
        WEIGHTS_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_AWLEN = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_AWLEN = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWLEN;
    end else begin
        WEIGHTS_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_AWVALID = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_AWVALID = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_AWVALID;
    end else begin
        WEIGHTS_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_BREADY = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_BREADY = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_BREADY;
    end else begin
        WEIGHTS_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_RREADY = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_RREADY = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        WEIGHTS_0_RREADY = grp_forwardOutput_fu_1835_m_axi_WEIGHTS_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state38))) begin
        WEIGHTS_0_RREADY = grp_forwardHidden_fu_1732_m_axi_WEIGHTS_0_RREADY;
    end else begin
        WEIGHTS_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_WDATA = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_WDATA = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WDATA;
    end else begin
        WEIGHTS_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_WSTRB = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_WSTRB = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WSTRB;
    end else begin
        WEIGHTS_0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        WEIGHTS_0_WVALID = grp_updateOutput_fu_1975_m_axi_WEIGHTS_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        WEIGHTS_0_WVALID = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_m_axi_WEIGHTS_0_WVALID;
    end else begin
        WEIGHTS_0_WVALID = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_forwardHidden_fu_1732_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((grp_forwardOutput_fu_1835_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_forwardHidden_fu_1732_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_forwardOutput_fu_1835_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state47_on_subcall_done)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state49_on_subcall_done)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_state49_on_subcall_done) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state49_on_subcall_done) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_0_val = in_neg_reg_7114;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_0_val = in_pos_reg_6554;
    end else begin
        grp_forwardHidden_fu_1732_input_0_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_10_val = in_neg_10_reg_7164;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_10_val = in_pos_10_reg_6614;
    end else begin
        grp_forwardHidden_fu_1732_input_10_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_11_val = in_neg_11_reg_7169;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_11_val = in_pos_11_reg_6620;
    end else begin
        grp_forwardHidden_fu_1732_input_11_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_12_val = in_neg_12_reg_7174;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_12_val = in_pos_12_reg_6626;
    end else begin
        grp_forwardHidden_fu_1732_input_12_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_13_val = in_neg_13_reg_7179;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_13_val = in_pos_13_reg_6632;
    end else begin
        grp_forwardHidden_fu_1732_input_13_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_14_val = in_neg_14_reg_7184;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_14_val = in_pos_14_reg_6638;
    end else begin
        grp_forwardHidden_fu_1732_input_14_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_15_val = in_neg_15_reg_7189;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_15_val = in_pos_15_reg_6644;
    end else begin
        grp_forwardHidden_fu_1732_input_15_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_16_val = in_neg_16_reg_7194;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_16_val = in_pos_16_reg_6650;
    end else begin
        grp_forwardHidden_fu_1732_input_16_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_17_val = in_neg_17_reg_7199;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_17_val = in_pos_17_reg_6656;
    end else begin
        grp_forwardHidden_fu_1732_input_17_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_18_val = in_neg_18_reg_7204;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_18_val = in_pos_18_reg_6662;
    end else begin
        grp_forwardHidden_fu_1732_input_18_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_19_val = in_neg_19_reg_7209;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_19_val = in_pos_19_reg_6668;
    end else begin
        grp_forwardHidden_fu_1732_input_19_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_1_val = in_neg_1_reg_7119;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_1_val = in_pos_1_reg_6560;
    end else begin
        grp_forwardHidden_fu_1732_input_1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_20_val = in_neg_20_reg_7214;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_20_val = in_pos_20_reg_6674;
    end else begin
        grp_forwardHidden_fu_1732_input_20_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_21_val = in_neg_21_reg_7219;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_21_val = in_pos_21_reg_6680;
    end else begin
        grp_forwardHidden_fu_1732_input_21_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_22_val = in_neg_22_reg_7224;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_22_val = in_pos_22_reg_6686;
    end else begin
        grp_forwardHidden_fu_1732_input_22_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_23_val = in_neg_23_reg_7229;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_23_val = in_pos_23_reg_6692;
    end else begin
        grp_forwardHidden_fu_1732_input_23_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_24_val = in_neg_24_reg_7234;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_24_val = in_pos_24_reg_6698;
    end else begin
        grp_forwardHidden_fu_1732_input_24_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_25_val = in_neg_25_reg_7239;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_25_val = in_pos_25_reg_6704;
    end else begin
        grp_forwardHidden_fu_1732_input_25_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_26_val = in_neg_26_reg_7244;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_26_val = in_pos_26_reg_6710;
    end else begin
        grp_forwardHidden_fu_1732_input_26_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_27_val = in_neg_27_reg_7249;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_27_val = in_pos_27_reg_6716;
    end else begin
        grp_forwardHidden_fu_1732_input_27_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_28_val = in_neg_28_reg_7254;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_28_val = in_pos_28_reg_6722;
    end else begin
        grp_forwardHidden_fu_1732_input_28_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_29_val = in_neg_29_reg_7259;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_29_val = in_pos_29_reg_6728;
    end else begin
        grp_forwardHidden_fu_1732_input_29_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_2_val = in_neg_2_reg_7124;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_2_val = in_pos_2_reg_6566;
    end else begin
        grp_forwardHidden_fu_1732_input_2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_30_val = in_neg_30_reg_7264;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_30_val = in_pos_30_reg_6734;
    end else begin
        grp_forwardHidden_fu_1732_input_30_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_31_val = in_neg_31_reg_7269;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_31_val = in_pos_31_reg_6740;
    end else begin
        grp_forwardHidden_fu_1732_input_31_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_32_val = in_neg_32_reg_7274;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_32_val = in_pos_32_reg_6746;
    end else begin
        grp_forwardHidden_fu_1732_input_32_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_33_val = in_neg_33_reg_7279;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_33_val = in_pos_33_reg_6752;
    end else begin
        grp_forwardHidden_fu_1732_input_33_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_34_val = in_neg_34_reg_7284;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_34_val = in_pos_34_reg_6758;
    end else begin
        grp_forwardHidden_fu_1732_input_34_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_35_val = in_neg_35_reg_7289;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_35_val = in_pos_35_reg_6764;
    end else begin
        grp_forwardHidden_fu_1732_input_35_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_36_val = in_neg_36_reg_7294;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_36_val = in_pos_36_reg_6770;
    end else begin
        grp_forwardHidden_fu_1732_input_36_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_37_val = in_neg_37_reg_7299;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_37_val = in_pos_37_reg_6776;
    end else begin
        grp_forwardHidden_fu_1732_input_37_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_38_val = in_neg_38_reg_7304;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_38_val = in_pos_38_reg_6782;
    end else begin
        grp_forwardHidden_fu_1732_input_38_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_39_val = in_neg_39_reg_7309;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_39_val = in_pos_39_reg_6788;
    end else begin
        grp_forwardHidden_fu_1732_input_39_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_3_val = in_neg_3_reg_7129;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_3_val = in_pos_3_reg_6572;
    end else begin
        grp_forwardHidden_fu_1732_input_3_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_40_val = in_neg_40_reg_7314;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_40_val = in_pos_40_reg_6794;
    end else begin
        grp_forwardHidden_fu_1732_input_40_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_41_val = in_neg_41_reg_7319;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_41_val = in_pos_41_reg_6800;
    end else begin
        grp_forwardHidden_fu_1732_input_41_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_42_val = in_neg_42_reg_7324;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_42_val = in_pos_42_reg_6806;
    end else begin
        grp_forwardHidden_fu_1732_input_42_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_43_val = in_neg_43_reg_7329;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_43_val = in_pos_43_reg_6812;
    end else begin
        grp_forwardHidden_fu_1732_input_43_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_44_val = in_neg_44_reg_7334;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_44_val = in_pos_44_reg_6818;
    end else begin
        grp_forwardHidden_fu_1732_input_44_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_45_val = in_neg_45_reg_7339;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_45_val = in_pos_45_reg_6824;
    end else begin
        grp_forwardHidden_fu_1732_input_45_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_46_val = in_neg_46_reg_7344;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_46_val = in_pos_46_reg_6830;
    end else begin
        grp_forwardHidden_fu_1732_input_46_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_47_val = in_neg_47_reg_7349;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_47_val = in_pos_47_reg_6836;
    end else begin
        grp_forwardHidden_fu_1732_input_47_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_48_val = in_neg_48_reg_7354;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_48_val = in_pos_48_reg_6842;
    end else begin
        grp_forwardHidden_fu_1732_input_48_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_49_val = in_neg_49_reg_7359;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_49_val = in_pos_49_reg_6848;
    end else begin
        grp_forwardHidden_fu_1732_input_49_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_4_val = in_neg_4_reg_7134;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_4_val = in_pos_4_reg_6578;
    end else begin
        grp_forwardHidden_fu_1732_input_4_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_50_val = in_neg_50_reg_7364;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_50_val = in_pos_50_reg_6854;
    end else begin
        grp_forwardHidden_fu_1732_input_50_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_51_val = in_neg_51_reg_7369;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_51_val = in_pos_51_reg_6860;
    end else begin
        grp_forwardHidden_fu_1732_input_51_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_52_val = in_neg_52_reg_7374;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_52_val = in_pos_52_reg_6866;
    end else begin
        grp_forwardHidden_fu_1732_input_52_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_53_val = in_neg_53_reg_7379;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_53_val = in_pos_53_reg_6872;
    end else begin
        grp_forwardHidden_fu_1732_input_53_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_54_val = in_neg_54_reg_7384;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_54_val = in_pos_54_reg_6878;
    end else begin
        grp_forwardHidden_fu_1732_input_54_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_55_val = in_neg_55_reg_7389;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_55_val = in_pos_55_reg_6889;
    end else begin
        grp_forwardHidden_fu_1732_input_55_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_56_val = in_neg_56_reg_7394;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_56_val = in_pos_56_reg_6900;
    end else begin
        grp_forwardHidden_fu_1732_input_56_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_57_val = in_neg_57_reg_7399;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_57_val = in_pos_57_reg_6911;
    end else begin
        grp_forwardHidden_fu_1732_input_57_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_58_val = in_neg_58_reg_7404;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_58_val = in_pos_58_reg_6922;
    end else begin
        grp_forwardHidden_fu_1732_input_58_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_59_val = in_neg_59_reg_7409;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_59_val = in_pos_59_reg_6928;
    end else begin
        grp_forwardHidden_fu_1732_input_59_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_5_val = in_neg_5_reg_7139;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_5_val = in_pos_5_reg_6584;
    end else begin
        grp_forwardHidden_fu_1732_input_5_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_60_val = in_neg_60_reg_7414;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_60_val = in_pos_60_reg_6934;
    end else begin
        grp_forwardHidden_fu_1732_input_60_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_61_val = in_neg_61_reg_7419;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_61_val = in_pos_61_reg_6940;
    end else begin
        grp_forwardHidden_fu_1732_input_61_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_62_val = in_neg_62_reg_7424;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_62_val = in_pos_62_reg_6946;
    end else begin
        grp_forwardHidden_fu_1732_input_62_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_63_val = in_neg_63_reg_7429;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_63_val = in_pos_63_reg_6952;
    end else begin
        grp_forwardHidden_fu_1732_input_63_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_6_val = in_neg_6_reg_7144;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_6_val = in_pos_6_reg_6590;
    end else begin
        grp_forwardHidden_fu_1732_input_6_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_7_val = in_neg_7_reg_7149;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_7_val = in_pos_7_reg_6596;
    end else begin
        grp_forwardHidden_fu_1732_input_7_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_8_val = in_neg_8_reg_7154;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_8_val = in_pos_8_reg_6602;
    end else begin
        grp_forwardHidden_fu_1732_input_8_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_forwardHidden_fu_1732_input_9_val = in_neg_9_reg_7159;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_forwardHidden_fu_1732_input_9_val = in_pos_9_reg_6608;
    end else begin
        grp_forwardHidden_fu_1732_input_9_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_0_val = hidden_neg_fu_342;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_0_val = hidden_pos_fu_214;
    end else begin
        grp_forwardOutput_fu_1835_hidden_0_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_10_val = hidden_neg_10_fu_382;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_10_val = hidden_pos_10_fu_254;
    end else begin
        grp_forwardOutput_fu_1835_hidden_10_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_11_val = hidden_neg_11_fu_386;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_11_val = hidden_pos_11_fu_258;
    end else begin
        grp_forwardOutput_fu_1835_hidden_11_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_12_val = hidden_neg_12_fu_390;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_12_val = hidden_pos_12_fu_262;
    end else begin
        grp_forwardOutput_fu_1835_hidden_12_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_13_val = hidden_neg_13_fu_394;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_13_val = hidden_pos_13_fu_266;
    end else begin
        grp_forwardOutput_fu_1835_hidden_13_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_14_val = hidden_neg_14_fu_398;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_14_val = hidden_pos_14_fu_270;
    end else begin
        grp_forwardOutput_fu_1835_hidden_14_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_15_val = hidden_neg_15_fu_402;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_15_val = hidden_pos_15_fu_274;
    end else begin
        grp_forwardOutput_fu_1835_hidden_15_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_16_val = hidden_neg_16_fu_406;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_16_val = hidden_pos_16_fu_278;
    end else begin
        grp_forwardOutput_fu_1835_hidden_16_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_17_val = hidden_neg_17_fu_410;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_17_val = hidden_pos_17_fu_282;
    end else begin
        grp_forwardOutput_fu_1835_hidden_17_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_18_val = hidden_neg_18_fu_414;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_18_val = hidden_pos_18_fu_286;
    end else begin
        grp_forwardOutput_fu_1835_hidden_18_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_19_val = hidden_neg_19_fu_418;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_19_val = hidden_pos_19_fu_290;
    end else begin
        grp_forwardOutput_fu_1835_hidden_19_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_1_val = hidden_neg_1_fu_346;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_1_val = hidden_pos_1_fu_218;
    end else begin
        grp_forwardOutput_fu_1835_hidden_1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_20_val = hidden_neg_20_fu_422;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_20_val = hidden_pos_20_fu_294;
    end else begin
        grp_forwardOutput_fu_1835_hidden_20_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_21_val = hidden_neg_21_fu_426;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_21_val = hidden_pos_21_fu_298;
    end else begin
        grp_forwardOutput_fu_1835_hidden_21_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_22_val = hidden_neg_22_fu_430;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_22_val = hidden_pos_22_fu_302;
    end else begin
        grp_forwardOutput_fu_1835_hidden_22_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_23_val = hidden_neg_23_fu_434;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_23_val = hidden_pos_23_fu_306;
    end else begin
        grp_forwardOutput_fu_1835_hidden_23_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_24_val = hidden_neg_24_fu_438;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_24_val = hidden_pos_24_fu_310;
    end else begin
        grp_forwardOutput_fu_1835_hidden_24_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_25_val = hidden_neg_25_fu_442;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_25_val = hidden_pos_25_fu_314;
    end else begin
        grp_forwardOutput_fu_1835_hidden_25_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_26_val = hidden_neg_26_fu_446;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_26_val = hidden_pos_26_fu_318;
    end else begin
        grp_forwardOutput_fu_1835_hidden_26_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_27_val = hidden_neg_27_fu_450;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_27_val = hidden_pos_27_fu_322;
    end else begin
        grp_forwardOutput_fu_1835_hidden_27_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_28_val = hidden_neg_28_fu_454;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_28_val = hidden_pos_28_fu_326;
    end else begin
        grp_forwardOutput_fu_1835_hidden_28_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_29_val = hidden_neg_29_fu_458;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_29_val = hidden_pos_29_fu_330;
    end else begin
        grp_forwardOutput_fu_1835_hidden_29_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_2_val = hidden_neg_2_fu_350;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_2_val = hidden_pos_2_fu_222;
    end else begin
        grp_forwardOutput_fu_1835_hidden_2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_30_val = hidden_neg_30_fu_462;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_30_val = hidden_pos_30_fu_334;
    end else begin
        grp_forwardOutput_fu_1835_hidden_30_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_31_val = hidden_neg_31_fu_466;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_31_val = hidden_pos_31_fu_338;
    end else begin
        grp_forwardOutput_fu_1835_hidden_31_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_3_val = hidden_neg_3_fu_354;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_3_val = hidden_pos_3_fu_226;
    end else begin
        grp_forwardOutput_fu_1835_hidden_3_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_4_val = hidden_neg_4_fu_358;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_4_val = hidden_pos_4_fu_230;
    end else begin
        grp_forwardOutput_fu_1835_hidden_4_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_5_val = hidden_neg_5_fu_362;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_5_val = hidden_pos_5_fu_234;
    end else begin
        grp_forwardOutput_fu_1835_hidden_5_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_6_val = hidden_neg_6_fu_366;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_6_val = hidden_pos_6_fu_238;
    end else begin
        grp_forwardOutput_fu_1835_hidden_6_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_7_val = hidden_neg_7_fu_370;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_7_val = hidden_pos_7_fu_242;
    end else begin
        grp_forwardOutput_fu_1835_hidden_7_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_8_val = hidden_neg_8_fu_374;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_8_val = hidden_pos_8_fu_246;
    end else begin
        grp_forwardOutput_fu_1835_hidden_8_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_forwardOutput_fu_1835_hidden_9_val = hidden_neg_9_fu_378;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_forwardOutput_fu_1835_hidden_9_val = hidden_pos_9_fu_250;
    end else begin
        grp_forwardOutput_fu_1835_hidden_9_val = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4466_ce = 1'b1;
    end else begin
        grp_fu_4466_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4475_ce = 1'b1;
    end else begin
        grp_fu_4475_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4484_ce = 1'b1;
    end else begin
        grp_fu_4484_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4493_ce = 1'b1;
    end else begin
        grp_fu_4493_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4502_ce = 1'b1;
    end else begin
        grp_fu_4502_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4511_ce = 1'b1;
    end else begin
        grp_fu_4511_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4520_ce = 1'b1;
    end else begin
        grp_fu_4520_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4529_ce = 1'b1;
    end else begin
        grp_fu_4529_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4538_ce = 1'b1;
    end else begin
        grp_fu_4538_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4547_ce = 1'b1;
    end else begin
        grp_fu_4547_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4556_ce = 1'b1;
    end else begin
        grp_fu_4556_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4565_ce = 1'b1;
    end else begin
        grp_fu_4565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4574_ce = 1'b1;
    end else begin
        grp_fu_4574_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4583_ce = 1'b1;
    end else begin
        grp_fu_4583_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4592_ce = 1'b1;
    end else begin
        grp_fu_4592_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4601_ce = 1'b1;
    end else begin
        grp_fu_4601_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4610_ce = 1'b1;
    end else begin
        grp_fu_4610_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4619_ce = 1'b1;
    end else begin
        grp_fu_4619_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4628_ce = 1'b1;
    end else begin
        grp_fu_4628_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4637_ce = 1'b1;
    end else begin
        grp_fu_4637_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4646_ce = 1'b1;
    end else begin
        grp_fu_4646_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4655_ce = 1'b1;
    end else begin
        grp_fu_4655_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4664_ce = 1'b1;
    end else begin
        grp_fu_4664_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4673_ce = 1'b1;
    end else begin
        grp_fu_4673_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4682_ce = 1'b1;
    end else begin
        grp_fu_4682_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4691_ce = 1'b1;
    end else begin
        grp_fu_4691_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4700_ce = 1'b1;
    end else begin
        grp_fu_4700_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4709_ce = 1'b1;
    end else begin
        grp_fu_4709_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4718_ce = 1'b1;
    end else begin
        grp_fu_4718_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4727_ce = 1'b1;
    end else begin
        grp_fu_4727_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4736_ce = 1'b1;
    end else begin
        grp_fu_4736_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1)))) begin
        grp_fu_4745_ce = 1'b1;
    end else begin
        grp_fu_4745_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        img_neg_address0_local = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_neg_address0_local = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_neg_address0_local = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_neg_address0_local = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_neg_address0_local = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_neg_address0_local = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_neg_address0_local = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_neg_address0_local = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        img_neg_address0_local = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        img_neg_address0_local = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_neg_address0_local = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_neg_address0_local = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_neg_address0_local = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_neg_address0_local = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_neg_address0_local = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_neg_address0_local = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_neg_address0_local = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_neg_address0_local = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_neg_address0_local = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_neg_address0_local = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_neg_address0_local = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_neg_address0_local = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_neg_address0_local = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_neg_address0_local = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_neg_address0_local = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_neg_address0_local = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_neg_address0_local = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_neg_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_neg_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_neg_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        img_neg_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        img_neg_address0_local = 64'd1;
    end else begin
        img_neg_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        img_neg_address1_local = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_neg_address1_local = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        img_neg_address1_local = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        img_neg_address1_local = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        img_neg_address1_local = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_neg_address1_local = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_neg_address1_local = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_neg_address1_local = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        img_neg_address1_local = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        img_neg_address1_local = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_neg_address1_local = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_neg_address1_local = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_neg_address1_local = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_neg_address1_local = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_neg_address1_local = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_neg_address1_local = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_neg_address1_local = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_neg_address1_local = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_neg_address1_local = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_neg_address1_local = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_neg_address1_local = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_neg_address1_local = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_neg_address1_local = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_neg_address1_local = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_neg_address1_local = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_neg_address1_local = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_neg_address1_local = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_neg_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_neg_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_neg_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        img_neg_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        img_neg_address1_local = 64'd0;
    end else begin
        img_neg_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)))) begin
        img_neg_ce0_local = 1'b1;
    end else begin
        img_neg_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_ap_done == 1'b1)))) begin
        img_neg_ce1_local = 1'b1;
    end else begin
        img_neg_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_pos_address0_local = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_pos_address0_local = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_pos_address0_local = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_pos_address0_local = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        img_pos_address0_local = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        img_pos_address0_local = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_pos_address0_local = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_pos_address0_local = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_pos_address0_local = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_pos_address0_local = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_pos_address0_local = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_pos_address0_local = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_pos_address0_local = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_pos_address0_local = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_pos_address0_local = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_pos_address0_local = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_pos_address0_local = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_pos_address0_local = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_pos_address0_local = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_pos_address0_local = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_pos_address0_local = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_pos_address0_local = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_pos_address0_local = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_pos_address0_local = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_pos_address0_local = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_pos_address0_local = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        img_pos_address0_local = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        img_pos_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        img_pos_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        img_pos_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        img_pos_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        img_pos_address0_local = 64'd1;
    end else begin
        img_pos_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_pos_address1_local = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        img_pos_address1_local = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        img_pos_address1_local = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        img_pos_address1_local = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        img_pos_address1_local = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        img_pos_address1_local = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_pos_address1_local = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_pos_address1_local = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_pos_address1_local = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_pos_address1_local = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_pos_address1_local = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_pos_address1_local = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_pos_address1_local = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_pos_address1_local = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_pos_address1_local = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_pos_address1_local = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_pos_address1_local = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_pos_address1_local = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_pos_address1_local = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_pos_address1_local = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_pos_address1_local = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_pos_address1_local = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_pos_address1_local = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_pos_address1_local = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_pos_address1_local = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_pos_address1_local = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        img_pos_address1_local = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        img_pos_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        img_pos_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        img_pos_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        img_pos_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        img_pos_address1_local = 64'd0;
    end else begin
        img_pos_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        img_pos_ce0_local = 1'b1;
    end else begin
        img_pos_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        img_pos_ce1_local = 1'b1;
    end else begin
        img_pos_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (grp_forwardHidden_fu_1732_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (grp_forwardOutput_fu_1835_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (grp_forwardHidden_fu_1732_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (grp_forwardOutput_fu_1835_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b0 == ap_block_state47_on_subcall_done) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln159_fu_4460_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if (((1'b0 == ap_block_state47_on_subcall_done) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln159_fu_4460_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b0 == ap_block_state49_on_subcall_done) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_12_fu_3602_p2 = ($signed(sext_ln24_75_fu_3599_p1) + $signed(sext_ln24_74_fu_3596_p1));

assign add_ln24_13_fu_3612_p2 = ($signed(sext_ln24_76_fu_3608_p1) + $signed(sext_ln24_73_fu_3592_p1));

assign add_ln24_14_fu_3936_p2 = ($signed(sext_ln24_77_fu_3933_p1) + $signed(sext_ln24_70_fu_3930_p1));

assign add_ln24_17_fu_3624_p2 = ($signed(sext_ln24_80_fu_3621_p1) + $signed(sext_ln24_79_fu_3618_p1));

assign add_ln24_20_fu_3640_p2 = ($signed(sext_ln24_83_fu_3637_p1) + $signed(sext_ln24_82_fu_3634_p1));

assign add_ln24_21_fu_3650_p2 = ($signed(sext_ln24_84_fu_3646_p1) + $signed(sext_ln24_81_fu_3630_p1));

assign add_ln24_24_fu_3662_p2 = ($signed(sext_ln24_87_fu_3659_p1) + $signed(sext_ln24_86_fu_3656_p1));

assign add_ln24_27_fu_3678_p2 = ($signed(sext_ln24_90_fu_3675_p1) + $signed(sext_ln24_89_fu_3672_p1));

assign add_ln24_28_fu_3688_p2 = ($signed(sext_ln24_91_fu_3684_p1) + $signed(sext_ln24_88_fu_3668_p1));

assign add_ln24_29_fu_3952_p2 = ($signed(sext_ln24_92_fu_3949_p1) + $signed(sext_ln24_85_fu_3946_p1));

assign add_ln24_2_fu_3548_p2 = ($signed(sext_ln24_65_fu_3545_p1) + $signed(sext_ln24_64_fu_3542_p1));

assign add_ln24_30_fu_3962_p2 = ($signed(sext_ln24_93_fu_3958_p1) + $signed(sext_ln24_78_fu_3942_p1));

assign add_ln24_33_fu_3974_p2 = ($signed(sext_ln24_159_fu_3971_p1) + $signed(sext_ln24_158_fu_3968_p1));

assign add_ln24_36_fu_3990_p2 = ($signed(sext_ln24_162_fu_3987_p1) + $signed(sext_ln24_161_fu_3984_p1));

assign add_ln24_37_fu_4000_p2 = ($signed(sext_ln24_163_fu_3996_p1) + $signed(sext_ln24_160_fu_3980_p1));

assign add_ln24_40_fu_4012_p2 = ($signed(sext_ln24_166_fu_4009_p1) + $signed(sext_ln24_165_fu_4006_p1));

assign add_ln24_43_fu_4028_p2 = ($signed(sext_ln24_169_fu_4025_p1) + $signed(sext_ln24_168_fu_4022_p1));

assign add_ln24_44_fu_4038_p2 = ($signed(sext_ln24_170_fu_4034_p1) + $signed(sext_ln24_167_fu_4018_p1));

assign add_ln24_45_fu_4182_p2 = ($signed(sext_ln24_171_fu_4179_p1) + $signed(sext_ln24_164_fu_4176_p1));

assign add_ln24_48_fu_4050_p2 = ($signed(sext_ln24_174_fu_4047_p1) + $signed(sext_ln24_173_fu_4044_p1));

assign add_ln24_51_fu_4066_p2 = ($signed(sext_ln24_177_fu_4063_p1) + $signed(sext_ln24_176_fu_4060_p1));

assign add_ln24_52_fu_4076_p2 = ($signed(sext_ln24_178_fu_4072_p1) + $signed(sext_ln24_175_fu_4056_p1));

assign add_ln24_55_fu_4088_p2 = ($signed(sext_ln24_181_fu_4085_p1) + $signed(sext_ln24_180_fu_4082_p1));

assign add_ln24_58_fu_4104_p2 = ($signed(sext_ln24_184_fu_4101_p1) + $signed(sext_ln24_183_fu_4098_p1));

assign add_ln24_59_fu_4114_p2 = ($signed(sext_ln24_185_fu_4110_p1) + $signed(sext_ln24_182_fu_4094_p1));

assign add_ln24_5_fu_3564_p2 = ($signed(sext_ln24_68_fu_3561_p1) + $signed(sext_ln24_67_fu_3558_p1));

assign add_ln24_60_fu_4198_p2 = ($signed(sext_ln24_186_fu_4195_p1) + $signed(sext_ln24_179_fu_4192_p1));

assign add_ln24_61_fu_4208_p2 = ($signed(sext_ln24_187_fu_4204_p1) + $signed(sext_ln24_172_fu_4188_p1));

assign add_ln24_65_fu_4376_p2 = ($signed(sext_ln24_209_fu_4373_p1) + $signed(sext_ln24_208_fu_4370_p1));

assign add_ln24_69_fu_4392_p2 = ($signed(sext_ln24_212_fu_4389_p1) + $signed(sext_ln24_211_fu_4386_p1));

assign add_ln24_6_fu_3574_p2 = ($signed(sext_ln24_69_fu_3570_p1) + $signed(sext_ln24_66_fu_3554_p1));

assign add_ln24_70_fu_4402_p2 = ($signed(sext_ln24_213_fu_4398_p1) + $signed(sext_ln24_210_fu_4382_p1));

assign add_ln24_74_fu_4414_p2 = ($signed(sext_ln24_235_fu_4411_p1) + $signed(sext_ln24_234_fu_4408_p1));

assign add_ln24_78_fu_4430_p2 = ($signed(sext_ln24_238_fu_4427_p1) + $signed(sext_ln24_237_fu_4424_p1));

assign add_ln24_79_fu_4440_p2 = ($signed(sext_ln24_239_fu_4436_p1) + $signed(sext_ln24_236_fu_4420_p1));

assign add_ln24_9_fu_3586_p2 = ($signed(sext_ln24_72_fu_3583_p1) + $signed(sext_ln24_71_fu_3580_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state47_on_subcall_done = ((grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_done == 1'b0) & (icmp_ln158_reg_8124 == 1'd1));
end

always @ (*) begin
    ap_block_state49_on_subcall_done = ((grp_updateOutput_fu_1975_ap_done == 1'b0) & (icmp_ln159_reg_8138 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_forwardHidden_fu_1732_ap_start = grp_forwardHidden_fu_1732_ap_start_reg;

assign grp_forwardOutput_fu_1835_ap_start = grp_forwardOutput_fu_1835_ap_start_reg;

assign grp_fu_2034_p3 = img_pos_q1[32'd7];

assign grp_fu_2042_p3 = img_pos_q0[32'd7];

assign grp_fu_2050_p3 = img_neg_q1[32'd7];

assign grp_fu_2058_p3 = img_neg_q0[32'd7];

assign grp_fu_4466_p0 = sext_ln24_fu_3094_p1;

assign grp_fu_4466_p1 = sext_ln24_fu_3094_p1;

assign grp_fu_4475_p0 = sext_ln24_6_fu_3097_p1;

assign grp_fu_4475_p1 = sext_ln24_6_fu_3097_p1;

assign grp_fu_4484_p0 = sext_ln24_10_fu_3100_p1;

assign grp_fu_4484_p1 = sext_ln24_10_fu_3100_p1;

assign grp_fu_4493_p0 = sext_ln24_14_fu_3103_p1;

assign grp_fu_4493_p1 = sext_ln24_14_fu_3103_p1;

assign grp_fu_4502_p0 = sext_ln24_18_fu_3106_p1;

assign grp_fu_4502_p1 = sext_ln24_18_fu_3106_p1;

assign grp_fu_4511_p0 = sext_ln24_22_fu_3109_p1;

assign grp_fu_4511_p1 = sext_ln24_22_fu_3109_p1;

assign grp_fu_4520_p0 = sext_ln24_26_fu_3112_p1;

assign grp_fu_4520_p1 = sext_ln24_26_fu_3112_p1;

assign grp_fu_4529_p0 = sext_ln24_30_fu_3115_p1;

assign grp_fu_4529_p1 = sext_ln24_30_fu_3115_p1;

assign grp_fu_4538_p0 = sext_ln24_34_fu_3118_p1;

assign grp_fu_4538_p1 = sext_ln24_34_fu_3118_p1;

assign grp_fu_4547_p0 = sext_ln24_38_fu_3121_p1;

assign grp_fu_4547_p1 = sext_ln24_38_fu_3121_p1;

assign grp_fu_4556_p0 = sext_ln24_42_fu_3124_p1;

assign grp_fu_4556_p1 = sext_ln24_42_fu_3124_p1;

assign grp_fu_4565_p0 = sext_ln24_46_fu_3127_p1;

assign grp_fu_4565_p1 = sext_ln24_46_fu_3127_p1;

assign grp_fu_4574_p0 = sext_ln24_50_fu_3130_p1;

assign grp_fu_4574_p1 = sext_ln24_50_fu_3130_p1;

assign grp_fu_4583_p0 = sext_ln24_54_fu_3133_p1;

assign grp_fu_4583_p1 = sext_ln24_54_fu_3133_p1;

assign grp_fu_4592_p0 = sext_ln24_58_fu_3136_p1;

assign grp_fu_4592_p1 = sext_ln24_58_fu_3136_p1;

assign grp_fu_4601_p0 = sext_ln24_62_fu_3139_p1;

assign grp_fu_4601_p1 = sext_ln24_62_fu_3139_p1;

assign grp_fu_4610_p0 = sext_ln24_94_fu_3270_p1;

assign grp_fu_4610_p1 = sext_ln24_94_fu_3270_p1;

assign grp_fu_4619_p0 = sext_ln24_100_fu_3274_p1;

assign grp_fu_4619_p1 = sext_ln24_100_fu_3274_p1;

assign grp_fu_4628_p0 = sext_ln24_104_fu_3278_p1;

assign grp_fu_4628_p1 = sext_ln24_104_fu_3278_p1;

assign grp_fu_4637_p0 = sext_ln24_108_fu_3282_p1;

assign grp_fu_4637_p1 = sext_ln24_108_fu_3282_p1;

assign grp_fu_4646_p0 = sext_ln24_112_fu_3286_p1;

assign grp_fu_4646_p1 = sext_ln24_112_fu_3286_p1;

assign grp_fu_4655_p0 = sext_ln24_116_fu_3290_p1;

assign grp_fu_4655_p1 = sext_ln24_116_fu_3290_p1;

assign grp_fu_4664_p0 = sext_ln24_120_fu_3294_p1;

assign grp_fu_4664_p1 = sext_ln24_120_fu_3294_p1;

assign grp_fu_4673_p0 = sext_ln24_124_fu_3298_p1;

assign grp_fu_4673_p1 = sext_ln24_124_fu_3298_p1;

assign grp_fu_4682_p0 = sext_ln24_128_fu_3302_p1;

assign grp_fu_4682_p1 = sext_ln24_128_fu_3302_p1;

assign grp_fu_4691_p0 = sext_ln24_132_fu_3306_p1;

assign grp_fu_4691_p1 = sext_ln24_132_fu_3306_p1;

assign grp_fu_4700_p0 = sext_ln24_136_fu_3310_p1;

assign grp_fu_4700_p1 = sext_ln24_136_fu_3310_p1;

assign grp_fu_4709_p0 = sext_ln24_140_fu_3314_p1;

assign grp_fu_4709_p1 = sext_ln24_140_fu_3314_p1;

assign grp_fu_4718_p0 = sext_ln24_144_fu_3318_p1;

assign grp_fu_4718_p1 = sext_ln24_144_fu_3318_p1;

assign grp_fu_4727_p0 = sext_ln24_148_fu_3322_p1;

assign grp_fu_4727_p1 = sext_ln24_148_fu_3322_p1;

assign grp_fu_4736_p0 = sext_ln24_152_fu_3326_p1;

assign grp_fu_4736_p1 = sext_ln24_152_fu_3326_p1;

assign grp_fu_4745_p0 = sext_ln24_156_fu_3330_p1;

assign grp_fu_4745_p1 = sext_ln24_156_fu_3330_p1;

assign grp_fu_4754_p0 = sext_ln24_196_fu_3905_p1;

assign grp_fu_4754_p1 = sext_ln24_196_fu_3905_p1;

assign grp_fu_4762_p0 = sext_ln24_206_fu_3912_p1;

assign grp_fu_4762_p1 = sext_ln24_206_fu_3912_p1;

assign grp_fu_4770_p0 = sext_ln24_222_fu_3919_p1;

assign grp_fu_4770_p1 = sext_ln24_222_fu_3919_p1;

assign grp_fu_4778_p0 = sext_ln24_232_fu_3926_p1;

assign grp_fu_4778_p1 = sext_ln24_232_fu_3926_p1;

assign grp_fu_4786_p0 = sext_ln24_188_fu_4123_p1;

assign grp_fu_4786_p1 = sext_ln24_188_fu_4123_p1;

assign grp_fu_4795_p0 = sext_ln24_192_fu_4130_p1;

assign grp_fu_4795_p1 = sext_ln24_192_fu_4130_p1;

assign grp_fu_4804_p0 = sext_ln24_200_fu_4137_p1;

assign grp_fu_4804_p1 = sext_ln24_200_fu_4137_p1;

assign grp_fu_4813_p0 = sext_ln24_202_fu_4144_p1;

assign grp_fu_4813_p1 = sext_ln24_202_fu_4144_p1;

assign grp_fu_4822_p0 = sext_ln24_214_fu_4151_p1;

assign grp_fu_4822_p1 = sext_ln24_214_fu_4151_p1;

assign grp_fu_4831_p0 = sext_ln24_218_fu_4158_p1;

assign grp_fu_4831_p1 = sext_ln24_218_fu_4158_p1;

assign grp_fu_4840_p0 = sext_ln24_226_fu_4165_p1;

assign grp_fu_4840_p1 = sext_ln24_226_fu_4165_p1;

assign grp_fu_4849_p0 = sext_ln24_228_fu_4172_p1;

assign grp_fu_4849_p1 = sext_ln24_228_fu_4172_p1;

assign grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start = grp_train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2_fu_1884_ap_start_reg;

assign grp_updateOutput_fu_1975_ap_start = grp_updateOutput_fu_1975_ap_start_reg;

assign icmp_ln158_fu_4365_p2 = (($signed(tmp_162_reg_8067) < $signed(7'd1)) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_4460_p2 = (($signed(tmp_163_fu_4450_p4) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign img_neg_address0 = img_neg_address0_local;

assign img_neg_address1 = img_neg_address1_local;

assign img_neg_ce0 = img_neg_ce0_local;

assign img_neg_ce1 = img_neg_ce1_local;

assign img_pos_address0 = img_pos_address0_local;

assign img_pos_address1 = img_pos_address1_local;

assign img_pos_ce0 = img_pos_ce0_local;

assign img_pos_ce1 = img_pos_ce1_local;

assign in_neg_10_fu_2714_p3 = ((tmp_55_reg_5662[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_11_fu_2721_p3 = ((tmp_57_reg_5667[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_12_fu_2728_p3 = ((tmp_59_reg_5702[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_13_fu_2735_p3 = ((tmp_61_reg_5707[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_14_fu_2742_p3 = ((tmp_63_reg_5742[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_15_fu_2749_p3 = ((tmp_65_reg_5747[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_16_fu_2756_p3 = ((tmp_67_reg_5782[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_17_fu_2763_p3 = ((tmp_69_reg_5787[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_18_fu_2770_p3 = ((tmp_71_reg_5822[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_19_fu_2777_p3 = ((tmp_73_reg_5827[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_1_fu_2651_p3 = ((tmp_37_reg_5467[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_20_fu_2784_p3 = ((tmp_75_reg_5862[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_21_fu_2791_p3 = ((tmp_77_reg_5867[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_22_fu_2798_p3 = ((tmp_79_reg_5902[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_23_fu_2805_p3 = ((tmp_81_reg_5907[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_24_fu_2812_p3 = ((tmp_83_reg_5942[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_25_fu_2819_p3 = ((tmp_85_reg_5947[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_26_fu_2826_p3 = ((tmp_87_reg_5982[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_27_fu_2833_p3 = ((tmp_89_reg_5987[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_28_fu_2840_p3 = ((tmp_91_reg_6022[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_29_fu_2847_p3 = ((tmp_93_reg_6027[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_2_fu_2658_p3 = ((tmp_39_reg_5502[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_30_fu_2854_p3 = ((tmp_95_reg_6062[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_31_fu_2861_p3 = ((tmp_97_reg_6067[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_32_fu_2868_p3 = ((tmp_99_reg_6102[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_33_fu_2875_p3 = ((tmp_101_reg_6107[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_34_fu_2882_p3 = ((tmp_103_reg_6142[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_35_fu_2889_p3 = ((tmp_105_reg_6147[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_36_fu_2896_p3 = ((tmp_107_reg_6182[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_37_fu_2903_p3 = ((tmp_109_reg_6187[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_38_fu_2910_p3 = ((tmp_111_reg_6222[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_39_fu_2917_p3 = ((tmp_113_reg_6227[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_3_fu_2665_p3 = ((tmp_41_reg_5507[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_40_fu_2924_p3 = ((tmp_115_reg_6262[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_41_fu_2931_p3 = ((tmp_117_reg_6267[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_42_fu_2938_p3 = ((tmp_119_reg_6302[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_43_fu_2945_p3 = ((tmp_121_reg_6307[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_44_fu_2952_p3 = ((tmp_123_reg_6342[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_45_fu_2959_p3 = ((tmp_125_reg_6347[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_46_fu_2966_p3 = ((tmp_127_reg_6382[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_47_fu_2973_p3 = ((tmp_129_reg_6387[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_48_fu_2980_p3 = ((tmp_131_reg_6422[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_49_fu_2987_p3 = ((tmp_133_reg_6427[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_4_fu_2672_p3 = ((tmp_43_reg_5542[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_50_fu_2994_p3 = ((tmp_135_reg_6462[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_51_fu_3001_p3 = ((tmp_137_reg_6467[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_52_fu_3008_p3 = ((tmp_139_reg_6502[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_53_fu_3015_p3 = ((tmp_141_reg_6507[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_54_fu_3022_p3 = ((tmp_143_reg_6884[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_55_fu_3029_p3 = ((tmp_145_reg_6895[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_56_fu_3036_p3 = ((tmp_147_reg_6958[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_57_fu_3043_p3 = ((tmp_149_reg_6963[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_58_fu_3050_p3 = ((tmp_151_reg_6978[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_59_fu_3057_p3 = ((tmp_153_reg_6983[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_5_fu_2679_p3 = ((tmp_45_reg_5547[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_60_fu_3064_p3 = ((tmp_155_reg_6998[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_61_fu_3071_p3 = ((tmp_157_reg_7003[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_62_fu_3078_p3 = ((grp_fu_2050_p3[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_63_fu_3086_p3 = ((grp_fu_2058_p3[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_6_fu_2686_p3 = ((tmp_47_reg_5582[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_7_fu_2693_p3 = ((tmp_49_reg_5587[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_8_fu_2700_p3 = ((tmp_51_reg_5622[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_9_fu_2707_p3 = ((tmp_53_reg_5627[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_neg_fu_2644_p3 = ((tmp_35_reg_5462[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_10_fu_2136_p3 = ((tmp_54_reg_5522[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_11_fu_2143_p3 = ((tmp_56_reg_5527[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_12_fu_2150_p3 = ((tmp_58_reg_5562[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_13_fu_2157_p3 = ((tmp_60_reg_5567[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_14_fu_2164_p3 = ((tmp_62_reg_5602[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_15_fu_2171_p3 = ((tmp_64_reg_5607[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_16_fu_2178_p3 = ((tmp_66_reg_5642[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_17_fu_2185_p3 = ((tmp_68_reg_5647[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_18_fu_2192_p3 = ((tmp_70_reg_5682[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_19_fu_2199_p3 = ((tmp_72_reg_5687[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_1_fu_2073_p3 = ((tmp_36_reg_5377[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_20_fu_2206_p3 = ((tmp_74_reg_5722[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_21_fu_2213_p3 = ((tmp_76_reg_5727[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_22_fu_2220_p3 = ((tmp_78_reg_5762[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_23_fu_2227_p3 = ((tmp_80_reg_5767[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_24_fu_2234_p3 = ((tmp_82_reg_5802[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_25_fu_2241_p3 = ((tmp_84_reg_5807[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_26_fu_2248_p3 = ((tmp_86_reg_5842[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_27_fu_2255_p3 = ((tmp_88_reg_5847[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_28_fu_2262_p3 = ((tmp_90_reg_5882[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_29_fu_2269_p3 = ((tmp_92_reg_5887[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_2_fu_2080_p3 = ((tmp_38_reg_5392[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_30_fu_2276_p3 = ((tmp_94_reg_5922[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_31_fu_2283_p3 = ((tmp_96_reg_5927[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_32_fu_2290_p3 = ((tmp_98_reg_5962[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_33_fu_2297_p3 = ((tmp_100_reg_5967[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_34_fu_2304_p3 = ((tmp_102_reg_6002[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_35_fu_2311_p3 = ((tmp_104_reg_6007[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_36_fu_2318_p3 = ((tmp_106_reg_6042[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_37_fu_2325_p3 = ((tmp_108_reg_6047[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_38_fu_2332_p3 = ((tmp_110_reg_6082[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_39_fu_2339_p3 = ((tmp_112_reg_6087[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_3_fu_2087_p3 = ((tmp_40_reg_5397[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_40_fu_2346_p3 = ((tmp_114_reg_6122[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_41_fu_2353_p3 = ((tmp_116_reg_6127[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_42_fu_2360_p3 = ((tmp_118_reg_6162[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_43_fu_2367_p3 = ((tmp_120_reg_6167[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_44_fu_2374_p3 = ((tmp_122_reg_6202[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_45_fu_2381_p3 = ((tmp_124_reg_6207[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_46_fu_2388_p3 = ((tmp_126_reg_6242[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_47_fu_2395_p3 = ((tmp_128_reg_6247[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_48_fu_2402_p3 = ((tmp_130_reg_6282[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_49_fu_2409_p3 = ((tmp_132_reg_6287[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_4_fu_2094_p3 = ((tmp_42_reg_5412[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_50_fu_2416_p3 = ((tmp_134_reg_6322[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_51_fu_2423_p3 = ((tmp_136_reg_6327[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_52_fu_2430_p3 = ((tmp_138_reg_6362[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_53_fu_2437_p3 = ((tmp_140_reg_6367[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_54_fu_2444_p3 = ((tmp_142_reg_6402[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_55_fu_2451_p3 = ((tmp_144_reg_6407[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_56_fu_2458_p3 = ((tmp_146_reg_6442[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_57_fu_2465_p3 = ((tmp_148_reg_6447[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_58_fu_2472_p3 = ((tmp_150_reg_6482[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_59_fu_2479_p3 = ((tmp_152_reg_6487[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_5_fu_2101_p3 = ((tmp_44_reg_5417[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_60_fu_2486_p3 = ((tmp_154_reg_6522[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_61_fu_2493_p3 = ((tmp_156_reg_6527[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_62_fu_2500_p3 = ((grp_fu_2034_p3[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_63_fu_2508_p3 = ((grp_fu_2042_p3[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_6_fu_2108_p3 = ((tmp_46_reg_5442[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_7_fu_2115_p3 = ((tmp_48_reg_5447[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_8_fu_2122_p3 = ((tmp_50_reg_5482[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_9_fu_2129_p3 = ((tmp_52_reg_5487[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign in_pos_fu_2066_p3 = ((tmp_reg_5372[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign mul_ln24_10_fu_3402_p0 = sext_ln24_20_fu_3399_p1;

assign mul_ln24_10_fu_3402_p1 = sext_ln24_20_fu_3399_p1;

assign mul_ln24_12_fu_3415_p0 = sext_ln24_24_fu_3412_p1;

assign mul_ln24_12_fu_3415_p1 = sext_ln24_24_fu_3412_p1;

assign mul_ln24_14_fu_3428_p0 = sext_ln24_28_fu_3425_p1;

assign mul_ln24_14_fu_3428_p1 = sext_ln24_28_fu_3425_p1;

assign mul_ln24_16_fu_3441_p0 = sext_ln24_32_fu_3438_p1;

assign mul_ln24_16_fu_3441_p1 = sext_ln24_32_fu_3438_p1;

assign mul_ln24_18_fu_3454_p0 = sext_ln24_36_fu_3451_p1;

assign mul_ln24_18_fu_3454_p1 = sext_ln24_36_fu_3451_p1;

assign mul_ln24_1_fu_3337_p0 = sext_ln24_2_fu_3334_p1;

assign mul_ln24_1_fu_3337_p1 = sext_ln24_2_fu_3334_p1;

assign mul_ln24_20_fu_3467_p0 = sext_ln24_40_fu_3464_p1;

assign mul_ln24_20_fu_3467_p1 = sext_ln24_40_fu_3464_p1;

assign mul_ln24_22_fu_3480_p0 = sext_ln24_44_fu_3477_p1;

assign mul_ln24_22_fu_3480_p1 = sext_ln24_44_fu_3477_p1;

assign mul_ln24_24_fu_3493_p0 = sext_ln24_48_fu_3490_p1;

assign mul_ln24_24_fu_3493_p1 = sext_ln24_48_fu_3490_p1;

assign mul_ln24_26_fu_3506_p0 = sext_ln24_52_fu_3503_p1;

assign mul_ln24_26_fu_3506_p1 = sext_ln24_52_fu_3503_p1;

assign mul_ln24_28_fu_3519_p0 = sext_ln24_56_fu_3516_p1;

assign mul_ln24_28_fu_3519_p1 = sext_ln24_56_fu_3516_p1;

assign mul_ln24_2_fu_3350_p0 = sext_ln24_4_fu_3347_p1;

assign mul_ln24_2_fu_3350_p1 = sext_ln24_4_fu_3347_p1;

assign mul_ln24_30_fu_3532_p0 = sext_ln24_60_fu_3529_p1;

assign mul_ln24_30_fu_3532_p1 = sext_ln24_60_fu_3529_p1;

assign mul_ln24_32_fu_3697_p0 = sext_ln24_96_fu_3694_p1;

assign mul_ln24_32_fu_3697_p1 = sext_ln24_96_fu_3694_p1;

assign mul_ln24_33_fu_3710_p0 = sext_ln24_98_fu_3707_p1;

assign mul_ln24_33_fu_3710_p1 = sext_ln24_98_fu_3707_p1;

assign mul_ln24_35_fu_3723_p0 = sext_ln24_102_fu_3720_p1;

assign mul_ln24_35_fu_3723_p1 = sext_ln24_102_fu_3720_p1;

assign mul_ln24_37_fu_3736_p0 = sext_ln24_106_fu_3733_p1;

assign mul_ln24_37_fu_3736_p1 = sext_ln24_106_fu_3733_p1;

assign mul_ln24_39_fu_3749_p0 = sext_ln24_110_fu_3746_p1;

assign mul_ln24_39_fu_3749_p1 = sext_ln24_110_fu_3746_p1;

assign mul_ln24_41_fu_3762_p0 = sext_ln24_114_fu_3759_p1;

assign mul_ln24_41_fu_3762_p1 = sext_ln24_114_fu_3759_p1;

assign mul_ln24_43_fu_3775_p0 = sext_ln24_118_fu_3772_p1;

assign mul_ln24_43_fu_3775_p1 = sext_ln24_118_fu_3772_p1;

assign mul_ln24_45_fu_3788_p0 = sext_ln24_122_fu_3785_p1;

assign mul_ln24_45_fu_3788_p1 = sext_ln24_122_fu_3785_p1;

assign mul_ln24_47_fu_3801_p0 = sext_ln24_126_fu_3798_p1;

assign mul_ln24_47_fu_3801_p1 = sext_ln24_126_fu_3798_p1;

assign mul_ln24_49_fu_3814_p0 = sext_ln24_130_fu_3811_p1;

assign mul_ln24_49_fu_3814_p1 = sext_ln24_130_fu_3811_p1;

assign mul_ln24_4_fu_3363_p0 = sext_ln24_8_fu_3360_p1;

assign mul_ln24_4_fu_3363_p1 = sext_ln24_8_fu_3360_p1;

assign mul_ln24_51_fu_3827_p0 = sext_ln24_134_fu_3824_p1;

assign mul_ln24_51_fu_3827_p1 = sext_ln24_134_fu_3824_p1;

assign mul_ln24_53_fu_3840_p0 = sext_ln24_138_fu_3837_p1;

assign mul_ln24_53_fu_3840_p1 = sext_ln24_138_fu_3837_p1;

assign mul_ln24_55_fu_3853_p0 = sext_ln24_142_fu_3850_p1;

assign mul_ln24_55_fu_3853_p1 = sext_ln24_142_fu_3850_p1;

assign mul_ln24_57_fu_3866_p0 = sext_ln24_146_fu_3863_p1;

assign mul_ln24_57_fu_3866_p1 = sext_ln24_146_fu_3863_p1;

assign mul_ln24_59_fu_3879_p0 = sext_ln24_150_fu_3876_p1;

assign mul_ln24_59_fu_3879_p1 = sext_ln24_150_fu_3876_p1;

assign mul_ln24_61_fu_3892_p0 = sext_ln24_154_fu_3889_p1;

assign mul_ln24_61_fu_3892_p1 = sext_ln24_154_fu_3889_p1;

assign mul_ln24_63_fu_4304_p0 = sext_ln24_190_fu_4300_p1;

assign mul_ln24_63_fu_4304_p1 = sext_ln24_190_fu_4300_p1;

assign mul_ln24_65_fu_4221_p0 = sext_ln24_194_fu_4217_p1;

assign mul_ln24_65_fu_4221_p1 = sext_ln24_194_fu_4217_p1;

assign mul_ln24_67_fu_4321_p0 = sext_ln24_198_fu_4317_p1;

assign mul_ln24_67_fu_4321_p1 = sext_ln24_198_fu_4317_p1;

assign mul_ln24_6_fu_3376_p0 = sext_ln24_12_fu_3373_p1;

assign mul_ln24_6_fu_3376_p1 = sext_ln24_12_fu_3373_p1;

assign mul_ln24_70_fu_4238_p0 = sext_ln24_204_fu_4234_p1;

assign mul_ln24_70_fu_4238_p1 = sext_ln24_204_fu_4234_p1;

assign mul_ln24_72_fu_4338_p0 = sext_ln24_216_fu_4334_p1;

assign mul_ln24_72_fu_4338_p1 = sext_ln24_216_fu_4334_p1;

assign mul_ln24_74_fu_4255_p0 = sext_ln24_220_fu_4251_p1;

assign mul_ln24_74_fu_4255_p1 = sext_ln24_220_fu_4251_p1;

assign mul_ln24_76_fu_4355_p0 = sext_ln24_224_fu_4351_p1;

assign mul_ln24_76_fu_4355_p1 = sext_ln24_224_fu_4351_p1;

assign mul_ln24_79_fu_4272_p0 = sext_ln24_230_fu_4268_p1;

assign mul_ln24_79_fu_4272_p1 = sext_ln24_230_fu_4268_p1;

assign mul_ln24_8_fu_3389_p0 = sext_ln24_16_fu_3386_p1;

assign mul_ln24_8_fu_3389_p1 = sext_ln24_16_fu_3386_p1;

assign sext_ln24_100_fu_3274_p0 = hidden_neg_3_fu_354;

assign sext_ln24_100_fu_3274_p1 = sext_ln24_100_fu_3274_p0;

assign sext_ln24_102_fu_3720_p0 = hidden_neg_4_fu_358;

assign sext_ln24_102_fu_3720_p1 = sext_ln24_102_fu_3720_p0;

assign sext_ln24_104_fu_3278_p0 = hidden_neg_5_fu_362;

assign sext_ln24_104_fu_3278_p1 = sext_ln24_104_fu_3278_p0;

assign sext_ln24_106_fu_3733_p0 = hidden_neg_6_fu_366;

assign sext_ln24_106_fu_3733_p1 = sext_ln24_106_fu_3733_p0;

assign sext_ln24_108_fu_3282_p0 = hidden_neg_7_fu_370;

assign sext_ln24_108_fu_3282_p1 = sext_ln24_108_fu_3282_p0;

assign sext_ln24_10_fu_3100_p0 = hidden_pos_5_fu_234;

assign sext_ln24_10_fu_3100_p1 = sext_ln24_10_fu_3100_p0;

assign sext_ln24_110_fu_3746_p0 = hidden_neg_8_fu_374;

assign sext_ln24_110_fu_3746_p1 = sext_ln24_110_fu_3746_p0;

assign sext_ln24_112_fu_3286_p0 = hidden_neg_9_fu_378;

assign sext_ln24_112_fu_3286_p1 = sext_ln24_112_fu_3286_p0;

assign sext_ln24_114_fu_3759_p0 = hidden_neg_10_fu_382;

assign sext_ln24_114_fu_3759_p1 = sext_ln24_114_fu_3759_p0;

assign sext_ln24_116_fu_3290_p0 = hidden_neg_11_fu_386;

assign sext_ln24_116_fu_3290_p1 = sext_ln24_116_fu_3290_p0;

assign sext_ln24_118_fu_3772_p0 = hidden_neg_12_fu_390;

assign sext_ln24_118_fu_3772_p1 = sext_ln24_118_fu_3772_p0;

assign sext_ln24_120_fu_3294_p0 = hidden_neg_13_fu_394;

assign sext_ln24_120_fu_3294_p1 = sext_ln24_120_fu_3294_p0;

assign sext_ln24_122_fu_3785_p0 = hidden_neg_14_fu_398;

assign sext_ln24_122_fu_3785_p1 = sext_ln24_122_fu_3785_p0;

assign sext_ln24_124_fu_3298_p0 = hidden_neg_15_fu_402;

assign sext_ln24_124_fu_3298_p1 = sext_ln24_124_fu_3298_p0;

assign sext_ln24_126_fu_3798_p0 = hidden_neg_16_fu_406;

assign sext_ln24_126_fu_3798_p1 = sext_ln24_126_fu_3798_p0;

assign sext_ln24_128_fu_3302_p0 = hidden_neg_17_fu_410;

assign sext_ln24_128_fu_3302_p1 = sext_ln24_128_fu_3302_p0;

assign sext_ln24_12_fu_3373_p0 = hidden_pos_6_fu_238;

assign sext_ln24_12_fu_3373_p1 = sext_ln24_12_fu_3373_p0;

assign sext_ln24_130_fu_3811_p0 = hidden_neg_18_fu_414;

assign sext_ln24_130_fu_3811_p1 = sext_ln24_130_fu_3811_p0;

assign sext_ln24_132_fu_3306_p0 = hidden_neg_19_fu_418;

assign sext_ln24_132_fu_3306_p1 = sext_ln24_132_fu_3306_p0;

assign sext_ln24_134_fu_3824_p0 = hidden_neg_20_fu_422;

assign sext_ln24_134_fu_3824_p1 = sext_ln24_134_fu_3824_p0;

assign sext_ln24_136_fu_3310_p0 = hidden_neg_21_fu_426;

assign sext_ln24_136_fu_3310_p1 = sext_ln24_136_fu_3310_p0;

assign sext_ln24_138_fu_3837_p0 = hidden_neg_22_fu_430;

assign sext_ln24_138_fu_3837_p1 = sext_ln24_138_fu_3837_p0;

assign sext_ln24_140_fu_3314_p0 = hidden_neg_23_fu_434;

assign sext_ln24_140_fu_3314_p1 = sext_ln24_140_fu_3314_p0;

assign sext_ln24_142_fu_3850_p0 = hidden_neg_24_fu_438;

assign sext_ln24_142_fu_3850_p1 = sext_ln24_142_fu_3850_p0;

assign sext_ln24_144_fu_3318_p0 = hidden_neg_25_fu_442;

assign sext_ln24_144_fu_3318_p1 = sext_ln24_144_fu_3318_p0;

assign sext_ln24_146_fu_3863_p0 = hidden_neg_26_fu_446;

assign sext_ln24_146_fu_3863_p1 = sext_ln24_146_fu_3863_p0;

assign sext_ln24_148_fu_3322_p0 = hidden_neg_27_fu_450;

assign sext_ln24_148_fu_3322_p1 = sext_ln24_148_fu_3322_p0;

assign sext_ln24_14_fu_3103_p0 = hidden_pos_7_fu_242;

assign sext_ln24_14_fu_3103_p1 = sext_ln24_14_fu_3103_p0;

assign sext_ln24_150_fu_3876_p0 = hidden_neg_28_fu_454;

assign sext_ln24_150_fu_3876_p1 = sext_ln24_150_fu_3876_p0;

assign sext_ln24_152_fu_3326_p0 = hidden_neg_29_fu_458;

assign sext_ln24_152_fu_3326_p1 = sext_ln24_152_fu_3326_p0;

assign sext_ln24_154_fu_3889_p0 = hidden_neg_30_fu_462;

assign sext_ln24_154_fu_3889_p1 = sext_ln24_154_fu_3889_p0;

assign sext_ln24_156_fu_3330_p0 = hidden_neg_31_fu_466;

assign sext_ln24_156_fu_3330_p1 = sext_ln24_156_fu_3330_p0;

assign sext_ln24_158_fu_3968_p1 = grp_fu_4610_p3;

assign sext_ln24_159_fu_3971_p1 = grp_fu_4619_p3;

assign sext_ln24_160_fu_3980_p1 = $signed(add_ln24_33_fu_3974_p2);

assign sext_ln24_161_fu_3984_p1 = grp_fu_4628_p3;

assign sext_ln24_162_fu_3987_p1 = grp_fu_4637_p3;

assign sext_ln24_163_fu_3996_p1 = $signed(add_ln24_36_fu_3990_p2);

assign sext_ln24_164_fu_4176_p1 = $signed(add_ln24_37_reg_7943);

assign sext_ln24_165_fu_4006_p1 = grp_fu_4646_p3;

assign sext_ln24_166_fu_4009_p1 = grp_fu_4655_p3;

assign sext_ln24_167_fu_4018_p1 = $signed(add_ln24_40_fu_4012_p2);

assign sext_ln24_168_fu_4022_p1 = grp_fu_4664_p3;

assign sext_ln24_169_fu_4025_p1 = grp_fu_4673_p3;

assign sext_ln24_16_fu_3386_p0 = hidden_pos_8_fu_246;

assign sext_ln24_16_fu_3386_p1 = sext_ln24_16_fu_3386_p0;

assign sext_ln24_170_fu_4034_p1 = $signed(add_ln24_43_fu_4028_p2);

assign sext_ln24_171_fu_4179_p1 = $signed(add_ln24_44_reg_7948);

assign sext_ln24_172_fu_4188_p1 = $signed(add_ln24_45_fu_4182_p2);

assign sext_ln24_173_fu_4044_p1 = grp_fu_4682_p3;

assign sext_ln24_174_fu_4047_p1 = grp_fu_4691_p3;

assign sext_ln24_175_fu_4056_p1 = $signed(add_ln24_48_fu_4050_p2);

assign sext_ln24_176_fu_4060_p1 = grp_fu_4700_p3;

assign sext_ln24_177_fu_4063_p1 = grp_fu_4709_p3;

assign sext_ln24_178_fu_4072_p1 = $signed(add_ln24_51_fu_4066_p2);

assign sext_ln24_179_fu_4192_p1 = $signed(add_ln24_52_reg_7953);

assign sext_ln24_180_fu_4082_p1 = grp_fu_4718_p3;

assign sext_ln24_181_fu_4085_p1 = grp_fu_4727_p3;

assign sext_ln24_182_fu_4094_p1 = $signed(add_ln24_55_fu_4088_p2);

assign sext_ln24_183_fu_4098_p1 = grp_fu_4736_p3;

assign sext_ln24_184_fu_4101_p1 = grp_fu_4745_p3;

assign sext_ln24_185_fu_4110_p1 = $signed(add_ln24_58_fu_4104_p2);

assign sext_ln24_186_fu_4195_p1 = $signed(add_ln24_59_reg_7958);

assign sext_ln24_187_fu_4204_p1 = $signed(add_ln24_60_fu_4198_p2);

assign sext_ln24_188_fu_4123_p0 = out_pos_fu_470;

assign sext_ln24_188_fu_4123_p1 = sext_ln24_188_fu_4123_p0;

assign sext_ln24_18_fu_3106_p0 = hidden_pos_9_fu_250;

assign sext_ln24_18_fu_3106_p1 = sext_ln24_18_fu_3106_p0;

assign sext_ln24_190_fu_4300_p0 = out_pos_1_fu_474;

assign sext_ln24_190_fu_4300_p1 = sext_ln24_190_fu_4300_p0;

assign sext_ln24_192_fu_4130_p0 = out_pos_2_fu_478;

assign sext_ln24_192_fu_4130_p1 = sext_ln24_192_fu_4130_p0;

assign sext_ln24_194_fu_4217_p0 = out_pos_3_fu_482;

assign sext_ln24_194_fu_4217_p1 = sext_ln24_194_fu_4217_p0;

assign sext_ln24_196_fu_3905_p0 = out_pos_4_fu_486;

assign sext_ln24_196_fu_3905_p1 = sext_ln24_196_fu_3905_p0;

assign sext_ln24_198_fu_4317_p0 = out_pos_5_fu_490;

assign sext_ln24_198_fu_4317_p1 = sext_ln24_198_fu_4317_p0;

assign sext_ln24_200_fu_4137_p0 = out_pos_6_fu_494;

assign sext_ln24_200_fu_4137_p1 = sext_ln24_200_fu_4137_p0;

assign sext_ln24_202_fu_4144_p0 = out_pos_7_fu_498;

assign sext_ln24_202_fu_4144_p1 = sext_ln24_202_fu_4144_p0;

assign sext_ln24_204_fu_4234_p0 = out_pos_8_fu_502;

assign sext_ln24_204_fu_4234_p1 = sext_ln24_204_fu_4234_p0;

assign sext_ln24_206_fu_3912_p0 = out_pos_9_fu_506;

assign sext_ln24_206_fu_3912_p1 = sext_ln24_206_fu_3912_p0;

assign sext_ln24_208_fu_4370_p1 = grp_fu_4786_p3;

assign sext_ln24_209_fu_4373_p1 = grp_fu_4795_p3;

assign sext_ln24_20_fu_3399_p0 = hidden_pos_10_fu_254;

assign sext_ln24_20_fu_3399_p1 = sext_ln24_20_fu_3399_p0;

assign sext_ln24_210_fu_4382_p1 = $signed(add_ln24_65_fu_4376_p2);

assign sext_ln24_211_fu_4386_p1 = grp_fu_4804_p3;

assign sext_ln24_212_fu_4389_p1 = grp_fu_4813_p3;

assign sext_ln24_213_fu_4398_p1 = $signed(add_ln24_69_fu_4392_p2);

assign sext_ln24_214_fu_4151_p0 = out_neg_fu_510;

assign sext_ln24_214_fu_4151_p1 = sext_ln24_214_fu_4151_p0;

assign sext_ln24_216_fu_4334_p0 = out_neg_1_fu_514;

assign sext_ln24_216_fu_4334_p1 = sext_ln24_216_fu_4334_p0;

assign sext_ln24_218_fu_4158_p0 = out_neg_2_fu_518;

assign sext_ln24_218_fu_4158_p1 = sext_ln24_218_fu_4158_p0;

assign sext_ln24_220_fu_4251_p0 = out_neg_3_fu_522;

assign sext_ln24_220_fu_4251_p1 = sext_ln24_220_fu_4251_p0;

assign sext_ln24_222_fu_3919_p0 = out_neg_4_fu_526;

assign sext_ln24_222_fu_3919_p1 = sext_ln24_222_fu_3919_p0;

assign sext_ln24_224_fu_4351_p0 = out_neg_5_fu_530;

assign sext_ln24_224_fu_4351_p1 = sext_ln24_224_fu_4351_p0;

assign sext_ln24_226_fu_4165_p0 = out_neg_6_fu_534;

assign sext_ln24_226_fu_4165_p1 = sext_ln24_226_fu_4165_p0;

assign sext_ln24_228_fu_4172_p0 = out_neg_7_fu_538;

assign sext_ln24_228_fu_4172_p1 = sext_ln24_228_fu_4172_p0;

assign sext_ln24_22_fu_3109_p0 = hidden_pos_11_fu_258;

assign sext_ln24_22_fu_3109_p1 = sext_ln24_22_fu_3109_p0;

assign sext_ln24_230_fu_4268_p0 = out_neg_8_fu_542;

assign sext_ln24_230_fu_4268_p1 = sext_ln24_230_fu_4268_p0;

assign sext_ln24_232_fu_3926_p0 = out_neg_9_fu_546;

assign sext_ln24_232_fu_3926_p1 = sext_ln24_232_fu_3926_p0;

assign sext_ln24_234_fu_4408_p1 = grp_fu_4822_p3;

assign sext_ln24_235_fu_4411_p1 = grp_fu_4831_p3;

assign sext_ln24_236_fu_4420_p1 = $signed(add_ln24_74_fu_4414_p2);

assign sext_ln24_237_fu_4424_p1 = grp_fu_4840_p3;

assign sext_ln24_238_fu_4427_p1 = grp_fu_4849_p3;

assign sext_ln24_239_fu_4436_p1 = $signed(add_ln24_78_fu_4430_p2);

assign sext_ln24_24_fu_3412_p0 = hidden_pos_12_fu_262;

assign sext_ln24_24_fu_3412_p1 = sext_ln24_24_fu_3412_p0;

assign sext_ln24_26_fu_3112_p0 = hidden_pos_13_fu_266;

assign sext_ln24_26_fu_3112_p1 = sext_ln24_26_fu_3112_p0;

assign sext_ln24_28_fu_3425_p0 = hidden_pos_14_fu_270;

assign sext_ln24_28_fu_3425_p1 = sext_ln24_28_fu_3425_p0;

assign sext_ln24_2_fu_3334_p0 = hidden_pos_1_fu_218;

assign sext_ln24_2_fu_3334_p1 = sext_ln24_2_fu_3334_p0;

assign sext_ln24_30_fu_3115_p0 = hidden_pos_15_fu_274;

assign sext_ln24_30_fu_3115_p1 = sext_ln24_30_fu_3115_p0;

assign sext_ln24_32_fu_3438_p0 = hidden_pos_16_fu_278;

assign sext_ln24_32_fu_3438_p1 = sext_ln24_32_fu_3438_p0;

assign sext_ln24_34_fu_3118_p0 = hidden_pos_17_fu_282;

assign sext_ln24_34_fu_3118_p1 = sext_ln24_34_fu_3118_p0;

assign sext_ln24_36_fu_3451_p0 = hidden_pos_18_fu_286;

assign sext_ln24_36_fu_3451_p1 = sext_ln24_36_fu_3451_p0;

assign sext_ln24_38_fu_3121_p0 = hidden_pos_19_fu_290;

assign sext_ln24_38_fu_3121_p1 = sext_ln24_38_fu_3121_p0;

assign sext_ln24_40_fu_3464_p0 = hidden_pos_20_fu_294;

assign sext_ln24_40_fu_3464_p1 = sext_ln24_40_fu_3464_p0;

assign sext_ln24_42_fu_3124_p0 = hidden_pos_21_fu_298;

assign sext_ln24_42_fu_3124_p1 = sext_ln24_42_fu_3124_p0;

assign sext_ln24_44_fu_3477_p0 = hidden_pos_22_fu_302;

assign sext_ln24_44_fu_3477_p1 = sext_ln24_44_fu_3477_p0;

assign sext_ln24_46_fu_3127_p0 = hidden_pos_23_fu_306;

assign sext_ln24_46_fu_3127_p1 = sext_ln24_46_fu_3127_p0;

assign sext_ln24_48_fu_3490_p0 = hidden_pos_24_fu_310;

assign sext_ln24_48_fu_3490_p1 = sext_ln24_48_fu_3490_p0;

assign sext_ln24_4_fu_3347_p0 = hidden_pos_2_fu_222;

assign sext_ln24_4_fu_3347_p1 = sext_ln24_4_fu_3347_p0;

assign sext_ln24_50_fu_3130_p0 = hidden_pos_25_fu_314;

assign sext_ln24_50_fu_3130_p1 = sext_ln24_50_fu_3130_p0;

assign sext_ln24_52_fu_3503_p0 = hidden_pos_26_fu_318;

assign sext_ln24_52_fu_3503_p1 = sext_ln24_52_fu_3503_p0;

assign sext_ln24_54_fu_3133_p0 = hidden_pos_27_fu_322;

assign sext_ln24_54_fu_3133_p1 = sext_ln24_54_fu_3133_p0;

assign sext_ln24_56_fu_3516_p0 = hidden_pos_28_fu_326;

assign sext_ln24_56_fu_3516_p1 = sext_ln24_56_fu_3516_p0;

assign sext_ln24_58_fu_3136_p0 = hidden_pos_29_fu_330;

assign sext_ln24_58_fu_3136_p1 = sext_ln24_58_fu_3136_p0;

assign sext_ln24_60_fu_3529_p0 = hidden_pos_30_fu_334;

assign sext_ln24_60_fu_3529_p1 = sext_ln24_60_fu_3529_p0;

assign sext_ln24_62_fu_3139_p0 = hidden_pos_31_fu_338;

assign sext_ln24_62_fu_3139_p1 = sext_ln24_62_fu_3139_p0;

assign sext_ln24_64_fu_3542_p1 = grp_fu_4466_p3;

assign sext_ln24_65_fu_3545_p1 = grp_fu_4475_p3;

assign sext_ln24_66_fu_3554_p1 = $signed(add_ln24_2_fu_3548_p2);

assign sext_ln24_67_fu_3558_p1 = grp_fu_4484_p3;

assign sext_ln24_68_fu_3561_p1 = grp_fu_4493_p3;

assign sext_ln24_69_fu_3570_p1 = $signed(add_ln24_5_fu_3564_p2);

assign sext_ln24_6_fu_3097_p0 = hidden_pos_3_fu_226;

assign sext_ln24_6_fu_3097_p1 = sext_ln24_6_fu_3097_p0;

assign sext_ln24_70_fu_3930_p1 = $signed(add_ln24_6_reg_7802);

assign sext_ln24_71_fu_3580_p1 = grp_fu_4502_p3;

assign sext_ln24_72_fu_3583_p1 = grp_fu_4511_p3;

assign sext_ln24_73_fu_3592_p1 = $signed(add_ln24_9_fu_3586_p2);

assign sext_ln24_74_fu_3596_p1 = grp_fu_4520_p3;

assign sext_ln24_75_fu_3599_p1 = grp_fu_4529_p3;

assign sext_ln24_76_fu_3608_p1 = $signed(add_ln24_12_fu_3602_p2);

assign sext_ln24_77_fu_3933_p1 = $signed(add_ln24_13_reg_7807);

assign sext_ln24_78_fu_3942_p1 = $signed(add_ln24_14_fu_3936_p2);

assign sext_ln24_79_fu_3618_p1 = grp_fu_4538_p3;

assign sext_ln24_80_fu_3621_p1 = grp_fu_4547_p3;

assign sext_ln24_81_fu_3630_p1 = $signed(add_ln24_17_fu_3624_p2);

assign sext_ln24_82_fu_3634_p1 = grp_fu_4556_p3;

assign sext_ln24_83_fu_3637_p1 = grp_fu_4565_p3;

assign sext_ln24_84_fu_3646_p1 = $signed(add_ln24_20_fu_3640_p2);

assign sext_ln24_85_fu_3946_p1 = $signed(add_ln24_21_reg_7812);

assign sext_ln24_86_fu_3656_p1 = grp_fu_4574_p3;

assign sext_ln24_87_fu_3659_p1 = grp_fu_4583_p3;

assign sext_ln24_88_fu_3668_p1 = $signed(add_ln24_24_fu_3662_p2);

assign sext_ln24_89_fu_3672_p1 = grp_fu_4592_p3;

assign sext_ln24_8_fu_3360_p0 = hidden_pos_4_fu_230;

assign sext_ln24_8_fu_3360_p1 = sext_ln24_8_fu_3360_p0;

assign sext_ln24_90_fu_3675_p1 = grp_fu_4601_p3;

assign sext_ln24_91_fu_3684_p1 = $signed(add_ln24_27_fu_3678_p2);

assign sext_ln24_92_fu_3949_p1 = $signed(add_ln24_28_reg_7817);

assign sext_ln24_93_fu_3958_p1 = $signed(add_ln24_29_fu_3952_p2);

assign sext_ln24_94_fu_3270_p0 = hidden_neg_fu_342;

assign sext_ln24_94_fu_3270_p1 = sext_ln24_94_fu_3270_p0;

assign sext_ln24_96_fu_3694_p0 = hidden_neg_1_fu_346;

assign sext_ln24_96_fu_3694_p1 = sext_ln24_96_fu_3694_p0;

assign sext_ln24_98_fu_3707_p0 = hidden_neg_2_fu_350;

assign sext_ln24_98_fu_3707_p1 = sext_ln24_98_fu_3707_p0;

assign sext_ln24_fu_3094_p0 = hidden_pos_fu_214;

assign sext_ln24_fu_3094_p1 = sext_ln24_fu_3094_p0;

assign sub_ln158_fu_4282_p2 = (add_ln24_30_reg_7938 - add_ln24_61_fu_4208_p2);

assign sub_ln159_fu_4446_p2 = (add_ln24_70_reg_8128 - add_ln24_79_reg_8133);

assign tmp_163_fu_4450_p4 = {{sub_ln159_fu_4446_p2[6:2]}};

always @ (posedge ap_clk) begin
    in_pos_reg_6554[0] <= 1'b1;
    in_pos_1_reg_6560[0] <= 1'b1;
    in_pos_2_reg_6566[0] <= 1'b1;
    in_pos_3_reg_6572[0] <= 1'b1;
    in_pos_4_reg_6578[0] <= 1'b1;
    in_pos_5_reg_6584[0] <= 1'b1;
    in_pos_6_reg_6590[0] <= 1'b1;
    in_pos_7_reg_6596[0] <= 1'b1;
    in_pos_8_reg_6602[0] <= 1'b1;
    in_pos_9_reg_6608[0] <= 1'b1;
    in_pos_10_reg_6614[0] <= 1'b1;
    in_pos_11_reg_6620[0] <= 1'b1;
    in_pos_12_reg_6626[0] <= 1'b1;
    in_pos_13_reg_6632[0] <= 1'b1;
    in_pos_14_reg_6638[0] <= 1'b1;
    in_pos_15_reg_6644[0] <= 1'b1;
    in_pos_16_reg_6650[0] <= 1'b1;
    in_pos_17_reg_6656[0] <= 1'b1;
    in_pos_18_reg_6662[0] <= 1'b1;
    in_pos_19_reg_6668[0] <= 1'b1;
    in_pos_20_reg_6674[0] <= 1'b1;
    in_pos_21_reg_6680[0] <= 1'b1;
    in_pos_22_reg_6686[0] <= 1'b1;
    in_pos_23_reg_6692[0] <= 1'b1;
    in_pos_24_reg_6698[0] <= 1'b1;
    in_pos_25_reg_6704[0] <= 1'b1;
    in_pos_26_reg_6710[0] <= 1'b1;
    in_pos_27_reg_6716[0] <= 1'b1;
    in_pos_28_reg_6722[0] <= 1'b1;
    in_pos_29_reg_6728[0] <= 1'b1;
    in_pos_30_reg_6734[0] <= 1'b1;
    in_pos_31_reg_6740[0] <= 1'b1;
    in_pos_32_reg_6746[0] <= 1'b1;
    in_pos_33_reg_6752[0] <= 1'b1;
    in_pos_34_reg_6758[0] <= 1'b1;
    in_pos_35_reg_6764[0] <= 1'b1;
    in_pos_36_reg_6770[0] <= 1'b1;
    in_pos_37_reg_6776[0] <= 1'b1;
    in_pos_38_reg_6782[0] <= 1'b1;
    in_pos_39_reg_6788[0] <= 1'b1;
    in_pos_40_reg_6794[0] <= 1'b1;
    in_pos_41_reg_6800[0] <= 1'b1;
    in_pos_42_reg_6806[0] <= 1'b1;
    in_pos_43_reg_6812[0] <= 1'b1;
    in_pos_44_reg_6818[0] <= 1'b1;
    in_pos_45_reg_6824[0] <= 1'b1;
    in_pos_46_reg_6830[0] <= 1'b1;
    in_pos_47_reg_6836[0] <= 1'b1;
    in_pos_48_reg_6842[0] <= 1'b1;
    in_pos_49_reg_6848[0] <= 1'b1;
    in_pos_50_reg_6854[0] <= 1'b1;
    in_pos_51_reg_6860[0] <= 1'b1;
    in_pos_52_reg_6866[0] <= 1'b1;
    in_pos_53_reg_6872[0] <= 1'b1;
    in_pos_54_reg_6878[0] <= 1'b1;
    in_pos_55_reg_6889[0] <= 1'b1;
    in_pos_56_reg_6900[0] <= 1'b1;
    in_pos_57_reg_6911[0] <= 1'b1;
    in_pos_58_reg_6922[0] <= 1'b1;
    in_pos_59_reg_6928[0] <= 1'b1;
    in_pos_60_reg_6934[0] <= 1'b1;
    in_pos_61_reg_6940[0] <= 1'b1;
    in_pos_62_reg_6946[0] <= 1'b1;
    in_pos_63_reg_6952[0] <= 1'b1;
    in_neg_reg_7114[0] <= 1'b1;
    in_neg_1_reg_7119[0] <= 1'b1;
    in_neg_2_reg_7124[0] <= 1'b1;
    in_neg_3_reg_7129[0] <= 1'b1;
    in_neg_4_reg_7134[0] <= 1'b1;
    in_neg_5_reg_7139[0] <= 1'b1;
    in_neg_6_reg_7144[0] <= 1'b1;
    in_neg_7_reg_7149[0] <= 1'b1;
    in_neg_8_reg_7154[0] <= 1'b1;
    in_neg_9_reg_7159[0] <= 1'b1;
    in_neg_10_reg_7164[0] <= 1'b1;
    in_neg_11_reg_7169[0] <= 1'b1;
    in_neg_12_reg_7174[0] <= 1'b1;
    in_neg_13_reg_7179[0] <= 1'b1;
    in_neg_14_reg_7184[0] <= 1'b1;
    in_neg_15_reg_7189[0] <= 1'b1;
    in_neg_16_reg_7194[0] <= 1'b1;
    in_neg_17_reg_7199[0] <= 1'b1;
    in_neg_18_reg_7204[0] <= 1'b1;
    in_neg_19_reg_7209[0] <= 1'b1;
    in_neg_20_reg_7214[0] <= 1'b1;
    in_neg_21_reg_7219[0] <= 1'b1;
    in_neg_22_reg_7224[0] <= 1'b1;
    in_neg_23_reg_7229[0] <= 1'b1;
    in_neg_24_reg_7234[0] <= 1'b1;
    in_neg_25_reg_7239[0] <= 1'b1;
    in_neg_26_reg_7244[0] <= 1'b1;
    in_neg_27_reg_7249[0] <= 1'b1;
    in_neg_28_reg_7254[0] <= 1'b1;
    in_neg_29_reg_7259[0] <= 1'b1;
    in_neg_30_reg_7264[0] <= 1'b1;
    in_neg_31_reg_7269[0] <= 1'b1;
    in_neg_32_reg_7274[0] <= 1'b1;
    in_neg_33_reg_7279[0] <= 1'b1;
    in_neg_34_reg_7284[0] <= 1'b1;
    in_neg_35_reg_7289[0] <= 1'b1;
    in_neg_36_reg_7294[0] <= 1'b1;
    in_neg_37_reg_7299[0] <= 1'b1;
    in_neg_38_reg_7304[0] <= 1'b1;
    in_neg_39_reg_7309[0] <= 1'b1;
    in_neg_40_reg_7314[0] <= 1'b1;
    in_neg_41_reg_7319[0] <= 1'b1;
    in_neg_42_reg_7324[0] <= 1'b1;
    in_neg_43_reg_7329[0] <= 1'b1;
    in_neg_44_reg_7334[0] <= 1'b1;
    in_neg_45_reg_7339[0] <= 1'b1;
    in_neg_46_reg_7344[0] <= 1'b1;
    in_neg_47_reg_7349[0] <= 1'b1;
    in_neg_48_reg_7354[0] <= 1'b1;
    in_neg_49_reg_7359[0] <= 1'b1;
    in_neg_50_reg_7364[0] <= 1'b1;
    in_neg_51_reg_7369[0] <= 1'b1;
    in_neg_52_reg_7374[0] <= 1'b1;
    in_neg_53_reg_7379[0] <= 1'b1;
    in_neg_54_reg_7384[0] <= 1'b1;
    in_neg_55_reg_7389[0] <= 1'b1;
    in_neg_56_reg_7394[0] <= 1'b1;
    in_neg_57_reg_7399[0] <= 1'b1;
    in_neg_58_reg_7404[0] <= 1'b1;
    in_neg_59_reg_7409[0] <= 1'b1;
    in_neg_60_reg_7414[0] <= 1'b1;
    in_neg_61_reg_7419[0] <= 1'b1;
    in_neg_62_reg_7424[0] <= 1'b1;
    in_neg_63_reg_7429[0] <= 1'b1;
end

endmodule //train_step
