// Generated by CIRCT e2b32a42e
module bsg_nand(	// design.cleaned.mlir:2:3
  input  [15:0] a_i,	// design.cleaned.mlir:2:26
                b_i,	// design.cleaned.mlir:2:41
  output [15:0] o	// design.cleaned.mlir:2:57
);

  assign o = ~(b_i & a_i);	// design.cleaned.mlir:4:10, :5:10, :6:5
endmodule

