{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607278145681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607278145721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 15:09:05 2020 " "Processing started: Sun Dec 06 15:09:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607278145721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278145721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278145737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607278147432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607278147443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fpga_riscv32_minimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fpga_riscv32_minimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_riscv32_minimal-arch_minimal_riscv32 " "Found design unit 1: fpga_riscv32_minimal-arch_minimal_riscv32" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157840 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_riscv32_minimal " "Found entity 1: fpga_riscv32_minimal" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder32 " "Found design unit 1: adder-adder32" {  } { { "components/adder.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157871 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "components/adder.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b_falling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b_falling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b_falling-arch_register32b_falling " "Found design unit 1: register32b_falling-arch_register32b_falling" {  } { { "components/register32b_falling.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b_falling.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157895 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b_falling " "Found entity 1: register32b_falling" {  } { { "components/register32b_falling.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b_falling.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b-arch_register32b " "Found design unit 1: register32b-arch_register32b" {  } { { "components/register32b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157913 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b " "Found entity 1: register32b" {  } { { "components/register32b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register5b-arch_register5b " "Found design unit 1: register5b-arch_register5b" {  } { { "components/register5b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157929 ""} { "Info" "ISGN_ENTITY_NAME" "1 register5b " "Found entity 1: register5b" {  } { { "components/register5b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4b-arch_register4b " "Found design unit 1: register4b-arch_register4b" {  } { { "components/register4b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157957 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4b " "Found entity 1: register4b" {  } { { "components/register4b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register3b-arch_register3b " "Found design unit 1: register3b-arch_register3b" {  } { { "components/register3b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register3b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157965 ""} { "Info" "ISGN_ENTITY_NAME" "1 register3b " "Found entity 1: register3b" {  } { { "components/register3b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register3b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2b-arch_register2b " "Found design unit 1: register2b-arch_register2b" {  } { { "components/register2b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register2b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157971 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2b " "Found entity 1: register2b" {  } { { "components/register2b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register2b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1b-arch_register1b " "Found design unit 1: register1b-arch_register1b" {  } { { "components/register1b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register1b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157981 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1b " "Found entity 1: register1b" {  } { { "components/register1b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register1b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278157981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278157981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-arch_mux32_1 " "Found design unit 1: mux32_1-arch_mux32_1" {  } { { "components/mux32_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux32_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158005 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "components/mux32_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux32_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux5_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux5_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5_1-arch_mux5_1 " "Found design unit 1: mux5_1-arch_mux5_1" {  } { { "components/mux5_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux5_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158027 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5_1 " "Found entity 1: mux5_1" {  } { { "components/mux5_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux5_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-arch_mux3_1 " "Found design unit 1: mux3_1-arch_mux3_1" {  } { { "components/mux3_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux3_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158033 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "components/mux3_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "components/mux2.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158039 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "components/mux2.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158059 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-arch_register_bank " "Found design unit 1: register_bank-arch_register_bank" {  } { { "components/register_bank.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158079 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "components/register_bank.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/instmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instmem-description " "Found design unit 1: instmem-description" {  } { { "components/instmem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/instmem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158111 ""} { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "components/instmem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/instmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/hazard_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/hazard_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_control_unit-arch_hazard_unit " "Found design unit 1: hazard_control_unit-arch_hazard_unit" {  } { { "components/hazard_control_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/hazard_control_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158131 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_control_unit " "Found entity 1: hazard_control_unit" {  } { { "components/hazard_control_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/hazard_control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/jump_target_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/jump_target_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump_target_unit-arch_jump_unit " "Found design unit 1: jump_target_unit-arch_jump_unit" {  } { { "components/jump_target_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/jump_target_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158137 ""} { "Info" "ISGN_ENTITY_NAME" "1 jump_target_unit " "Found entity 1: jump_target_unit" {  } { { "components/jump_target_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/jump_target_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-behavioural " "Found design unit 1: datamem-behavioural" {  } { { "components/datamem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158144 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "components/datamem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_alu " "Found design unit 1: ALU-arch_alu" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158162 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memwb_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memwb_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memwb_pipeline-arch_memwb_register " "Found design unit 1: memwb_pipeline-arch_memwb_register" {  } { { "components/memwb_pipeline.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/memwb_pipeline.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158182 ""} { "Info" "ISGN_ENTITY_NAME" "1 memwb_pipeline " "Found entity 1: memwb_pipeline" {  } { { "components/memwb_pipeline.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/memwb_pipeline.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ifid_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ifid_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifid_register-behavioral " "Found design unit 1: ifid_register-behavioral" {  } { { "components/ifid_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/ifid_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158197 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifid_register " "Found entity 1: ifid_register" {  } { { "components/ifid_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/ifid_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/idex_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/idex_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idex_register-arch_idex_register " "Found design unit 1: idex_register-arch_idex_register" {  } { { "components/idex_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158212 ""} { "Info" "ISGN_ENTITY_NAME" "1 idex_register " "Found entity 1: idex_register" {  } { { "components/idex_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-arch_forwarding " "Found design unit 1: forwarding_unit-arch_forwarding" {  } { { "components/forwarding_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/forwarding_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158230 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "components/forwarding_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/exmem_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/exmem_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exmem_pipeline-arch_exmem " "Found design unit 1: exmem_pipeline-arch_exmem" {  } { { "components/exmem_pipeline.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/exmem_pipeline.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158249 ""} { "Info" "ISGN_ENTITY_NAME" "1 exmem_pipeline " "Found entity 1: exmem_pipeline" {  } { { "components/exmem_pipeline.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/exmem_pipeline.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datamem_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datamem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem_interface-behavioural " "Found design unit 1: datamem_interface-behavioural" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158278 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem_interface " "Found entity 1: datamem_interface" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavioral " "Found design unit 1: controller-Behavioral" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158292 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch_datapath " "Found design unit 1: datapath-arch_datapath" {  } { { "components/datapath.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158311 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607278158311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278158311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_riscv32_minimal " "Elaborating entity \"fpga_riscv32_minimal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607278158709 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_pc_output fpga_riscv32_minimal.vhd(9) " "VHDL Signal Declaration warning at fpga_riscv32_minimal.vhd(9): used implicit default value for signal \"debug_pc_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607278158826 "|fpga_riscv32_minimal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_regfile_x31_output fpga_riscv32_minimal.vhd(10) " "VHDL Signal Declaration warning at fpga_riscv32_minimal.vhd(10): used implicit default value for signal \"debug_regfile_x31_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607278158827 "|fpga_riscv32_minimal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_regfile_x1_output fpga_riscv32_minimal.vhd(11) " "VHDL Signal Declaration warning at fpga_riscv32_minimal.vhd(11): used implicit default value for signal \"debug_regfile_x1_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607278158827 "|fpga_riscv32_minimal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_regfile_x2_output fpga_riscv32_minimal.vhd(12) " "VHDL Signal Declaration warning at fpga_riscv32_minimal.vhd(12): used implicit default value for signal \"debug_regfile_x2_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607278158828 "|fpga_riscv32_minimal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"controller:controller_0\"" {  } { { "components/fpga_riscv32_minimal.vhd" "controller_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159371 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_r1_reg_idx controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_r1_reg_idx\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159401 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_r2_reg_idx controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_r2_reg_idx\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159401 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_reg_file_write controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_reg_file_write\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159401 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_wr_reg_idx controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_wr_reg_idx\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159401 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_immediate controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_immediate\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159401 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ALU_operation controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_ALU_operation\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159401 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ALU_branch controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_ALU_branch\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159401 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ALU_branch_control controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_ALU_branch_control\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159401 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_JTU_mux_sel controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_JTU_mux_sel\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159402 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_data_format controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_data_format\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159402 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_datamem_write controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_datamem_write\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159402 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_jump_flag controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_jump_flag\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159402 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_mux0_sel controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_mux0_sel\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159402 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_mux1_sel controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"internal_mux1_sel\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159402 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state controller.vhd(71) " "VHDL Process Statement warning at controller.vhd(71): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278159402 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mux1_sel controller.vhd(71) " "Inferred latch for \"internal_mux1_sel\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mux0_sel\[0\] controller.vhd(71) " "Inferred latch for \"internal_mux0_sel\[0\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_mux0_sel\[1\] controller.vhd(71) " "Inferred latch for \"internal_mux0_sel\[1\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_jump_flag controller.vhd(71) " "Inferred latch for \"internal_jump_flag\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_datamem_write controller.vhd(71) " "Inferred latch for \"internal_datamem_write\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_data_format\[0\] controller.vhd(71) " "Inferred latch for \"internal_data_format\[0\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_data_format\[1\] controller.vhd(71) " "Inferred latch for \"internal_data_format\[1\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_data_format\[2\] controller.vhd(71) " "Inferred latch for \"internal_data_format\[2\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_JTU_mux_sel controller.vhd(71) " "Inferred latch for \"internal_JTU_mux_sel\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_branch_control\[0\] controller.vhd(71) " "Inferred latch for \"internal_ALU_branch_control\[0\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_branch_control\[1\] controller.vhd(71) " "Inferred latch for \"internal_ALU_branch_control\[1\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_branch_control\[2\] controller.vhd(71) " "Inferred latch for \"internal_ALU_branch_control\[2\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159404 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_branch controller.vhd(71) " "Inferred latch for \"internal_ALU_branch\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_operation\[0\] controller.vhd(71) " "Inferred latch for \"internal_ALU_operation\[0\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_operation\[1\] controller.vhd(71) " "Inferred latch for \"internal_ALU_operation\[1\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_operation\[2\] controller.vhd(71) " "Inferred latch for \"internal_ALU_operation\[2\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_operation\[3\] controller.vhd(71) " "Inferred latch for \"internal_ALU_operation\[3\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[0\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[0\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[1\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[1\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[2\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[2\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[3\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[3\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159405 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[4\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[4\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[5\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[5\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[6\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[6\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[7\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[7\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[8\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[8\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[9\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[9\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[10\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[10\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[11\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[11\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[12\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[12\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[13\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[13\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[14\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[14\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159406 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[15\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[15\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[16\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[16\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[17\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[17\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[18\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[18\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[19\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[19\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[20\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[20\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[21\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[21\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[22\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[22\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[23\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[23\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[24\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[24\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[25\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[25\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159407 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[26\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[26\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[27\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[27\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[28\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[28\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[29\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[29\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[30\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[30\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[31\] controller.vhd(71) " "Inferred latch for \"internal_immediate\[31\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_wr_reg_idx\[0\] controller.vhd(71) " "Inferred latch for \"internal_wr_reg_idx\[0\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_wr_reg_idx\[1\] controller.vhd(71) " "Inferred latch for \"internal_wr_reg_idx\[1\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_wr_reg_idx\[2\] controller.vhd(71) " "Inferred latch for \"internal_wr_reg_idx\[2\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_wr_reg_idx\[3\] controller.vhd(71) " "Inferred latch for \"internal_wr_reg_idx\[3\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_wr_reg_idx\[4\] controller.vhd(71) " "Inferred latch for \"internal_wr_reg_idx\[4\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159408 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg_file_write controller.vhd(71) " "Inferred latch for \"internal_reg_file_write\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r2_reg_idx\[0\] controller.vhd(71) " "Inferred latch for \"internal_r2_reg_idx\[0\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r2_reg_idx\[1\] controller.vhd(71) " "Inferred latch for \"internal_r2_reg_idx\[1\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r2_reg_idx\[2\] controller.vhd(71) " "Inferred latch for \"internal_r2_reg_idx\[2\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r2_reg_idx\[3\] controller.vhd(71) " "Inferred latch for \"internal_r2_reg_idx\[3\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r2_reg_idx\[4\] controller.vhd(71) " "Inferred latch for \"internal_r2_reg_idx\[4\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r1_reg_idx\[0\] controller.vhd(71) " "Inferred latch for \"internal_r1_reg_idx\[0\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r1_reg_idx\[1\] controller.vhd(71) " "Inferred latch for \"internal_r1_reg_idx\[1\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r1_reg_idx\[2\] controller.vhd(71) " "Inferred latch for \"internal_r1_reg_idx\[2\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r1_reg_idx\[3\] controller.vhd(71) " "Inferred latch for \"internal_r1_reg_idx\[3\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_r1_reg_idx\[4\] controller.vhd(71) " "Inferred latch for \"internal_r1_reg_idx\[4\]\" at controller.vhd(71)" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278159409 "|fpga_riscv32_minimal|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_0\"" {  } { { "components/fpga_riscv32_minimal.vhd" "datapath_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:datapath_0\|pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"datapath:datapath_0\|pc:program_counter\"" {  } { { "components/datapath.vhd" "program_counter" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register32b datapath:datapath_0\|pc:program_counter\|register32b:count_register A:arch_register32b " "Elaborating entity \"register32b\" using architecture \"A:arch_register32b\" for hierarchy \"datapath:datapath_0\|pc:program_counter\|register32b:count_register\"" {  } { { "components/pc.vhd" "count_register" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem datapath:datapath_0\|instmem:instruction_memory " "Elaborating entity \"instmem\" for hierarchy \"datapath:datapath_0\|instmem:instruction_memory\"" {  } { { "components/datapath.vhd" "instruction_memory" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:datapath_0\|adder:alu_pc " "Elaborating entity \"adder\" for hierarchy \"datapath:datapath_0\|adder:alu_pc\"" {  } { { "components/datapath.vhd" "alu_pc" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux2 datapath:datapath_0\|mux2:pc_mux A:behavioral " "Elaborating entity \"mux2\" using architecture \"A:behavioral\" for hierarchy \"datapath:datapath_0\|mux2:pc_mux\"" {  } { { "components/datapath.vhd" "pc_mux" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifid_register datapath:datapath_0\|ifid_register:IF_ID_PLR " "Elaborating entity \"ifid_register\" for hierarchy \"datapath:datapath_0\|ifid_register:IF_ID_PLR\"" {  } { { "components/datapath.vhd" "IF_ID_PLR" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32b datapath:datapath_0\|ifid_register:IF_ID_PLR\|register32b:ifid_instruction_register " "Elaborating entity \"register32b\" for hierarchy \"datapath:datapath_0\|ifid_register:IF_ID_PLR\|register32b:ifid_instruction_register\"" {  } { { "components/ifid_register.vhd" "ifid_instruction_register" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/ifid_register.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 datapath:datapath_0\|mux3_1:mux_0 " "Elaborating entity \"mux3_1\" for hierarchy \"datapath:datapath_0\|mux3_1:mux_0\"" {  } { { "components/datapath.vhd" "mux_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank datapath:datapath_0\|register_bank:register_bank_0 " "Elaborating entity \"register_bank\" for hierarchy \"datapath:datapath_0\|register_bank:register_bank_0\"" {  } { { "components/datapath.vhd" "register_bank_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159845 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_reg_enable register_bank.vhd(57) " "VHDL Process Statement warning at register_bank.vhd(57): signal \"wr_reg_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/register_bank.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607278159847 "|fpga_riscv32_minimal|datapath:datapath_0|register_bank:register_bank_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register32b_falling datapath:datapath_0\|register_bank:register_bank_0\|register32b_falling:reg_x0 A:arch_register32b_falling " "Elaborating entity \"register32b_falling\" using architecture \"A:arch_register32b_falling\" for hierarchy \"datapath:datapath_0\|register_bank:register_bank_0\|register32b_falling:reg_x0\"" {  } { { "components/register_bank.vhd" "reg_x0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278159983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux32_1 datapath:datapath_0\|register_bank:register_bank_0\|mux32_1:output_1_mux A:arch_mux32_1 " "Elaborating entity \"mux32_1\" using architecture \"A:arch_mux32_1\" for hierarchy \"datapath:datapath_0\|register_bank:register_bank_0\|mux32_1:output_1_mux\"" {  } { { "components/register_bank.vhd" "output_1_mux" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idex_register datapath:datapath_0\|idex_register:ID_EX_PLR " "Elaborating entity \"idex_register\" for hierarchy \"datapath:datapath_0\|idex_register:ID_EX_PLR\"" {  } { { "components/datapath.vhd" "ID_EX_PLR" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4b datapath:datapath_0\|idex_register:ID_EX_PLR\|register4b:ALU_operation_reg " "Elaborating entity \"register4b\" for hierarchy \"datapath:datapath_0\|idex_register:ID_EX_PLR\|register4b:ALU_operation_reg\"" {  } { { "components/idex_register.vhd" "ALU_operation_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1b datapath:datapath_0\|idex_register:ID_EX_PLR\|register1b:ALU_branch_reg " "Elaborating entity \"register1b\" for hierarchy \"datapath:datapath_0\|idex_register:ID_EX_PLR\|register1b:ALU_branch_reg\"" {  } { { "components/idex_register.vhd" "ALU_branch_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register3b datapath:datapath_0\|idex_register:ID_EX_PLR\|register3b:ALU_branch_control_reg " "Elaborating entity \"register3b\" for hierarchy \"datapath:datapath_0\|idex_register:ID_EX_PLR\|register3b:ALU_branch_control_reg\"" {  } { { "components/idex_register.vhd" "ALU_branch_control_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2b datapath:datapath_0\|idex_register:ID_EX_PLR\|register2b:mux0_sel_reg " "Elaborating entity \"register2b\" for hierarchy \"datapath:datapath_0\|idex_register:ID_EX_PLR\|register2b:mux0_sel_reg\"" {  } { { "components/idex_register.vhd" "mux0_sel_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5b datapath:datapath_0\|idex_register:ID_EX_PLR\|register5b:reg_file_write_address_reg " "Elaborating entity \"register5b\" for hierarchy \"datapath:datapath_0\|idex_register:ID_EX_PLR\|register5b:reg_file_write_address_reg\"" {  } { { "components/idex_register.vhd" "reg_file_write_address_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit datapath:datapath_0\|forwarding_unit:FU_0 " "Elaborating entity \"forwarding_unit\" for hierarchy \"datapath:datapath_0\|forwarding_unit:FU_0\"" {  } { { "components/datapath.vhd" "FU_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_1 datapath:datapath_0\|mux5_1:forward_mux_0 " "Elaborating entity \"mux5_1\" for hierarchy \"datapath:datapath_0\|mux5_1:forward_mux_0\"" {  } { { "components/datapath.vhd" "forward_mux_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:datapath_0\|mux2:mux_1 " "Elaborating entity \"mux2\" for hierarchy \"datapath:datapath_0\|mux2:mux_1\"" {  } { { "components/datapath.vhd" "mux_1" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath_0\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath_0\|ALU:alu_0\"" {  } { { "components/datapath.vhd" "alu_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160309 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_output alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"ALU_output\", which holds its previous value in one or more paths through the process" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278160326 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[0\] alu.vhd(21) " "Inferred latch for \"ALU_output\[0\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160326 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[1\] alu.vhd(21) " "Inferred latch for \"ALU_output\[1\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[2\] alu.vhd(21) " "Inferred latch for \"ALU_output\[2\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[3\] alu.vhd(21) " "Inferred latch for \"ALU_output\[3\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[4\] alu.vhd(21) " "Inferred latch for \"ALU_output\[4\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[5\] alu.vhd(21) " "Inferred latch for \"ALU_output\[5\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[6\] alu.vhd(21) " "Inferred latch for \"ALU_output\[6\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[7\] alu.vhd(21) " "Inferred latch for \"ALU_output\[7\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[8\] alu.vhd(21) " "Inferred latch for \"ALU_output\[8\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[9\] alu.vhd(21) " "Inferred latch for \"ALU_output\[9\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[10\] alu.vhd(21) " "Inferred latch for \"ALU_output\[10\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[11\] alu.vhd(21) " "Inferred latch for \"ALU_output\[11\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[12\] alu.vhd(21) " "Inferred latch for \"ALU_output\[12\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[13\] alu.vhd(21) " "Inferred latch for \"ALU_output\[13\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[14\] alu.vhd(21) " "Inferred latch for \"ALU_output\[14\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[15\] alu.vhd(21) " "Inferred latch for \"ALU_output\[15\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[16\] alu.vhd(21) " "Inferred latch for \"ALU_output\[16\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[17\] alu.vhd(21) " "Inferred latch for \"ALU_output\[17\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[18\] alu.vhd(21) " "Inferred latch for \"ALU_output\[18\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[19\] alu.vhd(21) " "Inferred latch for \"ALU_output\[19\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[20\] alu.vhd(21) " "Inferred latch for \"ALU_output\[20\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[21\] alu.vhd(21) " "Inferred latch for \"ALU_output\[21\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[22\] alu.vhd(21) " "Inferred latch for \"ALU_output\[22\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[23\] alu.vhd(21) " "Inferred latch for \"ALU_output\[23\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[24\] alu.vhd(21) " "Inferred latch for \"ALU_output\[24\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[25\] alu.vhd(21) " "Inferred latch for \"ALU_output\[25\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[26\] alu.vhd(21) " "Inferred latch for \"ALU_output\[26\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[27\] alu.vhd(21) " "Inferred latch for \"ALU_output\[27\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[28\] alu.vhd(21) " "Inferred latch for \"ALU_output\[28\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[29\] alu.vhd(21) " "Inferred latch for \"ALU_output\[29\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[30\] alu.vhd(21) " "Inferred latch for \"ALU_output\[30\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[31\] alu.vhd(21) " "Inferred latch for \"ALU_output\[31\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160327 "|datapath|ALU:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_target_unit datapath:datapath_0\|jump_target_unit:JTU_0 " "Elaborating entity \"jump_target_unit\" for hierarchy \"datapath:datapath_0\|jump_target_unit:JTU_0\"" {  } { { "components/datapath.vhd" "JTU_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exmem_pipeline datapath:datapath_0\|exmem_pipeline:EX_MEM_PLR " "Elaborating entity \"exmem_pipeline\" for hierarchy \"datapath:datapath_0\|exmem_pipeline:EX_MEM_PLR\"" {  } { { "components/datapath.vhd" "EX_MEM_PLR" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control_unit datapath:datapath_0\|hazard_control_unit:FLUSH " "Elaborating entity \"hazard_control_unit\" for hierarchy \"datapath:datapath_0\|hazard_control_unit:FLUSH\"" {  } { { "components/datapath.vhd" "FLUSH" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160373 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_flushing_output hazard_control_unit.vhd(19) " "VHDL Process Statement warning at hazard_control_unit.vhd(19): inferring latch(es) for signal or variable \"internal_flushing_output\", which holds its previous value in one or more paths through the process" {  } { { "components/hazard_control_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/hazard_control_unit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278160374 "|fpga_riscv32_minimal|datapath:datapath_0|hazard_control_unit:FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_flushing_output hazard_control_unit.vhd(19) " "Inferred latch for \"internal_flushing_output\" at hazard_control_unit.vhd(19)" {  } { { "components/hazard_control_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/hazard_control_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160374 "|fpga_riscv32_minimal|datapath:datapath_0|hazard_control_unit:FLUSH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem_interface datapath:datapath_0\|datamem_interface:datamem_module_0 " "Elaborating entity \"datamem_interface\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem_module_0\"" {  } { { "components/datapath.vhd" "datamem_module_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160379 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_load datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"internal_load\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278160383 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_3 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_3\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278160383 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_2 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_2\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278160383 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_1 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_1\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278160383 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_0 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_0\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278160383 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_data datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"output_data\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1607278160383 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160387 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160387 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160387 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160388 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160388 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160388 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160388 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160388 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[8\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[8\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160388 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[9\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[9\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160388 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[10\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[10\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160388 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[11\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[11\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160389 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[12\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[12\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160389 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[13\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[13\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160389 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[14\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[14\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160389 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[15\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[15\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160389 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[16\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[16\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160389 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[17\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[17\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160389 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[18\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[18\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160389 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[19\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[19\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[20\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[20\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[21\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[21\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[22\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[22\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[23\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[23\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[24\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[24\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[25\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[25\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[26\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[26\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[27\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[27\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160390 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[28\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[28\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160391 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[29\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[29\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160391 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[30\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[30\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160391 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[31\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[31\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160391 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160391 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160391 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160391 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160392 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160392 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160392 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160392 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160392 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160392 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160392 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160392 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160393 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160394 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160395 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160411 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160411 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[0\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160412 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[1\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160412 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[2\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160412 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[3\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278160412 "|fpga_riscv32_minimal|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3 " "Elaborating entity \"datamem\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\"" {  } { { "components/datamem_interface.vhd" "datamem_3" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memwb_pipeline datapath:datapath_0\|memwb_pipeline:MEM_WB_PLR " "Elaborating entity \"memwb_pipeline\" for hierarchy \"datapath:datapath_0\|memwb_pipeline:MEM_WB_PLR\"" {  } { { "components/datapath.vhd" "MEM_WB_PLR" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278160452 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|RAM " "RAM logic \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|RAM\" is uninferred due to asynchronous read logic" {  } { { "components/datamem.vhd" "RAM" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607278162730 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|RAM " "RAM logic \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|RAM\" is uninferred due to asynchronous read logic" {  } { { "components/datamem.vhd" "RAM" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607278162730 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|RAM " "RAM logic \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|RAM\" is uninferred due to asynchronous read logic" {  } { { "components/datamem.vhd" "RAM" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607278162730 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|RAM " "RAM logic \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|RAM\" is uninferred due to asynchronous read logic" {  } { { "components/datamem.vhd" "RAM" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607278162730 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:datapath_0\|register_bank:register_bank_0\|Ram0 " "RAM logic \"datapath:datapath_0\|register_bank:register_bank_0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "components/register_bank.vhd" "Ram0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 58 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607278162730 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607278162730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[2\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[2\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[1\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[1\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[0\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[0\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[4\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[4\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[5\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[5\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[6\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[6\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[7\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[7\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[8\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[8\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[9\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[9\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[10\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[10\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[11\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[11\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[12\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[12\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[13\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[13\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[14\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[14\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[15\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[15\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[16\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[16\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[17\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[17\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[18\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[18\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[19\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[19\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[20\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[20\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[21\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[21\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[22\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[22\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[23\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[23\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[24\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[24\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[25\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[25\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[26\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[26\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[27\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[27\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[28\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[28\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[29\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[29\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[30\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[30\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[31\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[31\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_0\|ALU:alu_0\|ALU_output\[3\] " "LATCH primitive \"datapath:datapath_0\|ALU:alu_0\|ALU_output\[3\]\" is permanently enabled" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[1\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[1\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[2\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[2\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[3\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[3\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[4\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[4\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[5\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[5\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[6\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[6\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[7\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_0\[7\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[0\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[0\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[1\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[1\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[2\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[2\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[3\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[3\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[4\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[4\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[5\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[5\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[6\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[6\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[7\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_1\[7\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[0\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[0\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[1\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[1\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[2\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[2\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[3\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[3\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[4\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[4\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[5\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[5\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[6\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[6\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[7\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_2\[7\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[0\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[0\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[1\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[1\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[2\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[2\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[3\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[3\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[4\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[4\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[5\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[5\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[6\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[6\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[7\] " "LATCH primitive \"datapath:datapath_0\|datamem_interface:datamem_module_0\|memory_input_3\[7\]\" is permanently disabled" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1607278162992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_reg_file_write " "LATCH primitive \"controller:controller_0\|internal_reg_file_write\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_r1_reg_idx\[0\] " "LATCH primitive \"controller:controller_0\|internal_r1_reg_idx\[0\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_r1_reg_idx\[1\] " "LATCH primitive \"controller:controller_0\|internal_r1_reg_idx\[1\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_r1_reg_idx\[2\] " "LATCH primitive \"controller:controller_0\|internal_r1_reg_idx\[2\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_r1_reg_idx\[3\] " "LATCH primitive \"controller:controller_0\|internal_r1_reg_idx\[3\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_r2_reg_idx\[0\] " "LATCH primitive \"controller:controller_0\|internal_r2_reg_idx\[0\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_r2_reg_idx\[1\] " "LATCH primitive \"controller:controller_0\|internal_r2_reg_idx\[1\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_r2_reg_idx\[2\] " "LATCH primitive \"controller:controller_0\|internal_r2_reg_idx\[2\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_mux0_sel\[0\] " "LATCH primitive \"controller:controller_0\|internal_mux0_sel\[0\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_immediate\[0\] " "LATCH primitive \"controller:controller_0\|internal_immediate\[0\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_immediate\[1\] " "LATCH primitive \"controller:controller_0\|internal_immediate\[1\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_immediate\[2\] " "LATCH primitive \"controller:controller_0\|internal_immediate\[2\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_immediate\[10\] " "LATCH primitive \"controller:controller_0\|internal_immediate\[10\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_ALU_operation\[1\] " "LATCH primitive \"controller:controller_0\|internal_ALU_operation\[1\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_ALU_operation\[3\] " "LATCH primitive \"controller:controller_0\|internal_ALU_operation\[3\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_mux1_sel " "LATCH primitive \"controller:controller_0\|internal_mux1_sel\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_wr_reg_idx\[0\] " "LATCH primitive \"controller:controller_0\|internal_wr_reg_idx\[0\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_wr_reg_idx\[1\] " "LATCH primitive \"controller:controller_0\|internal_wr_reg_idx\[1\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:controller_0\|internal_wr_reg_idx\[3\] " "LATCH primitive \"controller:controller_0\|internal_wr_reg_idx\[3\]\" is permanently enabled" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607278163175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[0\] GND " "Pin \"debug_pc_output\[0\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[1\] GND " "Pin \"debug_pc_output\[1\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[2\] GND " "Pin \"debug_pc_output\[2\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[3\] GND " "Pin \"debug_pc_output\[3\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[4\] GND " "Pin \"debug_pc_output\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[5\] GND " "Pin \"debug_pc_output\[5\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[6\] GND " "Pin \"debug_pc_output\[6\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[7\] GND " "Pin \"debug_pc_output\[7\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[8\] GND " "Pin \"debug_pc_output\[8\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[9\] GND " "Pin \"debug_pc_output\[9\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[10\] GND " "Pin \"debug_pc_output\[10\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[11\] GND " "Pin \"debug_pc_output\[11\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[12\] GND " "Pin \"debug_pc_output\[12\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[13\] GND " "Pin \"debug_pc_output\[13\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[14\] GND " "Pin \"debug_pc_output\[14\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[15\] GND " "Pin \"debug_pc_output\[15\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[16\] GND " "Pin \"debug_pc_output\[16\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[17\] GND " "Pin \"debug_pc_output\[17\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[18\] GND " "Pin \"debug_pc_output\[18\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[19\] GND " "Pin \"debug_pc_output\[19\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[20\] GND " "Pin \"debug_pc_output\[20\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[21\] GND " "Pin \"debug_pc_output\[21\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[22\] GND " "Pin \"debug_pc_output\[22\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[23\] GND " "Pin \"debug_pc_output\[23\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[24\] GND " "Pin \"debug_pc_output\[24\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[25\] GND " "Pin \"debug_pc_output\[25\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[26\] GND " "Pin \"debug_pc_output\[26\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[27\] GND " "Pin \"debug_pc_output\[27\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[28\] GND " "Pin \"debug_pc_output\[28\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[29\] GND " "Pin \"debug_pc_output\[29\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[30\] GND " "Pin \"debug_pc_output\[30\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_output\[31\] GND " "Pin \"debug_pc_output\[31\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_pc_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[0\] GND " "Pin \"debug_regfile_x31_output\[0\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[1\] GND " "Pin \"debug_regfile_x31_output\[1\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[2\] GND " "Pin \"debug_regfile_x31_output\[2\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[3\] GND " "Pin \"debug_regfile_x31_output\[3\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[4\] GND " "Pin \"debug_regfile_x31_output\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[5\] GND " "Pin \"debug_regfile_x31_output\[5\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[6\] GND " "Pin \"debug_regfile_x31_output\[6\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[7\] GND " "Pin \"debug_regfile_x31_output\[7\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[8\] GND " "Pin \"debug_regfile_x31_output\[8\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[9\] GND " "Pin \"debug_regfile_x31_output\[9\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[10\] GND " "Pin \"debug_regfile_x31_output\[10\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[11\] GND " "Pin \"debug_regfile_x31_output\[11\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[12\] GND " "Pin \"debug_regfile_x31_output\[12\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[13\] GND " "Pin \"debug_regfile_x31_output\[13\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[14\] GND " "Pin \"debug_regfile_x31_output\[14\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[15\] GND " "Pin \"debug_regfile_x31_output\[15\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[16\] GND " "Pin \"debug_regfile_x31_output\[16\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[17\] GND " "Pin \"debug_regfile_x31_output\[17\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[18\] GND " "Pin \"debug_regfile_x31_output\[18\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[19\] GND " "Pin \"debug_regfile_x31_output\[19\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[20\] GND " "Pin \"debug_regfile_x31_output\[20\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[21\] GND " "Pin \"debug_regfile_x31_output\[21\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[22\] GND " "Pin \"debug_regfile_x31_output\[22\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[23\] GND " "Pin \"debug_regfile_x31_output\[23\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[24\] GND " "Pin \"debug_regfile_x31_output\[24\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[25\] GND " "Pin \"debug_regfile_x31_output\[25\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[26\] GND " "Pin \"debug_regfile_x31_output\[26\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[27\] GND " "Pin \"debug_regfile_x31_output\[27\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[28\] GND " "Pin \"debug_regfile_x31_output\[28\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[29\] GND " "Pin \"debug_regfile_x31_output\[29\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[30\] GND " "Pin \"debug_regfile_x31_output\[30\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[31\] GND " "Pin \"debug_regfile_x31_output\[31\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x31_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[0\] GND " "Pin \"debug_regfile_x1_output\[0\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[1\] GND " "Pin \"debug_regfile_x1_output\[1\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[2\] GND " "Pin \"debug_regfile_x1_output\[2\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[3\] GND " "Pin \"debug_regfile_x1_output\[3\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[4\] GND " "Pin \"debug_regfile_x1_output\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[5\] GND " "Pin \"debug_regfile_x1_output\[5\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[6\] GND " "Pin \"debug_regfile_x1_output\[6\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[7\] GND " "Pin \"debug_regfile_x1_output\[7\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[8\] GND " "Pin \"debug_regfile_x1_output\[8\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[9\] GND " "Pin \"debug_regfile_x1_output\[9\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[10\] GND " "Pin \"debug_regfile_x1_output\[10\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[11\] GND " "Pin \"debug_regfile_x1_output\[11\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[12\] GND " "Pin \"debug_regfile_x1_output\[12\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[13\] GND " "Pin \"debug_regfile_x1_output\[13\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[14\] GND " "Pin \"debug_regfile_x1_output\[14\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[15\] GND " "Pin \"debug_regfile_x1_output\[15\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[16\] GND " "Pin \"debug_regfile_x1_output\[16\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[17\] GND " "Pin \"debug_regfile_x1_output\[17\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[18\] GND " "Pin \"debug_regfile_x1_output\[18\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[19\] GND " "Pin \"debug_regfile_x1_output\[19\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[20\] GND " "Pin \"debug_regfile_x1_output\[20\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[21\] GND " "Pin \"debug_regfile_x1_output\[21\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[22\] GND " "Pin \"debug_regfile_x1_output\[22\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[23\] GND " "Pin \"debug_regfile_x1_output\[23\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[24\] GND " "Pin \"debug_regfile_x1_output\[24\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[25\] GND " "Pin \"debug_regfile_x1_output\[25\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[26\] GND " "Pin \"debug_regfile_x1_output\[26\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[27\] GND " "Pin \"debug_regfile_x1_output\[27\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[28\] GND " "Pin \"debug_regfile_x1_output\[28\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[29\] GND " "Pin \"debug_regfile_x1_output\[29\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[30\] GND " "Pin \"debug_regfile_x1_output\[30\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[31\] GND " "Pin \"debug_regfile_x1_output\[31\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x1_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[0\] GND " "Pin \"debug_regfile_x2_output\[0\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[1\] GND " "Pin \"debug_regfile_x2_output\[1\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[2\] GND " "Pin \"debug_regfile_x2_output\[2\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[3\] GND " "Pin \"debug_regfile_x2_output\[3\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[4\] GND " "Pin \"debug_regfile_x2_output\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[5\] GND " "Pin \"debug_regfile_x2_output\[5\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[6\] GND " "Pin \"debug_regfile_x2_output\[6\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[7\] GND " "Pin \"debug_regfile_x2_output\[7\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[8\] GND " "Pin \"debug_regfile_x2_output\[8\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[9\] GND " "Pin \"debug_regfile_x2_output\[9\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[10\] GND " "Pin \"debug_regfile_x2_output\[10\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[11\] GND " "Pin \"debug_regfile_x2_output\[11\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[12\] GND " "Pin \"debug_regfile_x2_output\[12\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[13\] GND " "Pin \"debug_regfile_x2_output\[13\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[14\] GND " "Pin \"debug_regfile_x2_output\[14\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[15\] GND " "Pin \"debug_regfile_x2_output\[15\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[16\] GND " "Pin \"debug_regfile_x2_output\[16\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[17\] GND " "Pin \"debug_regfile_x2_output\[17\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[18\] GND " "Pin \"debug_regfile_x2_output\[18\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[19\] GND " "Pin \"debug_regfile_x2_output\[19\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[20\] GND " "Pin \"debug_regfile_x2_output\[20\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[21\] GND " "Pin \"debug_regfile_x2_output\[21\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[22\] GND " "Pin \"debug_regfile_x2_output\[22\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[23\] GND " "Pin \"debug_regfile_x2_output\[23\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[24\] GND " "Pin \"debug_regfile_x2_output\[24\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[25\] GND " "Pin \"debug_regfile_x2_output\[25\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[26\] GND " "Pin \"debug_regfile_x2_output\[26\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[27\] GND " "Pin \"debug_regfile_x2_output\[27\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[28\] GND " "Pin \"debug_regfile_x2_output\[28\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[29\] GND " "Pin \"debug_regfile_x2_output\[29\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[30\] GND " "Pin \"debug_regfile_x2_output\[30\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[31\] GND " "Pin \"debug_regfile_x2_output\[31\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_regfile_x2_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_reg_file_read_address_0\[4\] GND " "Pin \"debug_reg_file_read_address_0\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_reg_file_read_address_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_reg_file_read_address_1\[3\] GND " "Pin \"debug_reg_file_read_address_1\[3\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_reg_file_read_address_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_reg_file_read_address_1\[4\] GND " "Pin \"debug_reg_file_read_address_1\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_reg_file_read_address_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mux0_sel\[1\] GND " "Pin \"debug_mux0_sel\[1\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_mux0_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[3\] GND " "Pin \"debug_immediate\[3\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[4\] GND " "Pin \"debug_immediate\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[5\] GND " "Pin \"debug_immediate\[5\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[6\] GND " "Pin \"debug_immediate\[6\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[7\] GND " "Pin \"debug_immediate\[7\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[8\] GND " "Pin \"debug_immediate\[8\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[9\] GND " "Pin \"debug_immediate\[9\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[11\] GND " "Pin \"debug_immediate\[11\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[12\] GND " "Pin \"debug_immediate\[12\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[13\] GND " "Pin \"debug_immediate\[13\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[14\] GND " "Pin \"debug_immediate\[14\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[15\] GND " "Pin \"debug_immediate\[15\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[16\] GND " "Pin \"debug_immediate\[16\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[17\] GND " "Pin \"debug_immediate\[17\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[18\] GND " "Pin \"debug_immediate\[18\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[19\] GND " "Pin \"debug_immediate\[19\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[20\] GND " "Pin \"debug_immediate\[20\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[21\] GND " "Pin \"debug_immediate\[21\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[22\] GND " "Pin \"debug_immediate\[22\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[23\] GND " "Pin \"debug_immediate\[23\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[24\] GND " "Pin \"debug_immediate\[24\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[25\] GND " "Pin \"debug_immediate\[25\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[26\] GND " "Pin \"debug_immediate\[26\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[27\] GND " "Pin \"debug_immediate\[27\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[28\] GND " "Pin \"debug_immediate\[28\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[29\] GND " "Pin \"debug_immediate\[29\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[30\] GND " "Pin \"debug_immediate\[30\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_immediate\[31\] GND " "Pin \"debug_immediate\[31\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_immediate[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_ALU_operation\[0\] GND " "Pin \"debug_ALU_operation\[0\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_ALU_operation[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_ALU_operation\[2\] GND " "Pin \"debug_ALU_operation\[2\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_ALU_operation[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs1_reg_idx_ID_EXE\[4\] GND " "Pin \"debug_rs1_reg_idx_ID_EXE\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_rs1_reg_idx_ID_EXE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_wr_reg_idx_EX_MEM\[2\] GND " "Pin \"debug_wr_reg_idx_EX_MEM\[2\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_wr_reg_idx_EX_MEM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_wr_reg_idx_EX_MEM\[4\] GND " "Pin \"debug_wr_reg_idx_EX_MEM\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_wr_reg_idx_EX_MEM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mux0_sel_MEM_WB\[1\] GND " "Pin \"debug_mux0_sel_MEM_WB\[1\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_mux0_sel_MEM_WB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_wr_reg_idx_MEM_WB\[2\] GND " "Pin \"debug_wr_reg_idx_MEM_WB\[2\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_wr_reg_idx_MEM_WB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_wr_reg_idx_MEM_WB\[4\] GND " "Pin \"debug_wr_reg_idx_MEM_WB\[4\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_wr_reg_idx_MEM_WB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[0\] GND " "Pin \"debug_instruction_address\[0\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[1\] GND " "Pin \"debug_instruction_address\[1\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[0\] VCC " "Pin \"debug_instruction\[0\]\" is stuck at VCC" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[1\] VCC " "Pin \"debug_instruction\[1\]\" is stuck at VCC" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[2\] GND " "Pin \"debug_instruction\[2\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[3\] GND " "Pin \"debug_instruction\[3\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[6\] GND " "Pin \"debug_instruction\[6\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[9\] GND " "Pin \"debug_instruction\[9\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[11\] GND " "Pin \"debug_instruction\[11\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[12\] GND " "Pin \"debug_instruction\[12\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[14\] GND " "Pin \"debug_instruction\[14\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[19\] GND " "Pin \"debug_instruction\[19\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[23\] GND " "Pin \"debug_instruction\[23\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[24\] GND " "Pin \"debug_instruction\[24\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[25\] GND " "Pin \"debug_instruction\[25\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[26\] GND " "Pin \"debug_instruction\[26\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[27\] GND " "Pin \"debug_instruction\[27\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[28\] GND " "Pin \"debug_instruction\[28\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[29\] GND " "Pin \"debug_instruction\[29\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[31\] GND " "Pin \"debug_instruction\[31\]\" is stuck at GND" {  } { { "components/fpga_riscv32_minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga_riscv32_minimal.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607278164050 "|fpga_riscv32_minimal|debug_instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607278164050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607278164244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "565 " "565 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607278165168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607278167028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607278167028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1330 " "Implemented 1330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607278168273 ""} { "Info" "ICUT_CUT_TM_OPINS" "553 " "Implemented 553 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607278168273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "775 " "Implemented 775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607278168273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607278168273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607278168534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 15:09:28 2020 " "Processing ended: Sun Dec 06 15:09:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607278168534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607278168534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607278168534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607278168534 ""}
