--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml halfAndHalfBringup.twx halfAndHalfBringup.ncd -o
halfAndHalfBringup.twr halfAndHalfBringup.pcf

Design file:              halfAndHalfBringup.ncd
Physical constraint file: halfAndHalfBringup.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
gpioBank1<0>|   10.592(R)|clk_BUFGP         |   0.000|
gpioBank1<1>|   12.662(R)|clk_BUFGP         |   0.000|
gpioBank1<2>|   11.632(R)|clk_BUFGP         |   0.000|
gpioBank1<3>|   12.123(R)|clk_BUFGP         |   0.000|
gpioBank2<0>|    9.984(R)|clk_BUFGP         |   0.000|
gpioBank2<1>|   10.093(R)|clk_BUFGP         |   0.000|
gpioBank2<2>|    9.995(R)|clk_BUFGP         |   0.000|
gpioBank2<3>|   10.035(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.343|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |gpioBank2<3>   |    8.302|
sw<1>          |gpioBank2<2>   |    9.728|
sw<2>          |gpioBank2<1>   |    9.486|
sw<3>          |gpioBank2<0>   |    9.403|
sw<4>          |gpioBank1<3>   |    9.185|
sw<5>          |gpioBank1<2>   |    7.083|
sw<6>          |gpioBank1<1>   |    7.236|
sw<7>          |gpioBank1<0>   |    7.554|
---------------+---------------+---------+


Analysis completed Sat Dec 13 10:30:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



