{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":52
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":54
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":55
          , "type":"bb"
        }
        , {
          "name":"channel 2"
          , "id":56
          , "type":"bb"
        }
        , {
          "name":"channel 3"
          , "id":57
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":53
      , "parent":"52"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":58
      , "parent":"52"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":59
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":62
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":60
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":61
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":67
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":68
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":69
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":70
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":63
      , "parent":"52"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":64
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"36"
              , "Latency":"805 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"naive"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/clinux01/eci35_hetprog/lab3/mul_array_sycl.cc"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":65
      , "parent":"52"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":66
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"32"
              , "Latency":"1 cycle"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"naive"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/clinux01/eci35_hetprog/lab3/mul_array_sycl.cc"
                , "line":44
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":54
      , "to":53
    }
    , {
      "from":53
      , "to":54
    }
    , {
      "from":55
      , "to":53
    }
    , {
      "from":53
      , "to":55
    }
    , {
      "from":56
      , "to":53
    }
    , {
      "from":53
      , "to":56
    }
    , {
      "from":57
      , "to":53
    }
    , {
      "from":53
      , "to":57
    }
    , {
      "from":60
      , "to":59
    }
    , {
      "from":62
      , "to":59
    }
    , {
      "from":59
      , "to":53
    }
    , {
      "from":64
      , "to":60
    }
    , {
      "from":66
      , "to":62
    }
    , {
      "from":53
      , "to":67
    }
    , {
      "from":53
      , "to":68
    }
    , {
      "from":53
      , "to":69
    }
    , {
      "from":53
      , "to":70
    }
    , {
      "from":67
      , "to":64
      , "reverse":1
    }
  ]
}
