// Seed: 2628294090
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd22,
    parameter id_18 = 32'd65,
    parameter id_25 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  input logic [7:0] id_37;
  inout wire id_36;
  input wire id_35;
  inout logic [7:0] id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  input wire id_29;
  inout logic [7:0] id_28;
  output wire id_27;
  output reg id_26;
  input wire _id_25;
  output wor id_24;
  input wire id_23;
  output wire id_22;
  module_0 modCall_1 (
      id_36,
      id_21,
      id_11,
      id_24,
      id_35,
      id_36,
      id_35,
      id_13,
      id_15
  );
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire _id_18;
  inout wire _id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  reg id_38;
  assign id_34[id_25] = id_32;
  assign id_24 = -1;
  always @(posedge 1)
    case (id_30 == -1)
      id_28[-1==1 : id_18!=id_17]: id_38 <= 1;
      id_37[1'h0]: id_26 = -1;
    endcase
  wire id_39, id_40, id_41, id_42;
  wire [-1 : -1] id_43;
  assign id_2[-1] = -1;
  initial assume (-1);
endmodule
