-- ************************************************************************
-- $Id: coregen_comp_defs.vhd,v 1.7 2006/09/29 22:00:51 ostlerf Exp $
-- ************************************************************************
--  Copyright 2000 - Xilinx, Inc.
--  All rights reserved.
-- ************************************************************************
--
--   Description:
--   Component declarations for all black box netlists generated by
--   running COREGEN when XST elaborated the client core

-- @BEGIN_CHANGELOG EDK_H_SP1 
-- Added support for Spartan 3e for the async FIFO  
-- @END_CHANGELOG 

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

PACKAGE coregen_comp_defs IS

 COMPONENT async_fifo_v4_0 
    GENERIC (c_enable_rlocs         : INTEGER := 0;
             c_data_width           : INTEGER := 16;
             c_fifo_depth           : INTEGER := 63;
             c_has_almost_full      : INTEGER := 1;
             c_has_almost_empty     : INTEGER := 1;
             c_has_wr_count         : INTEGER := 1;
             c_has_rd_count         : INTEGER := 1;             
             c_wr_count_width       : INTEGER := 2;
             c_rd_count_width       : INTEGER := 2;
             c_has_rd_ack           : INTEGER := 0;
             c_rd_ack_low           : INTEGER := 0;
             c_has_rd_err           : INTEGER := 0;
             c_rd_err_low           : INTEGER := 0;
             c_has_wr_ack           : INTEGER := 0;
             c_wr_ack_low           : INTEGER := 0;
             c_has_wr_err           : INTEGER := 0;
             c_wr_err_low           : INTEGER := 0;
             c_use_blockmem         : INTEGER := 1   
            );
       PORT (din            : IN STD_LOGIC_VECTOR(c_data_width-1 DOWNTO 0) := (OTHERS => '0');
             wr_en          : IN STD_LOGIC := '1';
             wr_clk         : IN STD_LOGIC := '1';
             rd_en          : IN STD_LOGIC := '0';
             rd_clk         : IN STD_LOGIC := '1';
             ainit          : IN STD_LOGIC := '1';   
             dout           : OUT STD_LOGIC_VECTOR(c_data_width-1 DOWNTO 0);
             full           : OUT STD_LOGIC; 
             empty          : OUT STD_LOGIC; 
             almost_full    : OUT STD_LOGIC;  --optional. default=false
             almost_empty   : OUT STD_LOGIC;  --optional. default=false
             wr_count       : OUT STD_LOGIC_VECTOR(c_wr_count_width-1 DOWNTO 0);
                              --optional. default=true
             rd_count       : OUT STD_LOGIC_VECTOR(c_rd_count_width-1 DOWNTO 0);
                              --optional. default=false
             rd_ack         : OUT STD_LOGIC;
             rd_err         : OUT STD_LOGIC;
             wr_ack         : OUT STD_LOGIC;
             wr_err         : OUT STD_LOGIC
             ); 
 END COMPONENT;

-- The following tells XST that the async_fifo_v4_0 is a black box
-- which should be generated using the command given by the value
-- of this attribute
-- Note the fully qualified SIM (JAVA class) name that forms the 
-- basis of the core
attribute box_type: string;
attribute box_type of async_fifo_v4_0: component is "black_box";
attribute GENERATOR_DEFAULT: string;
attribute GENERATOR_DEFAULT of async_fifo_v4_0: component is 
     "edk_generatecore com.xilinx.ip.async_fifo_v4_0.async_fifo_v4_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_virtex4_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_spartan3_to=virtex2 map_spartan3e_to=virtex2 map_virtex5_to=virtex2 map_spartan3a_to=virtex2 map_spartan3an_to=virtex2";

END coregen_comp_defs;
