<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Paparazzi UAS: sw/airborne/boards/chimera/chibios/v1.0/chimera.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v6.2_unstable</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('chimera_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">chimera.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="chimera_2chibios_2v1_80_2board_8h_source.html">boards/chimera/chibios/v1.0/board.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for chimera.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="chimera_8h__incl.png" border="0" usemap="#sw_2airborne_2boards_2chimera_2chibios_2v1_80_2chimera_8h" alt=""/></div>
<map name="sw_2airborne_2boards_2chimera_2chibios_2v1_80_2chimera_8h" id="sw_2airborne_2boards_2chimera_2chibios_2v1_80_2chimera_8h">
<area shape="rect" title=" " alt="" coords="11,5,173,61"/>
<area shape="rect" href="chimera_2chibios_2v1_80_2board_8h.html" title=" " alt="" coords="5,109,179,151"/>
</map>
</div>
</div>
<p><a href="chimera_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a380bee891ec2d53ab42ee637b0d9aa47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a380bee891ec2d53ab42ee637b0d9aa47">BOARD_CHIMERA</a></td></tr>
<tr class="separator:a380bee891ec2d53ab42ee637b0d9aa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4f03b6c5c9bcabeba314491a310346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#add4f03b6c5c9bcabeba314491a310346">AHB_CLK</a>&#160;&#160;&#160;STM32_HCLK</td></tr>
<tr class="memdesc:add4f03b6c5c9bcabeba314491a310346"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChibiOS board file.  <a href="chimera_8h.html#add4f03b6c5c9bcabeba314491a310346">More...</a><br /></td></tr>
<tr class="separator:add4f03b6c5c9bcabeba314491a310346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a2417096c8215257d073da4d6d4c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae7a2417096c8215257d073da4d6d4c5f">USE_LED_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae7a2417096c8215257d073da4d6d4c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37154c806d85fb9f9158f86bb55e9ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a37154c806d85fb9f9158f86bb55e9ee0">LED_1_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a37154c806d85fb9f9158f86bb55e9ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31fda99a2cc43d62229ac1c47bbe56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#af31fda99a2cc43d62229ac1c47bbe56d">LED_1_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td></tr>
<tr class="separator:af31fda99a2cc43d62229ac1c47bbe56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765749726b83cb80b82cdbe535e71de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a765749726b83cb80b82cdbe535e71de0">LED_1_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:a765749726b83cb80b82cdbe535e71de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5270a709b71bd96c56b4cd4e7476e8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a5270a709b71bd96c56b4cd4e7476e8c1">LED_1_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a5270a709b71bd96c56b4cd4e7476e8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad615ff6a6f5e1f55769b625fd8ec8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aad615ff6a6f5e1f55769b625fd8ec8bf">USE_LED_2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aad615ff6a6f5e1f55769b625fd8ec8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4285bdd58098064c3bab3976a78b26fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4285bdd58098064c3bab3976a78b26fa">LED_2_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a4285bdd58098064c3bab3976a78b26fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5fb054be5f8f0ce3e4ac33ad98bb07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac5fb054be5f8f0ce3e4ac33ad98bb07a">LED_2_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td></tr>
<tr class="separator:ac5fb054be5f8f0ce3e4ac33ad98bb07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf986945a2a0714bfcf464fd344d8708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aaf986945a2a0714bfcf464fd344d8708">LED_2_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:aaf986945a2a0714bfcf464fd344d8708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffb1efc9c3b1504553532d99093578a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aeffb1efc9c3b1504553532d99093578a">LED_2_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:aeffb1efc9c3b1504553532d99093578a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da08b59c725550efa312cf16ecdd77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4da08b59c725550efa312cf16ecdd77c">USE_LED_3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4da08b59c725550efa312cf16ecdd77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2d323f8eb544f1ab84762f94e44bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#add2d323f8eb544f1ab84762f94e44bd4">LED_3_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:add2d323f8eb544f1ab84762f94e44bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6840f28e52717a5ded7e68a11e9aa9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aa6840f28e52717a5ded7e68a11e9aa9c">LED_3_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td></tr>
<tr class="separator:aa6840f28e52717a5ded7e68a11e9aa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af754c909b4a07f3a9bfd585238432b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#af754c909b4a07f3a9bfd585238432b00">LED_3_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:af754c909b4a07f3a9bfd585238432b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a73d71b5a66c3cfea6788e42674c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a74a73d71b5a66c3cfea6788e42674c94">LED_3_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a74a73d71b5a66c3cfea6788e42674c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74a702840b15e71530a2716b1ef497c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae74a702840b15e71530a2716b1ef497c">USE_LED_4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae74a702840b15e71530a2716b1ef497c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab366dbaac15f5af2ac23bef4836c23c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ab366dbaac15f5af2ac23bef4836c23c9">LED_4_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:ab366dbaac15f5af2ac23bef4836c23c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082f6a92009c531f29c919d1a9c4342b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a082f6a92009c531f29c919d1a9c4342b">LED_4_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td></tr>
<tr class="separator:a082f6a92009c531f29c919d1a9c4342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ea83d926a661df064db0e68bc60690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aa5ea83d926a661df064db0e68bc60690">LED_4_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:aa5ea83d926a661df064db0e68bc60690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a2de6309f53c472915a4ec002a94d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae2a2de6309f53c472915a4ec002a94d5">LED_4_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:ae2a2de6309f53c472915a4ec002a94d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8b07cb021b87d0c5868a3cb2851510e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aa8b07cb021b87d0c5868a3cb2851510e">USE_LED_5</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa8b07cb021b87d0c5868a3cb2851510e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145ce7967376b20807d2bc459225f19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a145ce7967376b20807d2bc459225f19d">LED_5_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a145ce7967376b20807d2bc459225f19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace877e382bb988e286679d3283814ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aace877e382bb988e286679d3283814ff">LED_5_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:aace877e382bb988e286679d3283814ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a5ec8060a1026630d56d0ad28e70be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac3a5ec8060a1026630d56d0ad28e70be">LED_5_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:ac3a5ec8060a1026630d56d0ad28e70be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3363d6a26078e8da07f98b521ce50d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a3363d6a26078e8da07f98b521ce50d76">LED_5_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a3363d6a26078e8da07f98b521ce50d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d0c0f27c401bfd2e594261669a4b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a01d0c0f27c401bfd2e594261669a4b50">USE_LED_6</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a01d0c0f27c401bfd2e594261669a4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefc82c01863a3e59aa03acaa3aaca7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aaefc82c01863a3e59aa03acaa3aaca7c">LED_6_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:aaefc82c01863a3e59aa03acaa3aaca7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc37a510e8ff73ecd49328bfc8cd41c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#adc37a510e8ff73ecd49328bfc8cd41c1">LED_6_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:adc37a510e8ff73ecd49328bfc8cd41c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1f6ca876a51868dcf1294e4d4d213b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#add1f6ca876a51868dcf1294e4d4d213b">LED_6_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:add1f6ca876a51868dcf1294e4d4d213b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae60455584fa5c7b0eba1d8533084cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aae60455584fa5c7b0eba1d8533084cb3">LED_6_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:aae60455584fa5c7b0eba1d8533084cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945f3794deb54dff239a60a2c91750a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a945f3794deb54dff239a60a2c91750a5">USE_LED_7</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a945f3794deb54dff239a60a2c91750a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd1eec19194fa5f68e10a79d48c35d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#affd1eec19194fa5f68e10a79d48c35d5">LED_7_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:affd1eec19194fa5f68e10a79d48c35d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5daa3f2d218cecbea875535fc41a6779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a5daa3f2d218cecbea875535fc41a6779">LED_7_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:a5daa3f2d218cecbea875535fc41a6779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8475ccb2e744f79592d55d43fa073641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a8475ccb2e744f79592d55d43fa073641">LED_7_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:a8475ccb2e744f79592d55d43fa073641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d232942c883917b79fd1229e788f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac2d232942c883917b79fd1229e788f2d">LED_7_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:ac2d232942c883917b79fd1229e788f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e22e54cc214f3b5976b5a63d12096c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ab0e22e54cc214f3b5976b5a63d12096c">USE_LED_8</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab0e22e54cc214f3b5976b5a63d12096c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca39d2d11444d53596bef41afb04b29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aca39d2d11444d53596bef41afb04b29c">LED_8_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:aca39d2d11444d53596bef41afb04b29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61465080ec629bdcb6678b37fd6f05a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a61465080ec629bdcb6678b37fd6f05a2">LED_8_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:a61465080ec629bdcb6678b37fd6f05a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1b7fa85fb9abfacfbf82f11acfd5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aaf1b7fa85fb9abfacfbf82f11acfd5a3">LED_8_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:aaf1b7fa85fb9abfacfbf82f11acfd5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588f1471d68371183b57b8d88cdd37ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a588f1471d68371183b57b8d88cdd37ad">LED_8_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a588f1471d68371183b57b8d88cdd37ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3a5575c74dc0deed2c7989b1525a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#adb3a5575c74dc0deed2c7989b1525a46">USE_LED_9</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adb3a5575c74dc0deed2c7989b1525a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fc5c598d314dc1f4d9b144eb18f7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#af3fc5c598d314dc1f4d9b144eb18f7d7">LED_9_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:af3fc5c598d314dc1f4d9b144eb18f7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91425348e52f1ca242c2e5873d2457cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a91425348e52f1ca242c2e5873d2457cc">LED_9_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:a91425348e52f1ca242c2e5873d2457cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a3c4078e59289e21d21519a4710873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac3a3c4078e59289e21d21519a4710873">LED_9_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:ac3a3c4078e59289e21d21519a4710873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2e7c135cd7c60ab1eb054d236c01f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a8f2e7c135cd7c60ab1eb054d236c01f2">LED_9_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a8f2e7c135cd7c60ab1eb054d236c01f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14968d73aee030658455890a5d05af4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a14968d73aee030658455890a5d05af4a">USE_LED_10</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a14968d73aee030658455890a5d05af4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f8c67528e0a5f452e9977b5d53c6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a75f8c67528e0a5f452e9977b5d53c6b3">LED_10_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a75f8c67528e0a5f452e9977b5d53c6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a53167939e9c9d92f33be8645c8b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a88a53167939e9c9d92f33be8645c8b55">LED_10_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:a88a53167939e9c9d92f33be8645c8b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6177997268ad4a5dc95c325a86c3eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a6177997268ad4a5dc95c325a86c3eaf5">LED_10_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:a6177997268ad4a5dc95c325a86c3eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15f2f761919483544fb8be7d1ab835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad15f2f761919483544fb8be7d1ab835e">LED_10_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:ad15f2f761919483544fb8be7d1ab835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8cecba72f570c36985133671eb04e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9b8cecba72f570c36985133671eb04e5">USE_LED_11</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9b8cecba72f570c36985133671eb04e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9512d68c1d64ab0f9da595456d636759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9512d68c1d64ab0f9da595456d636759">LED_11_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a9512d68c1d64ab0f9da595456d636759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42cec5b38f446266576a8496be9205f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a42cec5b38f446266576a8496be9205f7">LED_11_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:a42cec5b38f446266576a8496be9205f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091507bd6096d283f26a4118213b42d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a091507bd6096d283f26a4118213b42d6">LED_11_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:a091507bd6096d283f26a4118213b42d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71125038c3cd24e09128dc7c761cf174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a71125038c3cd24e09128dc7c761cf174">LED_11_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a71125038c3cd24e09128dc7c761cf174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3333e10925b126944b60c71cb8a5ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ab3333e10925b126944b60c71cb8a5ac2">USE_LED_12</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab3333e10925b126944b60c71cb8a5ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace0ba50c1dbdfb2a37319b01b304fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aace0ba50c1dbdfb2a37319b01b304fbb">LED_12_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:aace0ba50c1dbdfb2a37319b01b304fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15566b5a7369bf1efa111d9a1d3d0b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a15566b5a7369bf1efa111d9a1d3d0b2a">LED_12_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a15566b5a7369bf1efa111d9a1d3d0b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac29b2d7f7b1c3eebd0481c225bd691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#acac29b2d7f7b1c3eebd0481c225bd691">LED_12_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:acac29b2d7f7b1c3eebd0481c225bd691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f96756967cdac7e3fc59fda8933f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a77f96756967cdac7e3fc59fda8933f36">LED_12_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a77f96756967cdac7e3fc59fda8933f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51010b913733e15b47c9ec508b8a22d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a51010b913733e15b47c9ec508b8a22d6">USE_ADC_7</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a51010b913733e15b47c9ec508b8a22d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87093727cfa0e4045db1d6655214995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad87093727cfa0e4045db1d6655214995">AD1_7_CHANNEL</a>&#160;&#160;&#160;ADC_CHANNEL_IN4</td></tr>
<tr class="separator:ad87093727cfa0e4045db1d6655214995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ade7e32d46ae622ee886a90b1ea9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aa8ade7e32d46ae622ee886a90b1ea9c8">ADC_7</a>&#160;&#160;&#160;AD1_7</td></tr>
<tr class="separator:aa8ade7e32d46ae622ee886a90b1ea9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1805b6fc28337361564f1905addde0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a1805b6fc28337361564f1905addde0ea">ADC_7_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a1805b6fc28337361564f1905addde0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9873085fd7c16cf3a32c23776d02428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae9873085fd7c16cf3a32c23776d02428">ADC_7_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td></tr>
<tr class="separator:ae9873085fd7c16cf3a32c23776d02428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a6636ee170fccf62a748fc72374d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad5a6636ee170fccf62a748fc72374d3b">ADC_CHANNEL_VSUPPLY</a>&#160;&#160;&#160;<a class="el" href="chimera_8h.html#aa8ade7e32d46ae622ee886a90b1ea9c8">ADC_7</a></td></tr>
<tr class="separator:ad5a6636ee170fccf62a748fc72374d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03d872fb273de39fa9ebbf6d702a668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac03d872fb273de39fa9ebbf6d702a668">VBAT_R1</a>&#160;&#160;&#160;3300.0f</td></tr>
<tr class="separator:ac03d872fb273de39fa9ebbf6d702a668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563096bba11519983f91f64d70b14e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a563096bba11519983f91f64d70b14e47">VBAT_R2</a>&#160;&#160;&#160;22000.0f</td></tr>
<tr class="separator:a563096bba11519983f91f64d70b14e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fa241ceca04635f282e09bdd829f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a94fa241ceca04635f282e09bdd829f5f">DefaultVoltageOfAdc</a>(adc)&#160;&#160;&#160;((3.3<a class="el" href="wedgebug_8c.html#a05fd2dba3354a98f1a00b7c7ffc12b13">f</a>/4096.0f)*((<a class="el" href="tawaki_8h.html#ac03d872fb273de39fa9ebbf6d702a668">VBAT_R1</a>+<a class="el" href="tawaki_8h.html#a563096bba11519983f91f64d70b14e47">VBAT_R2</a>)/<a class="el" href="tawaki_8h.html#ac03d872fb273de39fa9ebbf6d702a668">VBAT_R1</a>)*adc)</td></tr>
<tr class="separator:a94fa241ceca04635f282e09bdd829f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d88f89a3faca98ba7076e8d2af2bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a2d88f89a3faca98ba7076e8d2af2bd95">USE_PWM0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2d88f89a3faca98ba7076e8d2af2bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158db218ea012f792391e673e553c42f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a158db218ea012f792391e673e553c42f">PWM_SERVO_0</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a158db218ea012f792391e673e553c42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77aac75ed1b4e6dbe67bf05e5ebf872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac77aac75ed1b4e6dbe67bf05e5ebf872">PWM_SERVO_0_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:ac77aac75ed1b4e6dbe67bf05e5ebf872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3345ce1ba187b37f40ed26a0800f17e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a3345ce1ba187b37f40ed26a0800f17e6">PWM_SERVO_0_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:a3345ce1ba187b37f40ed26a0800f17e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6538aa8603788884e61d19d6e946ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4e6538aa8603788884e61d19d6e946ab">PWM_SERVO_0_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a4e6538aa8603788884e61d19d6e946ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc59820d133bebfe19b892303031e83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#afc59820d133bebfe19b892303031e83c">PWM_SERVO_0_DRIVER</a>&#160;&#160;&#160;PWMD3</td></tr>
<tr class="separator:afc59820d133bebfe19b892303031e83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa985b6aac57ad232a12ba5eda530f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#acfa985b6aac57ad232a12ba5eda530f3">PWM_SERVO_0_CHANNEL</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acfa985b6aac57ad232a12ba5eda530f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9269d87611ab19d0f7d73b3938291841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9269d87611ab19d0f7d73b3938291841">PWM_SERVO_0_ACTIVE</a>&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td></tr>
<tr class="separator:a9269d87611ab19d0f7d73b3938291841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e51c24a0d742a25ba8d5e92b6d88d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9e51c24a0d742a25ba8d5e92b6d88d65">USE_PWM1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a9e51c24a0d742a25ba8d5e92b6d88d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27260a99d1076f9d0d1cb786860066fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a27260a99d1076f9d0d1cb786860066fd">PWM_SERVO_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a27260a99d1076f9d0d1cb786860066fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86960c3aad4310e9c2963cd5d63e6392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a86960c3aad4310e9c2963cd5d63e6392">PWM_SERVO_1_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a86960c3aad4310e9c2963cd5d63e6392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c130ffea683af1bcc3eb9fbc3aa0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aa7c130ffea683af1bcc3eb9fbc3aa0ae">PWM_SERVO_1_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:aa7c130ffea683af1bcc3eb9fbc3aa0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d184c3828cac2e2a9ba377fe1b1eb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a5d184c3828cac2e2a9ba377fe1b1eb35">PWM_SERVO_1_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a5d184c3828cac2e2a9ba377fe1b1eb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea377e267c55bbc84cb912db0764d937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aea377e267c55bbc84cb912db0764d937">PWM_SERVO_1_DRIVER</a>&#160;&#160;&#160;PWMD3</td></tr>
<tr class="separator:aea377e267c55bbc84cb912db0764d937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332bb8fee0a9dce80f6f7151dde33121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a332bb8fee0a9dce80f6f7151dde33121">PWM_SERVO_1_CHANNEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a332bb8fee0a9dce80f6f7151dde33121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9200a508e21c53e93db39e703dcc274f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9200a508e21c53e93db39e703dcc274f">PWM_SERVO_1_ACTIVE</a>&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td></tr>
<tr class="separator:a9200a508e21c53e93db39e703dcc274f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b04e14d6ed72ccdfab217fa4ca9a737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a3b04e14d6ed72ccdfab217fa4ca9a737">USE_PWM2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3b04e14d6ed72ccdfab217fa4ca9a737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf3f086a6274a36ead16fc540d4a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#abdf3f086a6274a36ead16fc540d4a05c">PWM_SERVO_2</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:abdf3f086a6274a36ead16fc540d4a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca9740b51ca9f7681d3c3f585a57836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#adca9740b51ca9f7681d3c3f585a57836">PWM_SERVO_2_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:adca9740b51ca9f7681d3c3f585a57836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93588ba4e78f8b0452867afb990c0264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a93588ba4e78f8b0452867afb990c0264">PWM_SERVO_2_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:a93588ba4e78f8b0452867afb990c0264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b37c9a3e2fb7498e24a8d9ee681df3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a0b37c9a3e2fb7498e24a8d9ee681df3b">PWM_SERVO_2_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a0b37c9a3e2fb7498e24a8d9ee681df3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95899c782166bf67a3fbbee511ab475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae95899c782166bf67a3fbbee511ab475">PWM_SERVO_2_DRIVER</a>&#160;&#160;&#160;PWMD3</td></tr>
<tr class="separator:ae95899c782166bf67a3fbbee511ab475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7b78364221ed54cc971fb862a131ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aec7b78364221ed54cc971fb862a131ae">PWM_SERVO_2_CHANNEL</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aec7b78364221ed54cc971fb862a131ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fe34227addf0a04d7abb2a0b72e3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a94fe34227addf0a04d7abb2a0b72e3a1">PWM_SERVO_2_ACTIVE</a>&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td></tr>
<tr class="separator:a94fe34227addf0a04d7abb2a0b72e3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6eef5f45ba39c8c7c0b65487b2bc35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae6eef5f45ba39c8c7c0b65487b2bc35a">USE_PWM3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae6eef5f45ba39c8c7c0b65487b2bc35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342eee19f66562516414e255f3db4cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a342eee19f66562516414e255f3db4cc4">PWM_SERVO_3</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a342eee19f66562516414e255f3db4cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3527010cfbb35e98ab1bba9ded57da14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a3527010cfbb35e98ab1bba9ded57da14">PWM_SERVO_3_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a3527010cfbb35e98ab1bba9ded57da14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f43b2c4250213826a1c0cae49004e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a1f43b2c4250213826a1c0cae49004e3c">PWM_SERVO_3_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:a1f43b2c4250213826a1c0cae49004e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af3b0681135879303164ffd4953257b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a1af3b0681135879303164ffd4953257b">PWM_SERVO_3_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a1af3b0681135879303164ffd4953257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cb6ca020e373fcc809766d29f3105f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad1cb6ca020e373fcc809766d29f3105f">PWM_SERVO_3_DRIVER</a>&#160;&#160;&#160;PWMD3</td></tr>
<tr class="separator:ad1cb6ca020e373fcc809766d29f3105f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e4e11f5f39aca5fc5df91b7bb074f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac4e4e11f5f39aca5fc5df91b7bb074f7">PWM_SERVO_3_CHANNEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ac4e4e11f5f39aca5fc5df91b7bb074f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a65ecd5c07d96bf544414861bfa117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae8a65ecd5c07d96bf544414861bfa117">PWM_SERVO_3_ACTIVE</a>&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td></tr>
<tr class="separator:ae8a65ecd5c07d96bf544414861bfa117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8899afdbd830cb0b81968fc660291934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a8899afdbd830cb0b81968fc660291934">USE_PWM4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8899afdbd830cb0b81968fc660291934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f6626bfa49db33e3a3ed5d1bad1cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a91f6626bfa49db33e3a3ed5d1bad1cc5">PWM_SERVO_4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a91f6626bfa49db33e3a3ed5d1bad1cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3867d6cc6edaf6fa497dc7a4466f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a1d3867d6cc6edaf6fa497dc7a4466f21">PWM_SERVO_4_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a1d3867d6cc6edaf6fa497dc7a4466f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6404fc57b2246acd54fe7539e29aa9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a6404fc57b2246acd54fe7539e29aa9a6">PWM_SERVO_4_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td></tr>
<tr class="separator:a6404fc57b2246acd54fe7539e29aa9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689995b3ffce4727831c630e0c144b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a689995b3ffce4727831c630e0c144b5e">PWM_SERVO_4_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a689995b3ffce4727831c630e0c144b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef12248bbcb014a60358b87787a15765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aef12248bbcb014a60358b87787a15765">PWM_SERVO_4_DRIVER</a>&#160;&#160;&#160;PWMD4</td></tr>
<tr class="separator:aef12248bbcb014a60358b87787a15765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27dd2006e045ab78fc41052ec582d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad27dd2006e045ab78fc41052ec582d43">PWM_SERVO_4_CHANNEL</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad27dd2006e045ab78fc41052ec582d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c52e329e0eb78fa717e065a747ecb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ab0c52e329e0eb78fa717e065a747ecb1">PWM_SERVO_4_ACTIVE</a>&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td></tr>
<tr class="separator:ab0c52e329e0eb78fa717e065a747ecb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402c216e512bc4a39616400af32b7c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a402c216e512bc4a39616400af32b7c7f">USE_PWM5</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a402c216e512bc4a39616400af32b7c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae718fb13d2500192855c74e78e6c9c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae718fb13d2500192855c74e78e6c9c5e">PWM_SERVO_5</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ae718fb13d2500192855c74e78e6c9c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08192a96a6eebfeb1d83f369a8ecb12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a08192a96a6eebfeb1d83f369a8ecb12a">PWM_SERVO_5_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a08192a96a6eebfeb1d83f369a8ecb12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca4d622269db724a3af09d3625280ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a7ca4d622269db724a3af09d3625280ee">PWM_SERVO_5_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td></tr>
<tr class="separator:a7ca4d622269db724a3af09d3625280ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28fc7e79d9148492cf26b91a7a5c0d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a28fc7e79d9148492cf26b91a7a5c0d14">PWM_SERVO_5_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a28fc7e79d9148492cf26b91a7a5c0d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c97c2261da958d745a70fe3079eefbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4c97c2261da958d745a70fe3079eefbf">PWM_SERVO_5_DRIVER</a>&#160;&#160;&#160;PWMD4</td></tr>
<tr class="separator:a4c97c2261da958d745a70fe3079eefbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e85874ffaac1fc23b9fd76eb06fd79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a3e85874ffaac1fc23b9fd76eb06fd79e">PWM_SERVO_5_CHANNEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3e85874ffaac1fc23b9fd76eb06fd79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82483cced28435841c8f3c89ec211f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a82483cced28435841c8f3c89ec211f24">PWM_SERVO_5_ACTIVE</a>&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td></tr>
<tr class="separator:a82483cced28435841c8f3c89ec211f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460087c9ad1cc47d89c51536be5d9a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a460087c9ad1cc47d89c51536be5d9a72">USE_PWM6</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a460087c9ad1cc47d89c51536be5d9a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e24103fcaa69e246c0d87b3a040050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a20e24103fcaa69e246c0d87b3a040050">PWM_SERVO_6</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a20e24103fcaa69e246c0d87b3a040050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c90f2615bc6566f45e326285819f6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9c90f2615bc6566f45e326285819f6d4">PWM_SERVO_6_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a9c90f2615bc6566f45e326285819f6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b1f25ca62d407c091acfb0334dc377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac9b1f25ca62d407c091acfb0334dc377">PWM_SERVO_6_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td></tr>
<tr class="separator:ac9b1f25ca62d407c091acfb0334dc377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4790fb09d46bc4fec1b725d476ae813d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4790fb09d46bc4fec1b725d476ae813d">PWM_SERVO_6_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a4790fb09d46bc4fec1b725d476ae813d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4c2edd87f51477b61d0be05c1bb433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a6d4c2edd87f51477b61d0be05c1bb433">PWM_SERVO_6_DRIVER</a>&#160;&#160;&#160;PWMD4</td></tr>
<tr class="separator:a6d4c2edd87f51477b61d0be05c1bb433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bad0e6b5beada3b9b2523d1948bd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a96bad0e6b5beada3b9b2523d1948bd2a">PWM_SERVO_6_CHANNEL</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a96bad0e6b5beada3b9b2523d1948bd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4f37b39148ba541e2ada6d62a2e70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4a4f37b39148ba541e2ada6d62a2e70b">PWM_SERVO_6_ACTIVE</a>&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td></tr>
<tr class="separator:a4a4f37b39148ba541e2ada6d62a2e70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21d2752a26f46b93ada6608df87ceb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#af21d2752a26f46b93ada6608df87ceb5">PWM_SERVO_7_ACTIVE</a>&#160;&#160;&#160;PWM_OUTPUT_DISABLED</td></tr>
<tr class="separator:af21d2752a26f46b93ada6608df87ceb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4437eef1d5abba8d79d750ff997aaae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4437eef1d5abba8d79d750ff997aaae8">PWM_CONF_TIM3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4437eef1d5abba8d79d750ff997aaae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57d463300a6c5cfd0e561358befed05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac57d463300a6c5cfd0e561358befed05">PWM_CONF3_DEF</a></td></tr>
<tr class="separator:ac57d463300a6c5cfd0e561358befed05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55854cc246357e96cbdb08265a1151d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac55854cc246357e96cbdb08265a1151d">PWM_CONF_TIM4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac55854cc246357e96cbdb08265a1151d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af43fe62a62942e7a29084071fe7abe28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#af43fe62a62942e7a29084071fe7abe28">PWM_CONF4_DEF</a></td></tr>
<tr class="separator:af43fe62a62942e7a29084071fe7abe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4ce4f4e6b86ab0a18edffac8f7ae70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aeb4ce4f4e6b86ab0a18edffac8f7ae70">UART2_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="memdesc:aeb4ce4f4e6b86ab0a18edffac8f7ae70"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 (with optional flow control activated by default)  <a href="chimera_8h.html#aeb4ce4f4e6b86ab0a18edffac8f7ae70">More...</a><br /></td></tr>
<tr class="separator:aeb4ce4f4e6b86ab0a18edffac8f7ae70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3aead4ec0461d1a46bcaec8c51b70fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aa3aead4ec0461d1a46bcaec8c51b70fa">UART2_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:aa3aead4ec0461d1a46bcaec8c51b70fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab66f34d0a05ab9b8080edaed3ddaa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a5ab66f34d0a05ab9b8080edaed3ddaa3">UART2_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a5ab66f34d0a05ab9b8080edaed3ddaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93888595216eb71acfec667e7b5bdd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#af93888595216eb71acfec667e7b5bdd2">UART2_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:af93888595216eb71acfec667e7b5bdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362880424997bf76d4e742c8c8504014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a362880424997bf76d4e742c8c8504014">UART2_GPIO_AF</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a362880424997bf76d4e742c8c8504014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74338bcd6fb2d92e8da4797d14dea13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aa74338bcd6fb2d92e8da4797d14dea13">UART2_HW_FLOW_CONTROL</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:aa74338bcd6fb2d92e8da4797d14dea13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37def755123d949a1f843b002daa9408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a37def755123d949a1f843b002daa9408">UART1_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="memdesc:a37def755123d949a1f843b002daa9408"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 (XBee slot), UART8 (GPS) and UART1 (Companion) are configured as UART from ChibiOS board file by default.  <a href="chimera_8h.html#a37def755123d949a1f843b002daa9408">More...</a><br /></td></tr>
<tr class="separator:a37def755123d949a1f843b002daa9408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8241c19fc58341f2cac4db9d699c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a2a8241c19fc58341f2cac4db9d699c3a">UART1_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:a2a8241c19fc58341f2cac4db9d699c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ca3992a81b2ce8b95bf16396a5d08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a67ca3992a81b2ce8b95bf16396a5d08e">UART1_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a67ca3992a81b2ce8b95bf16396a5d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae009e78fb9bed3f572cc2ddcf7d01012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae009e78fb9bed3f572cc2ddcf7d01012">UART1_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:ae009e78fb9bed3f572cc2ddcf7d01012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f15522bec0f69dad61de7b7dbb9e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a93f15522bec0f69dad61de7b7dbb9e18">UART1_GPIO_AF</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a93f15522bec0f69dad61de7b7dbb9e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a706c185f561248908b837ec5fd9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a81a706c185f561248908b837ec5fd9d2">UART3_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a81a706c185f561248908b837ec5fd9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff684395bd4a4c2b1cb2d3573fad289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a6ff684395bd4a4c2b1cb2d3573fad289">UART3_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a6ff684395bd4a4c2b1cb2d3573fad289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fd7d9fbe28f2e0fd5c6b3582dcd883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae2fd7d9fbe28f2e0fd5c6b3582dcd883">UART3_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:ae2fd7d9fbe28f2e0fd5c6b3582dcd883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f76821cdd9ca9826c5b13902e7c16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad5f76821cdd9ca9826c5b13902e7c16a">UART3_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:ad5f76821cdd9ca9826c5b13902e7c16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192437e223012d0a12e92c878e3c2877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a192437e223012d0a12e92c878e3c2877">UART3_GPIO_AF</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a192437e223012d0a12e92c878e3c2877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f53ac973c6b2ae484f979236b24a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad0f53ac973c6b2ae484f979236b24a18">UART8_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ad0f53ac973c6b2ae484f979236b24a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa9756d35caf4f05302140e2a98e0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#adaa9756d35caf4f05302140e2a98e0d3">UART8_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:adaa9756d35caf4f05302140e2a98e0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0347be15f136fd48ab8192fa101109db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a0347be15f136fd48ab8192fa101109db">UART8_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a0347be15f136fd48ab8192fa101109db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe9c0c4cb75f1c36995b5d548b23e6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#afe9c0c4cb75f1c36995b5d548b23e6cf">UART8_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:afe9c0c4cb75f1c36995b5d548b23e6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98f4e2cea6dda6a42bd485b87814709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad98f4e2cea6dda6a42bd485b87814709">UART8_GPIO_AF</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ad98f4e2cea6dda6a42bd485b87814709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526d35c486f9bbecc076fb390660ba3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a526d35c486f9bbecc076fb390660ba3c">USE_UART7_RX</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:a526d35c486f9bbecc076fb390660ba3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBUS / Spektrum port.  <a href="chimera_8h.html#a526d35c486f9bbecc076fb390660ba3c">More...</a><br /></td></tr>
<tr class="separator:a526d35c486f9bbecc076fb390660ba3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7fac035d0574d7c19ed7a57d6100c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#adb7fac035d0574d7c19ed7a57d6100c1">USE_UART7_TX</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:adb7fac035d0574d7c19ed7a57d6100c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac137564deb27ce767311c87e0a0daddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac137564deb27ce767311c87e0a0daddd">UART7_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ac137564deb27ce767311c87e0a0daddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a036c8908b4ead0f335ab1b9ff946a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a2a036c8908b4ead0f335ab1b9ff946a5">UART7_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a2a036c8908b4ead0f335ab1b9ff946a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b90735817fa4a1171bc23bb538eb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a37b90735817fa4a1171bc23bb538eb67">UART7_GPIO_AF</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a37b90735817fa4a1171bc23bb538eb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec2bddc974c17463569c4ed49ae3fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#adec2bddc974c17463569c4ed49ae3fba">USE_UART4_RX</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:adec2bddc974c17463569c4ed49ae3fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ab6305ed389bd1c4d814f9d330404d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a47ab6305ed389bd1c4d814f9d330404d">USE_UART4_TX</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a47ab6305ed389bd1c4d814f9d330404d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304df494998391b2e2797b31aeaa32bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a304df494998391b2e2797b31aeaa32bc">UART4_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a304df494998391b2e2797b31aeaa32bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549d4d49d1b0093e0e56bb63cb6f9729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a549d4d49d1b0093e0e56bb63cb6f9729">UART4_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:a549d4d49d1b0093e0e56bb63cb6f9729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15d8f5ffe14a760d9ce36c0df98621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aed15d8f5ffe14a760d9ce36c0df98621">UART4_GPIO_AF</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aed15d8f5ffe14a760d9ce36c0df98621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787b5d0dff7658e5e923331317635545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a787b5d0dff7658e5e923331317635545">SPEKTRUM_BIND_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a787b5d0dff7658e5e923331317635545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f9ceb054741c177baac8a8b0282628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a61f9ceb054741c177baac8a8b0282628">SPEKTRUM_BIND_PIN_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a61f9ceb054741c177baac8a8b0282628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c6fda612b8ff7f3ea808c9ee297b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad9c6fda612b8ff7f3ea808c9ee297b29">SPEKTRUM_BIND_WAIT</a>&#160;&#160;&#160;30000</td></tr>
<tr class="separator:ad9c6fda612b8ff7f3ea808c9ee297b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e7b8968c15db17c6f362802e0cce05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a80e7b8968c15db17c6f362802e0cce05">RC_PPM_TICKS_PER_USEC</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a80e7b8968c15db17c6f362802e0cce05"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPM radio defines.  <a href="chimera_8h.html#a80e7b8968c15db17c6f362802e0cce05">More...</a><br /></td></tr>
<tr class="separator:a80e7b8968c15db17c6f362802e0cce05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1365ea029b2ef8463ee8c0865b81749b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a1365ea029b2ef8463ee8c0865b81749b">PPM_TIMER_FREQUENCY</a>&#160;&#160;&#160;6000000</td></tr>
<tr class="separator:a1365ea029b2ef8463ee8c0865b81749b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e07d7e279e23ee3a6245a83fa85e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a45e07d7e279e23ee3a6245a83fa85e6a">PPM_CHANNEL</a>&#160;&#160;&#160;ICU_CHANNEL_2</td></tr>
<tr class="separator:a45e07d7e279e23ee3a6245a83fa85e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87537e4413a12b7b177ea61d489c2621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a87537e4413a12b7b177ea61d489c2621">PPM_TIMER</a>&#160;&#160;&#160;ICUD5</td></tr>
<tr class="separator:a87537e4413a12b7b177ea61d489c2621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7afe2958e694b8dbafb9ba80c136e703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a7afe2958e694b8dbafb9ba80c136e703">PWM_INPUT1_ICU</a>&#160;&#160;&#160;ICUD2</td></tr>
<tr class="separator:a7afe2958e694b8dbafb9ba80c136e703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc3cd328196fc7e67c431c1d700aa76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a5dc3cd328196fc7e67c431c1d700aa76">PWM_INPUT1_CHANNEL</a>&#160;&#160;&#160;ICU_CHANNEL_1</td></tr>
<tr class="separator:a5dc3cd328196fc7e67c431c1d700aa76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57082fbd09cf4ffb36ede12de84055f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a57082fbd09cf4ffb36ede12de84055f5">PWM_INPUT1_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a57082fbd09cf4ffb36ede12de84055f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd91072dca14f3f3733e4dda439b11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#abbd91072dca14f3f3733e4dda439b11e">PWM_INPUT1_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:abbd91072dca14f3f3733e4dda439b11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781fe04b3bde53d0b15b6eefbc1a8794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a781fe04b3bde53d0b15b6eefbc1a8794">PWM_INPUT1_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td></tr>
<tr class="separator:a781fe04b3bde53d0b15b6eefbc1a8794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2dc3d19dbe27b942c23488ea1ba292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a7b2dc3d19dbe27b942c23488ea1ba292">PWM_INPUT2_ICU</a>&#160;&#160;&#160;ICUD8</td></tr>
<tr class="separator:a7b2dc3d19dbe27b942c23488ea1ba292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0f4fd8ccd323e59ba8556f10bb9fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#acf0f4fd8ccd323e59ba8556f10bb9fb8">PWM_INPUT2_CHANNEL</a>&#160;&#160;&#160;ICU_CHANNEL_2</td></tr>
<tr class="separator:acf0f4fd8ccd323e59ba8556f10bb9fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b514928ef703832ce4e5fbc14056ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a2b514928ef703832ce4e5fbc14056ba3">PWM_INPUT2_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a2b514928ef703832ce4e5fbc14056ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a720d34950af7c141340f0e3e18abd55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a720d34950af7c141340f0e3e18abd55c">PWM_INPUT2_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a720d34950af7c141340f0e3e18abd55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328d996e4247f8d93183a9d01c8d7137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a328d996e4247f8d93183a9d01c8d7137">PWM_INPUT2_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a7afac677768ba50f3f2667c996c53772">GPIO_AF3</a></td></tr>
<tr class="separator:a328d996e4247f8d93183a9d01c8d7137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73180441e4e94e67eac7d518dc8958a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a73180441e4e94e67eac7d518dc8958a6">STM32_CR1_DNF</a>(n)&#160;&#160;&#160;((n &amp; 0x0f) &lt;&lt; 8)</td></tr>
<tr class="memdesc:a73180441e4e94e67eac7d518dc8958a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C defines.  <a href="chimera_8h.html#a73180441e4e94e67eac7d518dc8958a6">More...</a><br /></td></tr>
<tr class="separator:a73180441e4e94e67eac7d518dc8958a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230d2286ce6ac184baf766ab01b0f001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a230d2286ce6ac184baf766ab01b0f001">I2C_FAST_400KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</a></td></tr>
<tr class="separator:a230d2286ce6ac184baf766ab01b0f001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6665dd800b13af54d4e6853e144c1602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a6665dd800b13af54d4e6853e144c1602">I2C_STD_100KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</a></td></tr>
<tr class="separator:a6665dd800b13af54d4e6853e144c1602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c39ad944259723eb9fbe773e294139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a22c39ad944259723eb9fbe773e294139">I2C1_CLOCK_SPEED</a>&#160;&#160;&#160;400000</td></tr>
<tr class="separator:a22c39ad944259723eb9fbe773e294139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9914c116b1e93a66882b48999c8efcd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9914c116b1e93a66882b48999c8efcd9">I2C1_CFG_DEF</a></td></tr>
<tr class="separator:a9914c116b1e93a66882b48999c8efcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a2e46dae466187803c62e2e9bef045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ac0a2e46dae466187803c62e2e9bef045">I2C2_CLOCK_SPEED</a>&#160;&#160;&#160;400000</td></tr>
<tr class="separator:ac0a2e46dae466187803c62e2e9bef045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc19e345342d6130dc5351e4dcd15fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#acc19e345342d6130dc5351e4dcd15fea">I2C2_CFG_DEF</a></td></tr>
<tr class="separator:acc19e345342d6130dc5351e4dcd15fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4409cac3bdec2cfc7d7ce95c1ef4b002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4409cac3bdec2cfc7d7ce95c1ef4b002">SPI1_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td></tr>
<tr class="memdesc:a4409cac3bdec2cfc7d7ce95c1ef4b002"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Config.  <a href="chimera_8h.html#a4409cac3bdec2cfc7d7ce95c1ef4b002">More...</a><br /></td></tr>
<tr class="separator:a4409cac3bdec2cfc7d7ce95c1ef4b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871d43c3d2837b5d0719389e347aa300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a871d43c3d2837b5d0719389e347aa300">SPI1_GPIO_PORT_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a871d43c3d2837b5d0719389e347aa300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada248ea908ea4ee30983b56d29af8380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ada248ea908ea4ee30983b56d29af8380">SPI1_GPIO_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td></tr>
<tr class="separator:ada248ea908ea4ee30983b56d29af8380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe67bca9eb8da8654288c02124683016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#afe67bca9eb8da8654288c02124683016">SPI1_GPIO_PORT_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:afe67bca9eb8da8654288c02124683016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea27a1248fdb7ecc776cc16d56d52b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a7ea27a1248fdb7ecc776cc16d56d52b8">SPI1_GPIO_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:a7ea27a1248fdb7ecc776cc16d56d52b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e12991f1c0aedb1a09cf8ef3b8206fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a5e12991f1c0aedb1a09cf8ef3b8206fe">SPI1_GPIO_PORT_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:a5e12991f1c0aedb1a09cf8ef3b8206fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bc02b7a8383e70a06ebdc7aa25f750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a09bc02b7a8383e70a06ebdc7aa25f750">SPI1_GPIO_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:a09bc02b7a8383e70a06ebdc7aa25f750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cb06db3908015c7305ca6833f90159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a62cb06db3908015c7305ca6833f90159">SPI_SELECT_SLAVE0_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a62cb06db3908015c7305ca6833f90159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697b8e633c428bd167844542c8c1453f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a697b8e633c428bd167844542c8c1453f">SPI_SELECT_SLAVE0_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td></tr>
<tr class="separator:a697b8e633c428bd167844542c8c1453f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed465f8e9387dc4c034b1d71989043c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#abed465f8e9387dc4c034b1d71989043c">SPI_SELECT_SLAVE1_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:abed465f8e9387dc4c034b1d71989043c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6391f9c6d48eca04803022ab073df01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a6391f9c6d48eca04803022ab073df01a">SPI_SELECT_SLAVE1_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:a6391f9c6d48eca04803022ab073df01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fce2206d522b24623e9b742b1f2988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad1fce2206d522b24623e9b742b1f2988">SPI_SELECT_SLAVE2_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:ad1fce2206d522b24623e9b742b1f2988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae006e4c20f82ac5d2104debcd8615f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ae006e4c20f82ac5d2104debcd8615f06">SPI_SELECT_SLAVE2_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:ae006e4c20f82ac5d2104debcd8615f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1f83e1cd34b94de35fbbaaa7f6cb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aaf1f83e1cd34b94de35fbbaaa7f6cb46">SPI_SELECT_SLAVE3_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:aaf1f83e1cd34b94de35fbbaaa7f6cb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f488034394a3e0c0749b96fdbdd08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a43f488034394a3e0c0749b96fdbdd08f">SPI_SELECT_SLAVE3_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:a43f488034394a3e0c0749b96fdbdd08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d301edae4fbbd1f4a7e9de1a9252b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a68d301edae4fbbd1f4a7e9de1a9252b1">SPI_SELECT_SLAVE4_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a68d301edae4fbbd1f4a7e9de1a9252b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf3b422873946314dfec6703a3a5580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aaaf3b422873946314dfec6703a3a5580">SPI_SELECT_SLAVE4_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:aaaf3b422873946314dfec6703a3a5580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb8407cbad582149d6c82588b77f100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a0bb8407cbad582149d6c82588b77f100">SPI_SELECT_SLAVE5_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a0bb8407cbad582149d6c82588b77f100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045b009e33c6c53c43c8ff352a2fd507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a045b009e33c6c53c43c8ff352a2fd507">SPI_SELECT_SLAVE5_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:a045b009e33c6c53c43c8ff352a2fd507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7278cf218a92fa0a1514dea823cd9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a3f7278cf218a92fa0a1514dea823cd9d">USE_BARO_BOARD</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a3f7278cf218a92fa0a1514dea823cd9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baro.  <a href="chimera_8h.html#a3f7278cf218a92fa0a1514dea823cd9d">More...</a><br /></td></tr>
<tr class="separator:a3f7278cf218a92fa0a1514dea823cd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead66bc65b8e434c97f28429baeb2800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aead66bc65b8e434c97f28429baeb2800">SDIO_D0_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="memdesc:aead66bc65b8e434c97f28429baeb2800"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO.  <a href="chimera_8h.html#aead66bc65b8e434c97f28429baeb2800">More...</a><br /></td></tr>
<tr class="separator:aead66bc65b8e434c97f28429baeb2800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f939402a3adf6008ed5ca06dbd030b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a4f939402a3adf6008ed5ca06dbd030b9">SDIO_D0_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a4f939402a3adf6008ed5ca06dbd030b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf25aa536f76d47dc6dc73da99210ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#abf25aa536f76d47dc6dc73da99210ac7">SDIO_D1_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:abf25aa536f76d47dc6dc73da99210ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7769af3a5d7785eb756c5d0378ed7051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a7769af3a5d7785eb756c5d0378ed7051">SDIO_D1_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:a7769af3a5d7785eb756c5d0378ed7051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719da4653e9f8f406b223235e09bf853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a719da4653e9f8f406b223235e09bf853">SDIO_D2_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a719da4653e9f8f406b223235e09bf853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f35b196f10e4942483d526f7f25df31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9f35b196f10e4942483d526f7f25df31">SDIO_D2_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td></tr>
<tr class="separator:a9f35b196f10e4942483d526f7f25df31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1307338bc6abca9bbc5a1b217eee257e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a1307338bc6abca9bbc5a1b217eee257e">SDIO_D3_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a1307338bc6abca9bbc5a1b217eee257e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62e199253d055f0de7aa50ee2492263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ad62e199253d055f0de7aa50ee2492263">SDIO_D3_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td></tr>
<tr class="separator:ad62e199253d055f0de7aa50ee2492263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faef81f6f3f71405b3f2351cef48ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a8faef81f6f3f71405b3f2351cef48ab2">SDIO_CK_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a8faef81f6f3f71405b3f2351cef48ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7306050aa843659659499bde3429b417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a7306050aa843659659499bde3429b417">SDIO_CK_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td></tr>
<tr class="separator:a7306050aa843659659499bde3429b417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f973750f9134ee2fa55e004db3c6edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a2f973750f9134ee2fa55e004db3c6edc">SDIO_CMD_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a2f973750f9134ee2fa55e004db3c6edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbc674ce2e0b67af3e150f79033dd75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9fbc674ce2e0b67af3e150f79033dd75">SDIO_CMD_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:a9fbc674ce2e0b67af3e150f79033dd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0d4879d704dd9b28e0e0f78eaed9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aea0d4879d704dd9b28e0e0f78eaed9bf">SDIO_AF</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aea0d4879d704dd9b28e0e0f78eaed9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10df201a6a0340fdb61816a617b6bab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a10df201a6a0340fdb61816a617b6bab9">SDLOG_BAT_ADC</a>&#160;&#160;&#160;ADCD1</td></tr>
<tr class="separator:a10df201a6a0340fdb61816a617b6bab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa171425c899787769e5d3612c80acd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#afa171425c899787769e5d3612c80acd2">SDLOG_BAT_CHAN</a>&#160;&#160;&#160;<a class="el" href="chimera_8h.html#ad87093727cfa0e4045db1d6655214995">AD1_7_CHANNEL</a></td></tr>
<tr class="separator:afa171425c899787769e5d3612c80acd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eca81ff4917508b17002a96844e0904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a3eca81ff4917508b17002a96844e0904">SDLOG_USB_LED</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a3eca81ff4917508b17002a96844e0904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed04c344aae38b6ee690c98e609d2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a9ed04c344aae38b6ee690c98e609d2d1">SDLOG_USB_VBUS_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a9ed04c344aae38b6ee690c98e609d2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e2edaeffd24afc57074815c42628d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a22e2edaeffd24afc57074815c42628d7">SDLOG_USB_VBUS_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:a22e2edaeffd24afc57074815c42628d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7699f41fbe105c8f5061cc48a5f6307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#aa7699f41fbe105c8f5061cc48a5f6307">DEFAULT_ACTUATORS</a>&#160;&#160;&#160;&quot;modules/actuators/<a class="el" href="UKF__Wind__Estimator_8c.html#a1b540e52aff26922bc43ff126fa35270">actuators_pwm.h</a>&quot;</td></tr>
<tr class="separator:aa7699f41fbe105c8f5061cc48a5f6307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc5f96f074d833b909fd75c92b7d2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a3fc5f96f074d833b909fd75c92b7d2d0">ActuatorDefaultSet</a>(_x,  _y)&#160;&#160;&#160;<a class="el" href="stm32_2modules_2actuators_2actuators__pwm__arch_8h.html#a3e02a20951a8d18ade2922fd0c3fac1f">ActuatorPwmSet</a>(_x,_y)</td></tr>
<tr class="separator:a3fc5f96f074d833b909fd75c92b7d2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68f28871d18c17e7e70ae63277d37c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#ab68f28871d18c17e7e70ae63277d37c2">ActuatorsDefaultInit</a>()&#160;&#160;&#160;<a class="el" href="actuators__pwm_8h.html#a695dcfe2d3a05ebc5d7a3fe1d3a78241">ActuatorsPwmInit</a>()</td></tr>
<tr class="separator:ab68f28871d18c17e7e70ae63277d37c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ceadf6a913477832e04b0cb7cd17210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="chimera_8h.html#a0ceadf6a913477832e04b0cb7cd17210">ActuatorsDefaultCommit</a>()&#160;&#160;&#160;<a class="el" href="stm32_2modules_2actuators_2actuators__pwm__arch_8h.html#a318935d8d5191df9ebfcae4a9165c3f4">ActuatorsPwmCommit</a>()</td></tr>
<tr class="separator:a0ceadf6a913477832e04b0cb7cd17210"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3fc5f96f074d833b909fd75c92b7d2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc5f96f074d833b909fd75c92b7d2d0">&#9670;&nbsp;</a></span>ActuatorDefaultSet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ActuatorDefaultSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="stm32_2modules_2actuators_2actuators__pwm__arch_8h.html#a3e02a20951a8d18ade2922fd0c3fac1f">ActuatorPwmSet</a>(_x,_y)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00596">596</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a0ceadf6a913477832e04b0cb7cd17210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ceadf6a913477832e04b0cb7cd17210">&#9670;&nbsp;</a></span>ActuatorsDefaultCommit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ActuatorsDefaultCommit</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="stm32_2modules_2actuators_2actuators__pwm__arch_8h.html#a318935d8d5191df9ebfcae4a9165c3f4">ActuatorsPwmCommit</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00598">598</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ab68f28871d18c17e7e70ae63277d37c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68f28871d18c17e7e70ae63277d37c2">&#9670;&nbsp;</a></span>ActuatorsDefaultInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ActuatorsDefaultInit</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="actuators__pwm_8h.html#a695dcfe2d3a05ebc5d7a3fe1d3a78241">ActuatorsPwmInit</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00597">597</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad87093727cfa0e4045db1d6655214995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad87093727cfa0e4045db1d6655214995">&#9670;&nbsp;</a></span>AD1_7_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1_7_CHANNEL&#160;&#160;&#160;ADC_CHANNEL_IN4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00188">188</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aa8ade7e32d46ae622ee886a90b1ea9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ade7e32d46ae622ee886a90b1ea9c8">&#9670;&nbsp;</a></span>ADC_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_7&#160;&#160;&#160;AD1_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00189">189</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae9873085fd7c16cf3a32c23776d02428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9873085fd7c16cf3a32c23776d02428">&#9670;&nbsp;</a></span>ADC_7_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_7_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00191">191</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a1805b6fc28337361564f1905addde0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1805b6fc28337361564f1905addde0ea">&#9670;&nbsp;</a></span>ADC_7_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_7_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00190">190</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad5a6636ee170fccf62a748fc72374d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a6636ee170fccf62a748fc72374d3b">&#9670;&nbsp;</a></span>ADC_CHANNEL_VSUPPLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHANNEL_VSUPPLY&#160;&#160;&#160;<a class="el" href="chimera_8h.html#aa8ade7e32d46ae622ee886a90b1ea9c8">ADC_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00196">196</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="add4f03b6c5c9bcabeba314491a310346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4f03b6c5c9bcabeba314491a310346">&#9670;&nbsp;</a></span>AHB_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK&#160;&#160;&#160;STM32_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ChibiOS board file. </p>
<p>PPRZ definitions </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00018">18</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a380bee891ec2d53ab42ee637b0d9aa47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380bee891ec2d53ab42ee637b0d9aa47">&#9670;&nbsp;</a></span>BOARD_CHIMERA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOARD_CHIMERA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00004">4</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aa7699f41fbe105c8f5061cc48a5f6307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7699f41fbe105c8f5061cc48a5f6307">&#9670;&nbsp;</a></span>DEFAULT_ACTUATORS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEFAULT_ACTUATORS&#160;&#160;&#160;&quot;modules/actuators/<a class="el" href="UKF__Wind__Estimator_8c.html#a1b540e52aff26922bc43ff126fa35270">actuators_pwm.h</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00595">595</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a94fa241ceca04635f282e09bdd829f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fa241ceca04635f282e09bdd829f5f">&#9670;&nbsp;</a></span>DefaultVoltageOfAdc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DefaultVoltageOfAdc</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">adc</td><td>)</td>
          <td>&#160;&#160;&#160;((3.3<a class="el" href="wedgebug_8c.html#a05fd2dba3354a98f1a00b7c7ffc12b13">f</a>/4096.0f)*((<a class="el" href="tawaki_8h.html#ac03d872fb273de39fa9ebbf6d702a668">VBAT_R1</a>+<a class="el" href="tawaki_8h.html#a563096bba11519983f91f64d70b14e47">VBAT_R2</a>)/<a class="el" href="tawaki_8h.html#ac03d872fb273de39fa9ebbf6d702a668">VBAT_R1</a>)*adc)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00206">206</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9914c116b1e93a66882b48999c8efcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9914c116b1e93a66882b48999c8efcd9">&#9670;&nbsp;</a></span>I2C1_CFG_DEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_CFG_DEF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  { \</div>
<div class="line">  .timingr = <a class="code" href="chimera_8h.html#a230d2286ce6ac184baf766ab01b0f001">I2C_FAST_400KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</a>, \</div>
<div class="line">  .cr1 = <a class="code" href="chimera_8h.html#a73180441e4e94e67eac7d518dc8958a6">STM32_CR1_DNF</a>(0), \</div>
<div class="line">  .cr2 = 0 \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00490">490</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a22c39ad944259723eb9fbe773e294139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c39ad944259723eb9fbe773e294139">&#9670;&nbsp;</a></span>I2C1_CLOCK_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_CLOCK_SPEED&#160;&#160;&#160;400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00486">486</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="acc19e345342d6130dc5351e4dcd15fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc19e345342d6130dc5351e4dcd15fea">&#9670;&nbsp;</a></span>I2C2_CFG_DEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_CFG_DEF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  { \</div>
<div class="line">  .timingr = <a class="code" href="chimera_8h.html#a230d2286ce6ac184baf766ab01b0f001">I2C_FAST_400KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</a>, \</div>
<div class="line">  .cr1 = <a class="code" href="chimera_8h.html#a73180441e4e94e67eac7d518dc8958a6">STM32_CR1_DNF</a>(0), \</div>
<div class="line">  .cr2 = 0 \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00511">511</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac0a2e46dae466187803c62e2e9bef045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0a2e46dae466187803c62e2e9bef045">&#9670;&nbsp;</a></span>I2C2_CLOCK_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_CLOCK_SPEED&#160;&#160;&#160;400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00507">507</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a230d2286ce6ac184baf766ab01b0f001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230d2286ce6ac184baf766ab01b0f001">&#9670;&nbsp;</a></span>I2C_FAST_400KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_FAST_400KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (STM32_TIMINGR_PRESC(0U) | \</div>
<div class="line">    STM32_TIMINGR_SCLDEL(10U) | STM32_TIMINGR_SDADEL(0U) | \</div>
<div class="line">    STM32_TIMINGR_SCLH(34U)  | STM32_TIMINGR_SCLL(86U))</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00477">477</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a6665dd800b13af54d4e6853e144c1602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6665dd800b13af54d4e6853e144c1602">&#9670;&nbsp;</a></span>I2C_STD_100KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_STD_100KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (STM32_TIMINGR_PRESC(1U) | \</div>
<div class="line">    STM32_TIMINGR_SCLDEL(9U) | STM32_TIMINGR_SDADEL(0U) | \</div>
<div class="line">    STM32_TIMINGR_SCLH(105U)  | STM32_TIMINGR_SCLL(153U))</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00480">480</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a75f8c67528e0a5f452e9977b5d53c6b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f8c67528e0a5f452e9977b5d53c6b3">&#9670;&nbsp;</a></span>LED_10_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_10_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00109">109</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad15f2f761919483544fb8be7d1ab835e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15f2f761919483544fb8be7d1ab835e">&#9670;&nbsp;</a></span>LED_10_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_10_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00112">112</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a6177997268ad4a5dc95c325a86c3eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6177997268ad4a5dc95c325a86c3eaf5">&#9670;&nbsp;</a></span>LED_10_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_10_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00111">111</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a88a53167939e9c9d92f33be8645c8b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a53167939e9c9d92f33be8645c8b55">&#9670;&nbsp;</a></span>LED_10_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_10_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00110">110</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9512d68c1d64ab0f9da595456d636759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9512d68c1d64ab0f9da595456d636759">&#9670;&nbsp;</a></span>LED_11_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_11_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00118">118</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a71125038c3cd24e09128dc7c761cf174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71125038c3cd24e09128dc7c761cf174">&#9670;&nbsp;</a></span>LED_11_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_11_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00121">121</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a091507bd6096d283f26a4118213b42d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091507bd6096d283f26a4118213b42d6">&#9670;&nbsp;</a></span>LED_11_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_11_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00120">120</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a42cec5b38f446266576a8496be9205f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42cec5b38f446266576a8496be9205f7">&#9670;&nbsp;</a></span>LED_11_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_11_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00119">119</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aace0ba50c1dbdfb2a37319b01b304fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace0ba50c1dbdfb2a37319b01b304fbb">&#9670;&nbsp;</a></span>LED_12_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_12_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00127">127</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a77f96756967cdac7e3fc59fda8933f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f96756967cdac7e3fc59fda8933f36">&#9670;&nbsp;</a></span>LED_12_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_12_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00130">130</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="acac29b2d7f7b1c3eebd0481c225bd691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac29b2d7f7b1c3eebd0481c225bd691">&#9670;&nbsp;</a></span>LED_12_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_12_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00129">129</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a15566b5a7369bf1efa111d9a1d3d0b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15566b5a7369bf1efa111d9a1d3d0b2a">&#9670;&nbsp;</a></span>LED_12_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_12_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00128">128</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a37154c806d85fb9f9158f86bb55e9ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37154c806d85fb9f9158f86bb55e9ee0">&#9670;&nbsp;</a></span>LED_1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00028">28</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a5270a709b71bd96c56b4cd4e7476e8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5270a709b71bd96c56b4cd4e7476e8c1">&#9670;&nbsp;</a></span>LED_1_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00031">31</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a765749726b83cb80b82cdbe535e71de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765749726b83cb80b82cdbe535e71de0">&#9670;&nbsp;</a></span>LED_1_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00030">30</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="af31fda99a2cc43d62229ac1c47bbe56d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31fda99a2cc43d62229ac1c47bbe56d">&#9670;&nbsp;</a></span>LED_1_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00029">29</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4285bdd58098064c3bab3976a78b26fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4285bdd58098064c3bab3976a78b26fa">&#9670;&nbsp;</a></span>LED_2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00037">37</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aeffb1efc9c3b1504553532d99093578a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffb1efc9c3b1504553532d99093578a">&#9670;&nbsp;</a></span>LED_2_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00040">40</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aaf986945a2a0714bfcf464fd344d8708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf986945a2a0714bfcf464fd344d8708">&#9670;&nbsp;</a></span>LED_2_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00039">39</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac5fb054be5f8f0ce3e4ac33ad98bb07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5fb054be5f8f0ce3e4ac33ad98bb07a">&#9670;&nbsp;</a></span>LED_2_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00038">38</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="add2d323f8eb544f1ab84762f94e44bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2d323f8eb544f1ab84762f94e44bd4">&#9670;&nbsp;</a></span>LED_3_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00046">46</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a74a73d71b5a66c3cfea6788e42674c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a73d71b5a66c3cfea6788e42674c94">&#9670;&nbsp;</a></span>LED_3_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00049">49</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="af754c909b4a07f3a9bfd585238432b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af754c909b4a07f3a9bfd585238432b00">&#9670;&nbsp;</a></span>LED_3_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00048">48</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aa6840f28e52717a5ded7e68a11e9aa9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6840f28e52717a5ded7e68a11e9aa9c">&#9670;&nbsp;</a></span>LED_3_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00047">47</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ab366dbaac15f5af2ac23bef4836c23c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab366dbaac15f5af2ac23bef4836c23c9">&#9670;&nbsp;</a></span>LED_4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00055">55</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae2a2de6309f53c472915a4ec002a94d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a2de6309f53c472915a4ec002a94d5">&#9670;&nbsp;</a></span>LED_4_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00058">58</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aa5ea83d926a661df064db0e68bc60690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ea83d926a661df064db0e68bc60690">&#9670;&nbsp;</a></span>LED_4_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00057">57</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a082f6a92009c531f29c919d1a9c4342b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082f6a92009c531f29c919d1a9c4342b">&#9670;&nbsp;</a></span>LED_4_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00056">56</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a145ce7967376b20807d2bc459225f19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145ce7967376b20807d2bc459225f19d">&#9670;&nbsp;</a></span>LED_5_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_5_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00064">64</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a3363d6a26078e8da07f98b521ce50d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3363d6a26078e8da07f98b521ce50d76">&#9670;&nbsp;</a></span>LED_5_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_5_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00067">67</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac3a5ec8060a1026630d56d0ad28e70be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a5ec8060a1026630d56d0ad28e70be">&#9670;&nbsp;</a></span>LED_5_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_5_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00066">66</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aace877e382bb988e286679d3283814ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace877e382bb988e286679d3283814ff">&#9670;&nbsp;</a></span>LED_5_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_5_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00065">65</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aaefc82c01863a3e59aa03acaa3aaca7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefc82c01863a3e59aa03acaa3aaca7c">&#9670;&nbsp;</a></span>LED_6_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_6_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00073">73</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aae60455584fa5c7b0eba1d8533084cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae60455584fa5c7b0eba1d8533084cb3">&#9670;&nbsp;</a></span>LED_6_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_6_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00076">76</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="add1f6ca876a51868dcf1294e4d4d213b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1f6ca876a51868dcf1294e4d4d213b">&#9670;&nbsp;</a></span>LED_6_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_6_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00075">75</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="adc37a510e8ff73ecd49328bfc8cd41c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc37a510e8ff73ecd49328bfc8cd41c1">&#9670;&nbsp;</a></span>LED_6_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_6_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00074">74</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="affd1eec19194fa5f68e10a79d48c35d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd1eec19194fa5f68e10a79d48c35d5">&#9670;&nbsp;</a></span>LED_7_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_7_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00082">82</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac2d232942c883917b79fd1229e788f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d232942c883917b79fd1229e788f2d">&#9670;&nbsp;</a></span>LED_7_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_7_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00085">85</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a8475ccb2e744f79592d55d43fa073641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8475ccb2e744f79592d55d43fa073641">&#9670;&nbsp;</a></span>LED_7_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_7_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00084">84</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a5daa3f2d218cecbea875535fc41a6779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5daa3f2d218cecbea875535fc41a6779">&#9670;&nbsp;</a></span>LED_7_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_7_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00083">83</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aca39d2d11444d53596bef41afb04b29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca39d2d11444d53596bef41afb04b29c">&#9670;&nbsp;</a></span>LED_8_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_8_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00091">91</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a588f1471d68371183b57b8d88cdd37ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588f1471d68371183b57b8d88cdd37ad">&#9670;&nbsp;</a></span>LED_8_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_8_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00094">94</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aaf1b7fa85fb9abfacfbf82f11acfd5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1b7fa85fb9abfacfbf82f11acfd5a3">&#9670;&nbsp;</a></span>LED_8_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_8_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00093">93</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a61465080ec629bdcb6678b37fd6f05a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61465080ec629bdcb6678b37fd6f05a2">&#9670;&nbsp;</a></span>LED_8_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_8_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00092">92</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="af3fc5c598d314dc1f4d9b144eb18f7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3fc5c598d314dc1f4d9b144eb18f7d7">&#9670;&nbsp;</a></span>LED_9_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_9_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00100">100</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a8f2e7c135cd7c60ab1eb054d236c01f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2e7c135cd7c60ab1eb054d236c01f2">&#9670;&nbsp;</a></span>LED_9_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_9_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00103">103</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac3a3c4078e59289e21d21519a4710873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a3c4078e59289e21d21519a4710873">&#9670;&nbsp;</a></span>LED_9_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_9_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00102">102</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a91425348e52f1ca242c2e5873d2457cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91425348e52f1ca242c2e5873d2457cc">&#9670;&nbsp;</a></span>LED_9_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_9_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00101">101</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a45e07d7e279e23ee3a6245a83fa85e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e07d7e279e23ee3a6245a83fa85e6a">&#9670;&nbsp;</a></span>PPM_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PPM_CHANNEL&#160;&#160;&#160;ICU_CHANNEL_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00451">451</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a87537e4413a12b7b177ea61d489c2621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87537e4413a12b7b177ea61d489c2621">&#9670;&nbsp;</a></span>PPM_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PPM_TIMER&#160;&#160;&#160;ICUD5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00452">452</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a1365ea029b2ef8463ee8c0865b81749b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1365ea029b2ef8463ee8c0865b81749b">&#9670;&nbsp;</a></span>PPM_TIMER_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PPM_TIMER_FREQUENCY&#160;&#160;&#160;6000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00450">450</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac57d463300a6c5cfd0e561358befed05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57d463300a6c5cfd0e561358befed05">&#9670;&nbsp;</a></span>PWM_CONF3_DEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CONF3_DEF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  { \</div>
<div class="line">  PWM_FREQUENCY, \</div>
<div class="line">  PWM_FREQUENCY/<a class="code" href="chibios_2modules_2actuators_2actuators__pwm__arch_8h.html#a259ce095e835ac75adb9a9981eb1b711">TIM3_SERVO_HZ</a>, \</div>
<div class="line">  NULL, \</div>
<div class="line">  { \</div>
<div class="line">    { <a class="code" href="chimera_8h.html#a9269d87611ab19d0f7d73b3938291841">PWM_SERVO_0_ACTIVE</a>, NULL }, \</div>
<div class="line">    { <a class="code" href="chimera_8h.html#a9200a508e21c53e93db39e703dcc274f">PWM_SERVO_1_ACTIVE</a>, NULL }, \</div>
<div class="line">    { <a class="code" href="chimera_8h.html#a94fe34227addf0a04d7abb2a0b72e3a1">PWM_SERVO_2_ACTIVE</a>, NULL }, \</div>
<div class="line">    { <a class="code" href="chimera_8h.html#ae8a65ecd5c07d96bf544414861bfa117">PWM_SERVO_3_ACTIVE</a>, NULL }, \</div>
<div class="line">  }, \</div>
<div class="line">  0, \</div>
<div class="line">  0 \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00340">340</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="af43fe62a62942e7a29084071fe7abe28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af43fe62a62942e7a29084071fe7abe28">&#9670;&nbsp;</a></span>PWM_CONF4_DEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CONF4_DEF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  { \</div>
<div class="line">  PWM_FREQUENCY, \</div>
<div class="line">  PWM_FREQUENCY/<a class="code" href="chibios_2modules_2actuators_2actuators__pwm__arch_8h.html#a4e9a5ee2811aab2cc7274715310d640d">TIM4_SERVO_HZ</a>, \</div>
<div class="line">  NULL, \</div>
<div class="line">  { \</div>
<div class="line">    { <a class="code" href="chimera_8h.html#ab0c52e329e0eb78fa717e065a747ecb1">PWM_SERVO_4_ACTIVE</a>, NULL }, \</div>
<div class="line">    { <a class="code" href="chimera_8h.html#a82483cced28435841c8f3c89ec211f24">PWM_SERVO_5_ACTIVE</a>, NULL }, \</div>
<div class="line">    { <a class="code" href="chimera_8h.html#a4a4f37b39148ba541e2ada6d62a2e70b">PWM_SERVO_6_ACTIVE</a>, NULL }, \</div>
<div class="line">    { <a class="code" href="chimera_8h.html#af21d2752a26f46b93ada6608df87ceb5">PWM_SERVO_7_ACTIVE</a>, NULL }, \</div>
<div class="line">  }, \</div>
<div class="line">  0, \</div>
<div class="line">  0 \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00359">359</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4437eef1d5abba8d79d750ff997aaae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4437eef1d5abba8d79d750ff997aaae8">&#9670;&nbsp;</a></span>PWM_CONF_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CONF_TIM3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00338">338</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac55854cc246357e96cbdb08265a1151d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55854cc246357e96cbdb08265a1151d">&#9670;&nbsp;</a></span>PWM_CONF_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CONF_TIM4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00357">357</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a5dc3cd328196fc7e67c431c1d700aa76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc3cd328196fc7e67c431c1d700aa76">&#9670;&nbsp;</a></span>PWM_INPUT1_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT1_CHANNEL&#160;&#160;&#160;ICU_CHANNEL_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00459">459</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a781fe04b3bde53d0b15b6eefbc1a8794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781fe04b3bde53d0b15b6eefbc1a8794">&#9670;&nbsp;</a></span>PWM_INPUT1_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT1_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00462">462</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="abbd91072dca14f3f3733e4dda439b11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbd91072dca14f3f3733e4dda439b11e">&#9670;&nbsp;</a></span>PWM_INPUT1_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT1_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00461">461</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a57082fbd09cf4ffb36ede12de84055f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57082fbd09cf4ffb36ede12de84055f5">&#9670;&nbsp;</a></span>PWM_INPUT1_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT1_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00460">460</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a7afe2958e694b8dbafb9ba80c136e703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7afe2958e694b8dbafb9ba80c136e703">&#9670;&nbsp;</a></span>PWM_INPUT1_ICU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT1_ICU&#160;&#160;&#160;ICUD2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00458">458</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="acf0f4fd8ccd323e59ba8556f10bb9fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0f4fd8ccd323e59ba8556f10bb9fb8">&#9670;&nbsp;</a></span>PWM_INPUT2_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT2_CHANNEL&#160;&#160;&#160;ICU_CHANNEL_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00466">466</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a328d996e4247f8d93183a9d01c8d7137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328d996e4247f8d93183a9d01c8d7137">&#9670;&nbsp;</a></span>PWM_INPUT2_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT2_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a7afac677768ba50f3f2667c996c53772">GPIO_AF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00469">469</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a720d34950af7c141340f0e3e18abd55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a720d34950af7c141340f0e3e18abd55c">&#9670;&nbsp;</a></span>PWM_INPUT2_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT2_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00468">468</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a2b514928ef703832ce4e5fbc14056ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b514928ef703832ce4e5fbc14056ba3">&#9670;&nbsp;</a></span>PWM_INPUT2_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT2_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00467">467</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a7b2dc3d19dbe27b942c23488ea1ba292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2dc3d19dbe27b942c23488ea1ba292">&#9670;&nbsp;</a></span>PWM_INPUT2_ICU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INPUT2_ICU&#160;&#160;&#160;ICUD8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00465">465</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a158db218ea012f792391e673e553c42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a158db218ea012f792391e673e553c42f">&#9670;&nbsp;</a></span>PWM_SERVO_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00217">217</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9269d87611ab19d0f7d73b3938291841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9269d87611ab19d0f7d73b3938291841">&#9670;&nbsp;</a></span>PWM_SERVO_0_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_0_ACTIVE&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00223">223</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4e6538aa8603788884e61d19d6e946ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6538aa8603788884e61d19d6e946ab">&#9670;&nbsp;</a></span>PWM_SERVO_0_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_0_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00220">220</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="acfa985b6aac57ad232a12ba5eda530f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa985b6aac57ad232a12ba5eda530f3">&#9670;&nbsp;</a></span>PWM_SERVO_0_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_0_CHANNEL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00222">222</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="afc59820d133bebfe19b892303031e83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc59820d133bebfe19b892303031e83c">&#9670;&nbsp;</a></span>PWM_SERVO_0_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_0_DRIVER&#160;&#160;&#160;PWMD3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00221">221</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac77aac75ed1b4e6dbe67bf05e5ebf872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77aac75ed1b4e6dbe67bf05e5ebf872">&#9670;&nbsp;</a></span>PWM_SERVO_0_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_0_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00218">218</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a3345ce1ba187b37f40ed26a0800f17e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3345ce1ba187b37f40ed26a0800f17e6">&#9670;&nbsp;</a></span>PWM_SERVO_0_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_0_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00219">219</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a27260a99d1076f9d0d1cb786860066fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27260a99d1076f9d0d1cb786860066fd">&#9670;&nbsp;</a></span>PWM_SERVO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00232">232</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9200a508e21c53e93db39e703dcc274f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9200a508e21c53e93db39e703dcc274f">&#9670;&nbsp;</a></span>PWM_SERVO_1_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_ACTIVE&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00238">238</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a5d184c3828cac2e2a9ba377fe1b1eb35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d184c3828cac2e2a9ba377fe1b1eb35">&#9670;&nbsp;</a></span>PWM_SERVO_1_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00235">235</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a332bb8fee0a9dce80f6f7151dde33121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332bb8fee0a9dce80f6f7151dde33121">&#9670;&nbsp;</a></span>PWM_SERVO_1_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_CHANNEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00237">237</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aea377e267c55bbc84cb912db0764d937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea377e267c55bbc84cb912db0764d937">&#9670;&nbsp;</a></span>PWM_SERVO_1_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_DRIVER&#160;&#160;&#160;PWMD3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00236">236</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a86960c3aad4310e9c2963cd5d63e6392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86960c3aad4310e9c2963cd5d63e6392">&#9670;&nbsp;</a></span>PWM_SERVO_1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00233">233</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aa7c130ffea683af1bcc3eb9fbc3aa0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c130ffea683af1bcc3eb9fbc3aa0ae">&#9670;&nbsp;</a></span>PWM_SERVO_1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00234">234</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="abdf3f086a6274a36ead16fc540d4a05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf3f086a6274a36ead16fc540d4a05c">&#9670;&nbsp;</a></span>PWM_SERVO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00247">247</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a94fe34227addf0a04d7abb2a0b72e3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fe34227addf0a04d7abb2a0b72e3a1">&#9670;&nbsp;</a></span>PWM_SERVO_2_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_ACTIVE&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00253">253</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a0b37c9a3e2fb7498e24a8d9ee681df3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b37c9a3e2fb7498e24a8d9ee681df3b">&#9670;&nbsp;</a></span>PWM_SERVO_2_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00250">250</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aec7b78364221ed54cc971fb862a131ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7b78364221ed54cc971fb862a131ae">&#9670;&nbsp;</a></span>PWM_SERVO_2_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_CHANNEL&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00252">252</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae95899c782166bf67a3fbbee511ab475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95899c782166bf67a3fbbee511ab475">&#9670;&nbsp;</a></span>PWM_SERVO_2_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_DRIVER&#160;&#160;&#160;PWMD3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00251">251</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="adca9740b51ca9f7681d3c3f585a57836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca9740b51ca9f7681d3c3f585a57836">&#9670;&nbsp;</a></span>PWM_SERVO_2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00248">248</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a93588ba4e78f8b0452867afb990c0264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93588ba4e78f8b0452867afb990c0264">&#9670;&nbsp;</a></span>PWM_SERVO_2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00249">249</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a342eee19f66562516414e255f3db4cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342eee19f66562516414e255f3db4cc4">&#9670;&nbsp;</a></span>PWM_SERVO_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00262">262</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae8a65ecd5c07d96bf544414861bfa117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a65ecd5c07d96bf544414861bfa117">&#9670;&nbsp;</a></span>PWM_SERVO_3_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_ACTIVE&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00268">268</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a1af3b0681135879303164ffd4953257b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af3b0681135879303164ffd4953257b">&#9670;&nbsp;</a></span>PWM_SERVO_3_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00265">265</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac4e4e11f5f39aca5fc5df91b7bb074f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e4e11f5f39aca5fc5df91b7bb074f7">&#9670;&nbsp;</a></span>PWM_SERVO_3_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_CHANNEL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00267">267</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad1cb6ca020e373fcc809766d29f3105f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cb6ca020e373fcc809766d29f3105f">&#9670;&nbsp;</a></span>PWM_SERVO_3_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_DRIVER&#160;&#160;&#160;PWMD3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00266">266</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a3527010cfbb35e98ab1bba9ded57da14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3527010cfbb35e98ab1bba9ded57da14">&#9670;&nbsp;</a></span>PWM_SERVO_3_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00263">263</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a1f43b2c4250213826a1c0cae49004e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f43b2c4250213826a1c0cae49004e3c">&#9670;&nbsp;</a></span>PWM_SERVO_3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00264">264</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a91f6626bfa49db33e3a3ed5d1bad1cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f6626bfa49db33e3a3ed5d1bad1cc5">&#9670;&nbsp;</a></span>PWM_SERVO_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00277">277</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ab0c52e329e0eb78fa717e065a747ecb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c52e329e0eb78fa717e065a747ecb1">&#9670;&nbsp;</a></span>PWM_SERVO_4_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_ACTIVE&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00283">283</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a689995b3ffce4727831c630e0c144b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689995b3ffce4727831c630e0c144b5e">&#9670;&nbsp;</a></span>PWM_SERVO_4_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00280">280</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad27dd2006e045ab78fc41052ec582d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad27dd2006e045ab78fc41052ec582d43">&#9670;&nbsp;</a></span>PWM_SERVO_4_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_CHANNEL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00282">282</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aef12248bbcb014a60358b87787a15765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef12248bbcb014a60358b87787a15765">&#9670;&nbsp;</a></span>PWM_SERVO_4_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_DRIVER&#160;&#160;&#160;PWMD4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00281">281</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a1d3867d6cc6edaf6fa497dc7a4466f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3867d6cc6edaf6fa497dc7a4466f21">&#9670;&nbsp;</a></span>PWM_SERVO_4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00278">278</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a6404fc57b2246acd54fe7539e29aa9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6404fc57b2246acd54fe7539e29aa9a6">&#9670;&nbsp;</a></span>PWM_SERVO_4_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00279">279</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae718fb13d2500192855c74e78e6c9c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae718fb13d2500192855c74e78e6c9c5e">&#9670;&nbsp;</a></span>PWM_SERVO_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00292">292</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a82483cced28435841c8f3c89ec211f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82483cced28435841c8f3c89ec211f24">&#9670;&nbsp;</a></span>PWM_SERVO_5_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_ACTIVE&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00298">298</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a28fc7e79d9148492cf26b91a7a5c0d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fc7e79d9148492cf26b91a7a5c0d14">&#9670;&nbsp;</a></span>PWM_SERVO_5_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00295">295</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a3e85874ffaac1fc23b9fd76eb06fd79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e85874ffaac1fc23b9fd76eb06fd79e">&#9670;&nbsp;</a></span>PWM_SERVO_5_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_CHANNEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00297">297</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4c97c2261da958d745a70fe3079eefbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c97c2261da958d745a70fe3079eefbf">&#9670;&nbsp;</a></span>PWM_SERVO_5_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_DRIVER&#160;&#160;&#160;PWMD4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00296">296</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a08192a96a6eebfeb1d83f369a8ecb12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08192a96a6eebfeb1d83f369a8ecb12a">&#9670;&nbsp;</a></span>PWM_SERVO_5_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00293">293</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a7ca4d622269db724a3af09d3625280ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca4d622269db724a3af09d3625280ee">&#9670;&nbsp;</a></span>PWM_SERVO_5_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00294">294</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a20e24103fcaa69e246c0d87b3a040050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e24103fcaa69e246c0d87b3a040050">&#9670;&nbsp;</a></span>PWM_SERVO_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00307">307</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4a4f37b39148ba541e2ada6d62a2e70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4f37b39148ba541e2ada6d62a2e70b">&#9670;&nbsp;</a></span>PWM_SERVO_6_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_ACTIVE&#160;&#160;&#160;PWM_OUTPUT_ACTIVE_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00313">313</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4790fb09d46bc4fec1b725d476ae813d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4790fb09d46bc4fec1b725d476ae813d">&#9670;&nbsp;</a></span>PWM_SERVO_6_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00310">310</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a96bad0e6b5beada3b9b2523d1948bd2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bad0e6b5beada3b9b2523d1948bd2a">&#9670;&nbsp;</a></span>PWM_SERVO_6_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_CHANNEL&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00312">312</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a6d4c2edd87f51477b61d0be05c1bb433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d4c2edd87f51477b61d0be05c1bb433">&#9670;&nbsp;</a></span>PWM_SERVO_6_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_DRIVER&#160;&#160;&#160;PWMD4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00311">311</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9c90f2615bc6566f45e326285819f6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c90f2615bc6566f45e326285819f6d4">&#9670;&nbsp;</a></span>PWM_SERVO_6_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00308">308</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac9b1f25ca62d407c091acfb0334dc377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b1f25ca62d407c091acfb0334dc377">&#9670;&nbsp;</a></span>PWM_SERVO_6_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00309">309</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="af21d2752a26f46b93ada6608df87ceb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21d2752a26f46b93ada6608df87ceb5">&#9670;&nbsp;</a></span>PWM_SERVO_7_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_7_ACTIVE&#160;&#160;&#160;PWM_OUTPUT_DISABLED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00330">330</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a80e7b8968c15db17c6f362802e0cce05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e7b8968c15db17c6f362802e0cce05">&#9670;&nbsp;</a></span>RC_PPM_TICKS_PER_USEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RC_PPM_TICKS_PER_USEC&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPM radio defines. </p>
<p>available on RC1 </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00449">449</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aea0d4879d704dd9b28e0e0f78eaed9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0d4879d704dd9b28e0e0f78eaed9bf">&#9670;&nbsp;</a></span>SDIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_AF&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00581">581</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a7306050aa843659659499bde3429b417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7306050aa843659659499bde3429b417">&#9670;&nbsp;</a></span>SDIO_CK_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CK_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00578">578</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a8faef81f6f3f71405b3f2351cef48ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8faef81f6f3f71405b3f2351cef48ab2">&#9670;&nbsp;</a></span>SDIO_CK_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CK_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00577">577</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9fbc674ce2e0b67af3e150f79033dd75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fbc674ce2e0b67af3e150f79033dd75">&#9670;&nbsp;</a></span>SDIO_CMD_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00580">580</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a2f973750f9134ee2fa55e004db3c6edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f973750f9134ee2fa55e004db3c6edc">&#9670;&nbsp;</a></span>SDIO_CMD_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00579">579</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4f939402a3adf6008ed5ca06dbd030b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f939402a3adf6008ed5ca06dbd030b9">&#9670;&nbsp;</a></span>SDIO_D0_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D0_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00570">570</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aead66bc65b8e434c97f28429baeb2800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aead66bc65b8e434c97f28429baeb2800">&#9670;&nbsp;</a></span>SDIO_D0_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D0_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDIO. </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00569">569</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a7769af3a5d7785eb756c5d0378ed7051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7769af3a5d7785eb756c5d0378ed7051">&#9670;&nbsp;</a></span>SDIO_D1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D1_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00572">572</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="abf25aa536f76d47dc6dc73da99210ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf25aa536f76d47dc6dc73da99210ac7">&#9670;&nbsp;</a></span>SDIO_D1_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D1_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00571">571</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9f35b196f10e4942483d526f7f25df31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f35b196f10e4942483d526f7f25df31">&#9670;&nbsp;</a></span>SDIO_D2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D2_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00574">574</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a719da4653e9f8f406b223235e09bf853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719da4653e9f8f406b223235e09bf853">&#9670;&nbsp;</a></span>SDIO_D2_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D2_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00573">573</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad62e199253d055f0de7aa50ee2492263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62e199253d055f0de7aa50ee2492263">&#9670;&nbsp;</a></span>SDIO_D3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D3_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00576">576</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a1307338bc6abca9bbc5a1b217eee257e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1307338bc6abca9bbc5a1b217eee257e">&#9670;&nbsp;</a></span>SDIO_D3_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D3_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00575">575</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a10df201a6a0340fdb61816a617b6bab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10df201a6a0340fdb61816a617b6bab9">&#9670;&nbsp;</a></span>SDLOG_BAT_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_BAT_ADC&#160;&#160;&#160;ADCD1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00583">583</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="afa171425c899787769e5d3612c80acd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa171425c899787769e5d3612c80acd2">&#9670;&nbsp;</a></span>SDLOG_BAT_CHAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_BAT_CHAN&#160;&#160;&#160;<a class="el" href="chimera_8h.html#ad87093727cfa0e4045db1d6655214995">AD1_7_CHANNEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00584">584</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a3eca81ff4917508b17002a96844e0904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eca81ff4917508b17002a96844e0904">&#9670;&nbsp;</a></span>SDLOG_USB_LED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_USB_LED&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00586">586</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a22e2edaeffd24afc57074815c42628d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e2edaeffd24afc57074815c42628d7">&#9670;&nbsp;</a></span>SDLOG_USB_VBUS_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_USB_VBUS_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00588">588</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9ed04c344aae38b6ee690c98e609d2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed04c344aae38b6ee690c98e609d2d1">&#9670;&nbsp;</a></span>SDLOG_USB_VBUS_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_USB_VBUS_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00587">587</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a787b5d0dff7658e5e923331317635545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787b5d0dff7658e5e923331317635545">&#9670;&nbsp;</a></span>SPEKTRUM_BIND_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_BIND_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00438">438</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a61f9ceb054741c177baac8a8b0282628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f9ceb054741c177baac8a8b0282628">&#9670;&nbsp;</a></span>SPEKTRUM_BIND_PIN_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_BIND_PIN_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00439">439</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad9c6fda612b8ff7f3ea808c9ee297b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c6fda612b8ff7f3ea808c9ee297b29">&#9670;&nbsp;</a></span>SPEKTRUM_BIND_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_BIND_WAIT&#160;&#160;&#160;30000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00442">442</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4409cac3bdec2cfc7d7ce95c1ef4b002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4409cac3bdec2cfc7d7ce95c1ef4b002">&#9670;&nbsp;</a></span>SPI1_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Config. </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00529">529</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ada248ea908ea4ee30983b56d29af8380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada248ea908ea4ee30983b56d29af8380">&#9670;&nbsp;</a></span>SPI1_GPIO_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00531">531</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a7ea27a1248fdb7ecc776cc16d56d52b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea27a1248fdb7ecc776cc16d56d52b8">&#9670;&nbsp;</a></span>SPI1_GPIO_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00533">533</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a871d43c3d2837b5d0719389e347aa300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871d43c3d2837b5d0719389e347aa300">&#9670;&nbsp;</a></span>SPI1_GPIO_PORT_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_PORT_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00530">530</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="afe67bca9eb8da8654288c02124683016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe67bca9eb8da8654288c02124683016">&#9670;&nbsp;</a></span>SPI1_GPIO_PORT_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_PORT_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00532">532</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a5e12991f1c0aedb1a09cf8ef3b8206fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e12991f1c0aedb1a09cf8ef3b8206fe">&#9670;&nbsp;</a></span>SPI1_GPIO_PORT_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_PORT_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00534">534</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a09bc02b7a8383e70a06ebdc7aa25f750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09bc02b7a8383e70a06ebdc7aa25f750">&#9670;&nbsp;</a></span>SPI1_GPIO_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00535">535</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a697b8e633c428bd167844542c8c1453f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697b8e633c428bd167844542c8c1453f">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE0_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE0_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00539">539</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a62cb06db3908015c7305ca6833f90159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cb06db3908015c7305ca6833f90159">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE0_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE0_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00538">538</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a6391f9c6d48eca04803022ab073df01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6391f9c6d48eca04803022ab073df01a">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE1_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00542">542</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="abed465f8e9387dc4c034b1d71989043c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed465f8e9387dc4c034b1d71989043c">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE1_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE1_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00541">541</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae006e4c20f82ac5d2104debcd8615f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae006e4c20f82ac5d2104debcd8615f06">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE2_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00545">545</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad1fce2206d522b24623e9b742b1f2988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1fce2206d522b24623e9b742b1f2988">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE2_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE2_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00544">544</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a43f488034394a3e0c0749b96fdbdd08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f488034394a3e0c0749b96fdbdd08f">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE3_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00548">548</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aaf1f83e1cd34b94de35fbbaaa7f6cb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1f83e1cd34b94de35fbbaaa7f6cb46">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE3_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE3_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00547">547</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aaaf3b422873946314dfec6703a3a5580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf3b422873946314dfec6703a3a5580">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE4_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE4_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00551">551</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a68d301edae4fbbd1f4a7e9de1a9252b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d301edae4fbbd1f4a7e9de1a9252b1">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE4_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE4_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00550">550</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a045b009e33c6c53c43c8ff352a2fd507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045b009e33c6c53c43c8ff352a2fd507">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE5_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE5_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00554">554</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a0bb8407cbad582149d6c82588b77f100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb8407cbad582149d6c82588b77f100">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE5_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE5_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00553">553</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a73180441e4e94e67eac7d518dc8958a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73180441e4e94e67eac7d518dc8958a6">&#9670;&nbsp;</a></span>STM32_CR1_DNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CR1_DNF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n &amp; 0x0f) &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C defines. </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00475">475</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a93f15522bec0f69dad61de7b7dbb9e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f15522bec0f69dad61de7b7dbb9e18">&#9670;&nbsp;</a></span>UART1_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_AF&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00394">394</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a67ca3992a81b2ce8b95bf16396a5d08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ca3992a81b2ce8b95bf16396a5d08e">&#9670;&nbsp;</a></span>UART1_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00392">392</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a37def755123d949a1f843b002daa9408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37def755123d949a1f843b002daa9408">&#9670;&nbsp;</a></span>UART1_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 (XBee slot), UART8 (GPS) and UART1 (Companion) are configured as UART from ChibiOS board file by default. </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00390">390</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae009e78fb9bed3f572cc2ddcf7d01012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae009e78fb9bed3f572cc2ddcf7d01012">&#9670;&nbsp;</a></span>UART1_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00393">393</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a2a8241c19fc58341f2cac4db9d699c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8241c19fc58341f2cac4db9d699c3a">&#9670;&nbsp;</a></span>UART1_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00391">391</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a362880424997bf76d4e742c8c8504014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362880424997bf76d4e742c8c8504014">&#9670;&nbsp;</a></span>UART2_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_AF&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00380">380</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a5ab66f34d0a05ab9b8080edaed3ddaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab66f34d0a05ab9b8080edaed3ddaa3">&#9670;&nbsp;</a></span>UART2_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00378">378</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aeb4ce4f4e6b86ab0a18edffac8f7ae70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4ce4f4e6b86ab0a18edffac8f7ae70">&#9670;&nbsp;</a></span>UART2_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART2 (with optional flow control activated by default) </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00376">376</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="af93888595216eb71acfec667e7b5bdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93888595216eb71acfec667e7b5bdd2">&#9670;&nbsp;</a></span>UART2_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00379">379</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aa3aead4ec0461d1a46bcaec8c51b70fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3aead4ec0461d1a46bcaec8c51b70fa">&#9670;&nbsp;</a></span>UART2_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00377">377</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aa74338bcd6fb2d92e8da4797d14dea13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74338bcd6fb2d92e8da4797d14dea13">&#9670;&nbsp;</a></span>UART2_HW_FLOW_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_HW_FLOW_CONTROL&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00382">382</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a192437e223012d0a12e92c878e3c2877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192437e223012d0a12e92c878e3c2877">&#9670;&nbsp;</a></span>UART3_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_AF&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00400">400</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae2fd7d9fbe28f2e0fd5c6b3582dcd883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fd7d9fbe28f2e0fd5c6b3582dcd883">&#9670;&nbsp;</a></span>UART3_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00398">398</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a81a706c185f561248908b837ec5fd9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a706c185f561248908b837ec5fd9d2">&#9670;&nbsp;</a></span>UART3_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00396">396</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad5f76821cdd9ca9826c5b13902e7c16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f76821cdd9ca9826c5b13902e7c16a">&#9670;&nbsp;</a></span>UART3_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00399">399</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a6ff684395bd4a4c2b1cb2d3573fad289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff684395bd4a4c2b1cb2d3573fad289">&#9670;&nbsp;</a></span>UART3_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00397">397</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aed15d8f5ffe14a760d9ce36c0df98621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed15d8f5ffe14a760d9ce36c0df98621">&#9670;&nbsp;</a></span>UART4_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_GPIO_AF&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00433">433</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a304df494998391b2e2797b31aeaa32bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304df494998391b2e2797b31aeaa32bc">&#9670;&nbsp;</a></span>UART4_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00431">431</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a549d4d49d1b0093e0e56bb63cb6f9729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549d4d49d1b0093e0e56bb63cb6f9729">&#9670;&nbsp;</a></span>UART4_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00432">432</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a37b90735817fa4a1171bc23bb538eb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b90735817fa4a1171bc23bb538eb67">&#9670;&nbsp;</a></span>UART7_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART7_GPIO_AF&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00427">427</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac137564deb27ce767311c87e0a0daddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac137564deb27ce767311c87e0a0daddd">&#9670;&nbsp;</a></span>UART7_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART7_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00425">425</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a2a036c8908b4ead0f335ab1b9ff946a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a036c8908b4ead0f335ab1b9ff946a5">&#9670;&nbsp;</a></span>UART7_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART7_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00426">426</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad98f4e2cea6dda6a42bd485b87814709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98f4e2cea6dda6a42bd485b87814709">&#9670;&nbsp;</a></span>UART8_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_AF&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00406">406</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a0347be15f136fd48ab8192fa101109db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0347be15f136fd48ab8192fa101109db">&#9670;&nbsp;</a></span>UART8_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00404">404</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ad0f53ac973c6b2ae484f979236b24a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f53ac973c6b2ae484f979236b24a18">&#9670;&nbsp;</a></span>UART8_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00402">402</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="afe9c0c4cb75f1c36995b5d548b23e6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe9c0c4cb75f1c36995b5d548b23e6cf">&#9670;&nbsp;</a></span>UART8_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00405">405</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="adaa9756d35caf4f05302140e2a98e0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa9756d35caf4f05302140e2a98e0d3">&#9670;&nbsp;</a></span>UART8_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00403">403</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a51010b913733e15b47c9ec508b8a22d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51010b913733e15b47c9ec508b8a22d6">&#9670;&nbsp;</a></span>USE_ADC_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_ADC_7&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00185">185</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a3f7278cf218a92fa0a1514dea823cd9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7278cf218a92fa0a1514dea823cd9d">&#9670;&nbsp;</a></span>USE_BARO_BOARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_BARO_BOARD&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baro. </p>
<p>Apparently needed for backwards compatibility with the ancient onboard baro boards </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00563">563</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae7a2417096c8215257d073da4d6d4c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a2417096c8215257d073da4d6d4c5f">&#9670;&nbsp;</a></span>USE_LED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00026">26</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a14968d73aee030658455890a5d05af4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14968d73aee030658455890a5d05af4a">&#9670;&nbsp;</a></span>USE_LED_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_10&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00107">107</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9b8cecba72f570c36985133671eb04e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8cecba72f570c36985133671eb04e5">&#9670;&nbsp;</a></span>USE_LED_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_11&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00116">116</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ab3333e10925b126944b60c71cb8a5ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3333e10925b126944b60c71cb8a5ac2">&#9670;&nbsp;</a></span>USE_LED_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_12&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00125">125</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aad615ff6a6f5e1f55769b625fd8ec8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad615ff6a6f5e1f55769b625fd8ec8bf">&#9670;&nbsp;</a></span>USE_LED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00035">35</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a4da08b59c725550efa312cf16ecdd77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da08b59c725550efa312cf16ecdd77c">&#9670;&nbsp;</a></span>USE_LED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00044">44</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae74a702840b15e71530a2716b1ef497c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74a702840b15e71530a2716b1ef497c">&#9670;&nbsp;</a></span>USE_LED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00053">53</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="aa8b07cb021b87d0c5868a3cb2851510e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8b07cb021b87d0c5868a3cb2851510e">&#9670;&nbsp;</a></span>USE_LED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_5&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00062">62</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a01d0c0f27c401bfd2e594261669a4b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d0c0f27c401bfd2e594261669a4b50">&#9670;&nbsp;</a></span>USE_LED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_6&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00071">71</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a945f3794deb54dff239a60a2c91750a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945f3794deb54dff239a60a2c91750a5">&#9670;&nbsp;</a></span>USE_LED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_7&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00080">80</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ab0e22e54cc214f3b5976b5a63d12096c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0e22e54cc214f3b5976b5a63d12096c">&#9670;&nbsp;</a></span>USE_LED_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_8&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00089">89</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="adb3a5575c74dc0deed2c7989b1525a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3a5575c74dc0deed2c7989b1525a46">&#9670;&nbsp;</a></span>USE_LED_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_9&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00098">98</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a2d88f89a3faca98ba7076e8d2af2bd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d88f89a3faca98ba7076e8d2af2bd95">&#9670;&nbsp;</a></span>USE_PWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00214">214</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a9e51c24a0d742a25ba8d5e92b6d88d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e51c24a0d742a25ba8d5e92b6d88d65">&#9670;&nbsp;</a></span>USE_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00229">229</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a3b04e14d6ed72ccdfab217fa4ca9a737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b04e14d6ed72ccdfab217fa4ca9a737">&#9670;&nbsp;</a></span>USE_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00244">244</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ae6eef5f45ba39c8c7c0b65487b2bc35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6eef5f45ba39c8c7c0b65487b2bc35a">&#9670;&nbsp;</a></span>USE_PWM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00259">259</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a8899afdbd830cb0b81968fc660291934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8899afdbd830cb0b81968fc660291934">&#9670;&nbsp;</a></span>USE_PWM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00274">274</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a402c216e512bc4a39616400af32b7c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402c216e512bc4a39616400af32b7c7f">&#9670;&nbsp;</a></span>USE_PWM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM5&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00289">289</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a460087c9ad1cc47d89c51536be5d9a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a460087c9ad1cc47d89c51536be5d9a72">&#9670;&nbsp;</a></span>USE_PWM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM6&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00304">304</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="adec2bddc974c17463569c4ed49ae3fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec2bddc974c17463569c4ed49ae3fba">&#9670;&nbsp;</a></span>USE_UART4_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_UART4_RX&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00429">429</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a47ab6305ed389bd1c4d814f9d330404d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ab6305ed389bd1c4d814f9d330404d">&#9670;&nbsp;</a></span>USE_UART4_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_UART4_TX&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00430">430</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a526d35c486f9bbecc076fb390660ba3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526d35c486f9bbecc076fb390660ba3c">&#9670;&nbsp;</a></span>USE_UART7_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_UART7_RX&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SBUS / Spektrum port. </p>
<p>Recommended config:</p>
<p>primary SBUS port is UART7, a.k.a. RC2 on Chimera board secondary port (in dual driver) is UART4, a.k.a. RC1 on Chimera board</p>
<p>primary Spektrum port is UART4, a.k.a. RC1 on Chimera board secondary port is UART7, a.k.a. RC2 on Chimera board </p>

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00421">421</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="adb7fac035d0574d7c19ed7a57d6100c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7fac035d0574d7c19ed7a57d6100c1">&#9670;&nbsp;</a></span>USE_UART7_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_UART7_TX&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00423">423</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="ac03d872fb273de39fa9ebbf6d702a668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac03d872fb273de39fa9ebbf6d702a668">&#9670;&nbsp;</a></span>VBAT_R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VBAT_R1&#160;&#160;&#160;3300.0f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00204">204</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
<a id="a563096bba11519983f91f64d70b14e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563096bba11519983f91f64d70b14e47">&#9670;&nbsp;</a></span>VBAT_R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VBAT_R2&#160;&#160;&#160;22000.0f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="chimera_8h_source.html#l00205">205</a> of file <a class="el" href="chimera_8h_source.html">chimera.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="achimera_8h_html_a9269d87611ab19d0f7d73b3938291841"><div class="ttname"><a href="chimera_8h.html#a9269d87611ab19d0f7d73b3938291841">PWM_SERVO_0_ACTIVE</a></div><div class="ttdeci">#define PWM_SERVO_0_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00223">chimera.h:223</a></div></div>
<div class="ttc" id="achimera_8h_html_a230d2286ce6ac184baf766ab01b0f001"><div class="ttname"><a href="chimera_8h.html#a230d2286ce6ac184baf766ab01b0f001">I2C_FAST_400KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</a></div><div class="ttdeci">#define I2C_FAST_400KHZ_DNF0_100NS_PCLK54MHZ_TIMINGR</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00477">chimera.h:477</a></div></div>
<div class="ttc" id="achibios_2modules_2actuators_2actuators__pwm__arch_8h_html_a4e9a5ee2811aab2cc7274715310d640d"><div class="ttname"><a href="chibios_2modules_2actuators_2actuators__pwm__arch_8h.html#a4e9a5ee2811aab2cc7274715310d640d">TIM4_SERVO_HZ</a></div><div class="ttdeci">#define TIM4_SERVO_HZ</div><div class="ttdef"><b>Definition:</b> <a href="chibios_2modules_2actuators_2actuators__pwm__arch_8h_source.html#l00066">actuators_pwm_arch.h:66</a></div></div>
<div class="ttc" id="achimera_8h_html_ae8a65ecd5c07d96bf544414861bfa117"><div class="ttname"><a href="chimera_8h.html#ae8a65ecd5c07d96bf544414861bfa117">PWM_SERVO_3_ACTIVE</a></div><div class="ttdeci">#define PWM_SERVO_3_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00268">chimera.h:268</a></div></div>
<div class="ttc" id="achimera_8h_html_a94fe34227addf0a04d7abb2a0b72e3a1"><div class="ttname"><a href="chimera_8h.html#a94fe34227addf0a04d7abb2a0b72e3a1">PWM_SERVO_2_ACTIVE</a></div><div class="ttdeci">#define PWM_SERVO_2_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00253">chimera.h:253</a></div></div>
<div class="ttc" id="achimera_8h_html_ab0c52e329e0eb78fa717e065a747ecb1"><div class="ttname"><a href="chimera_8h.html#ab0c52e329e0eb78fa717e065a747ecb1">PWM_SERVO_4_ACTIVE</a></div><div class="ttdeci">#define PWM_SERVO_4_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00283">chimera.h:283</a></div></div>
<div class="ttc" id="achimera_8h_html_a82483cced28435841c8f3c89ec211f24"><div class="ttname"><a href="chimera_8h.html#a82483cced28435841c8f3c89ec211f24">PWM_SERVO_5_ACTIVE</a></div><div class="ttdeci">#define PWM_SERVO_5_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00298">chimera.h:298</a></div></div>
<div class="ttc" id="achimera_8h_html_a4a4f37b39148ba541e2ada6d62a2e70b"><div class="ttname"><a href="chimera_8h.html#a4a4f37b39148ba541e2ada6d62a2e70b">PWM_SERVO_6_ACTIVE</a></div><div class="ttdeci">#define PWM_SERVO_6_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00313">chimera.h:313</a></div></div>
<div class="ttc" id="achimera_8h_html_a73180441e4e94e67eac7d518dc8958a6"><div class="ttname"><a href="chimera_8h.html#a73180441e4e94e67eac7d518dc8958a6">STM32_CR1_DNF</a></div><div class="ttdeci">#define STM32_CR1_DNF(n)</div><div class="ttdoc">I2C defines.</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00475">chimera.h:475</a></div></div>
<div class="ttc" id="achibios_2modules_2actuators_2actuators__pwm__arch_8h_html_a259ce095e835ac75adb9a9981eb1b711"><div class="ttname"><a href="chibios_2modules_2actuators_2actuators__pwm__arch_8h.html#a259ce095e835ac75adb9a9981eb1b711">TIM3_SERVO_HZ</a></div><div class="ttdeci">#define TIM3_SERVO_HZ</div><div class="ttdef"><b>Definition:</b> <a href="chibios_2modules_2actuators_2actuators__pwm__arch_8h_source.html#l00063">actuators_pwm_arch.h:63</a></div></div>
<div class="ttc" id="achimera_8h_html_af21d2752a26f46b93ada6608df87ceb5"><div class="ttname"><a href="chimera_8h.html#af21d2752a26f46b93ada6608df87ceb5">PWM_SERVO_7_ACTIVE</a></div><div class="ttdeci">#define PWM_SERVO_7_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00330">chimera.h:330</a></div></div>
<div class="ttc" id="achimera_8h_html_a9200a508e21c53e93db39e703dcc274f"><div class="ttname"><a href="chimera_8h.html#a9200a508e21c53e93db39e703dcc274f">PWM_SERVO_1_ACTIVE</a></div><div class="ttdeci">#define PWM_SERVO_1_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="chimera_8h_source.html#l00238">chimera.h:238</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_e030268cd18297cf6282390f76bfcf7f.html">boards</a></li><li class="navelem"><a class="el" href="dir_130c85d5eb72b973f996af41d7a72ae6.html">chimera</a></li><li class="navelem"><a class="el" href="dir_1fd2f13934d0022eb60b6af9032fe9c6.html">chibios</a></li><li class="navelem"><a class="el" href="dir_2d35d2d623da4a8b343296d476467f83.html">v1.0</a></li><li class="navelem"><a class="el" href="chimera_8h.html">chimera.h</a></li>
    <li class="footer">Generated on Sat Mar 26 2022 09:18:16 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
