vendor_name = ModelSim
source_file = 1, C:/Users/thoma/Documents/RegBank/RegBank.v
source_file = 1, C:/Users/thoma/Documents/RegBank/ULA.v
source_file = 1, C:/Users/thoma/Documents/RegBank/Display.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_divide_s0p.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/abs_divider_nbg.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/alt_u_div_c7f.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/add_sub_7pc.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/add_sub_8pc.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_abs_2v9.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_abs_l0a.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_divide_voo.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_divide_cqo.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/abs_divider_4dg.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/alt_u_div_6af.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_abs_f0a.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_divide_p0p.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/abs_divider_kbg.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/alt_u_div_67f.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_abs_5v9.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_divide_soo.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_divide_cvo.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/abs_divider_7ag.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/alt_u_div_c4f.tdf
source_file = 1, C:/Users/thoma/Documents/RegBank/db/lpm_divide_fno.tdf
design_name = ULA
instance = comp, \HEX7[6]~output , HEX7[6]~output, ULA, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, ULA, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, ULA, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, ULA, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, ULA, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, ULA, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, ULA, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, ULA, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, ULA, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, ULA, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, ULA, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, ULA, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, ULA, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, ULA, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, ULA, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, ULA, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, ULA, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, ULA, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, ULA, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, ULA, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, ULA, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, ULA, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, ULA, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, ULA, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, ULA, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, ULA, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, ULA, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, ULA, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, ULA, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, ULA, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, ULA, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, ULA, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, ULA, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, ULA, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, ULA, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, ULA, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, ULA, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, ULA, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, ULA, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, ULA, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, ULA, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, ULA, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, ULA, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, ULA, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, ULA, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, ULA, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, ULA, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, ULA, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, ULA, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, ULA, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, ULA, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, ULA, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, ULA, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, ULA, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, ULA, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, ULA, 1
instance = comp, \KEY3~input , KEY3~input, ULA, 1
instance = comp, \KEY0~input , KEY0~input, ULA, 1
instance = comp, \clk~input , clk~input, ULA, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, ULA, 1
instance = comp, \ir[10]~input , ir[10]~input, ULA, 1
instance = comp, \Er1[1]~feeder , Er1[1]~feeder, ULA, 1
instance = comp, \displayr2|always0~0 , displayr2|always0~0, ULA, 1
instance = comp, \Er1[1] , Er1[1], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[5]~feeder , brancoRegistrador|regfile_rtl_0_bypass[5]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[5] , brancoRegistrador|regfile_rtl_0_bypass[5], ULA, 1
instance = comp, \ir[13]~input , ir[13]~input, ULA, 1
instance = comp, \ir[12]~input , ir[12]~input, ULA, 1
instance = comp, \ir[15]~input , ir[15]~input, ULA, 1
instance = comp, \ir[14]~input , ir[14]~input, ULA, 1
instance = comp, \WideOr0~0 , WideOr0~0, ULA, 1
instance = comp, \Er2[0] , Er2[0], ULA, 1
instance = comp, \ir[7]~input , ir[7]~input, ULA, 1
instance = comp, \Er2~3 , Er2~3, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[8]~feeder , brancoRegistrador|regfile_rtl_0_bypass[8]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[8] , brancoRegistrador|regfile_rtl_0_bypass[8], ULA, 1
instance = comp, \ir[6]~input , ir[6]~input, ULA, 1
instance = comp, \Er2[1] , Er2[1], ULA, 1
instance = comp, \Er2~2 , Er2~2, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[6] , brancoRegistrador|regfile_rtl_0_bypass[6], ULA, 1
instance = comp, \ir[11]~input , ir[11]~input, ULA, 1
instance = comp, \Er1[0]~feeder , Er1[0]~feeder, ULA, 1
instance = comp, \Er1[0] , Er1[0], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[7]~feeder , brancoRegistrador|regfile_rtl_0_bypass[7]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[7] , brancoRegistrador|regfile_rtl_0_bypass[7], ULA, 1
instance = comp, \brancoRegistrador|regfile~1 , brancoRegistrador|regfile~1, ULA, 1
instance = comp, \ir[9]~input , ir[9]~input, ULA, 1
instance = comp, \Er1[2]~feeder , Er1[2]~feeder, ULA, 1
instance = comp, \Er1[2] , Er1[2], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[3]~feeder , brancoRegistrador|regfile_rtl_0_bypass[3]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[3] , brancoRegistrador|regfile_rtl_0_bypass[3], ULA, 1
instance = comp, \ir[5]~input , ir[5]~input, ULA, 1
instance = comp, \Er2[2] , Er2[2], ULA, 1
instance = comp, \Er2~1 , Er2~1, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[4]~feeder , brancoRegistrador|regfile_rtl_0_bypass[4]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[4] , brancoRegistrador|regfile_rtl_0_bypass[4], ULA, 1
instance = comp, \ir[4]~input , ir[4]~input, ULA, 1
instance = comp, \Er2[3] , Er2[3], ULA, 1
instance = comp, \Er2~0 , Er2~0, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[2] , brancoRegistrador|regfile_rtl_0_bypass[2], ULA, 1
instance = comp, \ir[8]~input , ir[8]~input, ULA, 1
instance = comp, \Er1[3]~feeder , Er1[3]~feeder, ULA, 1
instance = comp, \Er1[3] , Er1[3], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[1]~feeder , brancoRegistrador|regfile_rtl_0_bypass[1]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[1] , brancoRegistrador|regfile_rtl_0_bypass[1], ULA, 1
instance = comp, \brancoRegistrador|regfile~0 , brancoRegistrador|regfile~0, ULA, 1
instance = comp, \wr~0 , wr~0, ULA, 1
instance = comp, \imediato[0] , imediato[0], ULA, 1
instance = comp, \imediato~0 , imediato~0, ULA, 1
instance = comp, \Equal0~0 , Equal0~0, ULA, 1
instance = comp, \ir[0]~input , ir[0]~input, ULA, 1
instance = comp, \Er3[3] , Er3[3], ULA, 1
instance = comp, \Er3~0 , Er3~0, ULA, 1
instance = comp, \ir[1]~input , ir[1]~input, ULA, 1
instance = comp, \Er3[2] , Er3[2], ULA, 1
instance = comp, \Er3~1 , Er3~1, ULA, 1
instance = comp, \ir[2]~input , ir[2]~input, ULA, 1
instance = comp, \Er3[1] , Er3[1], ULA, 1
instance = comp, \Er3~2 , Er3~2, ULA, 1
instance = comp, \ir[3]~input , ir[3]~input, ULA, 1
instance = comp, \Er3[0] , Er3[0], ULA, 1
instance = comp, \Er3~3 , Er3~3, ULA, 1
instance = comp, \imediato[2] , imediato[2], ULA, 1
instance = comp, \imediato~2 , imediato~2, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[10] , brancoRegistrador|regfile_rtl_1_bypass[10], ULA, 1
instance = comp, \result[14]~9 , result[14]~9, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[11]~feeder , brancoRegistrador|regfile_rtl_1_bypass[11]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[11] , brancoRegistrador|regfile_rtl_1_bypass[11], ULA, 1
instance = comp, \imediato[1] , imediato[1], ULA, 1
instance = comp, \imediato~1 , imediato~1, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[8] , brancoRegistrador|regfile_rtl_1_bypass[8], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[5]~feeder , brancoRegistrador|regfile_rtl_1_bypass[5]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[5] , brancoRegistrador|regfile_rtl_1_bypass[5], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[6] , brancoRegistrador|regfile_rtl_1_bypass[6], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[7]~feeder , brancoRegistrador|regfile_rtl_1_bypass[7]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[7] , brancoRegistrador|regfile_rtl_1_bypass[7], ULA, 1
instance = comp, \brancoRegistrador|regfile~3 , brancoRegistrador|regfile~3, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[1]~feeder , brancoRegistrador|regfile_rtl_1_bypass[1]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[1] , brancoRegistrador|regfile_rtl_1_bypass[1], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[3] , brancoRegistrador|regfile_rtl_1_bypass[3], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[2] , brancoRegistrador|regfile_rtl_1_bypass[2], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[4]~feeder , brancoRegistrador|regfile_rtl_1_bypass[4]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[4] , brancoRegistrador|regfile_rtl_1_bypass[4], ULA, 1
instance = comp, \brancoRegistrador|regfile~2 , brancoRegistrador|regfile~2, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[0] , brancoRegistrador|regfile_rtl_1_bypass[0], ULA, 1
instance = comp, \brancoRegistrador|regfile~12 , brancoRegistrador|regfile~12, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1|auto_generated|ram_block1a0 , brancoRegistrador|regfile_rtl_1|auto_generated|ram_block1a0, ULA, 1
instance = comp, \result~23 , result~23, ULA, 1
instance = comp, \brancoRegistrador|regfile~6 , brancoRegistrador|regfile~6, ULA, 1
instance = comp, \brancoRegistrador|regfile~7 , brancoRegistrador|regfile~7, ULA, 1
instance = comp, \brancoRegistrador|regfile~8 , brancoRegistrador|regfile~8, ULA, 1
instance = comp, \brancoRegistrador|regfile~9 , brancoRegistrador|regfile~9, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[9] , brancoRegistrador|regfile_rtl_1_bypass[9], ULA, 1
instance = comp, \brancoRegistrador|regfile~10 , brancoRegistrador|regfile~10, ULA, 1
instance = comp, \brancoRegistrador|regfile~11 , brancoRegistrador|regfile~11, ULA, 1
instance = comp, \imediato[3] , imediato[3], ULA, 1
instance = comp, \imediato~3 , imediato~3, ULA, 1
instance = comp, \Add2~0 , Add2~0, ULA, 1
instance = comp, \Add2~2 , Add2~2, ULA, 1
instance = comp, \Add2~4 , Add2~4, ULA, 1
instance = comp, \result[14]~18 , result[14]~18, ULA, 1
instance = comp, \result[14]~19 , result[14]~19, ULA, 1
instance = comp, \Add3~0 , Add3~0, ULA, 1
instance = comp, \Add3~2 , Add3~2, ULA, 1
instance = comp, \Add3~4 , Add3~4, ULA, 1
instance = comp, \result[14]~10 , result[14]~10, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0|auto_generated|ram_block1a0 , brancoRegistrador|regfile_rtl_0|auto_generated|ram_block1a0, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[0]~feeder , brancoRegistrador|regfile_rtl_0_bypass[0]~feeder, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[0] , brancoRegistrador|regfile_rtl_0_bypass[0], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[11] , brancoRegistrador|regfile_rtl_0_bypass[11], ULA, 1
instance = comp, \numr2[2]~5 , numr2[2]~5, ULA, 1
instance = comp, \numr2[2]~1 , numr2[2]~1, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[10] , brancoRegistrador|regfile_rtl_0_bypass[10], ULA, 1
instance = comp, \numr2[1]~6 , numr2[1]~6, ULA, 1
instance = comp, \numr2[1]~2 , numr2[1]~2, ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[9] , brancoRegistrador|regfile_rtl_0_bypass[9], ULA, 1
instance = comp, \numr2[0]~7 , numr2[0]~7, ULA, 1
instance = comp, \numr2[0]~3 , numr2[0]~3, ULA, 1
instance = comp, \Add0~0 , Add0~0, ULA, 1
instance = comp, \Add0~2 , Add0~2, ULA, 1
instance = comp, \Add0~4 , Add0~4, ULA, 1
instance = comp, \result[14]~15 , result[14]~15, ULA, 1
instance = comp, \result[14]~14 , result[14]~14, ULA, 1
instance = comp, \result~24 , result~24, ULA, 1
instance = comp, \result~25 , result~25, ULA, 1
instance = comp, \result~26 , result~26, ULA, 1
instance = comp, \result~27 , result~27, ULA, 1
instance = comp, \Add1~0 , Add1~0, ULA, 1
instance = comp, \Add1~2 , Add1~2, ULA, 1
instance = comp, \Add1~4 , Add1~4, ULA, 1
instance = comp, \result~28 , result~28, ULA, 1
instance = comp, \result~29 , result~29, ULA, 1
instance = comp, \result~30 , result~30, ULA, 1
instance = comp, \result~31 , result~31, ULA, 1
instance = comp, \result[13] , result[13], ULA, 1
instance = comp, \result~8 , result~8, ULA, 1
instance = comp, \result~11 , result~11, ULA, 1
instance = comp, \result~12 , result~12, ULA, 1
instance = comp, \result~13 , result~13, ULA, 1
instance = comp, \result~16 , result~16, ULA, 1
instance = comp, \result~17 , result~17, ULA, 1
instance = comp, \result~20 , result~20, ULA, 1
instance = comp, \result~21 , result~21, ULA, 1
instance = comp, \result~22 , result~22, ULA, 1
instance = comp, \result[14] , result[14], ULA, 1
instance = comp, \result~5 , result~5, ULA, 1
instance = comp, \brancoRegistrador|regfile~4 , brancoRegistrador|regfile~4, ULA, 1
instance = comp, \brancoRegistrador|regfile~5 , brancoRegistrador|regfile~5, ULA, 1
instance = comp, \Add2~6 , Add2~6, ULA, 1
instance = comp, \Add3~6 , Add3~6, ULA, 1
instance = comp, \Add1~6 , Add1~6, ULA, 1
instance = comp, \result~32 , result~32, ULA, 1
instance = comp, \result~33 , result~33, ULA, 1
instance = comp, \result~34 , result~34, ULA, 1
instance = comp, \result~35 , result~35, ULA, 1
instance = comp, \Add0~6 , Add0~6, ULA, 1
instance = comp, \result~36 , result~36, ULA, 1
instance = comp, \result~37 , result~37, ULA, 1
instance = comp, \result~38 , result~38, ULA, 1
instance = comp, \result~39 , result~39, ULA, 1
instance = comp, \result[12] , result[12], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_1_bypass[12] , brancoRegistrador|regfile_rtl_1_bypass[12], ULA, 1
instance = comp, \result~3 , result~3, ULA, 1
instance = comp, \result~4 , result~4, ULA, 1
instance = comp, \result~6 , result~6, ULA, 1
instance = comp, \Mux5~6 , Mux5~6, ULA, 1
instance = comp, \Mux5~7 , Mux5~7, ULA, 1
instance = comp, \Mux5~3 , Mux5~3, ULA, 1
instance = comp, \Mux5~4 , Mux5~4, ULA, 1
instance = comp, \Mux5~8 , Mux5~8, ULA, 1
instance = comp, \Mux5~0 , Mux5~0, ULA, 1
instance = comp, \Mux5~1 , Mux5~1, ULA, 1
instance = comp, \Mux5~2 , Mux5~2, ULA, 1
instance = comp, \Mux5~5 , Mux5~5, ULA, 1
instance = comp, \Mux5~9 , Mux5~9, ULA, 1
instance = comp, \result~7 , result~7, ULA, 1
instance = comp, \result[15] , result[15], ULA, 1
instance = comp, \brancoRegistrador|regfile_rtl_0_bypass[12] , brancoRegistrador|regfile_rtl_0_bypass[12], ULA, 1
instance = comp, \numr2[3]~4 , numr2[3]~4, ULA, 1
instance = comp, \numr2[3]~0 , numr2[3]~0, ULA, 1
instance = comp, \numr2[3]~feeder , numr2[3]~feeder, ULA, 1
instance = comp, \numr2[3] , numr2[3], ULA, 1
instance = comp, \numr2[2]~feeder , numr2[2]~feeder, ULA, 1
instance = comp, \numr2[2] , numr2[2], ULA, 1
instance = comp, \numr2[1]~feeder , numr2[1]~feeder, ULA, 1
instance = comp, \numr2[1] , numr2[1], ULA, 1
instance = comp, \displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 , displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1, ULA, 1
instance = comp, \displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3 , displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3, ULA, 1
instance = comp, \displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 , displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5, ULA, 1
instance = comp, \displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 , displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7, ULA, 1
instance = comp, \displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9 , displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9, ULA, 1
instance = comp, \displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 , displayr2|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10, ULA, 1
instance = comp, \displayr2|saida2[5]~2 , displayr2|saida2[5]~2, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 , displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 , displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 , displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6 , displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9 , displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 , displayr2|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|StageOut[98]~0 , displayr2|Mod0|auto_generated|divider|divider|StageOut[98]~0, ULA, 1
instance = comp, \displayr2|Equal10~2 , displayr2|Equal10~2, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|StageOut[99]~2 , displayr2|Mod0|auto_generated|divider|divider|StageOut[99]~2, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|StageOut[100]~1 , displayr2|Mod0|auto_generated|divider|divider|StageOut[100]~1, ULA, 1
instance = comp, \displayr2|saida1[0]~2 , displayr2|saida1[0]~2, ULA, 1
instance = comp, \numr2[0]~feeder , numr2[0]~feeder, ULA, 1
instance = comp, \numr2[0] , numr2[0], ULA, 1
instance = comp, \displayr2|Equal11~0 , displayr2|Equal11~0, ULA, 1
instance = comp, \displayr2|saida1[0]~3 , displayr2|saida1[0]~3, ULA, 1
instance = comp, \displayr2|Equal15~2 , displayr2|Equal15~2, ULA, 1
instance = comp, \displayr2|Mod0|auto_generated|divider|divider|StageOut[97]~3 , displayr2|Mod0|auto_generated|divider|divider|StageOut[97]~3, ULA, 1
instance = comp, \displayr2|saida1[3]~4 , displayr2|saida1[3]~4, ULA, 1
instance = comp, \displayr2|Equal10~3 , displayr2|Equal10~3, ULA, 1
instance = comp, \displayr2|saida1[6]~5 , displayr2|saida1[6]~5, ULA, 1
instance = comp, \displayr2|Equal12~4 , displayr2|Equal12~4, ULA, 1
instance = comp, \displayr2|saida1[5]~6 , displayr2|saida1[5]~6, ULA, 1
instance = comp, \displayr2|Equal18~0 , displayr2|Equal18~0, ULA, 1
instance = comp, \displayr2|WideOr9~0 , displayr2|WideOr9~0, ULA, 1
instance = comp, \displayr2|saida1[4]~12 , displayr2|saida1[4]~12, ULA, 1
instance = comp, \displayr2|saida1[3]~7 , displayr2|saida1[3]~7, ULA, 1
instance = comp, \displayr2|saida1[3]~8 , displayr2|saida1[3]~8, ULA, 1
instance = comp, \displayr2|saida1[2]~9 , displayr2|saida1[2]~9, ULA, 1
instance = comp, \displayr2|Equal16~0 , displayr2|Equal16~0, ULA, 1
instance = comp, \displayr2|saida1[1]~10 , displayr2|saida1[1]~10, ULA, 1
instance = comp, \displayr2|saida1[0]~11 , displayr2|saida1[0]~11, ULA, 1
instance = comp, \numr3[3] , numr3[3], ULA, 1
instance = comp, \numr3[2] , numr3[2], ULA, 1
instance = comp, \numr3[1] , numr3[1], ULA, 1
instance = comp, \displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 , displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1, ULA, 1
instance = comp, \displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3 , displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3, ULA, 1
instance = comp, \displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 , displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5, ULA, 1
instance = comp, \displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 , displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7, ULA, 1
instance = comp, \displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9 , displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9, ULA, 1
instance = comp, \displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 , displayr3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10, ULA, 1
instance = comp, \displayr3|saida2[5]~2 , displayr3|saida2[5]~2, ULA, 1
instance = comp, \numr3[0] , numr3[0], ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 , displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 , displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 , displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6 , displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9 , displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10 , displayr3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|StageOut[99]~2 , displayr3|Mod0|auto_generated|divider|divider|StageOut[99]~2, ULA, 1
instance = comp, \displayr3|Equal10~3 , displayr3|Equal10~3, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|StageOut[97]~3 , displayr3|Mod0|auto_generated|divider|divider|StageOut[97]~3, ULA, 1
instance = comp, \displayr3|Equal11~0 , displayr3|Equal11~0, ULA, 1
instance = comp, \displayr3|Equal15~2 , displayr3|Equal15~2, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|StageOut[100]~1 , displayr3|Mod0|auto_generated|divider|divider|StageOut[100]~1, ULA, 1
instance = comp, \displayr3|Mod0|auto_generated|divider|divider|StageOut[98]~0 , displayr3|Mod0|auto_generated|divider|divider|StageOut[98]~0, ULA, 1
instance = comp, \displayr3|Equal10~2 , displayr3|Equal10~2, ULA, 1
instance = comp, \displayr3|saida1[0]~2 , displayr3|saida1[0]~2, ULA, 1
instance = comp, \displayr3|saida1[0]~3 , displayr3|saida1[0]~3, ULA, 1
instance = comp, \displayr3|saida1[3]~4 , displayr3|saida1[3]~4, ULA, 1
instance = comp, \displayr3|saida1[6]~5 , displayr3|saida1[6]~5, ULA, 1
instance = comp, \displayr3|Equal12~4 , displayr3|Equal12~4, ULA, 1
instance = comp, \displayr3|saida1[5]~6 , displayr3|saida1[5]~6, ULA, 1
instance = comp, \displayr3|Equal18~0 , displayr3|Equal18~0, ULA, 1
instance = comp, \displayr3|WideOr9 , displayr3|WideOr9, ULA, 1
instance = comp, \displayr3|saida1[4]~12 , displayr3|saida1[4]~12, ULA, 1
instance = comp, \displayr3|saida1[3]~7 , displayr3|saida1[3]~7, ULA, 1
instance = comp, \displayr3|saida1[3]~8 , displayr3|saida1[3]~8, ULA, 1
instance = comp, \displayr3|saida1[2]~9 , displayr3|saida1[2]~9, ULA, 1
instance = comp, \displayr3|Equal16~0 , displayr3|Equal16~0, ULA, 1
instance = comp, \displayr3|saida1[1]~10 , displayr3|saida1[1]~10, ULA, 1
instance = comp, \displayr3|saida1[0]~11 , displayr3|saida1[0]~11, ULA, 1
instance = comp, \result~1 , result~1, ULA, 1
instance = comp, \Add1~8 , Add1~8, ULA, 1
instance = comp, \Add3~8 , Add3~8, ULA, 1
instance = comp, \result~0 , result~0, ULA, 1
instance = comp, \result~2 , result~2, ULA, 1
instance = comp, \result[0] , result[0], ULA, 1
instance = comp, \displaysoma|saida4[6]~0 , displaysoma|saida4[6]~0, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~0 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~0, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~3 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~3, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~4 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~4, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|StageOut[202]~0 , displaysoma|Mod0|auto_generated|divider|divider|StageOut[202]~0, ULA, 1
instance = comp, \Add0~8 , Add0~8, ULA, 1
instance = comp, \Add2~8 , Add2~8, ULA, 1
instance = comp, \result~40 , result~40, ULA, 1
instance = comp, \result~41 , result~41, ULA, 1
instance = comp, \result~42 , result~42, ULA, 1
instance = comp, \result[11] , result[11], ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~10 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~10, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~14 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~14, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~16 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~16, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~18 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~18, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~20 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~20, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~22 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~22, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|my_abs_num|_~0 , displaysoma|Div1|auto_generated|divider|my_abs_num|_~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|_~1 , displaysoma|Mod1|auto_generated|divider|my_abs_num|_~1, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~6 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~6, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|StageOut[193]~1 , displaysoma|Mod0|auto_generated|divider|divider|StageOut[193]~1, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~8 , displaysoma|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~8, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|StageOut[194]~2 , displaysoma|Mod0|auto_generated|divider|divider|StageOut[194]~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[2]~0 , displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[2]~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|_~0 , displaysoma|Mod1|auto_generated|divider|my_abs_num|_~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|_~2 , displaysoma|Mod1|auto_generated|divider|my_abs_num|_~2, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~0 , displaysoma|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|_~4 , displaysoma|Mod1|auto_generated|divider|my_abs_num|_~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|_~3 , displaysoma|Mod1|auto_generated|divider|my_abs_num|_~3, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[8]~1 , displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[8]~1, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[9]~3 , displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[9]~3, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[9]~2 , displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[9]~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[8]~4 , displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[8]~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~1 , displaysoma|Mod1|auto_generated|divider|my_abs_num|cs1a[7]~1, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[6]~5 , displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[6]~5, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , displaysoma|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[60]~79 , displaysoma|Div1|auto_generated|divider|divider|StageOut[60]~79, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[60]~78 , displaysoma|Div1|auto_generated|divider|divider|StageOut[60]~78, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[59]~80 , displaysoma|Div1|auto_generated|divider|divider|StageOut[59]~80, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[59]~81 , displaysoma|Div1|auto_generated|divider|divider|StageOut[59]~81, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[58]~82 , displaysoma|Div1|auto_generated|divider|divider|StageOut[58]~82, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[58]~83 , displaysoma|Div1|auto_generated|divider|divider|StageOut[58]~83, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[57]~114 , displaysoma|Div1|auto_generated|divider|divider|StageOut[57]~114, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[57]~84 , displaysoma|Div1|auto_generated|divider|divider|StageOut[57]~84, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[56]~86 , displaysoma|Div1|auto_generated|divider|divider|StageOut[56]~86, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[56]~85 , displaysoma|Div1|auto_generated|divider|divider|StageOut[56]~85, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~2 , displaysoma|Mod1|auto_generated|divider|my_abs_num|cs1a[5]~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[55]~87 , displaysoma|Div1|auto_generated|divider|divider|StageOut[55]~87, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[55]~88 , displaysoma|Div1|auto_generated|divider|divider|StageOut[55]~88, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10 , displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[69]~134 , displaysoma|Div1|auto_generated|divider|divider|StageOut[69]~134, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[70]~89 , displaysoma|Div1|auto_generated|divider|divider|StageOut[70]~89, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[70]~133 , displaysoma|Div1|auto_generated|divider|divider|StageOut[70]~133, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[69]~90 , displaysoma|Div1|auto_generated|divider|divider|StageOut[69]~90, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[68]~135 , displaysoma|Div1|auto_generated|divider|divider|StageOut[68]~135, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[68]~91 , displaysoma|Div1|auto_generated|divider|divider|StageOut[68]~91, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[67]~92 , displaysoma|Div1|auto_generated|divider|divider|StageOut[67]~92, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[67]~115 , displaysoma|Div1|auto_generated|divider|divider|StageOut[67]~115, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[66]~93 , displaysoma|Div1|auto_generated|divider|divider|StageOut[66]~93, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[66]~136 , displaysoma|Div1|auto_generated|divider|divider|StageOut[66]~136, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[65]~95 , displaysoma|Div1|auto_generated|divider|divider|StageOut[65]~95, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[65]~94 , displaysoma|Div1|auto_generated|divider|divider|StageOut[65]~94, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[54]~117 , displaysoma|Div1|auto_generated|divider|divider|StageOut[54]~117, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[54]~118 , displaysoma|Div1|auto_generated|divider|divider|StageOut[54]~118, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , displaysoma|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[64]~96 , displaysoma|Div1|auto_generated|divider|divider|StageOut[64]~96, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[64]~116 , displaysoma|Div1|auto_generated|divider|divider|StageOut[64]~116, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~13 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~13, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~14, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[79]~119 , displaysoma|Div1|auto_generated|divider|divider|StageOut[79]~119, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[79]~97 , displaysoma|Div1|auto_generated|divider|divider|StageOut[79]~97, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[78]~120 , displaysoma|Div1|auto_generated|divider|divider|StageOut[78]~120, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[78]~98 , displaysoma|Div1|auto_generated|divider|divider|StageOut[78]~98, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[77]~121 , displaysoma|Div1|auto_generated|divider|divider|StageOut[77]~121, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[77]~99 , displaysoma|Div1|auto_generated|divider|divider|StageOut[77]~99, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[76]~122 , displaysoma|Div1|auto_generated|divider|divider|StageOut[76]~122, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[76]~100 , displaysoma|Div1|auto_generated|divider|divider|StageOut[76]~100, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[75]~101 , displaysoma|Div1|auto_generated|divider|divider|StageOut[75]~101, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[75]~137 , displaysoma|Div1|auto_generated|divider|divider|StageOut[75]~137, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[74]~123 , displaysoma|Div1|auto_generated|divider|divider|StageOut[74]~123, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[74]~102 , displaysoma|Div1|auto_generated|divider|divider|StageOut[74]~102, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[73]~124 , displaysoma|Div1|auto_generated|divider|divider|StageOut[73]~124, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[63]~126 , displaysoma|Div1|auto_generated|divider|divider|StageOut[63]~126, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[63]~125 , displaysoma|Div1|auto_generated|divider|divider|StageOut[63]~125, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16 , displaysoma|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~16, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[73]~103 , displaysoma|Div1|auto_generated|divider|divider|StageOut[73]~103, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~13 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~13, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~14, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[88]~104 , displaysoma|Div1|auto_generated|divider|divider|StageOut[88]~104, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[88]~127 , displaysoma|Div1|auto_generated|divider|divider|StageOut[88]~127, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[87]~128 , displaysoma|Div1|auto_generated|divider|divider|StageOut[87]~128, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[87]~105 , displaysoma|Div1|auto_generated|divider|divider|StageOut[87]~105, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[86]~106 , displaysoma|Div1|auto_generated|divider|divider|StageOut[86]~106, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[86]~129 , displaysoma|Div1|auto_generated|divider|divider|StageOut[86]~129, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[85]~130 , displaysoma|Div1|auto_generated|divider|divider|StageOut[85]~130, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[85]~107 , displaysoma|Div1|auto_generated|divider|divider|StageOut[85]~107, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[84]~108 , displaysoma|Div1|auto_generated|divider|divider|StageOut[84]~108, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[84]~131 , displaysoma|Div1|auto_generated|divider|divider|StageOut[84]~131, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[83]~109 , displaysoma|Div1|auto_generated|divider|divider|StageOut[83]~109, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[83]~132 , displaysoma|Div1|auto_generated|divider|divider|StageOut[83]~132, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[2]~6 , displaysoma|Div1|auto_generated|divider|my_abs_num|cs1a[2]~6, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[72]~112 , displaysoma|Div1|auto_generated|divider|divider|StageOut[72]~112, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[72]~111 , displaysoma|Div1|auto_generated|divider|divider|StageOut[72]~111, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16 , displaysoma|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~16, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[82]~113 , displaysoma|Div1|auto_generated|divider|divider|StageOut[82]~113, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|StageOut[82]~110 , displaysoma|Div1|auto_generated|divider|divider|StageOut[82]~110, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1 , displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3 , displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5 , displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7 , displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9 , displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~13 , displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~13, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14 , displaysoma|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~14, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|op_1~0 , displaysoma|Div1|auto_generated|divider|op_1~0, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|op_1~2 , displaysoma|Div1|auto_generated|divider|op_1~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|quotient[1]~2 , displaysoma|Div1|auto_generated|divider|quotient[1]~2, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|quotient[0]~3 , displaysoma|Div1|auto_generated|divider|quotient[0]~3, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|op_1~4 , displaysoma|Div1|auto_generated|divider|op_1~4, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|op_1~6 , displaysoma|Div1|auto_generated|divider|op_1~6, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|op_1~8 , displaysoma|Div1|auto_generated|divider|op_1~8, ULA, 1
instance = comp, \displaysoma|Equal10~0 , displaysoma|Equal10~0, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|op_1~10 , displaysoma|Div1|auto_generated|divider|op_1~10, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|op_1~12 , displaysoma|Div1|auto_generated|divider|op_1~12, ULA, 1
instance = comp, \displaysoma|Equal10~1 , displaysoma|Equal10~1, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|quotient[2]~0 , displaysoma|Div1|auto_generated|divider|quotient[2]~0, ULA, 1
instance = comp, \displaysoma|Div1|auto_generated|divider|quotient[3]~1 , displaysoma|Div1|auto_generated|divider|quotient[3]~1, ULA, 1
instance = comp, \displaysoma|Equal14~0 , displaysoma|Equal14~0, ULA, 1
instance = comp, \displaysoma|Equal10~2 , displaysoma|Equal10~2, ULA, 1
instance = comp, \displaysoma|saida3[0]~2 , displaysoma|saida3[0]~2, ULA, 1
instance = comp, \displaysoma|saida3[3]~3 , displaysoma|saida3[3]~3, ULA, 1
instance = comp, \displaysoma|saida3[6]~13 , displaysoma|saida3[6]~13, ULA, 1
instance = comp, \displaysoma|saida3[5]~4 , displaysoma|saida3[5]~4, ULA, 1
instance = comp, \displaysoma|saida3[4]~6 , displaysoma|saida3[4]~6, ULA, 1
instance = comp, \displaysoma|Equal19~0 , displaysoma|Equal19~0, ULA, 1
instance = comp, \displaysoma|saida3[3]~5 , displaysoma|saida3[3]~5, ULA, 1
instance = comp, \displaysoma|saida3[4]~7 , displaysoma|saida3[4]~7, ULA, 1
instance = comp, \displaysoma|Equal10~3 , displaysoma|Equal10~3, ULA, 1
instance = comp, \displaysoma|saida3[4]~8 , displaysoma|saida3[4]~8, ULA, 1
instance = comp, \displaysoma|saida3[3]~9 , displaysoma|saida3[3]~9, ULA, 1
instance = comp, \displaysoma|saida3[2]~10 , displaysoma|saida3[2]~10, ULA, 1
instance = comp, \displaysoma|saida3[1]~11 , displaysoma|saida3[1]~11, ULA, 1
instance = comp, \displaysoma|saida3[0]~12 , displaysoma|saida3[0]~12, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[60]~96 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[60]~96, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[60]~97 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[60]~97, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[59]~98 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[59]~98, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[59]~99 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[59]~99, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[58]~100 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[58]~100, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[58]~101 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[58]~101, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[57]~144 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[57]~144, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[57]~102 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[57]~102, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[56]~104 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[56]~104, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[56]~103 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[56]~103, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[55]~105 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[55]~105, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[55]~106 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[55]~106, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[70]~168 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[70]~168, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[70]~107 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[70]~107, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[69]~108 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[69]~108, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[69]~169 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[69]~169, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[68]~170 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[68]~170, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[68]~109 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[68]~109, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[67]~110 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[67]~110, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[67]~145 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[67]~145, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[66]~111 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[66]~111, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[66]~171 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[66]~171, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[65]~112 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[65]~112, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[65]~113 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[65]~113, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[54]~148 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[54]~148, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[54]~147 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[54]~147, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[64]~114 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[64]~114, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[64]~146 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[64]~146, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[79]~115 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[79]~115, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[79]~149 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[79]~149, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[78]~116 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[78]~116, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[78]~150 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[78]~150, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[77]~117 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[77]~117, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[77]~151 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[77]~151, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[76]~152 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[76]~152, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[76]~118 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[76]~118, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[75]~119 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[75]~119, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[75]~172 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[75]~172, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[74]~120 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[74]~120, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[74]~153 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[74]~153, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[63]~156 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[63]~156, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[63]~155 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[63]~155, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[73]~121 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[73]~121, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[73]~154 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[73]~154, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[87]~123 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[87]~123, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[87]~158 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[87]~158, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[86]~124 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[86]~124, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[86]~159 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[86]~159, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[85]~160 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[85]~160, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[85]~125 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[85]~125, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[84]~161 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[84]~161, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[84]~126 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[84]~126, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[83]~127 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[83]~127, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[83]~162 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[83]~162, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[72]~130 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[72]~130, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[72]~129 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[72]~129, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~16 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~16, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[82]~131 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[82]~131, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[82]~128 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[82]~128, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[88]~122 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[88]~122, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[88]~157 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[88]~157, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[97]~132 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[97]~132, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[97]~163 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[97]~163, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[96]~164 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[96]~164, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[96]~133 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[96]~133, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[95]~134 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[95]~134, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[95]~165 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[95]~165, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[94]~135 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[94]~135, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[94]~166 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[94]~166, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[93]~136 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[93]~136, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[93]~167 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[93]~167, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[92]~173 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[92]~173, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[92]~137 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[92]~137, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|my_abs_num|_~5 , displaysoma|Mod1|auto_generated|divider|my_abs_num|_~5, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[91]~138 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[91]~138, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[81]~139 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[81]~139, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[81]~140 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[81]~140, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~16 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~16, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[91]~141 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[91]~141, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[90]~142 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[90]~142, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|StageOut[192]~3 , displaysoma|Mod0|auto_generated|divider|divider|StageOut[192]~3, ULA, 1
instance = comp, \displaysoma|Mod0|auto_generated|divider|divider|StageOut[192]~4 , displaysoma|Mod0|auto_generated|divider|divider|StageOut[192]~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~18 , displaysoma|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~18, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|divider|StageOut[90]~143 , displaysoma|Mod1|auto_generated|divider|divider|StageOut[90]~143, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~2 , displaysoma|Mod1|auto_generated|divider|op_2~2, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~4 , displaysoma|Mod1|auto_generated|divider|op_2~4, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~6 , displaysoma|Mod1|auto_generated|divider|op_2~6, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~8 , displaysoma|Mod1|auto_generated|divider|op_2~8, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~10 , displaysoma|Mod1|auto_generated|divider|op_2~10, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~12 , displaysoma|Mod1|auto_generated|divider|op_2~12, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~14 , displaysoma|Mod1|auto_generated|divider|op_2~14, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~16 , displaysoma|Mod1|auto_generated|divider|op_2~16, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|remainder[7]~2 , displaysoma|Mod1|auto_generated|divider|remainder[7]~2, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|remainder[5]~6 , displaysoma|Mod1|auto_generated|divider|remainder[5]~6, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|my_abs_num|_~0 , displaysoma|Div2|auto_generated|divider|my_abs_num|_~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|remainder[6]~7 , displaysoma|Mod1|auto_generated|divider|remainder[6]~7, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|my_abs_num|_~1 , displaysoma|Div2|auto_generated|divider|my_abs_num|_~1, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|remainder[4]~8 , displaysoma|Mod1|auto_generated|divider|remainder[4]~8, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|my_abs_num|_~1 , displaysoma|Mod2|auto_generated|divider|my_abs_num|_~1, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|remainder[1]~3 , displaysoma|Mod1|auto_generated|divider|remainder[1]~3, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|remainder[2]~4 , displaysoma|Mod1|auto_generated|divider|remainder[2]~4, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|my_abs_num|cs1a[0]~0 , displaysoma|Mod2|auto_generated|divider|my_abs_num|cs1a[0]~0, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[2]~0 , displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[2]~0, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|remainder[3]~5 , displaysoma|Mod1|auto_generated|divider|remainder[3]~5, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|my_abs_num|_~0 , displaysoma|Mod2|auto_generated|divider|my_abs_num|_~0, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[4]~1 , displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[4]~1, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[6]~2 , displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[6]~2, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[6]~3 , displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[6]~3, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[5]~4 , displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[5]~4, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , displaysoma|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , displaysoma|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , displaysoma|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , displaysoma|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[21]~61 , displaysoma|Div2|auto_generated|divider|divider|StageOut[21]~61, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[21]~40 , displaysoma|Div2|auto_generated|divider|divider|StageOut[21]~40, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[20]~62 , displaysoma|Div2|auto_generated|divider|divider|StageOut[20]~62, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[20]~41 , displaysoma|Div2|auto_generated|divider|divider|StageOut[20]~41, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[19]~43 , displaysoma|Div2|auto_generated|divider|divider|StageOut[19]~43, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[19]~42 , displaysoma|Div2|auto_generated|divider|divider|StageOut[19]~42, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[18]~63 , displaysoma|Div2|auto_generated|divider|divider|StageOut[18]~63, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[18]~64 , displaysoma|Div2|auto_generated|divider|divider|StageOut[18]~64, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6 , displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , displaysoma|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[28]~65 , displaysoma|Div2|auto_generated|divider|divider|StageOut[28]~65, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[28]~44 , displaysoma|Div2|auto_generated|divider|divider|StageOut[28]~44, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[27]~66 , displaysoma|Div2|auto_generated|divider|divider|StageOut[27]~66, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[27]~45 , displaysoma|Div2|auto_generated|divider|divider|StageOut[27]~45, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[26]~46 , displaysoma|Div2|auto_generated|divider|divider|StageOut[26]~46, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[26]~77 , displaysoma|Div2|auto_generated|divider|divider|StageOut[26]~77, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[25]~47 , displaysoma|Div2|auto_generated|divider|divider|StageOut[25]~47, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[25]~67 , displaysoma|Div2|auto_generated|divider|divider|StageOut[25]~67, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[24]~69 , displaysoma|Div2|auto_generated|divider|divider|StageOut[24]~69, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[24]~68 , displaysoma|Div2|auto_generated|divider|divider|StageOut[24]~68, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6 , displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9 , displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10 , displaysoma|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[34]~48 , displaysoma|Div2|auto_generated|divider|divider|StageOut[34]~48, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[34]~70 , displaysoma|Div2|auto_generated|divider|divider|StageOut[34]~70, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[33]~71 , displaysoma|Div2|auto_generated|divider|divider|StageOut[33]~71, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[33]~49 , displaysoma|Div2|auto_generated|divider|divider|StageOut[33]~49, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[32]~50 , displaysoma|Div2|auto_generated|divider|divider|StageOut[32]~50, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[32]~72 , displaysoma|Div2|auto_generated|divider|divider|StageOut[32]~72, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[31]~51 , displaysoma|Div2|auto_generated|divider|divider|StageOut[31]~51, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[31]~73 , displaysoma|Div2|auto_generated|divider|divider|StageOut[31]~73, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[2]~5 , displaysoma|Div2|auto_generated|divider|my_abs_num|cs1a[2]~5, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[30]~53 , displaysoma|Div2|auto_generated|divider|divider|StageOut[30]~53, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[30]~52 , displaysoma|Div2|auto_generated|divider|divider|StageOut[30]~52, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~6 , displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9 , displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10 , displaysoma|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[40]~74 , displaysoma|Div2|auto_generated|divider|divider|StageOut[40]~74, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[40]~54 , displaysoma|Div2|auto_generated|divider|divider|StageOut[40]~54, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[39]~55 , displaysoma|Div2|auto_generated|divider|divider|StageOut[39]~55, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[39]~75 , displaysoma|Div2|auto_generated|divider|divider|StageOut[39]~75, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[38]~56 , displaysoma|Div2|auto_generated|divider|divider|StageOut[38]~56, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[38]~76 , displaysoma|Div2|auto_generated|divider|divider|StageOut[38]~76, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[37]~58 , displaysoma|Div2|auto_generated|divider|divider|StageOut[37]~58, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[37]~57 , displaysoma|Div2|auto_generated|divider|divider|StageOut[37]~57, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|op_2~18 , displaysoma|Mod1|auto_generated|divider|op_2~18, ULA, 1
instance = comp, \displaysoma|Mod1|auto_generated|divider|_~0 , displaysoma|Mod1|auto_generated|divider|_~0, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~1 , displaysoma|Mod2|auto_generated|divider|my_abs_num|cs1a[1]~1, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[36]~59 , displaysoma|Div2|auto_generated|divider|divider|StageOut[36]~59, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|StageOut[36]~60 , displaysoma|Div2|auto_generated|divider|divider|StageOut[36]~60, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~9 , displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~9, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~10 , displaysoma|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~10, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|op_1~0 , displaysoma|Div2|auto_generated|divider|op_1~0, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|op_1~2 , displaysoma|Div2|auto_generated|divider|op_1~2, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|quotient[1]~2 , displaysoma|Div2|auto_generated|divider|quotient[1]~2, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|quotient[0]~3 , displaysoma|Div2|auto_generated|divider|quotient[0]~3, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|op_1~4 , displaysoma|Div2|auto_generated|divider|op_1~4, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|quotient[2]~1 , displaysoma|Div2|auto_generated|divider|quotient[2]~1, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|op_1~6 , displaysoma|Div2|auto_generated|divider|op_1~6, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|quotient[3]~0 , displaysoma|Div2|auto_generated|divider|quotient[3]~0, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|op_1~8 , displaysoma|Div2|auto_generated|divider|op_1~8, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|op_1~10 , displaysoma|Div2|auto_generated|divider|op_1~10, ULA, 1
instance = comp, \displaysoma|Div2|auto_generated|divider|op_1~12 , displaysoma|Div2|auto_generated|divider|op_1~12, ULA, 1
instance = comp, \displaysoma|Equal20~0 , displaysoma|Equal20~0, ULA, 1
instance = comp, \displaysoma|Equal20~1 , displaysoma|Equal20~1, ULA, 1
instance = comp, \displaysoma|Equal20~4 , displaysoma|Equal20~4, ULA, 1
instance = comp, \displaysoma|saida2[0]~0 , displaysoma|saida2[0]~0, ULA, 1
instance = comp, \displaysoma|Equal24~0 , displaysoma|Equal24~0, ULA, 1
instance = comp, \displaysoma|saida2[3]~1 , displaysoma|saida2[3]~1, ULA, 1
instance = comp, \displaysoma|Equal20~2 , displaysoma|Equal20~2, ULA, 1
instance = comp, \displaysoma|Equal20~3 , displaysoma|Equal20~3, ULA, 1
instance = comp, \displaysoma|saida2[6]~2 , displaysoma|saida2[6]~2, ULA, 1
instance = comp, \displaysoma|saida2[5]~3 , displaysoma|saida2[5]~3, ULA, 1
instance = comp, \displaysoma|saida2[4]~5 , displaysoma|saida2[4]~5, ULA, 1
instance = comp, \displaysoma|Equal20~5 , displaysoma|Equal20~5, ULA, 1
instance = comp, \displaysoma|Equal29~0 , displaysoma|Equal29~0, ULA, 1
instance = comp, \displaysoma|saida2[3]~4 , displaysoma|saida2[3]~4, ULA, 1
instance = comp, \displaysoma|saida2[4]~6 , displaysoma|saida2[4]~6, ULA, 1
instance = comp, \displaysoma|saida2[4]~7 , displaysoma|saida2[4]~7, ULA, 1
instance = comp, \displaysoma|saida2[3]~8 , displaysoma|saida2[3]~8, ULA, 1
instance = comp, \displaysoma|saida2[2]~9 , displaysoma|saida2[2]~9, ULA, 1
instance = comp, \displaysoma|saida2[1]~10 , displaysoma|saida2[1]~10, ULA, 1
instance = comp, \displaysoma|saida2[0]~11 , displaysoma|saida2[0]~11, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[21]~80 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[21]~80, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[21]~52 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[21]~52, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[20]~53 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[20]~53, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[20]~81 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[20]~81, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[19]~54 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[19]~54, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[19]~55 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[19]~55, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[18]~83 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[18]~83, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[18]~82 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[18]~82, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[27]~57 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[27]~57, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[27]~85 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[27]~85, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[26]~98 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[26]~98, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[26]~58 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[26]~58, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[25]~59 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[25]~59, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[25]~86 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[25]~86, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[24]~88 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[24]~88, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[24]~87 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[24]~87, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[28]~56 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[28]~56, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[28]~84 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[28]~84, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[34]~60 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[34]~60, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[34]~89 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[34]~89, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[33]~61 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[33]~61, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[33]~90 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[33]~90, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[32]~62 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[32]~62, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[32]~91 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[32]~91, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[31]~63 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[31]~63, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[31]~92 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[31]~92, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[30]~64 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[30]~64, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[30]~65 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[30]~65, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[38]~95 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[38]~95, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[40]~93 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[40]~93, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[40]~66 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[40]~66, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[39]~67 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[39]~67, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[39]~94 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[39]~94, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[38]~68 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[38]~68, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[37]~70 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[37]~70, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[37]~69 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[37]~69, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[36]~72 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[36]~72, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[36]~71 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[36]~71, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[45]~97 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[45]~97, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[45]~79 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[45]~79, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[44]~99 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[44]~99, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[44]~75 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[44]~75, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[43]~77 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[43]~77, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[43]~76 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[43]~76, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~12 , displaysoma|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~12, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[42]~74 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[42]~74, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[42]~73 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[42]~73, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|op_2~0 , displaysoma|Mod2|auto_generated|divider|op_2~0, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|op_2~2 , displaysoma|Mod2|auto_generated|divider|op_2~2, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|op_2~4 , displaysoma|Mod2|auto_generated|divider|op_2~4, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|op_2~6 , displaysoma|Mod2|auto_generated|divider|op_2~6, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|remainder[3]~4 , displaysoma|Mod2|auto_generated|divider|remainder[3]~4, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|remainder[2]~1 , displaysoma|Mod2|auto_generated|divider|remainder[2]~1, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|remainder[1]~2 , displaysoma|Mod2|auto_generated|divider|remainder[1]~2, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|remainder[0]~0 , displaysoma|Mod2|auto_generated|divider|remainder[0]~0, ULA, 1
instance = comp, \displaysoma|saida1[6]~0 , displaysoma|saida1[6]~0, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[46]~96 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[46]~96, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|divider|StageOut[46]~78 , displaysoma|Mod2|auto_generated|divider|divider|StageOut[46]~78, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|op_2~8 , displaysoma|Mod2|auto_generated|divider|op_2~8, ULA, 1
instance = comp, \displaysoma|Mod2|auto_generated|divider|remainder[4]~3 , displaysoma|Mod2|auto_generated|divider|remainder[4]~3, ULA, 1
instance = comp, \displaysoma|saida1[6]~1 , displaysoma|saida1[6]~1, ULA, 1
instance = comp, \displaysoma|Equal32~0 , displaysoma|Equal32~0, ULA, 1
instance = comp, \displaysoma|Equal31~0 , displaysoma|Equal31~0, ULA, 1
instance = comp, \displaysoma|saida1[0]~2 , displaysoma|saida1[0]~2, ULA, 1
instance = comp, \displaysoma|saida1[5]~3 , displaysoma|saida1[5]~3, ULA, 1
instance = comp, \displaysoma|saida1[4]~4 , displaysoma|saida1[4]~4, ULA, 1
instance = comp, \displaysoma|saida1[4]~5 , displaysoma|saida1[4]~5, ULA, 1
instance = comp, \displaysoma|Equal34~0 , displaysoma|Equal34~0, ULA, 1
instance = comp, \displaysoma|saida1[3]~6 , displaysoma|saida1[3]~6, ULA, 1
instance = comp, \displaysoma|saida1[3]~7 , displaysoma|saida1[3]~7, ULA, 1
instance = comp, \displaysoma|saida1[2]~8 , displaysoma|saida1[2]~8, ULA, 1
instance = comp, \displaysoma|saida1[1]~9 , displaysoma|saida1[1]~9, ULA, 1
instance = comp, \displaysoma|saida1[0]~10 , displaysoma|saida1[0]~10, ULA, 1
instance = comp, \KEY1~input , KEY1~input, ULA, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
