# Copyright 2022 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
#
# Nicole Narr <narrn@student.ethz.ch>
# Christopher Reinwardt <creinwar@student.ethz.ch>
# Cyril Koenig <cykoenig@iis.ee.ethz.ch>
# Paul Scheffler <paulsc@iis.ee.ethz.ch>

#############
# Sys Clock #
#############

# 100 MHz input clock
set SYS_TCK 10
create_clock -period $SYS_TCK -name sys_clk [get_ports sys_clk_p]

# SoC clock is generated by clock wizard and its constraints
set SOC_TCK 20.0
set soc_clk [get_clocks -of_objects [get_pins i_clkwiz/clk_50]]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets soc_clk]

#######
# MIG #
#######

# Dram axi clock : 333 MHz (defined by MIG constraints)
set MIG_TCK 3

# False-path incoming reset
set MIG_RST_I [get_pin i_dram_wrapper/i_dram/c0_ddr4_aresetn]
set_false_path -hold -setup -through $MIG_RST_I

# Constrain outgoing reset
set MIG_RST_O [get_pins i_dram_wrapper/i_dram/c0_ddr4_ui_clk_sync_rst]
set_false_path -hold -through $MIG_RST_O
set_max_delay -through $MIG_RST_O $MIG_TCK

# Limit delay across DRAM CDC (hold already false-pathed)
# tclint-disable line-length
set_max_delay -datapath_only \
    -from [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*reg*/C] \
    -to [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*i_sync/reg*/D] $MIG_TCK
set_max_delay -datapath_only \
    -from [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/*reg*/C] \
    -to [get_pins i_dram_wrapper/gen_cdc.i_axi_cdc_mig/i_axi_cdc_*/i_cdc_fifo_gray_*/i_spill_register/spill_register_flushable_i/*reg*/D] $MIG_TCK
# tclint-enable line-length

###############
# Assign Pins #
###############

# tclint-disable line-length, spacing

set_property PACKAGE_PIN BP26     [get_ports "uart_rx_i"] ;# Bank  67 VCCO - VCC1V8   - IO_L2N_T0L_N3_67
set_property IOSTANDARD  LVCMOS18 [get_ports "uart_rx_i"] ;# Bank  67 VCCO - VCC1V8   - IO_L2N_T0L_N3_67
set_property PACKAGE_PIN BN26     [get_ports "uart_tx_o"] ;# Bank  67 VCCO - VCC1V8   - IO_L2P_T0L_N2_67
set_property IOSTANDARD  LVCMOS18 [get_ports "uart_tx_o"] ;# Bank  67 VCCO - VCC1V8   - IO_L2P_T0L_N2_67

# Jtag GPIOs goes to the FMC XM105 where the debug cable is connected (example Digilent HS2)
set_property PACKAGE_PIN A23     [get_ports jtag_gnd_o] ;# A23 - C15 (FMCP_HSPC_LA10_N) - J1.04 - GND
set_property IOSTANDARD LVCMOS18 [get_ports jtag_gnd_o] ;
set_property PACKAGE_PIN B23     [get_ports jtag_vdd_o] ;# B23 - C14 (FMCP_HSPC_LA10_P) - J1.02 - VDD
set_property IOSTANDARD LVCMOS18 [get_ports jtag_vdd_o] ;
set_property PACKAGE_PIN B25     [get_ports jtag_tdo_o] ;# B25 - H17 (FMCP_HSPC_LA11_N) - J1.08 - TDO
set_property IOSTANDARD LVCMOS18 [get_ports jtag_tdo_o]
set_property PACKAGE_PIN B26     [get_ports jtag_tck_i] ;# B26 - H16 (FMCP_HSPC_LA11_P) - J1.06 - TCK
set_property IOSTANDARD LVCMOS18 [get_ports jtag_tck_i] ;
set_property PACKAGE_PIN H22     [get_ports jtag_tms_i] ;# H22 - G16 (FMCP_HSPC_LA12_N) - J1.12 - TNS
set_property IOSTANDARD LVCMOS18 [get_ports jtag_tms_i] ;
set_property PACKAGE_PIN J22     [get_ports jtag_tdi_i] ;# J22 - G15 (FMCP_HSPC_LA12_P) - J1.10 - TDI
set_property IOSTANDARD LVCMOS18 [get_ports jtag_tdi_i]

# Clock diff @ 100MHz
set_property BOARD_PART_PIN default_100mhz_clk_n [get_ports sys_clk_n]
set_property IOSTANDARD DIFF_SSTL12 [get_ports sys_clk_n]
set_property BOARD_PART_PIN default_100mhz_clk_p [get_ports sys_clk_p]
set_property IOSTANDARD DIFF_SSTL12 [get_ports sys_clk_p]
set_property PACKAGE_PIN BH51 [get_ports sys_clk_p]
set_property PACKAGE_PIN BJ51 [get_ports sys_clk_n]

# Active high reset
set_property PACKAGE_PIN BM29 [get_ports sys_reset]
set_property IOSTANDARD LVCMOS12 [get_ports sys_reset]

# MIG interface
set_property PACKAGE_PIN BF50       [get_ports "c0_ddr4_adr[0]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[0]"]

set_property PACKAGE_PIN BD51       [get_ports "c0_ddr4_adr[1]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[1]"]

set_property PACKAGE_PIN BG48       [get_ports "c0_ddr4_adr[2]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[2]"]

set_property PACKAGE_PIN BE50       [get_ports "c0_ddr4_adr[3]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[3]"]

set_property PACKAGE_PIN BE49       [get_ports "c0_ddr4_adr[4]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[4]"]

set_property PACKAGE_PIN BE51       [get_ports "c0_ddr4_adr[5]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[5]"]

set_property PACKAGE_PIN BF53       [get_ports "c0_ddr4_adr[6]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[6]"]

set_property PACKAGE_PIN BG50       [get_ports "c0_ddr4_adr[7]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[7]"]

set_property PACKAGE_PIN BF51       [get_ports "c0_ddr4_adr[8]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[8]"]

set_property PACKAGE_PIN BG47       [get_ports "c0_ddr4_adr[9]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[9]"]

set_property PACKAGE_PIN BF47       [get_ports "c0_ddr4_adr[10]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[10]"]

set_property PACKAGE_PIN BG49       [get_ports "c0_ddr4_adr[11]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[11]"]

set_property PACKAGE_PIN BF48       [get_ports "c0_ddr4_adr[12]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[12]"]

set_property PACKAGE_PIN BF52       [get_ports "c0_ddr4_adr[13]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[13]"]

set_property PACKAGE_PIN BG53       [get_ports "c0_ddr4_adr[14]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[14]"]

set_property PACKAGE_PIN BH54       [get_ports "c0_ddr4_adr[15]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[15]"]

set_property PACKAGE_PIN BJ54       [get_ports "c0_ddr4_adr[16]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_adr[16]"]

set_property PACKAGE_PIN BE54       [get_ports "c0_ddr4_ba[0]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_ba[0]"]

set_property PACKAGE_PIN BE53       [get_ports "c0_ddr4_ba[1]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_ba[1]"]

set_property PACKAGE_PIN BG54       [get_ports "c0_ddr4_bg[0]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_bg[0]"]

set_property PACKAGE_PIN BK54            [get_ports "c0_ddr4_ck_c[0]"]
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "c0_ddr4_ck_c[0]"]

set_property PACKAGE_PIN BK53            [get_ports "c0_ddr4_ck_t[0]"]
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "c0_ddr4_ck_t[0]"]

set_property PACKAGE_PIN BH52       [get_ports "c0_ddr4_cke[0]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_cke[0]"]

set_property PACKAGE_PIN BG52       [get_ports "c0_ddr4_act_n"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_act_n"]

set_property PACKAGE_PIN BH50       [get_ports "c0_ddr4_reset_n"]
set_property IOSTANDARD  LVCMOS12   [get_ports "c0_ddr4_reset_n"]

set_property PACKAGE_PIN BH49       [get_ports "c0_ddr4_odt[0]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_odt[0]"]

set_property PACKAGE_PIN BK48       [get_ports "c0_ddr4_cs_n[1]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_cs_n[1]"]

set_property PACKAGE_PIN BP49       [get_ports "c0_ddr4_cs_n[0]"]
set_property IOSTANDARD  SSTL12_DCI [get_ports "c0_ddr4_cs_n[0]"]

set_property PACKAGE_PIN BM45      [get_ports "c0_ddr4_dq[0]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[0]"]

set_property PACKAGE_PIN BP44      [get_ports "c0_ddr4_dq[1]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[1]"]

set_property PACKAGE_PIN BP47      [get_ports "c0_ddr4_dq[2]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[2]"]

set_property PACKAGE_PIN BN45      [get_ports "c0_ddr4_dq[3]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[3]"]

set_property PACKAGE_PIN BM44      [get_ports "c0_ddr4_dq[4]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[4]"]

set_property PACKAGE_PIN BN44      [get_ports "c0_ddr4_dq[5]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[5]"]

set_property PACKAGE_PIN BN47      [get_ports "c0_ddr4_dq[6]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[6]"]

set_property PACKAGE_PIN BP43      [get_ports "c0_ddr4_dq[7]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[7]"]

set_property PACKAGE_PIN BL45      [get_ports "c0_ddr4_dq[8]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[8]"]

set_property PACKAGE_PIN BK44      [get_ports "c0_ddr4_dq[9]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[9]"]

set_property PACKAGE_PIN BL46      [get_ports "c0_ddr4_dq[10]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[10]"]

set_property PACKAGE_PIN BK43      [get_ports "c0_ddr4_dq[11]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[11]"]

set_property PACKAGE_PIN BL43      [get_ports "c0_ddr4_dq[12]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[12]"]

set_property PACKAGE_PIN BJ44      [get_ports "c0_ddr4_dq[13]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[13]"]

set_property PACKAGE_PIN BL42      [get_ports "c0_ddr4_dq[14]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[14]"]

set_property PACKAGE_PIN BJ43      [get_ports "c0_ddr4_dq[15]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[15]"]

set_property PACKAGE_PIN BK41      [get_ports "c0_ddr4_dq[16]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[16]"]

set_property PACKAGE_PIN BG44      [get_ports "c0_ddr4_dq[17]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[17]"]

set_property PACKAGE_PIN BG42      [get_ports "c0_ddr4_dq[18]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[18]"]

set_property PACKAGE_PIN BH44      [get_ports "c0_ddr4_dq[19]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[19]"]

set_property PACKAGE_PIN BH45      [get_ports "c0_ddr4_dq[20]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[20]"]

set_property PACKAGE_PIN BG45      [get_ports "c0_ddr4_dq[21]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[21]"]

set_property PACKAGE_PIN BG43      [get_ports "c0_ddr4_dq[22]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[22]"]

set_property PACKAGE_PIN BJ41      [get_ports "c0_ddr4_dq[23]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[23]"]

set_property PACKAGE_PIN BE43      [get_ports "c0_ddr4_dq[24]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[24]"]

set_property PACKAGE_PIN BF42      [get_ports "c0_ddr4_dq[25]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[25]"]

set_property PACKAGE_PIN BC42      [get_ports "c0_ddr4_dq[26]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[26]"]

set_property PACKAGE_PIN BF43      [get_ports "c0_ddr4_dq[27]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[27]"]

set_property PACKAGE_PIN BD42      [get_ports "c0_ddr4_dq[28]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[28]"]

set_property PACKAGE_PIN BF45      [get_ports "c0_ddr4_dq[29]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[29]"]

set_property PACKAGE_PIN BE44      [get_ports "c0_ddr4_dq[30]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[30]"]

set_property PACKAGE_PIN BF46      [get_ports "c0_ddr4_dq[31]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[31]"]

set_property PACKAGE_PIN BP32      [get_ports "c0_ddr4_dq[32]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[32]"]

set_property PACKAGE_PIN BP29      [get_ports "c0_ddr4_dq[33]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[33]"]

set_property PACKAGE_PIN BP31      [get_ports "c0_ddr4_dq[34]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[34]"]

set_property PACKAGE_PIN BP28      [get_ports "c0_ddr4_dq[35]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[35]"]

set_property PACKAGE_PIN BN32      [get_ports "c0_ddr4_dq[36]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[36]"]

set_property PACKAGE_PIN BM30      [get_ports "c0_ddr4_dq[37]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[37]"]

set_property PACKAGE_PIN BN31      [get_ports "c0_ddr4_dq[38]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[38]"]

set_property PACKAGE_PIN BL30      [get_ports "c0_ddr4_dq[39]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[39]"]

set_property PACKAGE_PIN BL32      [get_ports "c0_ddr4_dq[40]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[40]"]

set_property PACKAGE_PIN BP34      [get_ports "c0_ddr4_dq[41]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[41]"]

set_property PACKAGE_PIN BN34      [get_ports "c0_ddr4_dq[42]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[42]"]

set_property PACKAGE_PIN BK33      [get_ports "c0_ddr4_dq[43]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[43]"]

set_property PACKAGE_PIN BL31      [get_ports "c0_ddr4_dq[44]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[44]"]

set_property PACKAGE_PIN BL33      [get_ports "c0_ddr4_dq[45]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[45]"]

set_property PACKAGE_PIN BM33      [get_ports "c0_ddr4_dq[46]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[46]"]

set_property PACKAGE_PIN BK31      [get_ports "c0_ddr4_dq[47]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[47]"]

set_property PACKAGE_PIN BJ34      [get_ports "c0_ddr4_dq[48]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[48]"]

set_property PACKAGE_PIN BG35      [get_ports "c0_ddr4_dq[49]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[49]"]

set_property PACKAGE_PIN BH34      [get_ports "c0_ddr4_dq[50]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[50]"]

set_property PACKAGE_PIN BH35      [get_ports "c0_ddr4_dq[51]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[51]"]

set_property PACKAGE_PIN BJ33      [get_ports "c0_ddr4_dq[52]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[52]"]

set_property PACKAGE_PIN BF35      [get_ports "c0_ddr4_dq[53]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[53]"]

set_property PACKAGE_PIN BG34      [get_ports "c0_ddr4_dq[54]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[54]"]

set_property PACKAGE_PIN BF36      [get_ports "c0_ddr4_dq[55]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[55]"]

set_property PACKAGE_PIN BF31      [get_ports "c0_ddr4_dq[56]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[56]"]

set_property PACKAGE_PIN BH30      [get_ports "c0_ddr4_dq[57]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[57]"]

set_property PACKAGE_PIN BJ31      [get_ports "c0_ddr4_dq[58]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[58]"]

set_property PACKAGE_PIN BG32      [get_ports "c0_ddr4_dq[59]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[59]"]

set_property PACKAGE_PIN BH31      [get_ports "c0_ddr4_dq[60]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[60]"]

set_property PACKAGE_PIN BF32      [get_ports "c0_ddr4_dq[61]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[61]"]

set_property PACKAGE_PIN BH29      [get_ports "c0_ddr4_dq[62]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[62]"]

set_property PACKAGE_PIN BF33      [get_ports "c0_ddr4_dq[63]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dq[63]"]

set_property PACKAGE_PIN BK30           [get_ports "c0_ddr4_dqs_c[7]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_c[7]"]

set_property PACKAGE_PIN BK35           [get_ports "c0_ddr4_dqs_c[6]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_c[6]"]

set_property PACKAGE_PIN BM35           [get_ports "c0_ddr4_dqs_c[5]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_c[5]"]

set_property PACKAGE_PIN BN30           [get_ports "c0_ddr4_dqs_c[4]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_c[4]"]

set_property PACKAGE_PIN BE46           [get_ports "c0_ddr4_dqs_c[3]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_c[3]"]

set_property PACKAGE_PIN BJ46           [get_ports "c0_ddr4_dqs_c[2]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_c[2]"]

set_property PACKAGE_PIN BK46           [get_ports "c0_ddr4_dqs_c[1]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_c[1]"]

set_property PACKAGE_PIN BP46           [get_ports "c0_ddr4_dqs_c[0]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_c[0]"]

set_property PACKAGE_PIN BJ29           [get_ports "c0_ddr4_dqs_t[7]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_t[7]"]

set_property PACKAGE_PIN BK34           [get_ports "c0_ddr4_dqs_t[6]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_t[6]"]

set_property PACKAGE_PIN BL35           [get_ports "c0_ddr4_dqs_t[5]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_t[5]"]

set_property PACKAGE_PIN BN29           [get_ports "c0_ddr4_dqs_t[4]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_t[4]"]

set_property PACKAGE_PIN BE45           [get_ports "c0_ddr4_dqs_t[3]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_t[3]"]

set_property PACKAGE_PIN BH46           [get_ports "c0_ddr4_dqs_t[2]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_t[2]"]

set_property PACKAGE_PIN BK45           [get_ports "c0_ddr4_dqs_t[1]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_t[1]"]

set_property PACKAGE_PIN BN46           [get_ports "c0_ddr4_dqs_t[0]"]
set_property IOSTANDARD  DIFF_POD12_DCI [get_ports "c0_ddr4_dqs_t[0]"]

set_property PACKAGE_PIN BG29      [get_ports "c0_ddr4_dm_dbi_n[7]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dm_dbi_n[7]"]

set_property PACKAGE_PIN BH32      [get_ports "c0_ddr4_dm_dbi_n[6]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dm_dbi_n[6]"]

set_property PACKAGE_PIN BM34      [get_ports "c0_ddr4_dm_dbi_n[5]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dm_dbi_n[5]"]

set_property PACKAGE_PIN BM28      [get_ports "c0_ddr4_dm_dbi_n[4]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dm_dbi_n[4]"]

set_property PACKAGE_PIN BD41      [get_ports "c0_ddr4_dm_dbi_n[3]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dm_dbi_n[3]"]

set_property PACKAGE_PIN BH42      [get_ports "c0_ddr4_dm_dbi_n[2]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dm_dbi_n[2]"]

set_property PACKAGE_PIN BL47      [get_ports "c0_ddr4_dm_dbi_n[1]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dm_dbi_n[1]"]

set_property PACKAGE_PIN BN42      [get_ports "c0_ddr4_dm_dbi_n[0]"]
set_property IOSTANDARD  POD12_DCI [get_ports "c0_ddr4_dm_dbi_n[0]"]

# tclint-enable line-length, spacing
