// Seed: 311090182
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1
    , id_11,
    input supply0 id_2,
    input wire id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wor id_7,
    input uwire id_8
    , id_12,
    input supply1 id_9
);
  generate
    if (1) assign id_7 = id_11 * id_3 - id_6;
    else wire id_13;
  endgenerate
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
