<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>val may be read before it is written.</message_text>
		<source_path>../GauFilter.h</source_path>
		<source_line>36</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>47</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X8</message_text>
		<source_path>../GauFilter.cpp</source_path>
		<source_line>73</source_line>
		<phase>sched</phase>
		<order>48</order>
	</message>
	<resource>
		<res_id>45</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>GauFilter_Eqi2u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>50</res_id>
		<opcode>60</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>GauFilter_N_Mux_8_2_20_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>57.4560</unit_area>
		<comb_area>57.4560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>GauFilter_Eqi1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>62</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>GauFilter_OrReduction_2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>0.0479</delay>
		<module_name>GauFilter_N_Mux_8_2_21_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>58.4820</unit_area>
		<comb_area>58.4820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>47</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>GauFilter_Add2i1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>46</res_id>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>0.0360</delay>
		<module_name>GauFilter_Lti3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>5.2497</unit_area>
		<comb_area>5.2497</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>41</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.2665</delay>
		<module_name>GauFilter_Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>67</res_id>
		<opcode>77</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>GauFilter_ROM_9X8_mask</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>58</res_id>
		<opcode>68</opcode>
		<latency>0</latency>
		<delay>0.1276</delay>
		<module_name>GauFilter_N_Mux_8_3_22_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>51.9840</unit_area>
		<comb_area>51.9840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>0.7650</delay>
		<module_name>GauFilter_R11_4Mul2u8u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>*</label>
		<unit_area>579.5361</unit_area>
		<comb_area>579.5361</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>60</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.2741</delay>
		<module_name>GauFilter_Add_8Ux8U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>95.8797</unit_area>
		<comb_area>95.8797</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>61</res_id>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>GauFilter_N_Mux_8_2_23_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>93.9816</unit_area>
		<comb_area>93.9816</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<source_loc>
			<id>6512</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2270</sub_loc>
		</source_loc>
		<op>
			<id>6513</id>
			<opcode>55</opcode>
			<source_loc>2270</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6514</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2270,2271</sub_loc>
		</source_loc>
		<op>
			<id>6515</id>
			<opcode>60</opcode>
			<source_loc>2270,2271</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6516</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2270</sub_loc>
		</source_loc>
		<op>
			<id>6517</id>
			<opcode>54</opcode>
			<source_loc>2270</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6518</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2270,2271</sub_loc>
		</source_loc>
		<op>
			<id>6519</id>
			<opcode>60</opcode>
			<source_loc>2270,2271</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6520</id>
			<opcode>62</opcode>
			<source_loc>2270</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6521</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2270,2271</sub_loc>
		</source_loc>
		<op>
			<id>6522</id>
			<opcode>63</opcode>
			<source_loc>2270,2271</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6523</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2273</sub_loc>
		</source_loc>
		<op>
			<id>6524</id>
			<opcode>57</opcode>
			<source_loc>2273</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6525</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2262,2261</sub_loc>
		</source_loc>
		<op>
			<id>6526</id>
			<opcode>56</opcode>
			<source_loc>2262,2261</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6527</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17514</sub_loc>
		</source_loc>
		<op>
			<id>6528</id>
			<opcode>51</opcode>
			<source_loc>17514</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6563</id>
			<opcode>77</opcode>
			<source_loc>17514</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6532</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2328</sub_loc>
		</source_loc>
		<op>
			<id>6533</id>
			<opcode>68</opcode>
			<source_loc>2328</source_loc>
			<port>
				<name>in4</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6535</id>
			<opcode>52</opcode>
			<source_loc>2334</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6536</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2325</sub_loc>
		</source_loc>
		<op>
			<id>6538</id>
			<opcode>68</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in4</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6540</id>
			<opcode>70</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6541</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2325</sub_loc>
		</source_loc>
		<op>
			<id>6543</id>
			<opcode>55</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6544</id>
			<opcode>71</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6548</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2325</sub_loc>
		</source_loc>
		<op>
			<id>6549</id>
			<opcode>54</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6550</id>
			<opcode>71</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6551</id>
			<opcode>62</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6552</id>
			<opcode>71</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6553</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2338</sub_loc>
		</source_loc>
		<op>
			<id>6554</id>
			<opcode>57</opcode>
			<source_loc>2338</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6555</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2341</sub_loc>
		</source_loc>
		<op>
			<id>6556</id>
			<opcode>57</opcode>
			<source_loc>2341</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6557</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2284,2283</sub_loc>
		</source_loc>
		<op>
			<id>6558</id>
			<opcode>56</opcode>
			<source_loc>2284,2283</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6559</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2344</sub_loc>
		</source_loc>
		<op>
			<id>6560</id>
			<opcode>57</opcode>
			<source_loc>2344</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6561</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2279,2278</sub_loc>
		</source_loc>
		<op>
			<id>6562</id>
			<opcode>56</opcode>
			<source_loc>2279,2278</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>62</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>GauFilter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>6567</id>
			<opcode>72</opcode>
			<source_loc>13229,13228,13227,13226,18866,13258,13259,13260,13262,13261,5775,13256,13289,13292,13291,13290,13288,13301,13302,13304,13303</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>48</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>GauFilter_N_Muxb_1_2_16_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>6568</id>
			<opcode>58</opcode>
			<source_loc>18877</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>63</res_id>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>GauFilter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>6569</id>
			<opcode>73</opcode>
			<source_loc>12702</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>6570</id>
			<opcode>58</opcode>
			<source_loc>18878</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_busy_1</thread>
		<op>
			<id>6571</id>
			<opcode>72</opcode>
			<source_loc>12061,12060,12059,12058,18879,12090,12091,12092,12094,12093,5782,12088,12121,12124,12123,12122,12120,12133,12134,12136,12135</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>6572</id>
			<opcode>58</opcode>
			<source_loc>18881</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>6573</id>
			<opcode>73</opcode>
			<source_loc>11534</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>6574</id>
			<opcode>58</opcode>
			<source_loc>18882</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_busy_2</thread>
		<op>
			<id>6575</id>
			<opcode>72</opcode>
			<source_loc>10893,10892,10891,10890,18883,10922,10923,10924,10926,10925,5789,10920,10953,10956,10955,10954,10952,10965,10966,10968,10967</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unvalidated_req_2</thread>
		<op>
			<id>6576</id>
			<opcode>58</opcode>
			<source_loc>18885</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_2</thread>
		<op>
			<id>6577</id>
			<opcode>73</opcode>
			<source_loc>10006</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_2</thread>
		<op>
			<id>6578</id>
			<opcode>58</opcode>
			<source_loc>18886</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>64</res_id>
		<opcode>74</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>GauFilter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>6579</id>
			<opcode>74</opcode>
			<source_loc>8855</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>6580</id>
			<opcode>73</opcode>
			<source_loc>8359</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>65</res_id>
		<opcode>75</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>GauFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>6581</id>
			<opcode>75</opcode>
			<source_loc>8208</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<resource>
		<res_id>66</res_id>
		<opcode>76</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>GauFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>6582</id>
			<opcode>76</opcode>
			<source_loc>7560</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>52</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_r.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_g.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_b.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_r.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_g.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_b.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_r.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../GauFilter.h</source_path>
		<source_line>16</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_g.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_b.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_1</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_2</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_2</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_2</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_2</thread>
		<value>19</value>
	</sched_order>
	<source_loc>
		<id>6583</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8195</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>6584</id>
			<source_loc>8192</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6585</id>
			<source_loc>8196</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6586</id>
			<source_loc>6583</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>6586</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>6585</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>6584</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>6590</id>
			<source_loc>6584</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6591</id>
			<source_loc>6586</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>121</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17887</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>121</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5802</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6592</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8200,8200</sub_loc>
	</source_loc>
	<source_loc>
		<id>6593</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13388</opcode>
		<sub_loc>8200,8200</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>6596</id>
			<source_loc>8206</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6597</id>
			<source_loc>8207</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6598</id>
			<source_loc>6581</source_loc>
			<order>3</order>
			<instance_name>GauFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>75</opcode>
			<label>^</label>
			<op>
				<id>5</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6599</id>
			<source_loc>6593</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>6597</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6599</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>6596</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6599</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>6597</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>6596</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>GauFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>GauFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>118</id>
			<thread>gen_active</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17886</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>118</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5801</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6602</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8852,8852</sub_loc>
	</source_loc>
	<source_loc>
		<id>6603</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13230</opcode>
		<sub_loc>8852,8852</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>37</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>GauFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>6606</id>
			<source_loc>8853</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6607</id>
			<source_loc>8854</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6608</id>
			<source_loc>6579</source_loc>
			<order>3</order>
			<instance_name>GauFilter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>74</opcode>
			<label>|</label>
			<op>
				<id>11</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6609</id>
			<source_loc>6603</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6607</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>6607</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>6609</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>6606</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>6609</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>6606</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>GauFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>GauFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17882</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5796</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6615</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7558,7558</sub_loc>
	</source_loc>
	<source_loc>
		<id>6616</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13329</opcode>
		<sub_loc>7558,7558</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>6618</id>
			<source_loc>7559</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6619</id>
			<source_loc>6582</source_loc>
			<order>2</order>
			<instance_name>GauFilter_Not_1U_1U_1_3</instance_name>
			<opcode>76</opcode>
			<label>!</label>
			<op>
				<id>16</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6620</id>
			<source_loc>6616</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>17</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>6618</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>6620</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>6618</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>GauFilter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>126</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17889</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>126</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5804</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6623</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>13210,13210</sub_loc>
	</source_loc>
	<source_loc>
		<id>6624</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13332</opcode>
		<sub_loc>13210,13210</sub_loc>
	</source_loc>
	<source_loc>
		<id>6626</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18228</sub_loc>
	</source_loc>
	<source_loc>
		<id>6625</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18228</sub_loc>
	</source_loc>
	<source_loc>
		<id>6628</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13210</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>12</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>GauFilter_N_Muxb_1_2_16_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>6644</id>
			<opcode>14</opcode>
			<source_loc>18877</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>6631</id>
			<source_loc>13182</source_loc>
			<order>1</order>
			<sig_name>i_r_m_unvalidated_req</sig_name>
			<label>i_r.m_unvalidated_req:i_r_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>19</id>
				<op_kind>output</op_kind>
				<object>i_r_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6632</id>
			<source_loc>18228</source_loc>
			<order>2</order>
			<sig_name>i_r_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_r_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>i_r_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6633</id>
			<source_loc>6628</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_i_r_m_unvalidated_req_next</sig_name>
			<label>i_r.m_unvalidated_req:gen_unvalidated_req_0_i_r_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_i_r_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6634</id>
			<source_loc>13196</source_loc>
			<order>4</order>
			<sig_name>i_r_m_busy_req_0</sig_name>
			<label>i_r.m_busy_req_0:i_r_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>i_r_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6635</id>
			<source_loc>13207</source_loc>
			<order>5</order>
			<sig_name>i_r_vld</sig_name>
			<label>i_r.vld:i_r_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>i_r_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6636</id>
			<source_loc>6568</source_loc>
			<order>6</order>
			<instance_name>GauFilter_N_Muxb_1_2_16_4_4</instance_name>
			<opcode>14</opcode>
			<label>MUX(2)</label>
			<op>
				<id>24</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6638</id>
			<source_loc>6624</source_loc>
			<order>7</order>
			<sig_name>i_r_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_r_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_r_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_vld</port_name>
				<state>13</state>
				<source_loc>6635</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>6634</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>13210</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>6638</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>6627</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>6631</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>6651</id>
			<source_loc>6631</source_loc>
			<name>i_r_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_r_m_unvalidated_req</instance_name>
			<op>
				<id>19</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6652</id>
			<source_loc>6638</source_loc>
			<name>i_r_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_r_m_unvalidated_req</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>53</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>17862</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>53</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5776</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6654</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12699,12699</sub_loc>
	</source_loc>
	<source_loc>
		<id>6655</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13287</opcode>
		<sub_loc>12699,12699</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>36</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>GauFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>6663</id>
			<opcode>46</opcode>
			<source_loc>12702</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>6658</id>
			<source_loc>12692</source_loc>
			<order>1</order>
			<sig_name>i_r_m_stall_reg_full</sig_name>
			<label>i_r.m_stall_reg_full:i_r_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>i_r_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6659</id>
			<source_loc>12700</source_loc>
			<order>2</order>
			<sig_name>i_r_m_data_is_valid</sig_name>
			<label>i_r.m_data_is_valid:i_r_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>i_r_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6660</id>
			<source_loc>12701</source_loc>
			<order>3</order>
			<sig_name>i_r_m_stalling</sig_name>
			<label>i_r.m_stalling:i_r_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>i_r_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6661</id>
			<source_loc>6569</source_loc>
			<order>4</order>
			<instance_name>GauFilter_And_1Ux1U_1U_4_5</instance_name>
			<opcode>46</opcode>
			<label>&amp;</label>
			<op>
				<id>32</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6662</id>
			<source_loc>6655</source_loc>
			<order>5</order>
			<sig_name>i_r_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_r_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>i_r_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_m_stalling</port_name>
				<state>11</state>
				<source_loc>6660</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>6659</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>6662</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>6658</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>6669</id>
			<source_loc>6658</source_loc>
			<name>i_r_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_r_m_stall_reg_full</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6670</id>
			<source_loc>6662</source_loc>
			<name>i_r_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_r_m_stall_reg_full</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>61</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>17865</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>61</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5779</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6672</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12347,12347</sub_loc>
	</source_loc>
	<source_loc>
		<id>6673</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13331</opcode>
		<sub_loc>12347,12347</sub_loc>
	</source_loc>
	<source_loc>
		<id>6675</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18370</sub_loc>
	</source_loc>
	<source_loc>
		<id>6674</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18370</sub_loc>
	</source_loc>
	<source_loc>
		<id>6679</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12347</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>6694</id>
			<opcode>14</opcode>
			<source_loc>18878</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>6686</id>
			<source_loc>12337</source_loc>
			<order>1</order>
			<sig_name>i_r_m_vld_reg</sig_name>
			<label>i_r.m_vld_reg:i_r_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>i_r_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6687</id>
			<source_loc>18370</source_loc>
			<order>2</order>
			<sig_name>i_r_m_vld_reg</sig_name>
			<label>m_vld_reg:i_r_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>37</id>
				<op_kind>output</op_kind>
				<object>i_r_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6689</id>
			<source_loc>6679</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_i_r_m_vld_reg_next</sig_name>
			<label>i_r.m_vld_reg:gen_do_reg_vld_0_i_r_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_i_r_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6690</id>
			<source_loc>12344</source_loc>
			<order>4</order>
			<sig_name>i_r_m_busy_internal</sig_name>
			<label>i_r.m_busy_internal:i_r_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>39</id>
				<op_kind>input</op_kind>
				<object>i_r_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6691</id>
			<source_loc>12348</source_loc>
			<order>5</order>
			<sig_name>i_r_vld</sig_name>
			<label>vld:i_r_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>40</id>
				<op_kind>input</op_kind>
				<object>i_r_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6692</id>
			<source_loc>6570</source_loc>
			<order>6</order>
			<instance_name>GauFilter_N_Muxb_1_2_16_4_6</instance_name>
			<opcode>14</opcode>
			<label>MUX(2)</label>
			<op>
				<id>41</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6693</id>
			<source_loc>6673</source_loc>
			<order>7</order>
			<sig_name>i_r_m_vld_reg</sig_name>
			<label>m_vld_reg:i_r_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>42</id>
				<op_kind>output</op_kind>
				<object>i_r_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>6690</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_r_vld</port_name>
				<state>13</state>
				<source_loc>6691</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>12347</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>6693</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>6676</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>6686</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_r_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>6704</id>
			<source_loc>6686</source_loc>
			<name>i_r_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_r_m_vld_reg</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6705</id>
			<source_loc>6693</source_loc>
			<name>i_r_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_r_m_vld_reg</instance_name>
			<op>
				<id>42</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>67</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>17867</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>67</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5781</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6708</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12042,12042</sub_loc>
	</source_loc>
	<source_loc>
		<id>6709</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13351</opcode>
		<sub_loc>12042,12042</sub_loc>
	</source_loc>
	<source_loc>
		<id>6711</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18423</sub_loc>
	</source_loc>
	<source_loc>
		<id>6710</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18423</sub_loc>
	</source_loc>
	<source_loc>
		<id>6715</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12042</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>6729</id>
			<opcode>14</opcode>
			<source_loc>18881</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_1</thread>
		<io_op>
			<id>6718</id>
			<source_loc>12014</source_loc>
			<order>1</order>
			<sig_name>i_g_m_unvalidated_req</sig_name>
			<label>i_g.m_unvalidated_req:i_g_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>46</id>
				<op_kind>output</op_kind>
				<object>i_g_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6721</id>
			<source_loc>18423</source_loc>
			<order>2</order>
			<sig_name>i_g_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_g_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>47</id>
				<op_kind>output</op_kind>
				<object>i_g_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6722</id>
			<source_loc>6715</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_1_i_g_m_unvalidated_req_next</sig_name>
			<label>i_g.m_unvalidated_req:gen_unvalidated_req_1_i_g_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_1_i_g_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6723</id>
			<source_loc>12028</source_loc>
			<order>4</order>
			<sig_name>i_g_m_busy_req_0</sig_name>
			<label>i_g.m_busy_req_0:i_g_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>49</id>
				<op_kind>input</op_kind>
				<object>i_g_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6724</id>
			<source_loc>12039</source_loc>
			<order>5</order>
			<sig_name>i_g_vld</sig_name>
			<label>i_g.vld:i_g_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>i_g_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6725</id>
			<source_loc>6572</source_loc>
			<order>6</order>
			<instance_name>GauFilter_N_Muxb_1_2_16_4_7</instance_name>
			<opcode>14</opcode>
			<label>MUX(2)</label>
			<op>
				<id>51</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6728</id>
			<source_loc>6709</source_loc>
			<order>7</order>
			<sig_name>i_g_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_g_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>i_g_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_vld</port_name>
				<state>13</state>
				<source_loc>6724</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>6723</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>12042</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>6728</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>6714</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>6718</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
		<reg_op>
			<id>6738</id>
			<source_loc>6718</source_loc>
			<name>i_g_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_g_m_unvalidated_req</instance_name>
			<op>
				<id>46</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6739</id>
			<source_loc>6728</source_loc>
			<name>i_g_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_g_m_unvalidated_req</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>73</id>
			<thread>gen_unvalidated_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>17869</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>73</id>
			<thread>gen_unvalidated_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5783</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6743</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11531,11531</sub_loc>
	</source_loc>
	<source_loc>
		<id>6744</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13300</opcode>
		<sub_loc>11531,11531</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>6758</id>
			<opcode>46</opcode>
			<source_loc>11534</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<io_op>
			<id>6747</id>
			<source_loc>11524</source_loc>
			<order>1</order>
			<sig_name>i_g_m_stall_reg_full</sig_name>
			<label>i_g.m_stall_reg_full:i_g_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>56</id>
				<op_kind>output</op_kind>
				<object>i_g_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6748</id>
			<source_loc>11532</source_loc>
			<order>2</order>
			<sig_name>i_g_m_data_is_valid</sig_name>
			<label>i_g.m_data_is_valid:i_g_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>57</id>
				<op_kind>input</op_kind>
				<object>i_g_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6751</id>
			<source_loc>11533</source_loc>
			<order>3</order>
			<sig_name>i_g_m_stalling</sig_name>
			<label>i_g.m_stalling:i_g_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>58</id>
				<op_kind>input</op_kind>
				<object>i_g_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6752</id>
			<source_loc>6573</source_loc>
			<order>4</order>
			<instance_name>GauFilter_And_1Ux1U_1U_4_8</instance_name>
			<opcode>46</opcode>
			<label>&amp;</label>
			<op>
				<id>59</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6757</id>
			<source_loc>6744</source_loc>
			<order>5</order>
			<sig_name>i_g_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_g_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>i_g_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_m_stalling</port_name>
				<state>11</state>
				<source_loc>6751</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>6748</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>6757</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>6747</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<reg_op>
			<id>6764</id>
			<source_loc>6747</source_loc>
			<name>i_g_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_g_m_stall_reg_full</instance_name>
			<op>
				<id>56</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6765</id>
			<source_loc>6757</source_loc>
			<name>i_g_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_g_m_stall_reg_full</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>81</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>17872</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>81</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5786</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6767</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11179,11179</sub_loc>
	</source_loc>
	<source_loc>
		<id>6768</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13350</opcode>
		<sub_loc>11179,11179</sub_loc>
	</source_loc>
	<source_loc>
		<id>6770</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18565</sub_loc>
	</source_loc>
	<source_loc>
		<id>6769</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18565</sub_loc>
	</source_loc>
	<source_loc>
		<id>6772</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11179</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>6789</id>
			<opcode>14</opcode>
			<source_loc>18882</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_1</thread>
		<io_op>
			<id>6778</id>
			<source_loc>11169</source_loc>
			<order>1</order>
			<sig_name>i_g_m_vld_reg</sig_name>
			<label>i_g.m_vld_reg:i_g_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>i_g_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6779</id>
			<source_loc>18565</source_loc>
			<order>2</order>
			<sig_name>i_g_m_vld_reg</sig_name>
			<label>m_vld_reg:i_g_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>64</id>
				<op_kind>output</op_kind>
				<object>i_g_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6781</id>
			<source_loc>6772</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_1_i_g_m_vld_reg_next</sig_name>
			<label>i_g.m_vld_reg:gen_do_reg_vld_1_i_g_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>65</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_1_i_g_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6782</id>
			<source_loc>11176</source_loc>
			<order>4</order>
			<sig_name>i_g_m_busy_internal</sig_name>
			<label>i_g.m_busy_internal:i_g_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>66</id>
				<op_kind>input</op_kind>
				<object>i_g_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6784</id>
			<source_loc>11180</source_loc>
			<order>5</order>
			<sig_name>i_g_vld</sig_name>
			<label>vld:i_g_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>67</id>
				<op_kind>input</op_kind>
				<object>i_g_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6786</id>
			<source_loc>6574</source_loc>
			<order>6</order>
			<instance_name>GauFilter_N_Muxb_1_2_16_4_9</instance_name>
			<opcode>14</opcode>
			<label>MUX(2)</label>
			<op>
				<id>68</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6787</id>
			<source_loc>6768</source_loc>
			<order>7</order>
			<sig_name>i_g_m_vld_reg</sig_name>
			<label>m_vld_reg:i_g_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>69</id>
				<op_kind>output</op_kind>
				<object>i_g_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>6782</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_g_vld</port_name>
				<state>13</state>
				<source_loc>6784</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>11179</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>6787</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>6771</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>6778</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_g_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
		<reg_op>
			<id>6798</id>
			<source_loc>6778</source_loc>
			<name>i_g_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_g_m_vld_reg</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6799</id>
			<source_loc>6787</source_loc>
			<name>i_g_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_g_m_vld_reg</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>87</id>
			<thread>gen_do_reg_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>17874</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>87</id>
			<thread>gen_do_reg_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5788</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6801</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10846,10846</sub_loc>
	</source_loc>
	<source_loc>
		<id>6802</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13370</opcode>
		<sub_loc>10846,10846</sub_loc>
	</source_loc>
	<source_loc>
		<id>6804</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18618</sub_loc>
	</source_loc>
	<source_loc>
		<id>6803</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18618</sub_loc>
	</source_loc>
	<source_loc>
		<id>6806</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10846</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_2</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_2</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_2</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unvalidated_req_2</thread>
		<op>
			<id>6816</id>
			<opcode>14</opcode>
			<source_loc>18885</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_2</thread>
		<io_op>
			<id>6809</id>
			<source_loc>10818</source_loc>
			<order>1</order>
			<sig_name>i_b_m_unvalidated_req</sig_name>
			<label>i_b.m_unvalidated_req:i_b_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>73</id>
				<op_kind>output</op_kind>
				<object>i_b_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6810</id>
			<source_loc>18618</source_loc>
			<order>2</order>
			<sig_name>i_b_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_b_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>i_b_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6811</id>
			<source_loc>6806</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_2_i_b_m_unvalidated_req_next</sig_name>
			<label>i_b.m_unvalidated_req:gen_unvalidated_req_2_i_b_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>75</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_2_i_b_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6812</id>
			<source_loc>10832</source_loc>
			<order>4</order>
			<sig_name>i_b_m_busy_req_0</sig_name>
			<label>i_b.m_busy_req_0:i_b_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>76</id>
				<op_kind>input</op_kind>
				<object>i_b_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6813</id>
			<source_loc>10843</source_loc>
			<order>5</order>
			<sig_name>i_b_vld</sig_name>
			<label>i_b.vld:i_b_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>77</id>
				<op_kind>input</op_kind>
				<object>i_b_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6814</id>
			<source_loc>6576</source_loc>
			<order>6</order>
			<instance_name>GauFilter_N_Muxb_1_2_16_4_10</instance_name>
			<opcode>14</opcode>
			<label>MUX(2)</label>
			<op>
				<id>78</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6815</id>
			<source_loc>6802</source_loc>
			<order>7</order>
			<sig_name>i_b_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_b_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>79</id>
				<op_kind>output</op_kind>
				<object>i_b_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_2</thread>
		<timing_path>
			<name>gen_unvalidated_req_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_vld</port_name>
				<state>13</state>
				<source_loc>6813</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>6812</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10846</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>6815</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>6805</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>6809</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_2</thread>
		<timing_path>
			<name>gen_unvalidated_req_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_2</thread>
		<reg_op>
			<id>6823</id>
			<source_loc>6809</source_loc>
			<name>i_b_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_b_m_unvalidated_req</instance_name>
			<op>
				<id>73</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6824</id>
			<source_loc>6815</source_loc>
			<name>i_b_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_b_m_unvalidated_req</instance_name>
			<op>
				<id>79</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>93</id>
			<thread>gen_unvalidated_req_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>17876</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>93</id>
			<thread>gen_unvalidated_req_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5790</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6826</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10003,10003</sub_loc>
	</source_loc>
	<source_loc>
		<id>6827</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13312</opcode>
		<sub_loc>10003,10003</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_2</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_2</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_2</thread>
		<op>
			<id>6835</id>
			<opcode>46</opcode>
			<source_loc>10006</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_2</thread>
		<io_op>
			<id>6830</id>
			<source_loc>9996</source_loc>
			<order>1</order>
			<sig_name>i_b_m_stall_reg_full</sig_name>
			<label>i_b.m_stall_reg_full:i_b_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>i_b_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6831</id>
			<source_loc>10004</source_loc>
			<order>2</order>
			<sig_name>i_b_m_data_is_valid</sig_name>
			<label>i_b.m_data_is_valid:i_b_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>84</id>
				<op_kind>input</op_kind>
				<object>i_b_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6832</id>
			<source_loc>10005</source_loc>
			<order>3</order>
			<sig_name>i_b_m_stalling</sig_name>
			<label>i_b.m_stalling:i_b_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>85</id>
				<op_kind>input</op_kind>
				<object>i_b_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6833</id>
			<source_loc>6577</source_loc>
			<order>4</order>
			<instance_name>GauFilter_And_1Ux1U_1U_4_11</instance_name>
			<opcode>46</opcode>
			<label>&amp;</label>
			<op>
				<id>86</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6834</id>
			<source_loc>6827</source_loc>
			<order>5</order>
			<sig_name>i_b_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_b_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>87</id>
				<op_kind>output</op_kind>
				<object>i_b_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_2</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_m_stalling</port_name>
				<state>11</state>
				<source_loc>6832</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>6831</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>6834</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>6830</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_2</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_2</thread>
		<reg_op>
			<id>6841</id>
			<source_loc>6830</source_loc>
			<name>i_b_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_b_m_stall_reg_full</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6842</id>
			<source_loc>6834</source_loc>
			<name>i_b_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_b_m_stall_reg_full</instance_name>
			<op>
				<id>87</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>101</id>
			<thread>gen_do_stall_reg_full_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>17879</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>101</id>
			<thread>gen_do_stall_reg_full_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5793</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6146</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17639,14002</sub_loc>
	</source_loc>
	<source_loc>
		<id>6147</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17643,14013</sub_loc>
	</source_loc>
	<source_loc>
		<id>6148</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17645,14047</sub_loc>
	</source_loc>
	<source_loc>
		<id>6149</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17649,14058</sub_loc>
	</source_loc>
	<source_loc>
		<id>6150</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17651,14092</sub_loc>
	</source_loc>
	<source_loc>
		<id>6151</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17655,14103</sub_loc>
	</source_loc>
	<source_loc>
		<id>6152</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17656,14137</sub_loc>
	</source_loc>
	<source_loc>
		<id>6942</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18873,2370</sub_loc>
	</source_loc>
	<source_loc>
		<id>6944</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6942</sub_loc>
	</source_loc>
	<source_loc>
		<id>6943</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6942</sub_loc>
	</source_loc>
	<source_loc>
		<id>6950</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18871,2370</sub_loc>
	</source_loc>
	<source_loc>
		<id>6953</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6950</sub_loc>
	</source_loc>
	<source_loc>
		<id>6951</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6950</sub_loc>
	</source_loc>
	<source_loc>
		<id>6955</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18869,2370</sub_loc>
	</source_loc>
	<source_loc>
		<id>6957</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6955</sub_loc>
	</source_loc>
	<source_loc>
		<id>6956</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6955</sub_loc>
	</source_loc>
	<source_loc>
		<id>6892</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>987,2333</sub_loc>
	</source_loc>
	<source_loc>
		<id>6961</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>987,2370</sub_loc>
	</source_loc>
	<source_loc>
		<id>6963</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6961</sub_loc>
	</source_loc>
	<source_loc>
		<id>6962</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6961</sub_loc>
	</source_loc>
	<source_loc>
		<id>6854</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18873,2270</sub_loc>
	</source_loc>
	<source_loc>
		<id>6856</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6854</sub_loc>
	</source_loc>
	<source_loc>
		<id>6855</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6854</sub_loc>
	</source_loc>
	<source_loc>
		<id>6858</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18871,2270</sub_loc>
	</source_loc>
	<source_loc>
		<id>6860</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6858</sub_loc>
	</source_loc>
	<source_loc>
		<id>6859</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6858</sub_loc>
	</source_loc>
	<source_loc>
		<id>6862</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18869,2270</sub_loc>
	</source_loc>
	<source_loc>
		<id>6864</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6862</sub_loc>
	</source_loc>
	<source_loc>
		<id>6863</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6862</sub_loc>
	</source_loc>
	<source_loc>
		<id>6866</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2236,2272</sub_loc>
	</source_loc>
	<source_loc>
		<id>6868</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6866</sub_loc>
	</source_loc>
	<source_loc>
		<id>6867</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6866</sub_loc>
	</source_loc>
	<source_loc>
		<id>6916</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18873,2345</sub_loc>
	</source_loc>
	<source_loc>
		<id>6918</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6916</sub_loc>
	</source_loc>
	<source_loc>
		<id>6917</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6916</sub_loc>
	</source_loc>
	<source_loc>
		<id>6920</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18871,2345</sub_loc>
	</source_loc>
	<source_loc>
		<id>6922</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6920</sub_loc>
	</source_loc>
	<source_loc>
		<id>6921</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6920</sub_loc>
	</source_loc>
	<source_loc>
		<id>6926</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18869,2345</sub_loc>
	</source_loc>
	<source_loc>
		<id>6929</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6926</sub_loc>
	</source_loc>
	<source_loc>
		<id>6928</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6926</sub_loc>
	</source_loc>
	<source_loc>
		<id>6933</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2237,2343</sub_loc>
	</source_loc>
	<source_loc>
		<id>6936</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6933</sub_loc>
	</source_loc>
	<source_loc>
		<id>6935</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6933</sub_loc>
	</source_loc>
	<source_loc>
		<id>6938</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>987,2345</sub_loc>
	</source_loc>
	<source_loc>
		<id>6940</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6938</sub_loc>
	</source_loc>
	<source_loc>
		<id>6939</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6938</sub_loc>
	</source_loc>
	<source_loc>
		<id>6896</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18873,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>6898</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6896</sub_loc>
	</source_loc>
	<source_loc>
		<id>6897</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6896</sub_loc>
	</source_loc>
	<source_loc>
		<id>6900</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18871,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>6902</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6900</sub_loc>
	</source_loc>
	<source_loc>
		<id>6901</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6900</sub_loc>
	</source_loc>
	<source_loc>
		<id>6904</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18869,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>6906</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6904</sub_loc>
	</source_loc>
	<source_loc>
		<id>6905</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6904</sub_loc>
	</source_loc>
	<source_loc>
		<id>6908</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2238,2340</sub_loc>
	</source_loc>
	<source_loc>
		<id>6910</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6908</sub_loc>
	</source_loc>
	<source_loc>
		<id>6909</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6908</sub_loc>
	</source_loc>
	<source_loc>
		<id>6912</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>987,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>6914</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6912</sub_loc>
	</source_loc>
	<source_loc>
		<id>6913</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6912</sub_loc>
	</source_loc>
	<source_loc>
		<id>6158</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17639,14214</sub_loc>
	</source_loc>
	<source_loc>
		<id>6844</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4221,17937</sub_loc>
	</source_loc>
	<source_loc>
		<id>6845</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>967,6844</sub_loc>
	</source_loc>
	<source_loc>
		<id>6160</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2382,17937</sub_loc>
	</source_loc>
	<source_loc>
		<id>6162</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17639,14303</sub_loc>
	</source_loc>
	<source_loc>
		<id>6166</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17645,14436</sub_loc>
	</source_loc>
	<source_loc>
		<id>6846</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4221,17986</sub_loc>
	</source_loc>
	<source_loc>
		<id>6847</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,6846</sub_loc>
	</source_loc>
	<source_loc>
		<id>6168</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2382,17986</sub_loc>
	</source_loc>
	<source_loc>
		<id>6170</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17645,14525</sub_loc>
	</source_loc>
	<source_loc>
		<id>6174</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17651,14658</sub_loc>
	</source_loc>
	<source_loc>
		<id>6848</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4221,18035</sub_loc>
	</source_loc>
	<source_loc>
		<id>6849</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,6848</sub_loc>
	</source_loc>
	<source_loc>
		<id>6176</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2382,18035</sub_loc>
	</source_loc>
	<source_loc>
		<id>6178</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17651,14747</sub_loc>
	</source_loc>
	<source_loc>
		<id>6870</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18873,2325</sub_loc>
	</source_loc>
	<source_loc>
		<id>6872</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6870</sub_loc>
	</source_loc>
	<source_loc>
		<id>6871</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6870</sub_loc>
	</source_loc>
	<source_loc>
		<id>6874</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18871,2325</sub_loc>
	</source_loc>
	<source_loc>
		<id>6876</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6874</sub_loc>
	</source_loc>
	<source_loc>
		<id>6875</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6874</sub_loc>
	</source_loc>
	<source_loc>
		<id>6878</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18869,2325</sub_loc>
	</source_loc>
	<source_loc>
		<id>6880</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6878</sub_loc>
	</source_loc>
	<source_loc>
		<id>6879</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6878</sub_loc>
	</source_loc>
	<source_loc>
		<id>6882</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2242,2337</sub_loc>
	</source_loc>
	<source_loc>
		<id>6890</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6882</sub_loc>
	</source_loc>
	<source_loc>
		<id>6884</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6882</sub_loc>
	</source_loc>
	<source_loc>
		<id>6894</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6892</sub_loc>
	</source_loc>
	<source_loc>
		<id>6893</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6892</sub_loc>
	</source_loc>
	<source_loc>
		<id>6143</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>981,14802</sub_loc>
	</source_loc>
	<source_loc>
		<id>6141</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>978,14580</sub_loc>
	</source_loc>
	<source_loc>
		<id>6139</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>975,14358</sub_loc>
	</source_loc>
	<source_loc>
		<id>6153</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>984,15038</sub_loc>
	</source_loc>
	<source_loc>
		<id>6850</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3545,15057</sub_loc>
	</source_loc>
	<source_loc>
		<id>6851</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>970,6850</sub_loc>
	</source_loc>
	<source_loc>
		<id>6190</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17656,15058</sub_loc>
	</source_loc>
	<source_loc>
		<id>6852</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5003,18152</sub_loc>
	</source_loc>
	<source_loc>
		<id>6853</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>970,6852</sub_loc>
	</source_loc>
	<source_loc>
		<id>6192</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2382,18152</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>88</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>59</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>553</value>
	</intrinsic_muxing>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>GauFilter_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>GauFilter_Lti3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>GauFilter_Eqi2u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>GauFilter_Eqi1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>GauFilter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>GauFilter_N_Mux_8_2_20_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>10.9440</unit_area>
		<comb_area>10.9440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>GauFilter_N_Mux_8_2_21_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>10.9440</unit_area>
		<comb_area>10.9440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>GauFilter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>31</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.2302</delay>
		<module_name>GauFilter_N_Mux_8_3_22_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>32.4900</unit_area>
		<comb_area>32.4900</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>1.2939</delay>
		<module_name>GauFilter_R11_4Mul2u8u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>*</label>
		<unit_area>344.3940</unit_area>
		<comb_area>344.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>GauFilter_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>GauFilter_N_Mux_8_2_23_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>7093</id>
			<opcode>32</opcode>
			<source_loc>2270,2271</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7095</id>
			<opcode>32</opcode>
			<source_loc>2270,2271</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7085</id>
			<opcode>5</opcode>
			<source_loc>2334</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7087</id>
			<opcode>44</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7089</id>
			<opcode>44</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>7091</id>
			<opcode>44</opcode>
			<source_loc>2325</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<wire_op>
			<id>6978</id>
			<source_loc>18873</source_loc>
			<order>1</order>
			<sig_name>val_2</sig_name>
			<label>val[2]:val_2:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
				<object>val_2</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6981</id>
			<source_loc>18871</source_loc>
			<order>2</order>
			<sig_name>val_1</sig_name>
			<label>val[1]:val_1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
				<object>val_1</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6982</id>
			<source_loc>18869</source_loc>
			<order>3</order>
			<sig_name>val_0</sig_name>
			<label>val[0]:val_0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>92</id>
				<op_kind>wire</op_kind>
				<object>val_0</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6983</id>
			<source_loc>6146</source_loc>
			<order>4</order>
			<sig_name>i_r_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_r_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>93</id>
				<op_kind>output</op_kind>
				<object>i_r_m_busy_req_0</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6984</id>
			<source_loc>6147</source_loc>
			<order>5</order>
			<sig_name>i_r_m_stalling</sig_name>
			<label>m_stalling:i_r_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>94</id>
				<op_kind>output</op_kind>
				<object>i_r_m_stalling</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6985</id>
			<source_loc>6148</source_loc>
			<order>6</order>
			<sig_name>i_g_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_g_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>95</id>
				<op_kind>output</op_kind>
				<object>i_g_m_busy_req_0</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6988</id>
			<source_loc>6149</source_loc>
			<order>7</order>
			<sig_name>i_g_m_stalling</sig_name>
			<label>m_stalling:i_g_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>96</id>
				<op_kind>output</op_kind>
				<object>i_g_m_stalling</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6989</id>
			<source_loc>6150</source_loc>
			<order>8</order>
			<sig_name>i_b_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_b_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>97</id>
				<op_kind>output</op_kind>
				<object>i_b_m_busy_req_0</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6990</id>
			<source_loc>6151</source_loc>
			<order>9</order>
			<sig_name>i_b_m_stalling</sig_name>
			<label>m_stalling:i_b_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>98</id>
				<op_kind>output</op_kind>
				<object>i_b_m_stalling</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6991</id>
			<source_loc>6152</source_loc>
			<order>10</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>99</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>7097</id>
			<source_loc>6944</source_loc>
			<order>11</order>
			<sig_name>lp_ctrl</sig_name>
			<label>val[2]:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6992</id>
			<source_loc>6942</source_loc>
			<order>12</order>
			<sig_name>val_2</sig_name>
			<label>val[2]:val_2:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>100</id>
				<op_kind>wire</op_kind>
				<object>val_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6993</id>
			<source_loc>6950</source_loc>
			<order>13</order>
			<sig_name>val_1</sig_name>
			<label>val[1]:val_1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>101</id>
				<op_kind>wire</op_kind>
				<object>val_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6994</id>
			<source_loc>6955</source_loc>
			<order>14</order>
			<sig_name>val_0</sig_name>
			<label>val[0]:val_0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>102</id>
				<op_kind>wire</op_kind>
				<object>val_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6997</id>
			<source_loc>6961</source_loc>
			<order>15</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>103</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6998</id>
			<source_loc>17420</source_loc>
			<order>16</order>
			<sig_name>i</sig_name>
			<label>i:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>104</id>
				<op_kind>wire</op_kind>
				<object>i</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7016</id>
			<source_loc>17425</source_loc>
			<order>17</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>118</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7099</id>
			<source_loc>6856</source_loc>
			<order>18</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>val[2]:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>180</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7003</id>
			<source_loc>6854</source_loc>
			<order>19</order>
			<sig_name>val_2_u0</sig_name>
			<label>val[2]:val_2_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>105</id>
				<op_kind>wire</op_kind>
				<object>val_2_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7004</id>
			<source_loc>6858</source_loc>
			<order>20</order>
			<sig_name>val_1_u0</sig_name>
			<label>val[1]:val_1_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>106</id>
				<op_kind>wire</op_kind>
				<object>val_1_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7005</id>
			<source_loc>6862</source_loc>
			<order>21</order>
			<sig_name>val_0_u0</sig_name>
			<label>val[0]:val_0_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>107</id>
				<op_kind>wire</op_kind>
				<object>val_0_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7006</id>
			<source_loc>6866</source_loc>
			<order>22</order>
			<sig_name>i_u0</sig_name>
			<label>i:i_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>108</id>
				<op_kind>wire</op_kind>
				<object>i_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>7013</id>
			<source_loc>6524</source_loc>
			<order>23</order>
			<instance_name>GauFilter_Add2i1u2_4_12</instance_name>
			<opcode>57</opcode>
			<label>+</label>
			<op>
				<id>115</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1423000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7014</id>
			<source_loc>6526</source_loc>
			<order>24</order>
			<instance_name>GauFilter_Lti3u2_4_13</instance_name>
			<opcode>56</opcode>
			<label>&lt;</label>
			<op>
				<id>116</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1783000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7007</id>
			<source_loc>6513</source_loc>
			<order>25</order>
			<instance_name>GauFilter_Eqi2u2_4_14</instance_name>
			<opcode>55</opcode>
			<label>==</label>
			<op>
				<id>109</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1109000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7009</id>
			<source_loc>6517</source_loc>
			<order>26</order>
			<instance_name>GauFilter_Eqi1u2_4_15</instance_name>
			<opcode>54</opcode>
			<label>==</label>
			<op>
				<id>111</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1109000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7011</id>
			<source_loc>6520</source_loc>
			<order>27</order>
			<instance_name>GauFilter_OrReduction_2U_1U_4_16</instance_name>
			<opcode>62</opcode>
			<label>or_reduce</label>
			<op>
				<id>113</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1230000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7008</id>
			<source_loc>6515</source_loc>
			<order>28</order>
			<instance_name>GauFilter_N_Mux_8_2_20_4_17</instance_name>
			<opcode>32</opcode>
			<label>MUX(2)</label>
			<op>
				<id>110</id>
				<op_kind>mux</op_kind>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.2999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7010</id>
			<source_loc>6519</source_loc>
			<order>29</order>
			<instance_name>GauFilter_N_Mux_8_2_20_4_18</instance_name>
			<opcode>32</opcode>
			<label>MUX(2)</label>
			<op>
				<id>112</id>
				<op_kind>mux</op_kind>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.2999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7012</id>
			<source_loc>6522</source_loc>
			<order>30</order>
			<instance_name>GauFilter_N_Mux_8_2_21_4_19</instance_name>
			<opcode>63</opcode>
			<label>MUX(2)</label>
			<op>
				<id>114</id>
				<op_kind>mux</op_kind>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.2849000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7100</id>
			<source_loc>6855</source_loc>
			<order>31</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>val[2]:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>181</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7101</id>
			<source_loc>6918</source_loc>
			<order>32</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>val[2]:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>182</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7024</id>
			<source_loc>17427</source_loc>
			<order>33</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>124</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7017</id>
			<source_loc>6916</source_loc>
			<order>34</order>
			<sig_name>val_2</sig_name>
			<label>val[2]:val_2:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>119</id>
				<op_kind>wire</op_kind>
				<object>val_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.3614000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7018</id>
			<source_loc>6920</source_loc>
			<order>35</order>
			<sig_name>val_1</sig_name>
			<label>val[1]:val_1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>120</id>
				<op_kind>wire</op_kind>
				<object>val_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.3614000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7019</id>
			<source_loc>6926</source_loc>
			<order>36</order>
			<sig_name>val_0</sig_name>
			<label>val[0]:val_0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>121</id>
				<op_kind>wire</op_kind>
				<object>val_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.3464000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7020</id>
			<source_loc>6933</source_loc>
			<order>37</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>122</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7022</id>
			<source_loc>6938</source_loc>
			<order>38</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>123</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7103</id>
			<source_loc>6898</source_loc>
			<order>39</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>184</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7025</id>
			<source_loc>6896</source_loc>
			<order>40</order>
			<sig_name>val_2</sig_name>
			<label>val[2]:val_2:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>125</id>
				<op_kind>wire</op_kind>
				<object>val_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.4229000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7027</id>
			<source_loc>6900</source_loc>
			<order>41</order>
			<sig_name>val_1</sig_name>
			<label>val[1]:val_1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>val_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.4229000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7028</id>
			<source_loc>6904</source_loc>
			<order>42</order>
			<sig_name>val_0</sig_name>
			<label>val[0]:val_0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
				<object>val_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.4079000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7030</id>
			<source_loc>6908</source_loc>
			<order>43</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7032</id>
			<source_loc>6912</source_loc>
			<order>44</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>129</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>7033</id>
			<source_loc>6158</source_loc>
			<order>45</order>
			<sig_name>i_r_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_r_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>130</id>
				<op_kind>output</op_kind>
				<object>i_r_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7035</id>
			<source_loc>6845</source_loc>
			<order>46</order>
			<sig_name>i_r_m_data_is_invalid</sig_name>
			<label>i_r.m_data_is_invalid:i_r_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>131</id>
				<op_kind>input</op_kind>
				<object>i_r_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7036</id>
			<source_loc>6160</source_loc>
			<order>47</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>132</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>7073</id>
			<source_loc>6556</source_loc>
			<order>48</order>
			<instance_name>GauFilter_Add2i1u2_4_20</instance_name>
			<opcode>57</opcode>
			<label>+</label>
			<op>
				<id>166</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>7076</id>
			<source_loc>6560</source_loc>
			<order>49</order>
			<instance_name>GauFilter_Add2i1u2_4_21</instance_name>
			<opcode>57</opcode>
			<label>+</label>
			<op>
				<id>169</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>7040</id>
			<source_loc>6162</source_loc>
			<order>50</order>
			<sig_name>i_r_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_r_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>133</id>
				<op_kind>output</op_kind>
				<object>i_r_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7041</id>
			<source_loc>6139</source_loc>
			<order>51</order>
			<sig_name>i_r_data</sig_name>
			<label>i_r.data:i_r_data:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>134</id>
				<op_kind>input</op_kind>
				<object>i_r_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7042</id>
			<source_loc>6166</source_loc>
			<order>52</order>
			<sig_name>i_g_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_g_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>135</id>
				<op_kind>output</op_kind>
				<object>i_g_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7043</id>
			<source_loc>6847</source_loc>
			<order>53</order>
			<sig_name>i_g_m_data_is_invalid</sig_name>
			<label>i_g.m_data_is_invalid:i_g_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>136</id>
				<op_kind>input</op_kind>
				<object>i_g_m_data_is_invalid</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7044</id>
			<source_loc>6168</source_loc>
			<order>54</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>137</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7045</id>
			<source_loc>6170</source_loc>
			<order>55</order>
			<sig_name>i_g_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_g_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>138</id>
				<op_kind>output</op_kind>
				<object>i_g_m_busy_req_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7046</id>
			<source_loc>6141</source_loc>
			<order>56</order>
			<sig_name>i_g_data</sig_name>
			<label>i_g.data:i_g_data:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>139</id>
				<op_kind>input</op_kind>
				<object>i_g_data</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7047</id>
			<source_loc>6174</source_loc>
			<order>57</order>
			<sig_name>i_b_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_b_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>140</id>
				<op_kind>output</op_kind>
				<object>i_b_m_busy_req_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7048</id>
			<source_loc>6849</source_loc>
			<order>58</order>
			<sig_name>i_b_m_data_is_invalid</sig_name>
			<label>i_b.m_data_is_invalid:i_b_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>141</id>
				<op_kind>input</op_kind>
				<object>i_b_m_data_is_invalid</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7049</id>
			<source_loc>6176</source_loc>
			<order>59</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>142</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7050</id>
			<source_loc>6178</source_loc>
			<order>60</order>
			<sig_name>i_b_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_b_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>143</id>
				<op_kind>output</op_kind>
				<object>i_b_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7051</id>
			<source_loc>6143</source_loc>
			<order>61</order>
			<sig_name>i_b_data</sig_name>
			<label>i_b.data:i_b_data:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>144</id>
				<op_kind>input</op_kind>
				<object>i_b_data</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>7052</id>
			<source_loc>17509</source_loc>
			<order>62</order>
			<sig_name>i0</sig_name>
			<label>i:i0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>145</id>
				<op_kind>wire</op_kind>
				<object>i0</object>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>7059</id>
			<source_loc>6528</source_loc>
			<order>63</order>
			<instance_name>GauFilter_Add2u2Mul2i3u2_4_22</instance_name>
			<opcode>51</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>152</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7105</id>
			<source_loc>6872</source_loc>
			<order>64</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>val[2]:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7053</id>
			<source_loc>6870</source_loc>
			<order>65</order>
			<sig_name>val_2_u1</sig_name>
			<label>val[2]:val_2_u1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>146</id>
				<op_kind>wire</op_kind>
				<object>val_2_u1</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7054</id>
			<source_loc>6874</source_loc>
			<order>66</order>
			<sig_name>val_1_u1</sig_name>
			<label>val[1]:val_1_u1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>147</id>
				<op_kind>wire</op_kind>
				<object>val_1_u1</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7055</id>
			<source_loc>6878</source_loc>
			<order>67</order>
			<sig_name>val_0_u1</sig_name>
			<label>val[0]:val_0_u1:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>148</id>
				<op_kind>wire</op_kind>
				<object>val_0_u1</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7056</id>
			<source_loc>6882</source_loc>
			<order>68</order>
			<sig_name>i0_u0</sig_name>
			<label>i:i0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>149</id>
				<op_kind>wire</op_kind>
				<object>i0_u0</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7057</id>
			<source_loc>6892</source_loc>
			<order>69</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>150</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7058</id>
			<source_loc>2328</source_loc>
			<order>70</order>
			<sig_name>dmux_ctrl_004</sig_name>
			<label>dmux_ctrl_004:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>151</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_004</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>32</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>7065</id>
			<source_loc>6543</source_loc>
			<order>71</order>
			<instance_name>GauFilter_Eqi2u2_4_23</instance_name>
			<opcode>55</opcode>
			<label>==</label>
			<op>
				<id>158</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>7067</id>
			<source_loc>6549</source_loc>
			<order>72</order>
			<instance_name>GauFilter_Eqi1u2_4_24</instance_name>
			<opcode>54</opcode>
			<label>==</label>
			<op>
				<id>160</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>7069</id>
			<source_loc>6551</source_loc>
			<order>73</order>
			<instance_name>GauFilter_OrReduction_2U_1U_4_25</instance_name>
			<opcode>62</opcode>
			<label>or_reduce</label>
			<op>
				<id>162</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>7071</id>
			<source_loc>6554</source_loc>
			<order>74</order>
			<instance_name>GauFilter_Add2i1u2_4_26</instance_name>
			<opcode>57</opcode>
			<label>+</label>
			<op>
				<id>164</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>7061</id>
			<source_loc>6533</source_loc>
			<order>75</order>
			<instance_name>GauFilter_N_Mux_8_3_22_4_27</instance_name>
			<opcode>68</opcode>
			<label>MUX(3)</label>
			<op>
				<id>154</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 8 2</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>7063</id>
			<source_loc>6538</source_loc>
			<order>76</order>
			<instance_name>GauFilter_N_Mux_8_3_22_4_28</instance_name>
			<opcode>68</opcode>
			<label>MUX(3)</label>
			<op>
				<id>156</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 8 2</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>7060</id>
			<source_loc>6563</source_loc>
			<order>77</order>
			<instance_name>mask</instance_name>
			<opcode>77</opcode>
			<label>mask:read</label>
			<op>
				<id>153</id>
				<op_kind>array_read</op_kind>
				<object>mask</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7062</id>
			<source_loc>6535</source_loc>
			<order>78</order>
			<instance_name>GauFilter_R11_4Mul2u8u8_4_29</instance_name>
			<opcode>5</opcode>
			<label>*</label>
			<op>
				<id>155</id>
				<op_kind>wire</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>1.4079000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7064</id>
			<source_loc>6540</source_loc>
			<order>79</order>
			<instance_name>GauFilter_Add_8Ux8U_8U_4_30</instance_name>
			<opcode>70</opcode>
			<label>+</label>
			<op>
				<id>157</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>1.6820000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7066</id>
			<source_loc>6544</source_loc>
			<order>80</order>
			<instance_name>GauFilter_N_Mux_8_2_23_4_31</instance_name>
			<opcode>44</opcode>
			<label>MUX(2)</label>
			<op>
				<id>159</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>1.7720000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7068</id>
			<source_loc>6550</source_loc>
			<order>81</order>
			<instance_name>GauFilter_N_Mux_8_2_23_4_32</instance_name>
			<opcode>44</opcode>
			<label>MUX(2)</label>
			<op>
				<id>161</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>1.7720000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7070</id>
			<source_loc>6552</source_loc>
			<order>82</order>
			<instance_name>GauFilter_N_Mux_8_2_23_4_33</instance_name>
			<opcode>44</opcode>
			<label>MUX(2)</label>
			<op>
				<id>163</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>1.7720000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>7077</id>
			<source_loc>6562</source_loc>
			<order>83</order>
			<instance_name>GauFilter_Lti3u2_4_34</instance_name>
			<opcode>56</opcode>
			<label>&lt;</label>
			<op>
				<id>170</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7079</id>
			<source_loc>17529</source_loc>
			<order>84</order>
			<sig_name>rgb_output</sig_name>
			<label>rgb_output:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>172</id>
				<op_kind>wire</op_kind>
				<object>rgb_output</object>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>1.7720000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7106</id>
			<source_loc>6871</source_loc>
			<order>85</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>val[2]:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>7074</id>
			<source_loc>6558</source_loc>
			<order>86</order>
			<instance_name>GauFilter_Lti3u2_4_35</instance_name>
			<opcode>56</opcode>
			<label>&lt;</label>
			<op>
				<id>167</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7104</id>
			<source_loc>6897</source_loc>
			<order>87</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>185</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7102</id>
			<source_loc>6917</source_loc>
			<order>88</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>val[2]:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>183</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>7080</id>
			<source_loc>6153</source_loc>
			<order>89</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>173</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>1.8375000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7081</id>
			<source_loc>6851</source_loc>
			<order>90</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>174</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7082</id>
			<source_loc>6190</source_loc>
			<order>91</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>175</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7083</id>
			<source_loc>6853</source_loc>
			<order>92</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>176</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7084</id>
			<source_loc>6192</source_loc>
			<order>93</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>177</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>7098</id>
			<source_loc>6943</source_loc>
			<order>94</order>
			<sig_name>lp_ctrl</sig_name>
			<label>val[2]:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>179</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7015</id>
			<source_loc>17924</source_loc>
			<order>95</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>117</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1783000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7072</id>
			<source_loc>18082</source_loc>
			<order>96</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>165</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7075</id>
			<source_loc>18090</source_loc>
			<order>97</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>168</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7078</id>
			<source_loc>18097</source_loc>
			<order>98</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>171</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>35</state>
				<source_loc>7081</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>37</state>
				<source_loc>7083</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_m_data_is_invalid</port_name>
				<state>22</state>
				<source_loc>7048</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_m_data_is_invalid</port_name>
				<state>17</state>
				<source_loc>7043</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>7035</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1276</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.2939</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2741</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0266</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1276</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.2939</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2741</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0266</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1276</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.2939</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2741</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0266</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1276</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.2939</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2741</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0266</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1276</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.2939</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2741</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0266</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_g_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_r_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2302</delay>
				<instance_name>GauFilter_N_Mux_8_3_22_4_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.2939</delay>
				<instance_name>GauFilter_R11_4Mul2u8u8_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8080</delay>
				<instance_name>GauFilter_Add_8Ux8U_8U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GauFilter_N_Mux_8_2_23_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7759</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2302</delay>
				<instance_name>GauFilter_N_Mux_8_3_22_4_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.2939</delay>
				<instance_name>GauFilter_R11_4Mul2u8u8_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8080</delay>
				<instance_name>GauFilter_Add_8Ux8U_8U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GauFilter_N_Mux_8_2_23_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7759</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2302</delay>
				<instance_name>GauFilter_N_Mux_8_3_22_4_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.2939</delay>
				<instance_name>GauFilter_R11_4Mul2u8u8_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8080</delay>
				<instance_name>GauFilter_Add_8Ux8U_8U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GauFilter_N_Mux_8_2_23_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7759</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2302</delay>
				<instance_name>GauFilter_N_Mux_8_3_22_4_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.2939</delay>
				<instance_name>GauFilter_R11_4Mul2u8u8_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8080</delay>
				<instance_name>GauFilter_Add_8Ux8U_8U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GauFilter_N_Mux_8_2_23_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7759</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2302</delay>
				<instance_name>GauFilter_N_Mux_8_3_22_4_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.2939</delay>
				<instance_name>GauFilter_R11_4Mul2u8u8_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8080</delay>
				<instance_name>GauFilter_Add_8Ux8U_8U_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>GauFilter_N_Mux_8_2_23_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7759</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.0881</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1276</delay>
				<source_loc>7061</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.2939</delay>
				<source_loc>7062</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2741</delay>
				<source_loc>7064</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>7068</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>7018</source_loc>
				<state>8</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>7027</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.0881</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1276</delay>
				<source_loc>7061</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.2939</delay>
				<source_loc>7062</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2741</delay>
				<source_loc>7064</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>7070</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>7019</source_loc>
				<state>8</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>7028</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.0881</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1276</delay>
				<source_loc>7061</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.2939</delay>
				<source_loc>7062</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2741</delay>
				<source_loc>7064</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>7066</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>7017</source_loc>
				<state>8</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>7025</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.4460</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2665</delay>
				<source_loc>7059</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>7060</source_loc>
				<state>28</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.1989</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1334</delay>
				<source_loc>7081</source_loc>
				<state>35</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>7082</source_loc>
				<state>35</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2503</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
				<source_loc>7071</source_loc>
				<state>28</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>7072</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2503</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
				<source_loc>7073</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2503</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
				<source_loc>7076</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2338</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>6998</source_loc>
				<state>4</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>7006</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
				<source_loc>7013</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0360</delay>
				<source_loc>7014</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>7015</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2155</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0360</delay>
				<source_loc>7074</source_loc>
				<state>30</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>7075</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>7113</id>
			<source_loc>6989</source_loc>
			<name>i_b_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed/>
			<instance_name>i_b_m_busy_req_0</instance_name>
			<op>
				<id>97</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7114</id>
			<source_loc>7047</source_loc>
			<name>i_b_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>3,4</livein>
			<liveout>3</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>i_b_m_busy_req_0</instance_name>
			<op>
				<id>140</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7115</id>
			<source_loc>7050</source_loc>
			<name>i_b_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,32</livein>
			<liveout>4,5,32</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>i_b_m_busy_req_0</instance_name>
			<op>
				<id>143</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7117</id>
			<source_loc>6985</source_loc>
			<name>i_g_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed/>
			<instance_name>i_g_m_busy_req_0</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7118</id>
			<source_loc>7042</source_loc>
			<name>i_g_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_g_m_busy_req_0</instance_name>
			<op>
				<id>135</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7119</id>
			<source_loc>7045</source_loc>
			<name>i_g_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>3,4,5</livein>
			<liveout>3,4</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>i_g_m_busy_req_0</instance_name>
			<op>
				<id>138</id>
				<op_kind>reg</op_kind>
				<object>i_g_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7121</id>
			<source_loc>6983</source_loc>
			<name>i_r_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed/>
			<instance_name>i_r_m_busy_req_0</instance_name>
			<op>
				<id>93</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7123</id>
			<source_loc>7033</source_loc>
			<name>i_r_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed>1,7,13,32</reg_deffed>
			<instance_name>i_r_m_busy_req_0</instance_name>
			<op>
				<id>130</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7124</id>
			<source_loc>7040</source_loc>
			<name>i_r_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,4</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_r_m_busy_req_0</instance_name>
			<op>
				<id>133</id>
				<op_kind>reg</op_kind>
				<object>i_r_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7126</id>
			<source_loc>7080</source_loc>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>6,32</livein>
			<liveout>32</liveout>
			<reg_deffed>32</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>173</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7128</id>
			<source_loc>6991</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>99</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7129</id>
			<source_loc>7082</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>6,7,32</livein>
			<liveout>6,32</liveout>
			<reg_deffed>32</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>175</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7131</id>
			<source_loc>6978</source_loc>
			<name>val_2_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,7,13</livein>
			<liveout>1,7,13</liveout>
			<reg_deffed/>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>90</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7132</id>
			<source_loc>7008</source_loc>
			<name>val_2_mi5</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed>1,7,13</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>110</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7133</id>
			<source_loc>7025</source_loc>
			<name>val_2_mi9</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3,4,5,7,13,32</livein>
			<liveout>1,2,3,4,5,7,13,32</liveout>
			<reg_deffed>1,7,13,32</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>125</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7134</id>
			<source_loc>7053</source_loc>
			<name>val_2_u1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>32</livein>
			<liveout>5,32</liveout>
			<reg_deffed>5,32</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>146</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7135</id>
			<source_loc>7066</source_loc>
			<name>val_2_mi28</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,6,7,13,32</livein>
			<liveout>1,6,7,13,32</liveout>
			<reg_deffed>32</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>159</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7137</id>
			<source_loc>6981</source_loc>
			<name>val_1_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,7,13</livein>
			<liveout>1,7,13</liveout>
			<reg_deffed/>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>91</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7138</id>
			<source_loc>7010</source_loc>
			<name>val_1_mi5</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed>1,7,13</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>112</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7139</id>
			<source_loc>7027</source_loc>
			<name>val_1_mi9</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3,4,5,7,13,32</livein>
			<liveout>1,2,3,4,5,7,13,32</liveout>
			<reg_deffed>1,7,13,32</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>126</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7140</id>
			<source_loc>7054</source_loc>
			<name>val_1_u1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>32</livein>
			<liveout>5,32</liveout>
			<reg_deffed>5,32</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7141</id>
			<source_loc>7068</source_loc>
			<name>val_1_mi28</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,6,7,13,32</livein>
			<liveout>1,6,7,13,32</liveout>
			<reg_deffed>32</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7143</id>
			<source_loc>6982</source_loc>
			<name>val_0_mi0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,7,13</livein>
			<liveout>1,7,13</liveout>
			<reg_deffed/>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7144</id>
			<source_loc>7012</source_loc>
			<name>val_0_mi5</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed>1,7,13</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7145</id>
			<source_loc>7028</source_loc>
			<name>val_0_mi9</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,2,3,4,5,7,13,32</livein>
			<liveout>1,2,3,4,5,7,13,32</liveout>
			<reg_deffed>1,7,13,32</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>127</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7146</id>
			<source_loc>7055</source_loc>
			<name>val_0_u1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>32</livein>
			<liveout>5,32</liveout>
			<reg_deffed>5,32</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>148</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7147</id>
			<source_loc>7070</source_loc>
			<name>val_0_mi28</name>
			<datatype W="8">sc_uint</datatype>
			<livein>1,6,7,13,32</livein>
			<liveout>1,6,7,13,32</liveout>
			<reg_deffed>32</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>163</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7149</id>
			<source_loc>7016</source_loc>
			<name>v_mi4</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,7,13,32</livein>
			<liveout>1,7,13,32</liveout>
			<reg_deffed>1,7</reg_deffed>
			<instance_name>s_reg_27</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>s_reg_27</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7150</id>
			<source_loc>7020</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,4,5,7,13,32</livein>
			<liveout>1,2,3,4,5,7,13,32</liveout>
			<reg_deffed>1,7,13,32</reg_deffed>
			<instance_name>s_reg_27</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>s_reg_27</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7152</id>
			<source_loc>7013</source_loc>
			<name>i_mi5</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,7,13</livein>
			<liveout>1,7,13</liveout>
			<reg_deffed>1,7,13</reg_deffed>
			<instance_name>s_reg_28</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>s_reg_28</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7153</id>
			<source_loc>7073</source_loc>
			<name>u_mi12</name>
			<datatype W="2">sc_uint</datatype>
			<livein>2,3,4,5,32</livein>
			<liveout>2,3,4,5,32</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_28</instance_name>
			<op>
				<id>166</id>
				<op_kind>reg</op_kind>
				<object>s_reg_28</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7161</id>
			<source_loc>7076</source_loc>
			<name>v_mi12</name>
			<datatype W="2">sc_uint</datatype>
			<livein>2,3,4,5,32</livein>
			<liveout>2,3,4,5,32</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7165</id>
			<source_loc>7041</source_loc>
			<name>u_g_n_498</name>
			<datatype W="8">sc_uint</datatype>
			<livein>2,3,4,5,32</livein>
			<liveout>2,3,4,5,32</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_30</instance_name>
			<op>
				<id>134</id>
				<op_kind>reg</op_kind>
				<object>s_reg_30</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7168</id>
			<source_loc>7046</source_loc>
			<name>u_g_n_498_i0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>3,4,5,32</livein>
			<liveout>3,4,5,32</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_31</instance_name>
			<op>
				<id>139</id>
				<op_kind>reg</op_kind>
				<object>s_reg_31</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7170</id>
			<source_loc>7051</source_loc>
			<name>u_g_n_498_i1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>5,32</livein>
			<liveout>4,5,32</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>s_reg_32</instance_name>
			<op>
				<id>144</id>
				<op_kind>reg</op_kind>
				<object>s_reg_32</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7172</id>
			<source_loc>7059</source_loc>
			<name>CynTemp_0</name>
			<datatype W="4">sc_uint</datatype>
			<livein>5,32</livein>
			<liveout>5,32</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>s_reg_33</instance_name>
			<op>
				<id>152</id>
				<op_kind>reg</op_kind>
				<object>s_reg_33</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7174</id>
			<source_loc>7030</source_loc>
			<name>u_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,4,5,7,13,32</livein>
			<liveout>1,2,3,4,5,7,13,32</liveout>
			<reg_deffed>1,7,13,32</reg_deffed>
			<instance_name>s_reg_34</instance_name>
			<op>
				<id>128</id>
				<op_kind>reg</op_kind>
				<object>s_reg_34</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7175</id>
			<source_loc>7056</source_loc>
			<name>i0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>32</livein>
			<liveout>5,32</liveout>
			<reg_deffed>5,32</reg_deffed>
			<instance_name>s_reg_34</instance_name>
			<op>
				<id>149</id>
				<op_kind>reg</op_kind>
				<object>s_reg_34</object>
			</op>
		</reg_op>
		<reg_op>
			<id>7176</id>
			<source_loc>7058</source_loc>
			<name>dmux_ctrl_004</name>
			<datatype W="2">sc_uint</datatype>
			<livein>32</livein>
			<liveout>5,32</liveout>
			<reg_deffed>5,32</reg_deffed>
			<instance_name>s_reg_34</instance_name>
			<op>
				<id>151</id>
				<op_kind>reg</op_kind>
				<object>s_reg_34</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>30</res_id>
		<opcode>40</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X8</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>48</id>
			<thread>do_filter</thread>
			<source_path>../GauFilter.cpp</source_path>
			<source_line>47</source_line>
			<source_loc>2370</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>7</max_path>
			<latency>71</latency>
			<loop>
				<id>9</id>
				<thread>do_filter</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../GauFilter.cpp</source_path>
				<source_line>48</source_line>
				<source_loc>2274</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>1</max_path>
				<latency>3</latency>
			</loop>
			<loop>
				<id>40</id>
				<thread>do_filter</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../GauFilter.cpp</source_path>
				<source_line>52</source_line>
				<source_loc>2345</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>5</max_path>
				<latency>63</latency>
				<loop>
					<id>39</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../GauFilter.cpp</source_path>
					<source_line>53</source_line>
					<source_loc>2342</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>5</max_path>
					<latency>63</latency>
					<loop>
						<id>38</id>
						<thread>do_filter</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../GauFilter.cpp</source_path>
						<source_line>71</source_line>
						<source_loc>2339</source_loc>
						<start_cycle>4</start_cycle>
						<max_path>1</max_path>
						<latency>27</latency>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<latency>
		<name>lat00</name>
		<constr_id>51</constr_id>
		<min>0</min>
		<max>1</max>
		<value>1</value>
		<source_loc>2267</source_loc>
		<source_path>../GauFilter.cpp</source_path>
		<source_line>49</source_line>
		<thread>do_filter</thread>
	</latency>
	<latency>
		<name>lat01</name>
		<constr_id>107</constr_id>
		<min>0</min>
		<max>1</max>
		<value>1</value>
		<source_loc>2322</source_loc>
		<source_path>../GauFilter.cpp</source_path>
		<source_line>72</source_line>
		<thread>do_filter</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2255</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>48</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>6</cycle_id>
				<cyn_protocol/>
				<source_loc>15089</source_loc>
				<start_cycle>5</start_cycle>
				<latency>71</latency>
			</cycle>
			<cycle>
				<cycle_id>7</cycle_id>
				<cyn_protocol/>
				<source_loc>2368</source_loc>
				<start_cycle>6</start_cycle>
				<latency>72</latency>
			</cycle>
			<loop>
				<id>9</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>13</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>10</latency>
				</cycle>
			</loop>
			<loop>
				<id>40</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>39</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>14273</source_loc>
						<start_cycle>0</start_cycle>
						<latency>16</latency>
					</cycle>
					<cycle>
						<cycle_id>3</cycle_id>
						<cyn_protocol/>
						<source_loc>14495</source_loc>
						<start_cycle>1</start_cycle>
						<latency>25</latency>
					</cycle>
					<cycle>
						<cycle_id>4</cycle_id>
						<cyn_protocol/>
						<source_loc>14717</source_loc>
						<start_cycle>2</start_cycle>
						<latency>34</latency>
					</cycle>
					<cycle>
						<cycle_id>5</cycle_id>
						<cyn_protocol/>
						<source_loc>2311</source_loc>
						<start_cycle>3</start_cycle>
						<latency>43</latency>
					</cycle>
					<loop>
						<id>38</id>
						<thread>do_filter</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>32</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>70</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>7319</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8358</sub_loc>
	</source_loc>
	<source_loc>
		<id>7317</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8356,8356</sub_loc>
	</source_loc>
	<source_loc>
		<id>7318</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13317</opcode>
		<sub_loc>8356,8356</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>7325</id>
			<opcode>46</opcode>
			<source_loc>8359</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>7321</id>
			<source_loc>7319</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>281</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7322</id>
			<source_loc>8357</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>282</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>7323</id>
			<source_loc>6580</source_loc>
			<order>3</order>
			<instance_name>GauFilter_And_1Ux1U_1U_4_36</instance_name>
			<opcode>46</opcode>
			<label>&amp;</label>
			<op>
				<id>283</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>7324</id>
			<source_loc>7318</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>284</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>8358</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>7322</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>8358</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>7324</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>7322</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>7324</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GauFilter_And_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GauFilter_And_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>114</id>
			<thread>gen_stalling</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17884</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>114</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5798</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>7330</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8840</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>7331</id>
			<source_loc>8833</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>287</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7332</id>
			<source_loc>8841</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>288</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7333</id>
			<source_loc>7330</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>289</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>7333</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>11</state>
				<source_loc>7332</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>7331</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>7335</id>
			<source_loc>7331</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>287</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7336</id>
			<source_loc>7333</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>289</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>112</id>
			<thread>gen_unacked_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17883</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>112</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5797</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>7337</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9339,9339</sub_loc>
	</source_loc>
	<source_loc>
		<id>7338</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13369</opcode>
		<sub_loc>9339,9339</sub_loc>
	</source_loc>
	<source_loc>
		<id>7340</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18760</sub_loc>
	</source_loc>
	<source_loc>
		<id>7339</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18760</sub_loc>
	</source_loc>
	<source_loc>
		<id>7342</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9339</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_2</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_2</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_2</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_2</thread>
		<op>
			<id>7353</id>
			<opcode>14</opcode>
			<source_loc>18886</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_2</thread>
		<io_op>
			<id>7346</id>
			<source_loc>9329</source_loc>
			<order>1</order>
			<sig_name>i_b_m_vld_reg</sig_name>
			<label>i_b.m_vld_reg:i_b_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>290</id>
				<op_kind>output</op_kind>
				<object>i_b_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7347</id>
			<source_loc>18760</source_loc>
			<order>2</order>
			<sig_name>i_b_m_vld_reg</sig_name>
			<label>m_vld_reg:i_b_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>291</id>
				<op_kind>output</op_kind>
				<object>i_b_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7348</id>
			<source_loc>7342</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_2_i_b_m_vld_reg_next</sig_name>
			<label>i_b.m_vld_reg:gen_do_reg_vld_2_i_b_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>292</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_2_i_b_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7349</id>
			<source_loc>9336</source_loc>
			<order>4</order>
			<sig_name>i_b_m_busy_internal</sig_name>
			<label>i_b.m_busy_internal:i_b_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>293</id>
				<op_kind>input</op_kind>
				<object>i_b_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7350</id>
			<source_loc>9340</source_loc>
			<order>5</order>
			<sig_name>i_b_vld</sig_name>
			<label>vld:i_b_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>294</id>
				<op_kind>input</op_kind>
				<object>i_b_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>7351</id>
			<source_loc>6578</source_loc>
			<order>6</order>
			<instance_name>GauFilter_N_Muxb_1_2_16_4_37</instance_name>
			<opcode>14</opcode>
			<label>MUX(2)</label>
			<op>
				<id>295</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>7352</id>
			<source_loc>7338</source_loc>
			<order>7</order>
			<sig_name>i_b_m_vld_reg</sig_name>
			<label>m_vld_reg:i_b_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>296</id>
				<op_kind>output</op_kind>
				<object>i_b_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_2</thread>
		<timing_path>
			<name>gen_do_reg_vld_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>7349</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_b_vld</port_name>
				<state>13</state>
				<source_loc>7350</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>9339</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>7352</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>7341</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>7346</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_2</thread>
		<timing_path>
			<name>gen_do_reg_vld_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_b_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_b_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_2</thread>
		<reg_op>
			<id>7359</id>
			<source_loc>7346</source_loc>
			<name>i_b_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_b_m_vld_reg</instance_name>
			<op>
				<id>290</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>7360</id>
			<source_loc>7352</source_loc>
			<name>i_b_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_b_m_vld_reg</instance_name>
			<op>
				<id>296</id>
				<op_kind>reg</op_kind>
				<object>i_b_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>107</id>
			<thread>gen_do_reg_vld_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>17881</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>107</id>
			<thread>gen_do_reg_vld_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5795</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>7365</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13302</sub_loc>
	</source_loc>
	<source_loc>
		<id>7366</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13302</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>35</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>GauFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>7367</id>
			<source_loc>18866</source_loc>
			<order>1</order>
			<sig_name>i_r_vld</sig_name>
			<label>vld:i_r_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>300</id>
				<op_kind>input</op_kind>
				<object>i_r_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7368</id>
			<source_loc>13259</source_loc>
			<order>2</order>
			<sig_name>i_r_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_r_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>301</id>
				<op_kind>input</op_kind>
				<object>i_r_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7369</id>
			<source_loc>13260</source_loc>
			<order>3</order>
			<sig_name>i_r_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_r_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>302</id>
				<op_kind>input</op_kind>
				<object>i_r_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>7370</id>
			<source_loc>6567</source_loc>
			<order>4</order>
			<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			<opcode>72</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>303</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7371</id>
			<source_loc>13258</source_loc>
			<order>5</order>
			<sig_name>gnew_req_i1</sig_name>
			<label>i_r.gen_busy::new_req:gnew_req_i1:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>304</id>
				<op_kind>wire</op_kind>
				<object>gnew_req_i1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7372</id>
			<source_loc>13289</source_loc>
			<order>6</order>
			<sig_name>gdiv_i3</sig_name>
			<label>i_r.gen_busy::div:gdiv_i3:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>305</id>
				<op_kind>wire</op_kind>
				<object>gdiv_i3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7373</id>
			<source_loc>7365</source_loc>
			<order>7</order>
			<sig_name>gen_busy_0_i_r_m_data_is_invalid_next</sig_name>
			<label>i_r.m_data_is_invalid:gen_busy_0_i_r_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>306</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_0_i_r_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>7374</id>
			<source_loc>13276</source_loc>
			<order>8</order>
			<sig_name>i_r_m_busy_internal</sig_name>
			<label>m_busy_internal:i_r_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>307</id>
				<op_kind>output</op_kind>
				<object>i_r_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7375</id>
			<source_loc>13279</source_loc>
			<order>9</order>
			<sig_name>i_r_busy</sig_name>
			<label>i_r.busy:i_r_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>308</id>
				<op_kind>output</op_kind>
				<object>i_r_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7376</id>
			<source_loc>13299</source_loc>
			<order>10</order>
			<sig_name>i_r_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_r_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>309</id>
				<op_kind>output</op_kind>
				<object>i_r_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7377</id>
			<source_loc>7366</source_loc>
			<order>11</order>
			<sig_name>i_r_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_r_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>310</id>
				<op_kind>output</op_kind>
				<object>i_r_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_vld</port_name>
				<state>6</state>
				<source_loc>7367</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_r_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7374</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7368</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_r_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7374</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7369</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_r_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7374</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_vld</port_name>
				<state>6</state>
				<source_loc>7367</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_r_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7376</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7368</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_r_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7376</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7369</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_r_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7376</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_vld</port_name>
				<state>6</state>
				<source_loc>7367</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7377</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7368</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7377</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7369</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7377</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_vld</port_name>
				<state>6</state>
				<source_loc>7367</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_busy</port_name>
				<state>7</state>
				<source_loc>7375</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_r_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_r_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_r_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_r_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_r_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_r_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_r_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_r_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>50</id>
			<thread>gen_busy_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>17861</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>50</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5775</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>7385</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12134</sub_loc>
	</source_loc>
	<source_loc>
		<id>7386</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12134</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_1</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_1</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_1</thread>
		<io_op>
			<id>7387</id>
			<source_loc>18879</source_loc>
			<order>1</order>
			<sig_name>i_g_vld</sig_name>
			<label>vld:i_g_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>314</id>
				<op_kind>input</op_kind>
				<object>i_g_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7388</id>
			<source_loc>12091</source_loc>
			<order>2</order>
			<sig_name>i_g_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_g_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>315</id>
				<op_kind>input</op_kind>
				<object>i_g_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7389</id>
			<source_loc>12092</source_loc>
			<order>3</order>
			<sig_name>i_g_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_g_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>316</id>
				<op_kind>input</op_kind>
				<object>i_g_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>7390</id>
			<source_loc>6571</source_loc>
			<order>4</order>
			<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			<opcode>72</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>317</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7391</id>
			<source_loc>12090</source_loc>
			<order>5</order>
			<sig_name>gnew_req_i0</sig_name>
			<label>i_g.gen_busy::new_req:gnew_req_i0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>318</id>
				<op_kind>wire</op_kind>
				<object>gnew_req_i0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7392</id>
			<source_loc>12121</source_loc>
			<order>6</order>
			<sig_name>gdiv_i1</sig_name>
			<label>i_g.gen_busy::div:gdiv_i1:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>319</id>
				<op_kind>wire</op_kind>
				<object>gdiv_i1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7393</id>
			<source_loc>7385</source_loc>
			<order>7</order>
			<sig_name>gen_busy_1_i_g_m_data_is_invalid_next</sig_name>
			<label>i_g.m_data_is_invalid:gen_busy_1_i_g_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>320</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_1_i_g_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>7394</id>
			<source_loc>12108</source_loc>
			<order>8</order>
			<sig_name>i_g_m_busy_internal</sig_name>
			<label>m_busy_internal:i_g_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>321</id>
				<op_kind>output</op_kind>
				<object>i_g_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7395</id>
			<source_loc>12111</source_loc>
			<order>9</order>
			<sig_name>i_g_busy</sig_name>
			<label>i_g.busy:i_g_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>322</id>
				<op_kind>output</op_kind>
				<object>i_g_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7396</id>
			<source_loc>12131</source_loc>
			<order>10</order>
			<sig_name>i_g_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_g_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>323</id>
				<op_kind>output</op_kind>
				<object>i_g_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7397</id>
			<source_loc>7386</source_loc>
			<order>11</order>
			<sig_name>i_g_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_g_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>324</id>
				<op_kind>output</op_kind>
				<object>i_g_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_vld</port_name>
				<state>6</state>
				<source_loc>7387</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_g_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7394</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7388</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_g_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7394</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7389</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_g_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7394</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_vld</port_name>
				<state>6</state>
				<source_loc>7387</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_g_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7396</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7388</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_g_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7396</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7389</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_g_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7396</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_vld</port_name>
				<state>6</state>
				<source_loc>7387</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7397</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7388</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7397</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7389</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7397</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_vld</port_name>
				<state>6</state>
				<source_loc>7387</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_busy</port_name>
				<state>7</state>
				<source_loc>7395</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_g_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_g_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_g_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_g_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_g_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_g_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_g_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_g_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>70</id>
			<thread>gen_busy_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>17868</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>70</id>
			<thread>gen_busy_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5782</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>7408</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10966</sub_loc>
	</source_loc>
	<source_loc>
		<id>7409</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10966</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>gen_busy_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_2</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_2</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_2</thread>
		<io_op>
			<id>7410</id>
			<source_loc>18883</source_loc>
			<order>1</order>
			<sig_name>i_b_vld</sig_name>
			<label>vld:i_b_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>328</id>
				<op_kind>input</op_kind>
				<object>i_b_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7411</id>
			<source_loc>10923</source_loc>
			<order>2</order>
			<sig_name>i_b_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_b_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>329</id>
				<op_kind>input</op_kind>
				<object>i_b_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7412</id>
			<source_loc>10924</source_loc>
			<order>3</order>
			<sig_name>i_b_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_b_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>330</id>
				<op_kind>input</op_kind>
				<object>i_b_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>7413</id>
			<source_loc>6575</source_loc>
			<order>4</order>
			<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			<opcode>72</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>331</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>7414</id>
			<source_loc>10922</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_b.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>332</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7415</id>
			<source_loc>10953</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_b.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>333</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>7416</id>
			<source_loc>7408</source_loc>
			<order>7</order>
			<sig_name>gen_busy_2_i_b_m_data_is_invalid_next</sig_name>
			<label>i_b.m_data_is_invalid:gen_busy_2_i_b_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>334</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_2_i_b_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>7417</id>
			<source_loc>10940</source_loc>
			<order>8</order>
			<sig_name>i_b_m_busy_internal</sig_name>
			<label>m_busy_internal:i_b_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>335</id>
				<op_kind>output</op_kind>
				<object>i_b_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7418</id>
			<source_loc>10943</source_loc>
			<order>9</order>
			<sig_name>i_b_busy</sig_name>
			<label>i_b.busy:i_b_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>336</id>
				<op_kind>output</op_kind>
				<object>i_b_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7419</id>
			<source_loc>10963</source_loc>
			<order>10</order>
			<sig_name>i_b_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_b_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>337</id>
				<op_kind>output</op_kind>
				<object>i_b_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>7420</id>
			<source_loc>7409</source_loc>
			<order>11</order>
			<sig_name>i_b_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_b_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>338</id>
				<op_kind>output</op_kind>
				<object>i_b_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>gen_busy_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_2</thread>
		<timing_path>
			<name>gen_busy_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_vld</port_name>
				<state>6</state>
				<source_loc>7410</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_b_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7417</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7411</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_b_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7417</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7412</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_b_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>7417</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_vld</port_name>
				<state>6</state>
				<source_loc>7410</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_b_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7419</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7411</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_b_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7419</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7412</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_b_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>7419</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_vld</port_name>
				<state>6</state>
				<source_loc>7410</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7420</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>7411</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7420</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>7412</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>7420</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_vld</port_name>
				<state>6</state>
				<source_loc>7410</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_busy</port_name>
				<state>7</state>
				<source_loc>7418</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_2</thread>
		<timing_path>
			<name>gen_busy_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_b_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_b_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_b_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_b_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_b_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_b_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_b_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GauFilter_gen_busy_r_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_b_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5731</source_loc>
		<loop>
			<id>90</id>
			<thread>gen_busy_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>17875</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>90</id>
			<thread>gen_busy_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5789</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_r_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_g_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_b_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_r_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_r_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_r_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_g_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_g_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_g_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_b_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_b_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_b_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_r_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_g_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_b_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_r_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_r_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_r_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_r_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_r_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_r_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_r_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_r_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_g_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_g_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_g_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_g_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_g_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_g_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_g_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_g_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_b_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_b_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_b_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_b_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_b_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_b_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_b_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_b_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 19 threads, 209 ops.</summary>
	</phase_summary>
</tool_log>
