INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1/lab10_3_1.srcs/sources_1/new/counter_fsm_using_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_fsm_using_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_3_1/lab10_3_1.srcs/sim_1/new/counter_fsm_using_ROM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_fsm_using_ROM_tb
