
*** Running vivado
    with args -log FPBN_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FPBN_top.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FPBN_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'vip_moy1/D1'
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv1_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:527]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv1_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:527]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:527]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv2_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:528]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv2_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:528]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:528]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv3_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:529]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv3_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:529]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:529]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv4_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:530]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv4_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:530]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:530]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l1/g1/inv5_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:531]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l1/g1/inv5_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:531]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:531]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv1_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:533]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv1_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:533]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:533]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv2_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:534]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv2_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:534]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:534]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv3_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:535]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv3_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:535]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:535]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv4_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:536]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv4_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:536]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:536]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l2/g1/inv5_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:537]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l2/g1/inv5_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:537]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:537]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv1_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:539]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv1_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:539]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:539]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv2_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:540]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv2_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:540]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:540]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv3_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:541]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv3_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:541]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:541]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv4_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:542]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv4_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:542]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:542]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'l3/g1/inv5_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:543]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells l3/g1/inv5_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:543]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:543]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1434.020 ; gain = 332.430 ; free physical = 3319 ; free virtual = 15082
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1484.043 ; gain = 50.020 ; free physical = 3315 ; free virtual = 15077
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 125d7f1c7

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 2939 ; free virtual = 14702
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 251 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 83b1c86f

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 2936 ; free virtual = 14698
INFO: [Opt 31-389] Phase Constant propagation created 84 cells and removed 290 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f022bdc2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 2936 ; free virtual = 14698
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1430 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f022bdc2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 2936 ; free virtual = 14698
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f022bdc2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 2936 ; free virtual = 14698
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 2936 ; free virtual = 14698
Ending Logic Optimization Task | Checksum: f022bdc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.527 ; gain = 0.000 ; free physical = 2936 ; free virtual = 14698

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 300
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: fb9fa2c7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2923 ; free virtual = 14685
Ending Power Optimization Task | Checksum: fb9fa2c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2124.637 ; gain = 180.109 ; free physical = 2929 ; free virtual = 14691
28 Infos, 31 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2124.637 ; gain = 690.617 ; free physical = 2929 ; free virtual = 14691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2925 ; free virtual = 14689
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_opt.dcp' has been generated.
Command: report_drc -file FPBN_top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2908 ; free virtual = 14672
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7ef4d40b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2908 ; free virtual = 14672
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2911 ; free virtual = 14675

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 112ceb19f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2902 ; free virtual = 14666

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19159043e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2900 ; free virtual = 14664

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19159043e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2900 ; free virtual = 14664
Phase 1 Placer Initialization | Checksum: 19159043e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2900 ; free virtual = 14664

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 15d9d701d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2887 ; free virtual = 14651

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d9d701d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2887 ; free virtual = 14651

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a7350ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2886 ; free virtual = 14651

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c15b5826

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2886 ; free virtual = 14650

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fff37121

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2886 ; free virtual = 14650

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14922e9cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2880 ; free virtual = 14644

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14922e9cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2880 ; free virtual = 14644

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14922e9cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2880 ; free virtual = 14644
Phase 3 Detail Placement | Checksum: 14922e9cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2880 ; free virtual = 14644

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 14922e9cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2880 ; free virtual = 14644

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14922e9cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2881 ; free virtual = 14645

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14922e9cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2881 ; free virtual = 14645

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1360e264d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2881 ; free virtual = 14645
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1360e264d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2881 ; free virtual = 14645
Ending Placer Task | Checksum: 538f64ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2890 ; free virtual = 14654
43 Infos, 32 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2890 ; free virtual = 14654
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2878 ; free virtual = 14652
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2878 ; free virtual = 14645
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2887 ; free virtual = 14653
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2886 ; free virtual = 14653
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 19cd91a8 ConstDB: 0 ShapeSum: 39c1d312 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14da1cbaf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2712 ; free virtual = 14479

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14da1cbaf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2712 ; free virtual = 14479

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14da1cbaf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2696 ; free virtual = 14463

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14da1cbaf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2124.637 ; gain = 0.000 ; free physical = 2696 ; free virtual = 14463
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 5fc707d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.352 ; gain = 12.715 ; free physical = 2686 ; free virtual = 14453
Phase 2 Router Initialization | Checksum: d7f40ef6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.352 ; gain = 12.715 ; free physical = 2685 ; free virtual = 14452

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 211124dab

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2137.352 ; gain = 12.715 ; free physical = 2687 ; free virtual = 14453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 211124dab

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2137.352 ; gain = 12.715 ; free physical = 2687 ; free virtual = 14453
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1d8d0abec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2141.352 ; gain = 16.715 ; free physical = 2687 ; free virtual = 14453

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1295
 Number of Nodes with overlaps = 951
 Number of Nodes with overlaps = 864
 Number of Nodes with overlaps = 796
 Number of Nodes with overlaps = 768
 Number of Nodes with overlaps = 749
 Number of Nodes with overlaps = 725
 Number of Nodes with overlaps = 638
 Number of Nodes with overlaps = 642
 Number of Nodes with overlaps = 583
 Number of Nodes with overlaps = 589
 Number of Nodes with overlaps = 536
 Number of Nodes with overlaps = 508
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 477
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 462
 Number of Nodes with overlaps = 420
 Number of Nodes with overlaps = 414
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 215
Phase 4.2 Global Iteration 1 | Checksum: 1c73eaed7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2144.352 ; gain = 19.715 ; free physical = 2709 ; free virtual = 14476

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.3 Global Iteration 2 | Checksum: 1ae66b5fe

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2648 ; free virtual = 14417
Phase 4 Rip-up And Reroute | Checksum: 1ae66b5fe

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2648 ; free virtual = 14417

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ae66b5fe

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2648 ; free virtual = 14417

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ae66b5fe

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2648 ; free virtual = 14416
Phase 5 Delay and Skew Optimization | Checksum: 1ae66b5fe

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2648 ; free virtual = 14416

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae66b5fe

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2647 ; free virtual = 14416
Phase 6.1 Hold Fix Iter | Checksum: 1ae66b5fe

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2648 ; free virtual = 14416
Phase 6 Post Hold Fix | Checksum: 1ae66b5fe

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2648 ; free virtual = 14416

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.940147 %
  Global Horizontal Routing Utilization  = 1.256 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17b4fecd8

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2649 ; free virtual = 14418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b4fecd8

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2649 ; free virtual = 14418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 183b805be

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2649 ; free virtual = 14417

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 183b805be

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2649 ; free virtual = 14417
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2146.352 ; gain = 21.715 ; free physical = 2668 ; free virtual = 14437

Routing Is Done.
50 Infos, 33 Warnings, 15 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2146.355 ; gain = 21.719 ; free physical = 2668 ; free virtual = 14437
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2146.355 ; gain = 0.000 ; free physical = 2654 ; free virtual = 14435
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_routed.dcp' has been generated.
Command: report_drc -file FPBN_top_drc_routed.rpt -pb FPBN_top_drc_routed.pb -rpx FPBN_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file FPBN_top_methodology_drc_routed.rpt -rpx FPBN_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/FPBN_top_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file FPBN_top_power_routed.rpt -pb FPBN_top_power_summary_routed.pb -rpx FPBN_top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
57 Infos, 34 Warnings, 15 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
Command: write_bitstream -force FPBN_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv1_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv2_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv3_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv4_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r0/g1/inv5_inferred_i_1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv1_inferred_i_1__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv2_inferred_i_1__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv3_inferred_i_1__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv4_inferred_i_1__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r1/g1/inv5_inferred_i_1__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv1_inferred_i_1__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv2_inferred_i_1__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv3_inferred_i_1__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv4_inferred_i_1__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r2/g1/inv5_inferred_i_1__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv1_inferred_i_1__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv2_inferred_i_1__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv3_inferred_i_1__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv4_inferred_i_1__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r3/g1/inv5_inferred_i_1__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv1_inferred_i_1__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv2_inferred_i_1__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv3_inferred_i_1__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv4_inferred_i_1__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r4/g1/inv5_inferred_i_1__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv1_inferred_i_1__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv2_inferred_i_1__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv3_inferred_i_1__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv4_inferred_i_1__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r5/g1/inv5_inferred_i_1__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv1_inferred_i_1__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv2_inferred_i_1__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv3_inferred_i_1__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv4_inferred_i_1__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r6/g1/inv5_inferred_i_1__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv1_inferred_i_1__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv2_inferred_i_1__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv3_inferred_i_1__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv4_inferred_i_1__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r7/g1/inv5_inferred_i_1__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv1_inferred_i_1__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv2_inferred_i_1__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv3_inferred_i_1__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv4_inferred_i_1__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r8/g1/inv5_inferred_i_1__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv1_inferred_i_1__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv2_inferred_i_1__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv3_inferred_i_1__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv4_inferred_i_1__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N1/R1/r9/g1/inv5_inferred_i_1__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv1_inferred_i_1__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv2_inferred_i_1__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv3_inferred_i_1__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv4_inferred_i_1__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r0/g1/inv5_inferred_i_1__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv1_inferred_i_1__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv2_inferred_i_1__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv3_inferred_i_1__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv4_inferred_i_1__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r1/g1/inv5_inferred_i_1__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv1_inferred_i_1__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv2_inferred_i_1__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv3_inferred_i_1__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv4_inferred_i_1__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r2/g1/inv5_inferred_i_1__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv1_inferred_i_1__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv2_inferred_i_1__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv3_inferred_i_1__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv4_inferred_i_1__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r3/g1/inv5_inferred_i_1__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv1_inferred_i_1__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv2_inferred_i_1__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv3_inferred_i_1__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv4_inferred_i_1__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r4/g1/inv5_inferred_i_1__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv1_inferred_i_1__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv2_inferred_i_1__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv3_inferred_i_1__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv4_inferred_i_1__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r5/g1/inv5_inferred_i_1__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv1_inferred_i_1__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv2_inferred_i_1__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv3_inferred_i_1__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv4_inferred_i_1__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r6/g1/inv5_inferred_i_1__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv1_inferred_i_1__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv2_inferred_i_1__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv3_inferred_i_1__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv4_inferred_i_1__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r7/g1/inv5_inferred_i_1__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv1_inferred_i_1__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv2_inferred_i_1__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv3_inferred_i_1__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv4_inferred_i_1__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r8/g1/inv5_inferred_i_1__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv1_inferred_i_1__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv2_inferred_i_1__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv3_inferred_i_1__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv4_inferred_i_1__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: netW/N2/R1/r9/g1/inv5_inferred_i_1__18.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/G0/index_temp_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin netW/N1/N1/G0/index_temp_reg[2]_i_2/O, cell netW/N1/N1/G0/index_temp_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/G0/prog_link_out_reg[0]_i_1__3_n_0 is a gated clock net sourced by a combinational pin netW/N1/N1/G0/prog_link_out_reg[0]_i_1__3/O, cell netW/N1/N1/G0/prog_link_out_reg[0]_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/MEM0/Prob[0]_8 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/Prob_reg[0][9]_i_1/O, cell netW/N1/N1/MEM0/Prob_reg[0][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/MEM0/data_out_reg[9]_i_2_n_0 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/data_out_reg[9]_i_2/O, cell netW/N1/N1/MEM0/data_out_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N1/N1/MEM0/index_temp_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin netW/N1/N1/MEM0/index_temp_reg[4]_i_2/O, cell netW/N1/N1/MEM0/index_temp_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/G0/index_temp_reg[2]_i_2__0_n_0 is a gated clock net sourced by a combinational pin netW/N2/N1/G0/index_temp_reg[2]_i_2__0/O, cell netW/N2/N1/G0/index_temp_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/G0/prog_link_out_reg[0]_i_1_n_0 is a gated clock net sourced by a combinational pin netW/N2/N1/G0/prog_link_out_reg[0]_i_1/O, cell netW/N2/N1/G0/prog_link_out_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/MEM0/Prob[0]_9 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/Prob_reg[0][8]_i_1/O, cell netW/N2/N1/MEM0/Prob_reg[0][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/MEM0/data_out_reg[9]_i_2__0_n_0 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/data_out_reg[9]_i_2__0/O, cell netW/N2/N1/MEM0/data_out_reg[9]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0_n_0 is a gated clock net sourced by a combinational pin netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0/O, cell netW/N2/N1/MEM0/index_temp_reg[4]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/addr_out_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/addr_out_reg[4]_i_2/O, cell netW/N3/N1/G0/addr_out_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/index_temp_reg[2]_i_2__1_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/index_temp_reg[2]_i_2__1/O, cell netW/N3/N1/G0/index_temp_reg[2]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_out_reg[0]_i_1__0_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_out_reg[0]_i_1__0/O, cell netW/N3/N1/G0/prog_link_out_reg[0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[0]_14 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[0][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[0][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[1]_13 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[1][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[1][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[2]_12 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[2][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[2][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[3]_11 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[3][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[3][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/G0/prog_link_reg[4]_10 is a gated clock net sourced by a combinational pin netW/N3/N1/G0/prog_link_reg_reg[4][0]_i_1/O, cell netW/N3/N1/G0/prog_link_reg_reg[4][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[0][9]_i_1__0/O, cell netW/N3/N1/MEM0/Prob_reg[0][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[10]_36 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[10][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[10][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[11]_35 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[11][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[11][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[12]_34 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[12][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[12][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[13]_33 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[13][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[13][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[14]_32 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[14][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[14][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[15]_31 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[15][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[15][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[16]_30 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[16][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[16][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[17]_29 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[17][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[17][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[18]_28 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[18][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[18][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[19]_27 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[19][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[19][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[1]_45 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[1][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[1][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[20]_26 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[20][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[20][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[21]_25 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[21][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[21][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[22]_24 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[22][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[22][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[23]_23 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[23][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[23][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[24]_22 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[24][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[24][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[25]_21 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[25][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[25][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[26]_20 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[26][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[26][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[27]_19 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[27][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[27][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[28]_18 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[28][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[28][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[29]_17 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[29][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[29][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[2]_44 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[2][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[2][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[30]_16 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[30][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[30][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[31]_15 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[31][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[31][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[3]_43 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[3][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[3][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[4]_42 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[4][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[4][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[5]_41 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[5][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[5][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[6]_40 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[6][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[6][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[7]_39 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[7][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[7][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[8]_38 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[8][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[8][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/Prob[9]_37 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/Prob_reg[9][9]_i_1/O, cell netW/N3/N1/MEM0/Prob_reg[9][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/data_out_reg[9]_i_2__1_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/data_out_reg[9]_i_2__1/O, cell netW/N3/N1/MEM0/data_out_reg[9]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1_n_0 is a gated clock net sourced by a combinational pin netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1/O, cell netW/N3/N1/MEM0/index_temp_reg[4]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/addr_out_reg[4]_i_2__0_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/addr_out_reg[4]_i_2__0/O, cell netW/N4/N1/G0/addr_out_reg[4]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/index_temp_reg[2]_i_2__2_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/index_temp_reg[2]_i_2__2/O, cell netW/N4/N1/G0/index_temp_reg[2]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_out_reg[0]_i_1__1_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_out_reg[0]_i_1__1/O, cell netW/N4/N1/G0/prog_link_out_reg[0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[0]_50 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[0][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[0][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[1]_49 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[1][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[1][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[2]_48 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[2][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[2][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[3]_47 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[3][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[3][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/G0/prog_link_reg[4]_46 is a gated clock net sourced by a combinational pin netW/N4/N1/G0/prog_link_reg_reg[4][0]_i_1__0/O, cell netW/N4/N1/G0/prog_link_reg_reg[4][0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[0]__0 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[0][9]_i_1__1/O, cell netW/N4/N1/MEM0/Prob_reg[0][9]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[10]_72 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[10][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[10][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[11]_71 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[11][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[11][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[12]_70 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[12][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[12][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[13]_69 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[13][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[13][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[14]_68 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[14][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[14][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[15]_67 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[15][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[15][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[16]_66 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[16][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[16][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[17]_65 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[17][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[17][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[18]_64 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[18][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[18][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[19]_63 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[19][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[19][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[1]_81 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[1][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[1][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[20]_62 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[20][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[20][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[21]_61 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[21][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[21][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[22]_60 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[22][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[22][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[23]_59 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[23][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[23][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[24]_58 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[24][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[24][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[25]_57 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[25][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[25][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[26]_56 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[26][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[26][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[27]_55 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[27][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[27][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[28]_54 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[28][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[28][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[29]_53 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[29][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[29][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[2]_80 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[2][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[2][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[30]_52 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[30][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[30][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[31]_51 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[31][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[31][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[3]_79 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[3][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[3][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[4]_78 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[4][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[4][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[5]_77 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[5][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[5][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[6]_76 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[6][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[6][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[7]_75 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[7][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[7][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[8]_74 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[8][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[8][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/Prob[9]_73 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/Prob_reg[9][9]_i_1__0/O, cell netW/N4/N1/MEM0/Prob_reg[9][9]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/data_out_reg[9]_i_2__2_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/data_out_reg[9]_i_2__2/O, cell netW/N4/N1/MEM0/data_out_reg[9]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2_n_0 is a gated clock net sourced by a combinational pin netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2/O, cell netW/N4/N1/MEM0/index_temp_reg[4]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/addr_out_reg[4]_i_2__1_n_0 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/addr_out_reg[4]_i_2__1/O, cell netW/N5/N1/G0/addr_out_reg[4]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/index_temp_reg[2]_i_2__3_n_0 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/index_temp_reg[2]_i_2__3/O, cell netW/N5/N1/G0/index_temp_reg[2]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_out_reg[0]_i_1__2_n_0 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_out_reg[0]_i_1__2/O, cell netW/N5/N1/G0/prog_link_out_reg[0]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_reg[0]_86 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[0][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[0][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_reg[1]_85 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[1][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[1][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net netW/N5/N1/G0/prog_link_reg[2]_84 is a gated clock net sourced by a combinational pin netW/N5/N1/G0/prog_link_reg_reg[2][0]_i_1__1/O, cell netW/N5/N1/G0/prog_link_reg_reg[2][0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy1/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[3].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: vip_moy2/D1/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 538 Warnings, 30 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./FPBN_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jan 22 18:52:42 2018. For additional details about this file, please refer to the WebTalk help file at /softslin/vivado_17.1/Vivado/2017.1/doc/webtalk_introduction.html.
101 Infos, 235 Warnings, 15 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2538.703 ; gain = 322.270 ; free physical = 2584 ; free virtual = 14368
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 18:52:42 2018...
