// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of ap_return
//        bit 31~0 - ap_return[31:0] (Read)
// 0x20 ~
// 0x2f : Memory 'in1_M_real_V' (3 * 32b)
//        Word n : bit [31:0] - in1_M_real_V[n]
// 0x30 ~
// 0x3f : Memory 'in1_M_imag_V' (3 * 32b)
//        Word n : bit [31:0] - in1_M_imag_V[n]
// 0x40 ~
// 0x4f : Memory 'in2_M_real_V' (3 * 32b)
//        Word n : bit [31:0] - in2_M_real_V[n]
// 0x50 ~
// 0x5f : Memory 'in2_M_imag_V' (3 * 32b)
//        Word n : bit [31:0] - in2_M_imag_V[n]
// 0x60 ~
// 0x6f : Memory 'out_M_real_V' (3 * 32b)
//        Word n : bit [31:0] - out_M_real_V[n]
// 0x70 ~
// 0x7f : Memory 'out_M_imag_V' (3 * 32b)
//        Word n : bit [31:0] - out_M_imag_V[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCOMPLEXADDER_AXILITES_ADDR_AP_CTRL           0x00
#define XCOMPLEXADDER_AXILITES_ADDR_GIE               0x04
#define XCOMPLEXADDER_AXILITES_ADDR_IER               0x08
#define XCOMPLEXADDER_AXILITES_ADDR_ISR               0x0c
#define XCOMPLEXADDER_AXILITES_ADDR_AP_RETURN         0x10
#define XCOMPLEXADDER_AXILITES_BITS_AP_RETURN         32
#define XCOMPLEXADDER_AXILITES_ADDR_IN1_M_REAL_V_BASE 0x20
#define XCOMPLEXADDER_AXILITES_ADDR_IN1_M_REAL_V_HIGH 0x2f
#define XCOMPLEXADDER_AXILITES_WIDTH_IN1_M_REAL_V     32
#define XCOMPLEXADDER_AXILITES_DEPTH_IN1_M_REAL_V     3
#define XCOMPLEXADDER_AXILITES_ADDR_IN1_M_IMAG_V_BASE 0x30
#define XCOMPLEXADDER_AXILITES_ADDR_IN1_M_IMAG_V_HIGH 0x3f
#define XCOMPLEXADDER_AXILITES_WIDTH_IN1_M_IMAG_V     32
#define XCOMPLEXADDER_AXILITES_DEPTH_IN1_M_IMAG_V     3
#define XCOMPLEXADDER_AXILITES_ADDR_IN2_M_REAL_V_BASE 0x40
#define XCOMPLEXADDER_AXILITES_ADDR_IN2_M_REAL_V_HIGH 0x4f
#define XCOMPLEXADDER_AXILITES_WIDTH_IN2_M_REAL_V     32
#define XCOMPLEXADDER_AXILITES_DEPTH_IN2_M_REAL_V     3
#define XCOMPLEXADDER_AXILITES_ADDR_IN2_M_IMAG_V_BASE 0x50
#define XCOMPLEXADDER_AXILITES_ADDR_IN2_M_IMAG_V_HIGH 0x5f
#define XCOMPLEXADDER_AXILITES_WIDTH_IN2_M_IMAG_V     32
#define XCOMPLEXADDER_AXILITES_DEPTH_IN2_M_IMAG_V     3
#define XCOMPLEXADDER_AXILITES_ADDR_OUT_M_REAL_V_BASE 0x60
#define XCOMPLEXADDER_AXILITES_ADDR_OUT_M_REAL_V_HIGH 0x6f
#define XCOMPLEXADDER_AXILITES_WIDTH_OUT_M_REAL_V     32
#define XCOMPLEXADDER_AXILITES_DEPTH_OUT_M_REAL_V     3
#define XCOMPLEXADDER_AXILITES_ADDR_OUT_M_IMAG_V_BASE 0x70
#define XCOMPLEXADDER_AXILITES_ADDR_OUT_M_IMAG_V_HIGH 0x7f
#define XCOMPLEXADDER_AXILITES_WIDTH_OUT_M_IMAG_V     32
#define XCOMPLEXADDER_AXILITES_DEPTH_OUT_M_IMAG_V     3

