//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// The confidential and proprietary information contained in this file may     
// only be used by a person authorised under and to the extent permitted       
// by a subsisting licensing agreement from ARM Limited.                       
//                                                                             
//            (C) COPYRIGHT 2005-2015 ARM Limited.
//                ALL RIGHTS RESERVED                                          
//                                                                             
// This entire notice must be reproduced on all copies of this file            
// and copies of this file may only be made by a person if such person is      
// permitted to do so under the terms of a subsisting license agreement        
// from ARM Limited.                                                           
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Top-Level Verilog file is auto-generated by AMBA Designer ADr3p5-01eac0-build-0005

//                                                                             
// Stitcher: generic_stitcher_core v3.1, built on Dec  1 2015
//                                                                             
// Filename: nic400_wn7_cpu_r0p18.v
// Created : Mon Apr 23 13:53:56 2018                            
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Generated with Validator version1.0


//-----------------------------------------------------------------------------
// Module Declaration nic400_wn7_cpu_r0p18
//-----------------------------------------------------------------------------

module nic400_wn7_cpu_r0p18 (
  
// Instance: u_cd_cad7, Port: cad7_s0

  awid_cad7_s0,
  awaddr_cad7_s0,
  awlen_cad7_s0,
  awsize_cad7_s0,
  awburst_cad7_s0,
  awlock_cad7_s0,
  awcache_cad7_s0,
  awprot_cad7_s0,
  awvalid_cad7_s0,
  awready_cad7_s0,
  wdata_cad7_s0,
  wstrb_cad7_s0,
  wlast_cad7_s0,
  wvalid_cad7_s0,
  wready_cad7_s0,
  bid_cad7_s0,
  bresp_cad7_s0,
  bvalid_cad7_s0,
  bready_cad7_s0,
  arid_cad7_s0,
  araddr_cad7_s0,
  arlen_cad7_s0,
  arsize_cad7_s0,
  arburst_cad7_s0,
  arlock_cad7_s0,
  arcache_cad7_s0,
  arprot_cad7_s0,
  arvalid_cad7_s0,
  arready_cad7_s0,
  rid_cad7_s0,
  rdata_cad7_s0,
  rresp_cad7_s0,
  rlast_cad7_s0,
  rvalid_cad7_s0,
  rready_cad7_s0,
  awuser_cad7_s0,
  aruser_cad7_s0,
  
// Instance: u_cd_cpu2dsp, Port: cpu2dsp_m6

  awid_cpu2dsp_m6,
  awaddr_cpu2dsp_m6,
  awlen_cpu2dsp_m6,
  awsize_cpu2dsp_m6,
  awburst_cpu2dsp_m6,
  awlock_cpu2dsp_m6,
  awcache_cpu2dsp_m6,
  awprot_cpu2dsp_m6,
  awvalid_cpu2dsp_m6,
  awready_cpu2dsp_m6,
  wdata_cpu2dsp_m6,
  wstrb_cpu2dsp_m6,
  wlast_cpu2dsp_m6,
  wvalid_cpu2dsp_m6,
  wready_cpu2dsp_m6,
  bid_cpu2dsp_m6,
  bresp_cpu2dsp_m6,
  bvalid_cpu2dsp_m6,
  bready_cpu2dsp_m6,
  arid_cpu2dsp_m6,
  araddr_cpu2dsp_m6,
  arlen_cpu2dsp_m6,
  arsize_cpu2dsp_m6,
  arburst_cpu2dsp_m6,
  arlock_cpu2dsp_m6,
  arcache_cpu2dsp_m6,
  arprot_cpu2dsp_m6,
  arvalid_cpu2dsp_m6,
  arready_cpu2dsp_m6,
  rid_cpu2dsp_m6,
  rdata_cpu2dsp_m6,
  rresp_cpu2dsp_m6,
  rlast_cpu2dsp_m6,
  rvalid_cpu2dsp_m6,
  rready_cpu2dsp_m6,
  
// Instance: u_cd_cpu2main, Port: cpu2main_m4

  awid_cpu2main_m4,
  awaddr_cpu2main_m4,
  awlen_cpu2main_m4,
  awsize_cpu2main_m4,
  awburst_cpu2main_m4,
  awlock_cpu2main_m4,
  awcache_cpu2main_m4,
  awprot_cpu2main_m4,
  awvalid_cpu2main_m4,
  awready_cpu2main_m4,
  wdata_cpu2main_m4,
  wstrb_cpu2main_m4,
  wlast_cpu2main_m4,
  wvalid_cpu2main_m4,
  wready_cpu2main_m4,
  bid_cpu2main_m4,
  bresp_cpu2main_m4,
  bvalid_cpu2main_m4,
  bready_cpu2main_m4,
  arid_cpu2main_m4,
  araddr_cpu2main_m4,
  arlen_cpu2main_m4,
  arsize_cpu2main_m4,
  arburst_cpu2main_m4,
  arlock_cpu2main_m4,
  arcache_cpu2main_m4,
  arprot_cpu2main_m4,
  arvalid_cpu2main_m4,
  arready_cpu2main_m4,
  rid_cpu2main_m4,
  rdata_cpu2main_m4,
  rresp_cpu2main_m4,
  rlast_cpu2main_m4,
  rvalid_cpu2main_m4,
  rready_cpu2main_m4,
  awuser_cpu2main_m4,
  aruser_cpu2main_m4,
  
// Instance: u_cd_cpu2peri, Port: cpu2peri_m3

  awid_cpu2peri_m3,
  awaddr_cpu2peri_m3,
  awlen_cpu2peri_m3,
  awsize_cpu2peri_m3,
  awburst_cpu2peri_m3,
  awlock_cpu2peri_m3,
  awcache_cpu2peri_m3,
  awprot_cpu2peri_m3,
  awvalid_cpu2peri_m3,
  awready_cpu2peri_m3,
  wdata_cpu2peri_m3,
  wstrb_cpu2peri_m3,
  wlast_cpu2peri_m3,
  wvalid_cpu2peri_m3,
  wready_cpu2peri_m3,
  bid_cpu2peri_m3,
  bresp_cpu2peri_m3,
  bvalid_cpu2peri_m3,
  bready_cpu2peri_m3,
  arid_cpu2peri_m3,
  araddr_cpu2peri_m3,
  arlen_cpu2peri_m3,
  arsize_cpu2peri_m3,
  arburst_cpu2peri_m3,
  arlock_cpu2peri_m3,
  arcache_cpu2peri_m3,
  arprot_cpu2peri_m3,
  arvalid_cpu2peri_m3,
  arready_cpu2peri_m3,
  rid_cpu2peri_m3,
  rdata_cpu2peri_m3,
  rresp_cpu2peri_m3,
  rlast_cpu2peri_m3,
  rvalid_cpu2peri_m3,
  rready_cpu2peri_m3,
  
// Instance: u_cd_cssys, Port: cssys_s2

  awaddr_cssys_s2,
  awlen_cssys_s2,
  awsize_cssys_s2,
  awburst_cssys_s2,
  awlock_cssys_s2,
  awcache_cssys_s2,
  awprot_cssys_s2,
  awvalid_cssys_s2,
  awready_cssys_s2,
  wdata_cssys_s2,
  wstrb_cssys_s2,
  wlast_cssys_s2,
  wvalid_cssys_s2,
  wready_cssys_s2,
  bresp_cssys_s2,
  bvalid_cssys_s2,
  bready_cssys_s2,
  araddr_cssys_s2,
  arlen_cssys_s2,
  arsize_cssys_s2,
  arburst_cssys_s2,
  arlock_cssys_s2,
  arcache_cssys_s2,
  arprot_cssys_s2,
  arvalid_cssys_s2,
  arready_cssys_s2,
  rdata_cssys_s2,
  rresp_cssys_s2,
  rlast_cssys_s2,
  rvalid_cssys_s2,
  rready_cssys_s2,
  awuser_cssys_s2,
  aruser_cssys_s2,
  
// Instance: u_cd_cssys_etr, Port: cssys_etr_s3

  awaddr_cssys_etr_s3,
  awlen_cssys_etr_s3,
  awsize_cssys_etr_s3,
  awburst_cssys_etr_s3,
  awlock_cssys_etr_s3,
  awcache_cssys_etr_s3,
  awprot_cssys_etr_s3,
  awvalid_cssys_etr_s3,
  awready_cssys_etr_s3,
  wdata_cssys_etr_s3,
  wstrb_cssys_etr_s3,
  wlast_cssys_etr_s3,
  wvalid_cssys_etr_s3,
  wready_cssys_etr_s3,
  bresp_cssys_etr_s3,
  bvalid_cssys_etr_s3,
  bready_cssys_etr_s3,
  araddr_cssys_etr_s3,
  arlen_cssys_etr_s3,
  arsize_cssys_etr_s3,
  arburst_cssys_etr_s3,
  arlock_cssys_etr_s3,
  arcache_cssys_etr_s3,
  arprot_cssys_etr_s3,
  arvalid_cssys_etr_s3,
  arready_cssys_etr_s3,
  rdata_cssys_etr_s3,
  rresp_cssys_etr_s3,
  rlast_cssys_etr_s3,
  rvalid_cssys_etr_s3,
  rready_cssys_etr_s3,
  awuser_cssys_etr_s3,
  aruser_cssys_etr_s3,
  
// Instance: u_cd_dma330_isp, Port: dma330_isp_s9

  awid_dma330_isp_s9,
  awaddr_dma330_isp_s9,
  awlen_dma330_isp_s9,
  awsize_dma330_isp_s9,
  awburst_dma330_isp_s9,
  awlock_dma330_isp_s9,
  awcache_dma330_isp_s9,
  awprot_dma330_isp_s9,
  awvalid_dma330_isp_s9,
  awready_dma330_isp_s9,
  wid_dma330_isp_s9,
  wdata_dma330_isp_s9,
  wstrb_dma330_isp_s9,
  wlast_dma330_isp_s9,
  wvalid_dma330_isp_s9,
  wready_dma330_isp_s9,
  bid_dma330_isp_s9,
  bresp_dma330_isp_s9,
  bvalid_dma330_isp_s9,
  bready_dma330_isp_s9,
  arid_dma330_isp_s9,
  araddr_dma330_isp_s9,
  arlen_dma330_isp_s9,
  arsize_dma330_isp_s9,
  arburst_dma330_isp_s9,
  arlock_dma330_isp_s9,
  arcache_dma330_isp_s9,
  arprot_dma330_isp_s9,
  arvalid_dma330_isp_s9,
  arready_dma330_isp_s9,
  rid_dma330_isp_s9,
  rdata_dma330_isp_s9,
  rresp_dma330_isp_s9,
  rlast_dma330_isp_s9,
  rvalid_dma330_isp_s9,
  rready_dma330_isp_s9,
  awuser_dma330_isp_s9,
  aruser_dma330_isp_s9,
  
// Instance: u_cd_dma330_net, Port: dma330_net_s4

  awid_dma330_net_s4,
  awaddr_dma330_net_s4,
  awlen_dma330_net_s4,
  awsize_dma330_net_s4,
  awburst_dma330_net_s4,
  awlock_dma330_net_s4,
  awcache_dma330_net_s4,
  awprot_dma330_net_s4,
  awvalid_dma330_net_s4,
  awready_dma330_net_s4,
  wid_dma330_net_s4,
  wdata_dma330_net_s4,
  wstrb_dma330_net_s4,
  wlast_dma330_net_s4,
  wvalid_dma330_net_s4,
  wready_dma330_net_s4,
  bid_dma330_net_s4,
  bresp_dma330_net_s4,
  bvalid_dma330_net_s4,
  bready_dma330_net_s4,
  arid_dma330_net_s4,
  araddr_dma330_net_s4,
  arlen_dma330_net_s4,
  arsize_dma330_net_s4,
  arburst_dma330_net_s4,
  arlock_dma330_net_s4,
  arcache_dma330_net_s4,
  arprot_dma330_net_s4,
  arvalid_dma330_net_s4,
  arready_dma330_net_s4,
  rid_dma330_net_s4,
  rdata_dma330_net_s4,
  rresp_dma330_net_s4,
  rlast_dma330_net_s4,
  rvalid_dma330_net_s4,
  rready_dma330_net_s4,
  awuser_dma330_net_s4,
  aruser_dma330_net_s4,
  
// Instance: u_cd_hsp2cpu, Port: hsp2cpu_s5

  awid_hsp2cpu_s5,
  awaddr_hsp2cpu_s5,
  awlen_hsp2cpu_s5,
  awsize_hsp2cpu_s5,
  awburst_hsp2cpu_s5,
  awlock_hsp2cpu_s5,
  awcache_hsp2cpu_s5,
  awprot_hsp2cpu_s5,
  awvalid_hsp2cpu_s5,
  awready_hsp2cpu_s5,
  wdata_hsp2cpu_s5,
  wstrb_hsp2cpu_s5,
  wlast_hsp2cpu_s5,
  wvalid_hsp2cpu_s5,
  wready_hsp2cpu_s5,
  bid_hsp2cpu_s5,
  bresp_hsp2cpu_s5,
  bvalid_hsp2cpu_s5,
  bready_hsp2cpu_s5,
  arid_hsp2cpu_s5,
  araddr_hsp2cpu_s5,
  arlen_hsp2cpu_s5,
  arsize_hsp2cpu_s5,
  arburst_hsp2cpu_s5,
  arlock_hsp2cpu_s5,
  arcache_hsp2cpu_s5,
  arprot_hsp2cpu_s5,
  arvalid_hsp2cpu_s5,
  arready_hsp2cpu_s5,
  rid_hsp2cpu_s5,
  rdata_hsp2cpu_s5,
  rresp_hsp2cpu_s5,
  rlast_hsp2cpu_s5,
  rvalid_hsp2cpu_s5,
  rready_hsp2cpu_s5,
  
// Instance: u_cd_iram, Port: iram_m1

  haddr_iram_m1,
  hburst_iram_m1,
  hprot_iram_m1,
  hsize_iram_m1,
  htrans_iram_m1,
  hwdata_iram_m1,
  hwrite_iram_m1,
  hrdata_iram_m1,
  hreadyout_iram_m1,
  hresp_iram_m1,
  hselx_iram_m1,
  hready_iram_m1,
  
// Instance: u_cd_irom, Port: irom_m0

  haddr_irom_m0,
  hburst_irom_m0,
  hprot_irom_m0,
  hsize_irom_m0,
  htrans_irom_m0,
  hwdata_irom_m0,
  hwrite_irom_m0,
  hrdata_irom_m0,
  hreadyout_irom_m0,
  hresp_irom_m0,
  hselx_irom_m0,
  hready_irom_m0,
  
// Instance: u_cd_nfcons, Port: nfcons_m2

  haddr_nfcons_m2,
  hburst_nfcons_m2,
  hprot_nfcons_m2,
  hsize_nfcons_m2,
  htrans_nfcons_m2,
  hwdata_nfcons_m2,
  hwrite_nfcons_m2,
  hrdata_nfcons_m2,
  hreadyout_nfcons_m2,
  hresp_nfcons_m2,
  hselx_nfcons_m2,
  hready_nfcons_m2,
  
// Instance: u_cd_regcom, Port: regcom_s7

  awid_regcom_s7,
  awaddr_regcom_s7,
  awlen_regcom_s7,
  awsize_regcom_s7,
  awburst_regcom_s7,
  awlock_regcom_s7,
  awcache_regcom_s7,
  awprot_regcom_s7,
  awvalid_regcom_s7,
  awready_regcom_s7,
  wdata_regcom_s7,
  wstrb_regcom_s7,
  wlast_regcom_s7,
  wvalid_regcom_s7,
  wready_regcom_s7,
  bid_regcom_s7,
  bresp_regcom_s7,
  bvalid_regcom_s7,
  bready_regcom_s7,
  arid_regcom_s7,
  araddr_regcom_s7,
  arlen_regcom_s7,
  arsize_regcom_s7,
  arburst_regcom_s7,
  arlock_regcom_s7,
  arcache_regcom_s7,
  arprot_regcom_s7,
  arvalid_regcom_s7,
  arready_regcom_s7,
  rid_regcom_s7,
  rdata_regcom_s7,
  rresp_regcom_s7,
  rlast_regcom_s7,
  rvalid_regcom_s7,
  rready_regcom_s7,
  awuser_regcom_s7,
  aruser_regcom_s7,
  
// Instance: u_cd_sfmc, Port: sfmc_m8

  haddr_sfmc_m8,
  hburst_sfmc_m8,
  hprot_sfmc_m8,
  hsize_sfmc_m8,
  htrans_sfmc_m8,
  hwdata_sfmc_m8,
  hwrite_sfmc_m8,
  hrdata_sfmc_m8,
  hreadyout_sfmc_m8,
  hresp_sfmc_m8,
  hselx_sfmc_m8,
  hready_sfmc_m8,
  
// Instance: u_cd_ssram, Port: ssram_m5

  haddr_ssram_m5,
  hburst_ssram_m5,
  hprot_ssram_m5,
  hsize_ssram_m5,
  htrans_ssram_m5,
  hwdata_ssram_m5,
  hwrite_ssram_m5,
  hrdata_ssram_m5,
  hreadyout_ssram_m5,
  hresp_ssram_m5,
  hselx_ssram_m5,
  hready_ssram_m5,
  
// Instance: u_cd_sss, Port: sss_s6

  awid_sss_s6,
  awaddr_sss_s6,
  awlen_sss_s6,
  awsize_sss_s6,
  awburst_sss_s6,
  awlock_sss_s6,
  awcache_sss_s6,
  awprot_sss_s6,
  awvalid_sss_s6,
  awready_sss_s6,
  wid_sss_s6,
  wdata_sss_s6,
  wstrb_sss_s6,
  wlast_sss_s6,
  wvalid_sss_s6,
  wready_sss_s6,
  bid_sss_s6,
  bresp_sss_s6,
  bvalid_sss_s6,
  bready_sss_s6,
  arid_sss_s6,
  araddr_sss_s6,
  arlen_sss_s6,
  arsize_sss_s6,
  arburst_sss_s6,
  arlock_sss_s6,
  arcache_sss_s6,
  arprot_sss_s6,
  arvalid_sss_s6,
  arready_sss_s6,
  rid_sss_s6,
  rdata_sss_s6,
  rresp_sss_s6,
  rlast_sss_s6,
  rvalid_sss_s6,
  rready_sss_s6,
  awuser_sss_s6,
  aruser_sss_s6,

//  Non-bus signals

  cad7clk,
  cad7resetn,
  cpu2dspclk,
  cpu2dspresetn,
  cpu2mainclk,
  cpu2mainresetn,
  cpu2periclk,
  cpu2periresetn,
  cssys_etrclk,
  cssys_etrresetn,
  cssysclk,
  cssysresetn,
  dma330_ispclk,
  dma330_ispresetn,
  dma330_netclk,
  dma330_netresetn,
  hsp2cpuclk,
  hsp2cpuresetn,
  iramclk,
  iramresetn,
  iromclk,
  iromresetn,
  mainclk,
  mainclk_r,
  mainresetn,
  mainresetn_r,
  nfconsclk,
  nfconsresetn,
  regcomclk,
  regcomresetn,
  sfmcclk,
  sfmcresetn,
  ssramclk,
  ssramresetn,
  sssclk,
  sssresetn

);



//-----------------------------------------------------------------------------
// Port Declarations
//-----------------------------------------------------------------------------


// Instance: u_cd_cad7, Port: cad7_s0

input  [5:0]  awid_cad7_s0;
input  [32:0] awaddr_cad7_s0;
input  [7:0]  awlen_cad7_s0;
input  [2:0]  awsize_cad7_s0;
input  [1:0]  awburst_cad7_s0;
input         awlock_cad7_s0;
input  [3:0]  awcache_cad7_s0;
input  [2:0]  awprot_cad7_s0;
input         awvalid_cad7_s0;
output        awready_cad7_s0;
input  [127:0] wdata_cad7_s0;
input  [15:0] wstrb_cad7_s0;
input         wlast_cad7_s0;
input         wvalid_cad7_s0;
output        wready_cad7_s0;
output [5:0]  bid_cad7_s0;
output [1:0]  bresp_cad7_s0;
output        bvalid_cad7_s0;
input         bready_cad7_s0;
input  [5:0]  arid_cad7_s0;
input  [32:0] araddr_cad7_s0;
input  [7:0]  arlen_cad7_s0;
input  [2:0]  arsize_cad7_s0;
input  [1:0]  arburst_cad7_s0;
input         arlock_cad7_s0;
input  [3:0]  arcache_cad7_s0;
input  [2:0]  arprot_cad7_s0;
input         arvalid_cad7_s0;
output        arready_cad7_s0;
output [5:0]  rid_cad7_s0;
output [127:0] rdata_cad7_s0;
output [1:0]  rresp_cad7_s0;
output        rlast_cad7_s0;
output        rvalid_cad7_s0;
input         rready_cad7_s0;
input  [2:0]  awuser_cad7_s0;
input  [2:0]  aruser_cad7_s0;

// Instance: u_cd_cpu2dsp, Port: cpu2dsp_m6

output [10:0] awid_cpu2dsp_m6;
output [32:0] awaddr_cpu2dsp_m6;
output [7:0]  awlen_cpu2dsp_m6;
output [2:0]  awsize_cpu2dsp_m6;
output [1:0]  awburst_cpu2dsp_m6;
output        awlock_cpu2dsp_m6;
output [3:0]  awcache_cpu2dsp_m6;
output [2:0]  awprot_cpu2dsp_m6;
output        awvalid_cpu2dsp_m6;
input         awready_cpu2dsp_m6;
output [127:0] wdata_cpu2dsp_m6;
output [15:0] wstrb_cpu2dsp_m6;
output        wlast_cpu2dsp_m6;
output        wvalid_cpu2dsp_m6;
input         wready_cpu2dsp_m6;
input  [10:0] bid_cpu2dsp_m6;
input  [1:0]  bresp_cpu2dsp_m6;
input         bvalid_cpu2dsp_m6;
output        bready_cpu2dsp_m6;
output [10:0] arid_cpu2dsp_m6;
output [32:0] araddr_cpu2dsp_m6;
output [7:0]  arlen_cpu2dsp_m6;
output [2:0]  arsize_cpu2dsp_m6;
output [1:0]  arburst_cpu2dsp_m6;
output        arlock_cpu2dsp_m6;
output [3:0]  arcache_cpu2dsp_m6;
output [2:0]  arprot_cpu2dsp_m6;
output        arvalid_cpu2dsp_m6;
input         arready_cpu2dsp_m6;
input  [10:0] rid_cpu2dsp_m6;
input  [127:0] rdata_cpu2dsp_m6;
input  [1:0]  rresp_cpu2dsp_m6;
input         rlast_cpu2dsp_m6;
input         rvalid_cpu2dsp_m6;
output        rready_cpu2dsp_m6;

// Instance: u_cd_cpu2main, Port: cpu2main_m4

output [10:0] awid_cpu2main_m4;
output [32:0] awaddr_cpu2main_m4;
output [7:0]  awlen_cpu2main_m4;
output [2:0]  awsize_cpu2main_m4;
output [1:0]  awburst_cpu2main_m4;
output        awlock_cpu2main_m4;
output [3:0]  awcache_cpu2main_m4;
output [2:0]  awprot_cpu2main_m4;
output        awvalid_cpu2main_m4;
input         awready_cpu2main_m4;
output [127:0] wdata_cpu2main_m4;
output [15:0] wstrb_cpu2main_m4;
output        wlast_cpu2main_m4;
output        wvalid_cpu2main_m4;
input         wready_cpu2main_m4;
input  [10:0] bid_cpu2main_m4;
input  [1:0]  bresp_cpu2main_m4;
input         bvalid_cpu2main_m4;
output        bready_cpu2main_m4;
output [10:0] arid_cpu2main_m4;
output [32:0] araddr_cpu2main_m4;
output [7:0]  arlen_cpu2main_m4;
output [2:0]  arsize_cpu2main_m4;
output [1:0]  arburst_cpu2main_m4;
output        arlock_cpu2main_m4;
output [3:0]  arcache_cpu2main_m4;
output [2:0]  arprot_cpu2main_m4;
output        arvalid_cpu2main_m4;
input         arready_cpu2main_m4;
input  [10:0] rid_cpu2main_m4;
input  [127:0] rdata_cpu2main_m4;
input  [1:0]  rresp_cpu2main_m4;
input         rlast_cpu2main_m4;
input         rvalid_cpu2main_m4;
output        rready_cpu2main_m4;
output [2:0]  awuser_cpu2main_m4;
output [2:0]  aruser_cpu2main_m4;

// Instance: u_cd_cpu2peri, Port: cpu2peri_m3

output [10:0] awid_cpu2peri_m3;
output [32:0] awaddr_cpu2peri_m3;
output [7:0]  awlen_cpu2peri_m3;
output [2:0]  awsize_cpu2peri_m3;
output [1:0]  awburst_cpu2peri_m3;
output        awlock_cpu2peri_m3;
output [3:0]  awcache_cpu2peri_m3;
output [2:0]  awprot_cpu2peri_m3;
output        awvalid_cpu2peri_m3;
input         awready_cpu2peri_m3;
output [31:0] wdata_cpu2peri_m3;
output [3:0]  wstrb_cpu2peri_m3;
output        wlast_cpu2peri_m3;
output        wvalid_cpu2peri_m3;
input         wready_cpu2peri_m3;
input  [10:0] bid_cpu2peri_m3;
input  [1:0]  bresp_cpu2peri_m3;
input         bvalid_cpu2peri_m3;
output        bready_cpu2peri_m3;
output [10:0] arid_cpu2peri_m3;
output [32:0] araddr_cpu2peri_m3;
output [7:0]  arlen_cpu2peri_m3;
output [2:0]  arsize_cpu2peri_m3;
output [1:0]  arburst_cpu2peri_m3;
output        arlock_cpu2peri_m3;
output [3:0]  arcache_cpu2peri_m3;
output [2:0]  arprot_cpu2peri_m3;
output        arvalid_cpu2peri_m3;
input         arready_cpu2peri_m3;
input  [10:0] rid_cpu2peri_m3;
input  [31:0] rdata_cpu2peri_m3;
input  [1:0]  rresp_cpu2peri_m3;
input         rlast_cpu2peri_m3;
input         rvalid_cpu2peri_m3;
output        rready_cpu2peri_m3;

// Instance: u_cd_cssys, Port: cssys_s2

input  [32:0] awaddr_cssys_s2;
input  [7:0]  awlen_cssys_s2;
input  [2:0]  awsize_cssys_s2;
input  [1:0]  awburst_cssys_s2;
input         awlock_cssys_s2;
input  [3:0]  awcache_cssys_s2;
input  [2:0]  awprot_cssys_s2;
input         awvalid_cssys_s2;
output        awready_cssys_s2;
input  [31:0] wdata_cssys_s2;
input  [3:0]  wstrb_cssys_s2;
input         wlast_cssys_s2;
input         wvalid_cssys_s2;
output        wready_cssys_s2;
output [1:0]  bresp_cssys_s2;
output        bvalid_cssys_s2;
input         bready_cssys_s2;
input  [32:0] araddr_cssys_s2;
input  [7:0]  arlen_cssys_s2;
input  [2:0]  arsize_cssys_s2;
input  [1:0]  arburst_cssys_s2;
input         arlock_cssys_s2;
input  [3:0]  arcache_cssys_s2;
input  [2:0]  arprot_cssys_s2;
input         arvalid_cssys_s2;
output        arready_cssys_s2;
output [31:0] rdata_cssys_s2;
output [1:0]  rresp_cssys_s2;
output        rlast_cssys_s2;
output        rvalid_cssys_s2;
input         rready_cssys_s2;
input  [2:0]  awuser_cssys_s2;
input  [2:0]  aruser_cssys_s2;

// Instance: u_cd_cssys_etr, Port: cssys_etr_s3

input  [32:0] awaddr_cssys_etr_s3;
input  [3:0]  awlen_cssys_etr_s3;
input  [2:0]  awsize_cssys_etr_s3;
input  [1:0]  awburst_cssys_etr_s3;
input  [1:0]  awlock_cssys_etr_s3;
input  [3:0]  awcache_cssys_etr_s3;
input  [2:0]  awprot_cssys_etr_s3;
input         awvalid_cssys_etr_s3;
output        awready_cssys_etr_s3;
input  [31:0] wdata_cssys_etr_s3;
input  [3:0]  wstrb_cssys_etr_s3;
input         wlast_cssys_etr_s3;
input         wvalid_cssys_etr_s3;
output        wready_cssys_etr_s3;
output [1:0]  bresp_cssys_etr_s3;
output        bvalid_cssys_etr_s3;
input         bready_cssys_etr_s3;
input  [32:0] araddr_cssys_etr_s3;
input  [3:0]  arlen_cssys_etr_s3;
input  [2:0]  arsize_cssys_etr_s3;
input  [1:0]  arburst_cssys_etr_s3;
input  [1:0]  arlock_cssys_etr_s3;
input  [3:0]  arcache_cssys_etr_s3;
input  [2:0]  arprot_cssys_etr_s3;
input         arvalid_cssys_etr_s3;
output        arready_cssys_etr_s3;
output [31:0] rdata_cssys_etr_s3;
output [1:0]  rresp_cssys_etr_s3;
output        rlast_cssys_etr_s3;
output        rvalid_cssys_etr_s3;
input         rready_cssys_etr_s3;
input  [2:0]  awuser_cssys_etr_s3;
input  [2:0]  aruser_cssys_etr_s3;

// Instance: u_cd_dma330_isp, Port: dma330_isp_s9

input  [3:0]  awid_dma330_isp_s9;
input  [32:0] awaddr_dma330_isp_s9;
input  [3:0]  awlen_dma330_isp_s9;
input  [2:0]  awsize_dma330_isp_s9;
input  [1:0]  awburst_dma330_isp_s9;
input  [1:0]  awlock_dma330_isp_s9;
input  [3:0]  awcache_dma330_isp_s9;
input  [2:0]  awprot_dma330_isp_s9;
input         awvalid_dma330_isp_s9;
output        awready_dma330_isp_s9;
input  [3:0]  wid_dma330_isp_s9;
input  [127:0] wdata_dma330_isp_s9;
input  [15:0] wstrb_dma330_isp_s9;
input         wlast_dma330_isp_s9;
input         wvalid_dma330_isp_s9;
output        wready_dma330_isp_s9;
output [3:0]  bid_dma330_isp_s9;
output [1:0]  bresp_dma330_isp_s9;
output        bvalid_dma330_isp_s9;
input         bready_dma330_isp_s9;
input  [3:0]  arid_dma330_isp_s9;
input  [32:0] araddr_dma330_isp_s9;
input  [3:0]  arlen_dma330_isp_s9;
input  [2:0]  arsize_dma330_isp_s9;
input  [1:0]  arburst_dma330_isp_s9;
input  [1:0]  arlock_dma330_isp_s9;
input  [3:0]  arcache_dma330_isp_s9;
input  [2:0]  arprot_dma330_isp_s9;
input         arvalid_dma330_isp_s9;
output        arready_dma330_isp_s9;
output [3:0]  rid_dma330_isp_s9;
output [127:0] rdata_dma330_isp_s9;
output [1:0]  rresp_dma330_isp_s9;
output        rlast_dma330_isp_s9;
output        rvalid_dma330_isp_s9;
input         rready_dma330_isp_s9;
input  [2:0]  awuser_dma330_isp_s9;
input  [2:0]  aruser_dma330_isp_s9;

// Instance: u_cd_dma330_net, Port: dma330_net_s4

input  [3:0]  awid_dma330_net_s4;
input  [32:0] awaddr_dma330_net_s4;
input  [3:0]  awlen_dma330_net_s4;
input  [2:0]  awsize_dma330_net_s4;
input  [1:0]  awburst_dma330_net_s4;
input  [1:0]  awlock_dma330_net_s4;
input  [3:0]  awcache_dma330_net_s4;
input  [2:0]  awprot_dma330_net_s4;
input         awvalid_dma330_net_s4;
output        awready_dma330_net_s4;
input  [3:0]  wid_dma330_net_s4;
input  [127:0] wdata_dma330_net_s4;
input  [15:0] wstrb_dma330_net_s4;
input         wlast_dma330_net_s4;
input         wvalid_dma330_net_s4;
output        wready_dma330_net_s4;
output [3:0]  bid_dma330_net_s4;
output [1:0]  bresp_dma330_net_s4;
output        bvalid_dma330_net_s4;
input         bready_dma330_net_s4;
input  [3:0]  arid_dma330_net_s4;
input  [32:0] araddr_dma330_net_s4;
input  [3:0]  arlen_dma330_net_s4;
input  [2:0]  arsize_dma330_net_s4;
input  [1:0]  arburst_dma330_net_s4;
input  [1:0]  arlock_dma330_net_s4;
input  [3:0]  arcache_dma330_net_s4;
input  [2:0]  arprot_dma330_net_s4;
input         arvalid_dma330_net_s4;
output        arready_dma330_net_s4;
output [3:0]  rid_dma330_net_s4;
output [127:0] rdata_dma330_net_s4;
output [1:0]  rresp_dma330_net_s4;
output        rlast_dma330_net_s4;
output        rvalid_dma330_net_s4;
input         rready_dma330_net_s4;
input  [2:0]  awuser_dma330_net_s4;
input  [2:0]  aruser_dma330_net_s4;

// Instance: u_cd_hsp2cpu, Port: hsp2cpu_s5

input  [7:0]  awid_hsp2cpu_s5;
input  [32:0] awaddr_hsp2cpu_s5;
input  [7:0]  awlen_hsp2cpu_s5;
input  [2:0]  awsize_hsp2cpu_s5;
input  [1:0]  awburst_hsp2cpu_s5;
input         awlock_hsp2cpu_s5;
input  [3:0]  awcache_hsp2cpu_s5;
input  [2:0]  awprot_hsp2cpu_s5;
input         awvalid_hsp2cpu_s5;
output        awready_hsp2cpu_s5;
input  [31:0] wdata_hsp2cpu_s5;
input  [3:0]  wstrb_hsp2cpu_s5;
input         wlast_hsp2cpu_s5;
input         wvalid_hsp2cpu_s5;
output        wready_hsp2cpu_s5;
output [7:0]  bid_hsp2cpu_s5;
output [1:0]  bresp_hsp2cpu_s5;
output        bvalid_hsp2cpu_s5;
input         bready_hsp2cpu_s5;
input  [7:0]  arid_hsp2cpu_s5;
input  [32:0] araddr_hsp2cpu_s5;
input  [7:0]  arlen_hsp2cpu_s5;
input  [2:0]  arsize_hsp2cpu_s5;
input  [1:0]  arburst_hsp2cpu_s5;
input         arlock_hsp2cpu_s5;
input  [3:0]  arcache_hsp2cpu_s5;
input  [2:0]  arprot_hsp2cpu_s5;
input         arvalid_hsp2cpu_s5;
output        arready_hsp2cpu_s5;
output [7:0]  rid_hsp2cpu_s5;
output [31:0] rdata_hsp2cpu_s5;
output [1:0]  rresp_hsp2cpu_s5;
output        rlast_hsp2cpu_s5;
output        rvalid_hsp2cpu_s5;
input         rready_hsp2cpu_s5;

// Instance: u_cd_iram, Port: iram_m1

output [32:0] haddr_iram_m1;
output [2:0]  hburst_iram_m1;
output [3:0]  hprot_iram_m1;
output [2:0]  hsize_iram_m1;
output [1:0]  htrans_iram_m1;
output [31:0] hwdata_iram_m1;
output        hwrite_iram_m1;
input  [31:0] hrdata_iram_m1;
input         hreadyout_iram_m1;
input         hresp_iram_m1;
output        hselx_iram_m1;
output        hready_iram_m1;

// Instance: u_cd_irom, Port: irom_m0

output [32:0] haddr_irom_m0;
output [2:0]  hburst_irom_m0;
output [3:0]  hprot_irom_m0;
output [2:0]  hsize_irom_m0;
output [1:0]  htrans_irom_m0;
output [31:0] hwdata_irom_m0;
output        hwrite_irom_m0;
input  [31:0] hrdata_irom_m0;
input         hreadyout_irom_m0;
input         hresp_irom_m0;
output        hselx_irom_m0;
output        hready_irom_m0;

// Instance: u_cd_nfcons, Port: nfcons_m2

output [32:0] haddr_nfcons_m2;
output [2:0]  hburst_nfcons_m2;
output [3:0]  hprot_nfcons_m2;
output [2:0]  hsize_nfcons_m2;
output [1:0]  htrans_nfcons_m2;
output [31:0] hwdata_nfcons_m2;
output        hwrite_nfcons_m2;
input  [31:0] hrdata_nfcons_m2;
input         hreadyout_nfcons_m2;
input         hresp_nfcons_m2;
output        hselx_nfcons_m2;
output        hready_nfcons_m2;

// Instance: u_cd_regcom, Port: regcom_s7

input  [3:0]  awid_regcom_s7;
input  [32:0] awaddr_regcom_s7;
input  [7:0]  awlen_regcom_s7;
input  [2:0]  awsize_regcom_s7;
input  [1:0]  awburst_regcom_s7;
input         awlock_regcom_s7;
input  [3:0]  awcache_regcom_s7;
input  [2:0]  awprot_regcom_s7;
input         awvalid_regcom_s7;
output        awready_regcom_s7;
input  [31:0] wdata_regcom_s7;
input  [3:0]  wstrb_regcom_s7;
input         wlast_regcom_s7;
input         wvalid_regcom_s7;
output        wready_regcom_s7;
output [3:0]  bid_regcom_s7;
output [1:0]  bresp_regcom_s7;
output        bvalid_regcom_s7;
input         bready_regcom_s7;
input  [3:0]  arid_regcom_s7;
input  [32:0] araddr_regcom_s7;
input  [7:0]  arlen_regcom_s7;
input  [2:0]  arsize_regcom_s7;
input  [1:0]  arburst_regcom_s7;
input         arlock_regcom_s7;
input  [3:0]  arcache_regcom_s7;
input  [2:0]  arprot_regcom_s7;
input         arvalid_regcom_s7;
output        arready_regcom_s7;
output [3:0]  rid_regcom_s7;
output [31:0] rdata_regcom_s7;
output [1:0]  rresp_regcom_s7;
output        rlast_regcom_s7;
output        rvalid_regcom_s7;
input         rready_regcom_s7;
input  [2:0]  awuser_regcom_s7;
input  [2:0]  aruser_regcom_s7;

// Instance: u_cd_sfmc, Port: sfmc_m8

output [32:0] haddr_sfmc_m8;
output [2:0]  hburst_sfmc_m8;
output [3:0]  hprot_sfmc_m8;
output [2:0]  hsize_sfmc_m8;
output [1:0]  htrans_sfmc_m8;
output [31:0] hwdata_sfmc_m8;
output        hwrite_sfmc_m8;
input  [31:0] hrdata_sfmc_m8;
input         hreadyout_sfmc_m8;
input         hresp_sfmc_m8;
output        hselx_sfmc_m8;
output        hready_sfmc_m8;

// Instance: u_cd_ssram, Port: ssram_m5

output [32:0] haddr_ssram_m5;
output [2:0]  hburst_ssram_m5;
output [3:0]  hprot_ssram_m5;
output [2:0]  hsize_ssram_m5;
output [1:0]  htrans_ssram_m5;
output [31:0] hwdata_ssram_m5;
output        hwrite_ssram_m5;
input  [31:0] hrdata_ssram_m5;
input         hreadyout_ssram_m5;
input         hresp_ssram_m5;
output        hselx_ssram_m5;
output        hready_ssram_m5;

// Instance: u_cd_sss, Port: sss_s6

input  [3:0]  awid_sss_s6;
input  [32:0] awaddr_sss_s6;
input  [3:0]  awlen_sss_s6;
input  [2:0]  awsize_sss_s6;
input  [1:0]  awburst_sss_s6;
input  [1:0]  awlock_sss_s6;
input  [3:0]  awcache_sss_s6;
input  [2:0]  awprot_sss_s6;
input         awvalid_sss_s6;
output        awready_sss_s6;
input  [3:0]  wid_sss_s6;
input  [127:0] wdata_sss_s6;
input  [15:0] wstrb_sss_s6;
input         wlast_sss_s6;
input         wvalid_sss_s6;
output        wready_sss_s6;
output [3:0]  bid_sss_s6;
output [1:0]  bresp_sss_s6;
output        bvalid_sss_s6;
input         bready_sss_s6;
input  [3:0]  arid_sss_s6;
input  [32:0] araddr_sss_s6;
input  [3:0]  arlen_sss_s6;
input  [2:0]  arsize_sss_s6;
input  [1:0]  arburst_sss_s6;
input  [1:0]  arlock_sss_s6;
input  [3:0]  arcache_sss_s6;
input  [2:0]  arprot_sss_s6;
input         arvalid_sss_s6;
output        arready_sss_s6;
output [3:0]  rid_sss_s6;
output [127:0] rdata_sss_s6;
output [1:0]  rresp_sss_s6;
output        rlast_sss_s6;
output        rvalid_sss_s6;
input         rready_sss_s6;
input  [2:0]  awuser_sss_s6;
input  [2:0]  aruser_sss_s6;

//  Non-bus signals

input         cad7clk;
input         cad7resetn;
input         cpu2dspclk;
input         cpu2dspresetn;
input         cpu2mainclk;
input         cpu2mainresetn;
input         cpu2periclk;
input         cpu2periresetn;
input         cssys_etrclk;
input         cssys_etrresetn;
input         cssysclk;
input         cssysresetn;
input         dma330_ispclk;
input         dma330_ispresetn;
input         dma330_netclk;
input         dma330_netresetn;
input         hsp2cpuclk;
input         hsp2cpuresetn;
input         iramclk;
input         iramresetn;
input         iromclk;
input         iromresetn;
input         mainclk;
input         mainclk_r;
input         mainresetn;
input         mainresetn_r;
input         nfconsclk;
input         nfconsresetn;
input         regcomclk;
input         regcomresetn;
input         sfmcclk;
input         sfmcresetn;
input         ssramclk;
input         ssramresetn;
input         sssclk;
input         sssresetn;



//-----------------------------------------------------------------------------
// Internal Wire Declarations
//-----------------------------------------------------------------------------

wire   [32:0]  araddr_cpu2dsp_m6;
wire   [32:0]  araddr_cpu2main_m4;
wire   [32:0]  araddr_cpu2peri_m3;
wire   [1:0]   arburst_cpu2dsp_m6;
wire   [1:0]   arburst_cpu2main_m4;
wire   [1:0]   arburst_cpu2peri_m3;
wire   [3:0]   arcache_cpu2dsp_m6;
wire   [3:0]   arcache_cpu2main_m4;
wire   [3:0]   arcache_cpu2peri_m3;
wire   [10:0]  arid_cpu2dsp_m6;
wire   [10:0]  arid_cpu2main_m4;
wire   [10:0]  arid_cpu2peri_m3;
wire   [7:0]   arlen_cpu2dsp_m6;
wire   [7:0]   arlen_cpu2main_m4;
wire   [7:0]   arlen_cpu2peri_m3;
wire           arlock_cpu2dsp_m6;
wire           arlock_cpu2main_m4;
wire           arlock_cpu2peri_m3;
wire   [2:0]   arprot_cpu2dsp_m6;
wire   [2:0]   arprot_cpu2main_m4;
wire   [2:0]   arprot_cpu2peri_m3;
wire           arready_cad7_s0;
wire           arready_cssys_etr_s3;
wire           arready_cssys_s2;
wire           arready_dma330_isp_s9;
wire           arready_dma330_net_s4;
wire           arready_hsp2cpu_s5;
wire           arready_regcom_s7;
wire           arready_sss_s6;
wire   [2:0]   arsize_cpu2dsp_m6;
wire   [2:0]   arsize_cpu2main_m4;
wire   [2:0]   arsize_cpu2peri_m3;
wire   [2:0]   aruser_cpu2main_m4;
wire           arvalid_cpu2dsp_m6;
wire           arvalid_cpu2main_m4;
wire           arvalid_cpu2peri_m3;
wire   [32:0]  awaddr_cpu2dsp_m6;
wire   [32:0]  awaddr_cpu2main_m4;
wire   [32:0]  awaddr_cpu2peri_m3;
wire   [1:0]   awburst_cpu2dsp_m6;
wire   [1:0]   awburst_cpu2main_m4;
wire   [1:0]   awburst_cpu2peri_m3;
wire   [3:0]   awcache_cpu2dsp_m6;
wire   [3:0]   awcache_cpu2main_m4;
wire   [3:0]   awcache_cpu2peri_m3;
wire   [10:0]  awid_cpu2dsp_m6;
wire   [10:0]  awid_cpu2main_m4;
wire   [10:0]  awid_cpu2peri_m3;
wire   [7:0]   awlen_cpu2dsp_m6;
wire   [7:0]   awlen_cpu2main_m4;
wire   [7:0]   awlen_cpu2peri_m3;
wire           awlock_cpu2dsp_m6;
wire           awlock_cpu2main_m4;
wire           awlock_cpu2peri_m3;
wire   [2:0]   awprot_cpu2dsp_m6;
wire   [2:0]   awprot_cpu2main_m4;
wire   [2:0]   awprot_cpu2peri_m3;
wire           awready_cad7_s0;
wire           awready_cssys_etr_s3;
wire           awready_cssys_s2;
wire           awready_dma330_isp_s9;
wire           awready_dma330_net_s4;
wire           awready_hsp2cpu_s5;
wire           awready_regcom_s7;
wire           awready_sss_s6;
wire   [2:0]   awsize_cpu2dsp_m6;
wire   [2:0]   awsize_cpu2main_m4;
wire   [2:0]   awsize_cpu2peri_m3;
wire   [2:0]   awuser_cpu2main_m4;
wire           awvalid_cpu2dsp_m6;
wire           awvalid_cpu2main_m4;
wire           awvalid_cpu2peri_m3;
wire   [5:0]   bid_cad7_s0;
wire   [3:0]   bid_dma330_isp_s9;
wire   [3:0]   bid_dma330_net_s4;
wire   [7:0]   bid_hsp2cpu_s5;
wire   [3:0]   bid_regcom_s7;
wire   [3:0]   bid_sss_s6;
wire           bready_cpu2dsp_m6;
wire           bready_cpu2main_m4;
wire           bready_cpu2peri_m3;
wire   [1:0]   bresp_cad7_s0;
wire   [1:0]   bresp_cssys_etr_s3;
wire   [1:0]   bresp_cssys_s2;
wire   [1:0]   bresp_dma330_isp_s9;
wire   [1:0]   bresp_dma330_net_s4;
wire   [1:0]   bresp_hsp2cpu_s5;
wire   [1:0]   bresp_regcom_s7;
wire   [1:0]   bresp_sss_s6;
wire           bvalid_cad7_s0;
wire           bvalid_cssys_etr_s3;
wire           bvalid_cssys_s2;
wire           bvalid_dma330_isp_s9;
wire           bvalid_dma330_net_s4;
wire           bvalid_hsp2cpu_s5;
wire           bvalid_regcom_s7;
wire           bvalid_sss_s6;
wire   [32:0]  haddr_iram_m1;
wire   [32:0]  haddr_irom_m0;
wire   [32:0]  haddr_nfcons_m2;
wire   [32:0]  haddr_sfmc_m8;
wire   [32:0]  haddr_ssram_m5;
wire   [2:0]   hburst_iram_m1;
wire   [2:0]   hburst_irom_m0;
wire   [2:0]   hburst_nfcons_m2;
wire   [2:0]   hburst_sfmc_m8;
wire   [2:0]   hburst_ssram_m5;
wire   [3:0]   hprot_iram_m1;
wire   [3:0]   hprot_irom_m0;
wire   [3:0]   hprot_nfcons_m2;
wire   [3:0]   hprot_sfmc_m8;
wire   [3:0]   hprot_ssram_m5;
wire           hready_iram_m1;
wire           hready_irom_m0;
wire           hready_nfcons_m2;
wire           hready_sfmc_m8;
wire           hready_ssram_m5;
wire           hselx_iram_m1;
wire           hselx_irom_m0;
wire           hselx_nfcons_m2;
wire           hselx_sfmc_m8;
wire           hselx_ssram_m5;
wire   [2:0]   hsize_iram_m1;
wire   [2:0]   hsize_irom_m0;
wire   [2:0]   hsize_nfcons_m2;
wire   [2:0]   hsize_sfmc_m8;
wire   [2:0]   hsize_ssram_m5;
wire   [1:0]   htrans_iram_m1;
wire   [1:0]   htrans_irom_m0;
wire   [1:0]   htrans_nfcons_m2;
wire   [1:0]   htrans_sfmc_m8;
wire   [1:0]   htrans_ssram_m5;
wire   [31:0]  hwdata_iram_m1;
wire   [31:0]  hwdata_irom_m0;
wire   [31:0]  hwdata_nfcons_m2;
wire   [31:0]  hwdata_sfmc_m8;
wire   [31:0]  hwdata_ssram_m5;
wire           hwrite_iram_m1;
wire           hwrite_irom_m0;
wire           hwrite_nfcons_m2;
wire           hwrite_sfmc_m8;
wire           hwrite_ssram_m5;
wire   [127:0] rdata_cad7_s0;
wire   [31:0]  rdata_cssys_etr_s3;
wire   [31:0]  rdata_cssys_s2;
wire   [127:0] rdata_dma330_isp_s9;
wire   [127:0] rdata_dma330_net_s4;
wire   [31:0]  rdata_hsp2cpu_s5;
wire   [31:0]  rdata_regcom_s7;
wire   [127:0] rdata_sss_s6;
wire   [5:0]   rid_cad7_s0;
wire   [3:0]   rid_dma330_isp_s9;
wire   [3:0]   rid_dma330_net_s4;
wire   [7:0]   rid_hsp2cpu_s5;
wire   [3:0]   rid_regcom_s7;
wire   [3:0]   rid_sss_s6;
wire           rlast_cad7_s0;
wire           rlast_cssys_etr_s3;
wire           rlast_cssys_s2;
wire           rlast_dma330_isp_s9;
wire           rlast_dma330_net_s4;
wire           rlast_hsp2cpu_s5;
wire           rlast_regcom_s7;
wire           rlast_sss_s6;
wire           rready_cpu2dsp_m6;
wire           rready_cpu2main_m4;
wire           rready_cpu2peri_m3;
wire   [1:0]   rresp_cad7_s0;
wire   [1:0]   rresp_cssys_etr_s3;
wire   [1:0]   rresp_cssys_s2;
wire   [1:0]   rresp_dma330_isp_s9;
wire   [1:0]   rresp_dma330_net_s4;
wire   [1:0]   rresp_hsp2cpu_s5;
wire   [1:0]   rresp_regcom_s7;
wire   [1:0]   rresp_sss_s6;
wire           rvalid_cad7_s0;
wire           rvalid_cssys_etr_s3;
wire           rvalid_cssys_s2;
wire           rvalid_dma330_isp_s9;
wire           rvalid_dma330_net_s4;
wire           rvalid_hsp2cpu_s5;
wire           rvalid_regcom_s7;
wire           rvalid_sss_s6;
wire   [127:0] wdata_cpu2dsp_m6;
wire   [127:0] wdata_cpu2main_m4;
wire   [31:0]  wdata_cpu2peri_m3;
wire           wlast_cpu2dsp_m6;
wire           wlast_cpu2main_m4;
wire           wlast_cpu2peri_m3;
wire           wready_cad7_s0;
wire           wready_cssys_etr_s3;
wire           wready_cssys_s2;
wire           wready_dma330_isp_s9;
wire           wready_dma330_net_s4;
wire           wready_hsp2cpu_s5;
wire           wready_regcom_s7;
wire           wready_sss_s6;
wire   [15:0]  wstrb_cpu2dsp_m6;
wire   [15:0]  wstrb_cpu2main_m4;
wire   [3:0]   wstrb_cpu2peri_m3;
wire           wvalid_cpu2dsp_m6;
wire           wvalid_cpu2main_m4;
wire           wvalid_cpu2peri_m3;
wire   [72:0]  ar_data_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire   [3:0]   ar_wpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire   [72:0]  aw_data_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire   [3:0]   aw_wpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire   [2:0]   b_rpntr_bin_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire   [3:0]   b_rpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire           pack_cad7_s0_ib_apb_int;    //cad7_s0_ib_apb_int - u_cd_cad7
wire   [32:0]  prevpayld_cad7_s0_ib_apb_int;    //cad7_s0_ib_apb_int - u_cd_cad7
wire   [3:0]   r_rpntr_bin_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire   [4:0]   r_rpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire   [144:0] w_data_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire   [4:0]   w_wpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_cad7
wire           ar_rpntr_bin_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire   [1:0]   ar_rpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire           aw_rpntr_bin_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire   [1:0]   aw_rpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire   [12:0]  b_data_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire   [1:0]   b_wpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire           pack_cpu2dsp_m6_ib_apb_int_async;    //cpu2dsp_m6_ib_apb_int_async - u_cd_cpu2dsp
wire   [32:0]  prevpayld_cpu2dsp_m6_ib_apb_int_async;    //cpu2dsp_m6_ib_apb_int_async - u_cd_cpu2dsp
wire   [141:0] r_data_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire   [1:0]   r_wpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire           w_rpntr_bin_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire   [1:0]   w_rpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_cpu2dsp
wire   [3:0]   ar_rpntr_bin_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire   [4:0]   ar_rpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire   [3:0]   aw_rpntr_bin_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire   [4:0]   aw_rpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire   [12:0]  b_data_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire   [4:0]   b_wpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire           pack_cpu2main_m4_ib_apb_int_async;    //cpu2main_m4_ib_apb_int_async - u_cd_cpu2main
wire   [32:0]  prevpayld_cpu2main_m4_ib_apb_int_async;    //cpu2main_m4_ib_apb_int_async - u_cd_cpu2main
wire   [141:0] r_data_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire   [5:0]   r_wpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire   [4:0]   w_rpntr_bin_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire   [5:0]   w_rpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_cpu2main
wire           ar_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire   [1:0]   ar_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire           aw_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire   [1:0]   aw_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire   [12:0]  b_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire   [1:0]   b_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire           pack_cpu2peri_m3_ib_apb_int_async;    //cpu2peri_m3_ib_apb_int_async - u_cd_cpu2peri
wire   [32:0]  prevpayld_cpu2peri_m3_ib_apb_int_async;    //cpu2peri_m3_ib_apb_int_async - u_cd_cpu2peri
wire   [143:0] r_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire   [1:0]   r_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire           w_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire   [1:0]   w_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_cpu2peri
wire   [66:0]  ar_data_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [2:0]   ar_wpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [66:0]  aw_data_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [2:0]   aw_wpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [1:0]   b_rpntr_bin_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [2:0]   b_rpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire           pack_cssys_s2_ib_apb_int_async;    //cssys_s2_ib_apb_int_async - u_cd_cssys
wire   [32:0]  prevpayld_cssys_s2_ib_apb_int_async;    //cssys_s2_ib_apb_int_async - u_cd_cssys
wire   [1:0]   r_rpntr_bin_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [2:0]   r_rpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [144:0] w_data_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [2:0]   w_wpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_cssys
wire   [65:0]  ar_data_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [3:0]   ar_wpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [65:0]  aw_data_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [3:0]   aw_wpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [2:0]   b_rpntr_bin_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [3:0]   b_rpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire           pack_cssys_etr_s3_ib_apb_int_async;    //cssys_etr_s3_ib_apb_int_async - u_cd_cssys_etr
wire   [32:0]  prevpayld_cssys_etr_s3_ib_apb_int_async;    //cssys_etr_s3_ib_apb_int_async - u_cd_cssys_etr
wire   [3:0]   r_rpntr_bin_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [4:0]   r_rpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [144:0] w_data_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [4:0]   w_wpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_cssys_etr
wire   [65:0]  ar_data_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [3:0]   ar_wpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [65:0]  aw_data_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [3:0]   aw_wpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [2:0]   b_rpntr_bin_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [3:0]   b_rpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire           pack_dma330_isp_s9_ib_apb_int_async;    //dma330_isp_s9_ib_apb_int_async - u_cd_dma330_isp
wire   [32:0]  prevpayld_dma330_isp_s9_ib_apb_int_async;    //dma330_isp_s9_ib_apb_int_async - u_cd_dma330_isp
wire   [3:0]   r_rpntr_bin_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [4:0]   r_rpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [144:0] w_data_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [4:0]   w_wpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_dma330_isp
wire   [65:0]  ar_data_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [3:0]   ar_wpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [65:0]  aw_data_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [3:0]   aw_wpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [2:0]   b_rpntr_bin_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [3:0]   b_rpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire           pack_dma330_net_s4_ib_apb_int_async;    //dma330_net_s4_ib_apb_int_async - u_cd_dma330_net
wire   [32:0]  prevpayld_dma330_net_s4_ib_apb_int_async;    //dma330_net_s4_ib_apb_int_async - u_cd_dma330_net
wire   [3:0]   r_rpntr_bin_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [4:0]   r_rpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [144:0] w_data_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [4:0]   w_wpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_dma330_net
wire   [69:0]  ar_data_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire   [3:0]   ar_wpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire   [69:0]  aw_data_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire   [3:0]   aw_wpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire   [2:0]   b_rpntr_bin_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire   [3:0]   b_rpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire           pack_hsp2cpu_s5_ib_apb_int_async;    //hsp2cpu_s5_ib_apb_int_async - u_cd_hsp2cpu
wire   [32:0]  prevpayld_hsp2cpu_s5_ib_apb_int_async;    //hsp2cpu_s5_ib_apb_int_async - u_cd_hsp2cpu
wire   [3:0]   r_rpntr_bin_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire   [4:0]   r_rpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire   [144:0] w_data_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire   [4:0]   w_wpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_hsp2cpu
wire           a_rpntr_bin_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_iram
wire   [1:0]   a_rpntr_gry_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_iram
wire   [144:0] d_data_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_iram
wire   [1:0]   d_wpntr_gry_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_iram
wire           pack_iram_m1_ib_apb_int_async;    //iram_m1_ib_apb_int_async - u_cd_iram
wire   [32:0]  prevpayld_iram_m1_ib_apb_int_async;    //iram_m1_ib_apb_int_async - u_cd_iram
wire           w_rpntr_bin_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_iram
wire   [1:0]   w_rpntr_gry_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_iram
wire           a_rpntr_bin_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_irom
wire   [1:0]   a_rpntr_gry_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_irom
wire   [144:0] d_data_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_irom
wire   [1:0]   d_wpntr_gry_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_irom
wire           pack_irom_m0_ib_apb_int_async;    //irom_m0_ib_apb_int_async - u_cd_irom
wire   [32:0]  prevpayld_irom_m0_ib_apb_int_async;    //irom_m0_ib_apb_int_async - u_cd_irom
wire           w_rpntr_bin_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_irom
wire   [1:0]   w_rpntr_gry_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_irom
wire   [80:0]  a_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [80:0]  a_data_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_main
wire   [80:0]  a_data_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_main
wire   [80:0]  a_data_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_main
wire   [80:0]  a_data_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_main
wire   [80:0]  a_data_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_main
wire           a_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [1:0]   a_wpntr_gry_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_main
wire   [64:0]  ar_data_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [67:0]  ar_data_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire   [77:0]  ar_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_bin_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [2:0]   ar_rpntr_bin_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_bin_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_bin_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_bin_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [1:0]   ar_rpntr_bin_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire   [3:0]   ar_rpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [3:0]   ar_rpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [3:0]   ar_rpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [3:0]   ar_rpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [3:0]   ar_rpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [2:0]   ar_rpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire   [1:0]   ar_wpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [4:0]   ar_wpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire   [1:0]   ar_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [64:0]  aw_data_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [67:0]  aw_data_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire   [66:0]  aw_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_bin_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [2:0]   aw_rpntr_bin_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_bin_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_bin_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_bin_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [1:0]   aw_rpntr_bin_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire   [3:0]   aw_rpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [3:0]   aw_rpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [3:0]   aw_rpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [3:0]   aw_rpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [3:0]   aw_rpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [2:0]   aw_rpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire   [1:0]   aw_wpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [4:0]   aw_wpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire   [1:0]   aw_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [7:0]   b_data_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [1:0]   b_data_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [1:0]   b_data_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [5:0]   b_data_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [5:0]   b_data_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [9:0]   b_data_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [5:0]   b_data_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [5:0]   b_data_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire           b_rpntr_bin_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [3:0]   b_rpntr_bin_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire           b_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [1:0]   b_rpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [4:0]   b_rpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire   [1:0]   b_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [3:0]   b_wpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [3:0]   b_wpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [3:0]   b_wpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [3:0]   b_wpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [3:0]   b_wpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [2:0]   b_wpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire           d_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire           d_rpntr_bin_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_main
wire           d_rpntr_bin_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_main
wire           d_rpntr_bin_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_main
wire           d_rpntr_bin_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_main
wire           d_rpntr_bin_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_main
wire   [1:0]   d_rpntr_gry_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_main
wire   [71:0]  pfwdpayld_cad7_s0_ib_apb_int;    //cad7_s0_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_cpu2dsp_m6_ib_apb_int_async;    //cpu2dsp_m6_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_cpu2main_m4_ib_apb_int_async;    //cpu2main_m4_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_cpu2peri_m3_ib_apb_int_async;    //cpu2peri_m3_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_cssys_etr_s3_ib_apb_int_async;    //cssys_etr_s3_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_cssys_s2_ib_apb_int_async;    //cssys_s2_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dma330_isp_s9_ib_apb_int_async;    //dma330_isp_s9_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dma330_net_s4_ib_apb_int_async;    //dma330_net_s4_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_hsp2cpu_s5_ib_apb_int_async;    //hsp2cpu_s5_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_iram_m1_ib_apb_int_async;    //iram_m1_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_irom_m0_ib_apb_int_async;    //irom_m0_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_nfcons_m2_ib_apb_int_async;    //nfcons_m2_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_regcom_s7_ib_apb_int_async;    //regcom_s7_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_sfmc_m8_ib_apb_int_async;    //sfmc_m8_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_ssram_m5_ib_apb_int;    //ssram_m5_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_sss_s6_ib_apb_int_async;    //sss_s6_ib_apb_int_async - u_cd_main
wire   [31:0]  prdata_cad7_s0_ib_apb;    //cad7_s0_ib_apb - u_cd_main
wire   [31:0]  prdata_cpu2dsp_m6_ib_apb;    //cpu2dsp_m6_ib_apb - u_cd_main
wire   [31:0]  prdata_cpu2main_m4_ib_apb;    //cpu2main_m4_ib_apb - u_cd_main
wire   [31:0]  prdata_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_cd_main
wire   [31:0]  prdata_cssys_etr_s3_ib_apb;    //cssys_etr_s3_ib_apb - u_cd_main
wire   [31:0]  prdata_cssys_s2_ib_apb;    //cssys_s2_ib_apb - u_cd_main
wire   [31:0]  prdata_dma330_isp_s9_ib_apb;    //dma330_isp_s9_ib_apb - u_cd_main
wire   [31:0]  prdata_dma330_net_s4_ib_apb;    //dma330_net_s4_ib_apb - u_cd_main
wire   [31:0]  prdata_hsp2cpu_s5_ib_apb;    //hsp2cpu_s5_ib_apb - u_cd_main
wire   [31:0]  prdata_iram_m1_ib_apb;    //iram_m1_ib_apb - u_cd_main
wire   [31:0]  prdata_irom_m0_ib_apb;    //irom_m0_ib_apb - u_cd_main
wire   [31:0]  prdata_nfcons_m2_ib_apb;    //nfcons_m2_ib_apb - u_cd_main
wire   [31:0]  prdata_regcom_s7_ib_apb;    //regcom_s7_ib_apb - u_cd_main
wire   [31:0]  prdata_sfmc_m8_ib_apb;    //sfmc_m8_ib_apb - u_cd_main
wire   [31:0]  prdata_ssram_m5_ib_apb;    //ssram_m5_ib_apb - u_cd_main
wire   [31:0]  prdata_sss_s6_ib_apb;    //sss_s6_ib_apb - u_cd_main
wire           pready_cad7_s0_ib_apb;    //cad7_s0_ib_apb - u_cd_main
wire           pready_cpu2dsp_m6_ib_apb;    //cpu2dsp_m6_ib_apb - u_cd_main
wire           pready_cpu2main_m4_ib_apb;    //cpu2main_m4_ib_apb - u_cd_main
wire           pready_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_cd_main
wire           pready_cssys_etr_s3_ib_apb;    //cssys_etr_s3_ib_apb - u_cd_main
wire           pready_cssys_s2_ib_apb;    //cssys_s2_ib_apb - u_cd_main
wire           pready_dma330_isp_s9_ib_apb;    //dma330_isp_s9_ib_apb - u_cd_main
wire           pready_dma330_net_s4_ib_apb;    //dma330_net_s4_ib_apb - u_cd_main
wire           pready_hsp2cpu_s5_ib_apb;    //hsp2cpu_s5_ib_apb - u_cd_main
wire           pready_iram_m1_ib_apb;    //iram_m1_ib_apb - u_cd_main
wire           pready_irom_m0_ib_apb;    //irom_m0_ib_apb - u_cd_main
wire           pready_nfcons_m2_ib_apb;    //nfcons_m2_ib_apb - u_cd_main
wire           pready_regcom_s7_ib_apb;    //regcom_s7_ib_apb - u_cd_main
wire           pready_sfmc_m8_ib_apb;    //sfmc_m8_ib_apb - u_cd_main
wire           pready_ssram_m5_ib_apb;    //ssram_m5_ib_apb - u_cd_main
wire           pready_sss_s6_ib_apb;    //sss_s6_ib_apb - u_cd_main
wire           preq_cad7_s0_ib_apb_int;    //cad7_s0_ib_apb_int - u_cd_main
wire           preq_cpu2dsp_m6_ib_apb_int_async;    //cpu2dsp_m6_ib_apb_int_async - u_cd_main
wire           preq_cpu2main_m4_ib_apb_int_async;    //cpu2main_m4_ib_apb_int_async - u_cd_main
wire           preq_cpu2peri_m3_ib_apb_int_async;    //cpu2peri_m3_ib_apb_int_async - u_cd_main
wire           preq_cssys_etr_s3_ib_apb_int_async;    //cssys_etr_s3_ib_apb_int_async - u_cd_main
wire           preq_cssys_s2_ib_apb_int_async;    //cssys_s2_ib_apb_int_async - u_cd_main
wire           preq_dma330_isp_s9_ib_apb_int_async;    //dma330_isp_s9_ib_apb_int_async - u_cd_main
wire           preq_dma330_net_s4_ib_apb_int_async;    //dma330_net_s4_ib_apb_int_async - u_cd_main
wire           preq_hsp2cpu_s5_ib_apb_int_async;    //hsp2cpu_s5_ib_apb_int_async - u_cd_main
wire           preq_iram_m1_ib_apb_int_async;    //iram_m1_ib_apb_int_async - u_cd_main
wire           preq_irom_m0_ib_apb_int_async;    //irom_m0_ib_apb_int_async - u_cd_main
wire           preq_nfcons_m2_ib_apb_int_async;    //nfcons_m2_ib_apb_int_async - u_cd_main
wire           preq_regcom_s7_ib_apb_int_async;    //regcom_s7_ib_apb_int_async - u_cd_main
wire           preq_sfmc_m8_ib_apb_int_async;    //sfmc_m8_ib_apb_int_async - u_cd_main
wire           preq_ssram_m5_ib_apb_int;    //ssram_m5_ib_apb_int - u_cd_main
wire           preq_sss_s6_ib_apb_int_async;    //sss_s6_ib_apb_int_async - u_cd_main
wire           pslverr_cad7_s0_ib_apb;    //cad7_s0_ib_apb - u_cd_main
wire           pslverr_cpu2dsp_m6_ib_apb;    //cpu2dsp_m6_ib_apb - u_cd_main
wire           pslverr_cpu2main_m4_ib_apb;    //cpu2main_m4_ib_apb - u_cd_main
wire           pslverr_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_cd_main
wire           pslverr_cssys_etr_s3_ib_apb;    //cssys_etr_s3_ib_apb - u_cd_main
wire           pslverr_cssys_s2_ib_apb;    //cssys_s2_ib_apb - u_cd_main
wire           pslverr_dma330_isp_s9_ib_apb;    //dma330_isp_s9_ib_apb - u_cd_main
wire           pslverr_dma330_net_s4_ib_apb;    //dma330_net_s4_ib_apb - u_cd_main
wire           pslverr_hsp2cpu_s5_ib_apb;    //hsp2cpu_s5_ib_apb - u_cd_main
wire           pslverr_iram_m1_ib_apb;    //iram_m1_ib_apb - u_cd_main
wire           pslverr_irom_m0_ib_apb;    //irom_m0_ib_apb - u_cd_main
wire           pslverr_nfcons_m2_ib_apb;    //nfcons_m2_ib_apb - u_cd_main
wire           pslverr_regcom_s7_ib_apb;    //regcom_s7_ib_apb - u_cd_main
wire           pslverr_sfmc_m8_ib_apb;    //sfmc_m8_ib_apb - u_cd_main
wire           pslverr_ssram_m5_ib_apb;    //ssram_m5_ib_apb - u_cd_main
wire           pslverr_sss_s6_ib_apb;    //sss_s6_ib_apb - u_cd_main
wire   [136:0] r_data_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [130:0] r_data_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [130:0] r_data_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [134:0] r_data_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [134:0] r_data_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [138:0] r_data_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [134:0] r_data_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [134:0] r_data_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire           r_rpntr_bin_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [4:0]   r_rpntr_bin_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire           r_rpntr_bin_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [1:0]   r_rpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [5:0]   r_rpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire   [1:0]   r_rpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [4:0]   r_wpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [4:0]   r_wpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [2:0]   r_wpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [4:0]   r_wpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [4:0]   r_wpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [4:0]   r_wpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [3:0]   r_wpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire   [144:0] w_data_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [144:0] w_data_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire   [144:0] w_data_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [144:0] w_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [144:0] w_data_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_main
wire   [144:0] w_data_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_main
wire   [144:0] w_data_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_main
wire   [144:0] w_data_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_main
wire   [144:0] w_data_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_main
wire   [3:0]   w_rpntr_bin_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [3:0]   w_rpntr_bin_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [1:0]   w_rpntr_bin_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_bin_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_bin_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_bin_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_bin_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire   [4:0]   w_rpntr_gry_cad7_s0_ib_int;    //cad7_s0_ib_int - u_cd_main
wire   [4:0]   w_rpntr_gry_cssys_etr_s3_ib_int_async;    //cssys_etr_s3_ib_int_async - u_cd_main
wire   [2:0]   w_rpntr_gry_cssys_s2_ib_int_async;    //cssys_s2_ib_int_async - u_cd_main
wire   [4:0]   w_rpntr_gry_dma330_isp_s9_ib_int_async;    //dma330_isp_s9_ib_int_async - u_cd_main
wire   [4:0]   w_rpntr_gry_dma330_net_s4_ib_int_async;    //dma330_net_s4_ib_int_async - u_cd_main
wire   [4:0]   w_rpntr_gry_hsp2cpu_s5_ib_int_async;    //hsp2cpu_s5_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_main
wire   [3:0]   w_rpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_main
wire           w_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [1:0]   w_wpntr_gry_cpu2dsp_m6_ib_int_async;    //cpu2dsp_m6_ib_int_async - u_cd_main
wire   [5:0]   w_wpntr_gry_cpu2main_m4_ib_int_async;    //cpu2main_m4_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_cpu2peri_m3_ib_int_async;    //cpu2peri_m3_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_iram_m1_ib_int_async;    //iram_m1_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_irom_m0_ib_int_async;    //irom_m0_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_main
wire           a_rpntr_bin_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_nfcons
wire   [1:0]   a_rpntr_gry_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_nfcons
wire   [144:0] d_data_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_nfcons
wire   [1:0]   d_wpntr_gry_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_nfcons
wire           pack_nfcons_m2_ib_apb_int_async;    //nfcons_m2_ib_apb_int_async - u_cd_nfcons
wire   [32:0]  prevpayld_nfcons_m2_ib_apb_int_async;    //nfcons_m2_ib_apb_int_async - u_cd_nfcons
wire           w_rpntr_bin_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_nfcons
wire   [1:0]   w_rpntr_gry_nfcons_m2_ib_int_async;    //nfcons_m2_ib_int_async - u_cd_nfcons
wire   [69:0]  ar_data_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire   [2:0]   ar_wpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire   [69:0]  aw_data_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire   [2:0]   aw_wpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire   [1:0]   b_rpntr_bin_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire   [2:0]   b_rpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire           pack_regcom_s7_ib_apb_int_async;    //regcom_s7_ib_apb_int_async - u_cd_regcom
wire   [32:0]  prevpayld_regcom_s7_ib_apb_int_async;    //regcom_s7_ib_apb_int_async - u_cd_regcom
wire   [2:0]   r_rpntr_bin_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire   [3:0]   r_rpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire   [144:0] w_data_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire   [3:0]   w_wpntr_gry_regcom_s7_ib_int_async;    //regcom_s7_ib_int_async - u_cd_regcom
wire           a_rpntr_bin_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_sfmc
wire   [1:0]   a_rpntr_gry_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_sfmc
wire   [144:0] d_data_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_sfmc
wire   [1:0]   d_wpntr_gry_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_sfmc
wire           pack_sfmc_m8_ib_apb_int_async;    //sfmc_m8_ib_apb_int_async - u_cd_sfmc
wire   [32:0]  prevpayld_sfmc_m8_ib_apb_int_async;    //sfmc_m8_ib_apb_int_async - u_cd_sfmc
wire           w_rpntr_bin_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_sfmc
wire   [1:0]   w_rpntr_gry_sfmc_m8_ib_int_async;    //sfmc_m8_ib_int_async - u_cd_sfmc
wire           a_rpntr_bin_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_ssram
wire   [1:0]   a_rpntr_gry_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_ssram
wire   [144:0] d_data_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_ssram
wire   [1:0]   d_wpntr_gry_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_ssram
wire           pack_ssram_m5_ib_apb_int;    //ssram_m5_ib_apb_int - u_cd_ssram
wire   [32:0]  prevpayld_ssram_m5_ib_apb_int;    //ssram_m5_ib_apb_int - u_cd_ssram
wire           w_rpntr_bin_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_ssram
wire   [1:0]   w_rpntr_gry_ssram_m5_ib_int;    //ssram_m5_ib_int - u_cd_ssram
wire   [65:0]  ar_data_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire   [2:0]   ar_wpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire   [65:0]  aw_data_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire   [2:0]   aw_wpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire   [1:0]   b_rpntr_bin_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire   [2:0]   b_rpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire           pack_sss_s6_ib_apb_int_async;    //sss_s6_ib_apb_int_async - u_cd_sss
wire   [32:0]  prevpayld_sss_s6_ib_apb_int_async;    //sss_s6_ib_apb_int_async - u_cd_sss
wire   [2:0]   r_rpntr_bin_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire   [3:0]   r_rpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire   [144:0] w_data_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire   [3:0]   w_wpntr_gry_sss_s6_ib_int_async;    //sss_s6_ib_int_async - u_cd_sss
wire           a_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [144:0] d_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire           d_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [31:0]  paddr_cad7_s0_ib_apb;    //cad7_s0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cpu2dsp_m6_ib_apb;    //cpu2dsp_m6_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cpu2main_m4_ib_apb;    //cpu2main_m4_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cssys_etr_s3_ib_apb;    //cssys_etr_s3_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cssys_s2_ib_apb;    //cssys_s2_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dma330_isp_s9_ib_apb;    //dma330_isp_s9_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dma330_net_s4_ib_apb;    //dma330_net_s4_ib_apb - u_r_cd_main
wire   [31:0]  paddr_hsp2cpu_s5_ib_apb;    //hsp2cpu_s5_ib_apb - u_r_cd_main
wire   [31:0]  paddr_iram_m1_ib_apb;    //iram_m1_ib_apb - u_r_cd_main
wire   [31:0]  paddr_irom_m0_ib_apb;    //irom_m0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_nfcons_m2_ib_apb;    //nfcons_m2_ib_apb - u_r_cd_main
wire   [31:0]  paddr_regcom_s7_ib_apb;    //regcom_s7_ib_apb - u_r_cd_main
wire   [31:0]  paddr_sfmc_m8_ib_apb;    //sfmc_m8_ib_apb - u_r_cd_main
wire   [31:0]  paddr_ssram_m5_ib_apb;    //ssram_m5_ib_apb - u_r_cd_main
wire   [31:0]  paddr_sss_s6_ib_apb;    //sss_s6_ib_apb - u_r_cd_main
wire           penable_cad7_s0_ib_apb;    //cad7_s0_ib_apb - u_r_cd_main
wire           penable_cpu2dsp_m6_ib_apb;    //cpu2dsp_m6_ib_apb - u_r_cd_main
wire           penable_cpu2main_m4_ib_apb;    //cpu2main_m4_ib_apb - u_r_cd_main
wire           penable_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire           penable_cssys_etr_s3_ib_apb;    //cssys_etr_s3_ib_apb - u_r_cd_main
wire           penable_cssys_s2_ib_apb;    //cssys_s2_ib_apb - u_r_cd_main
wire           penable_dma330_isp_s9_ib_apb;    //dma330_isp_s9_ib_apb - u_r_cd_main
wire           penable_dma330_net_s4_ib_apb;    //dma330_net_s4_ib_apb - u_r_cd_main
wire           penable_hsp2cpu_s5_ib_apb;    //hsp2cpu_s5_ib_apb - u_r_cd_main
wire           penable_iram_m1_ib_apb;    //iram_m1_ib_apb - u_r_cd_main
wire           penable_irom_m0_ib_apb;    //irom_m0_ib_apb - u_r_cd_main
wire           penable_nfcons_m2_ib_apb;    //nfcons_m2_ib_apb - u_r_cd_main
wire           penable_regcom_s7_ib_apb;    //regcom_s7_ib_apb - u_r_cd_main
wire           penable_sfmc_m8_ib_apb;    //sfmc_m8_ib_apb - u_r_cd_main
wire           penable_ssram_m5_ib_apb;    //ssram_m5_ib_apb - u_r_cd_main
wire           penable_sss_s6_ib_apb;    //sss_s6_ib_apb - u_r_cd_main
wire           pselx_cad7_s0_ib_apb;    //cad7_s0_ib_apb - u_r_cd_main
wire           pselx_cpu2dsp_m6_ib_apb;    //cpu2dsp_m6_ib_apb - u_r_cd_main
wire           pselx_cpu2main_m4_ib_apb;    //cpu2main_m4_ib_apb - u_r_cd_main
wire           pselx_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire           pselx_cssys_etr_s3_ib_apb;    //cssys_etr_s3_ib_apb - u_r_cd_main
wire           pselx_cssys_s2_ib_apb;    //cssys_s2_ib_apb - u_r_cd_main
wire           pselx_dma330_isp_s9_ib_apb;    //dma330_isp_s9_ib_apb - u_r_cd_main
wire           pselx_dma330_net_s4_ib_apb;    //dma330_net_s4_ib_apb - u_r_cd_main
wire           pselx_hsp2cpu_s5_ib_apb;    //hsp2cpu_s5_ib_apb - u_r_cd_main
wire           pselx_iram_m1_ib_apb;    //iram_m1_ib_apb - u_r_cd_main
wire           pselx_irom_m0_ib_apb;    //irom_m0_ib_apb - u_r_cd_main
wire           pselx_nfcons_m2_ib_apb;    //nfcons_m2_ib_apb - u_r_cd_main
wire           pselx_regcom_s7_ib_apb;    //regcom_s7_ib_apb - u_r_cd_main
wire           pselx_sfmc_m8_ib_apb;    //sfmc_m8_ib_apb - u_r_cd_main
wire           pselx_ssram_m5_ib_apb;    //ssram_m5_ib_apb - u_r_cd_main
wire           pselx_sss_s6_ib_apb;    //sss_s6_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cad7_s0_ib_apb;    //cad7_s0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2dsp_m6_ib_apb;    //cpu2dsp_m6_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2main_m4_ib_apb;    //cpu2main_m4_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cssys_etr_s3_ib_apb;    //cssys_etr_s3_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cssys_s2_ib_apb;    //cssys_s2_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dma330_isp_s9_ib_apb;    //dma330_isp_s9_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dma330_net_s4_ib_apb;    //dma330_net_s4_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_hsp2cpu_s5_ib_apb;    //hsp2cpu_s5_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_iram_m1_ib_apb;    //iram_m1_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_irom_m0_ib_apb;    //irom_m0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_nfcons_m2_ib_apb;    //nfcons_m2_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_regcom_s7_ib_apb;    //regcom_s7_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_sfmc_m8_ib_apb;    //sfmc_m8_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_ssram_m5_ib_apb;    //ssram_m5_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_sss_s6_ib_apb;    //sss_s6_ib_apb - u_r_cd_main
wire           pwrite_cad7_s0_ib_apb;    //cad7_s0_ib_apb - u_r_cd_main
wire           pwrite_cpu2dsp_m6_ib_apb;    //cpu2dsp_m6_ib_apb - u_r_cd_main
wire           pwrite_cpu2main_m4_ib_apb;    //cpu2main_m4_ib_apb - u_r_cd_main
wire           pwrite_cpu2peri_m3_ib_apb;    //cpu2peri_m3_ib_apb - u_r_cd_main
wire           pwrite_cssys_etr_s3_ib_apb;    //cssys_etr_s3_ib_apb - u_r_cd_main
wire           pwrite_cssys_s2_ib_apb;    //cssys_s2_ib_apb - u_r_cd_main
wire           pwrite_dma330_isp_s9_ib_apb;    //dma330_isp_s9_ib_apb - u_r_cd_main
wire           pwrite_dma330_net_s4_ib_apb;    //dma330_net_s4_ib_apb - u_r_cd_main
wire           pwrite_hsp2cpu_s5_ib_apb;    //hsp2cpu_s5_ib_apb - u_r_cd_main
wire           pwrite_iram_m1_ib_apb;    //iram_m1_ib_apb - u_r_cd_main
wire           pwrite_irom_m0_ib_apb;    //irom_m0_ib_apb - u_r_cd_main
wire           pwrite_nfcons_m2_ib_apb;    //nfcons_m2_ib_apb - u_r_cd_main
wire           pwrite_regcom_s7_ib_apb;    //regcom_s7_ib_apb - u_r_cd_main
wire           pwrite_sfmc_m8_ib_apb;    //sfmc_m8_ib_apb - u_r_cd_main
wire           pwrite_ssram_m5_ib_apb;    //ssram_m5_ib_apb - u_r_cd_main
wire           pwrite_sss_s6_ib_apb;    //sss_s6_ib_apb - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [7:0]   rsb_data_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [7:0]   rsb_data_main_sl_m;    //main_sl_m - u_r_cd_main
wire   [2:0]   rsb_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [2:0]   rsb_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [2:0]   rsb_wptr_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [2:0]   rsb_wptr_main_sl_m;    //main_sl_m - u_r_cd_main
wire           w_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [1:0]   rsb_bin_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [7:0]   rsb_data_main_ml_s;    //main_master_m - u_rsb_conns
wire   [7:0]   rsb_data_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [2:0]   rsb_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [2:0]   rsb_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [2:0]   rsb_wptr_main_ml_s;    //main_master_m - u_rsb_conns
wire   [2:0]   rsb_wptr_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [32:0]  araddr_cad7_s0;
wire   [32:0]  araddr_cssys_etr_s3;
wire   [32:0]  araddr_cssys_s2;
wire   [32:0]  araddr_dma330_isp_s9;
wire   [32:0]  araddr_dma330_net_s4;
wire   [32:0]  araddr_hsp2cpu_s5;
wire   [32:0]  araddr_regcom_s7;
wire   [32:0]  araddr_sss_s6;
wire   [1:0]   arburst_cad7_s0;
wire   [1:0]   arburst_cssys_etr_s3;
wire   [1:0]   arburst_cssys_s2;
wire   [1:0]   arburst_dma330_isp_s9;
wire   [1:0]   arburst_dma330_net_s4;
wire   [1:0]   arburst_hsp2cpu_s5;
wire   [1:0]   arburst_regcom_s7;
wire   [1:0]   arburst_sss_s6;
wire   [3:0]   arcache_cad7_s0;
wire   [3:0]   arcache_cssys_etr_s3;
wire   [3:0]   arcache_cssys_s2;
wire   [3:0]   arcache_dma330_isp_s9;
wire   [3:0]   arcache_dma330_net_s4;
wire   [3:0]   arcache_hsp2cpu_s5;
wire   [3:0]   arcache_regcom_s7;
wire   [3:0]   arcache_sss_s6;
wire   [5:0]   arid_cad7_s0;
wire   [3:0]   arid_dma330_isp_s9;
wire   [3:0]   arid_dma330_net_s4;
wire   [7:0]   arid_hsp2cpu_s5;
wire   [3:0]   arid_regcom_s7;
wire   [3:0]   arid_sss_s6;
wire   [7:0]   arlen_cad7_s0;
wire   [3:0]   arlen_cssys_etr_s3;
wire   [7:0]   arlen_cssys_s2;
wire   [3:0]   arlen_dma330_isp_s9;
wire   [3:0]   arlen_dma330_net_s4;
wire   [7:0]   arlen_hsp2cpu_s5;
wire   [7:0]   arlen_regcom_s7;
wire   [3:0]   arlen_sss_s6;
wire           arlock_cad7_s0;
wire   [1:0]   arlock_cssys_etr_s3;
wire           arlock_cssys_s2;
wire   [1:0]   arlock_dma330_isp_s9;
wire   [1:0]   arlock_dma330_net_s4;
wire           arlock_hsp2cpu_s5;
wire           arlock_regcom_s7;
wire   [1:0]   arlock_sss_s6;
wire   [2:0]   arprot_cad7_s0;
wire   [2:0]   arprot_cssys_etr_s3;
wire   [2:0]   arprot_cssys_s2;
wire   [2:0]   arprot_dma330_isp_s9;
wire   [2:0]   arprot_dma330_net_s4;
wire   [2:0]   arprot_hsp2cpu_s5;
wire   [2:0]   arprot_regcom_s7;
wire   [2:0]   arprot_sss_s6;
wire           arready_cpu2dsp_m6;
wire           arready_cpu2main_m4;
wire           arready_cpu2peri_m3;
wire   [2:0]   arsize_cad7_s0;
wire   [2:0]   arsize_cssys_etr_s3;
wire   [2:0]   arsize_cssys_s2;
wire   [2:0]   arsize_dma330_isp_s9;
wire   [2:0]   arsize_dma330_net_s4;
wire   [2:0]   arsize_hsp2cpu_s5;
wire   [2:0]   arsize_regcom_s7;
wire   [2:0]   arsize_sss_s6;
wire   [2:0]   aruser_cad7_s0;
wire   [2:0]   aruser_cssys_etr_s3;
wire   [2:0]   aruser_cssys_s2;
wire   [2:0]   aruser_dma330_isp_s9;
wire   [2:0]   aruser_dma330_net_s4;
wire   [2:0]   aruser_regcom_s7;
wire   [2:0]   aruser_sss_s6;
wire           arvalid_cad7_s0;
wire           arvalid_cssys_etr_s3;
wire           arvalid_cssys_s2;
wire           arvalid_dma330_isp_s9;
wire           arvalid_dma330_net_s4;
wire           arvalid_hsp2cpu_s5;
wire           arvalid_regcom_s7;
wire           arvalid_sss_s6;
wire   [32:0]  awaddr_cad7_s0;
wire   [32:0]  awaddr_cssys_etr_s3;
wire   [32:0]  awaddr_cssys_s2;
wire   [32:0]  awaddr_dma330_isp_s9;
wire   [32:0]  awaddr_dma330_net_s4;
wire   [32:0]  awaddr_hsp2cpu_s5;
wire   [32:0]  awaddr_regcom_s7;
wire   [32:0]  awaddr_sss_s6;
wire   [1:0]   awburst_cad7_s0;
wire   [1:0]   awburst_cssys_etr_s3;
wire   [1:0]   awburst_cssys_s2;
wire   [1:0]   awburst_dma330_isp_s9;
wire   [1:0]   awburst_dma330_net_s4;
wire   [1:0]   awburst_hsp2cpu_s5;
wire   [1:0]   awburst_regcom_s7;
wire   [1:0]   awburst_sss_s6;
wire   [3:0]   awcache_cad7_s0;
wire   [3:0]   awcache_cssys_etr_s3;
wire   [3:0]   awcache_cssys_s2;
wire   [3:0]   awcache_dma330_isp_s9;
wire   [3:0]   awcache_dma330_net_s4;
wire   [3:0]   awcache_hsp2cpu_s5;
wire   [3:0]   awcache_regcom_s7;
wire   [3:0]   awcache_sss_s6;
wire   [5:0]   awid_cad7_s0;
wire   [3:0]   awid_dma330_isp_s9;
wire   [3:0]   awid_dma330_net_s4;
wire   [7:0]   awid_hsp2cpu_s5;
wire   [3:0]   awid_regcom_s7;
wire   [3:0]   awid_sss_s6;
wire   [7:0]   awlen_cad7_s0;
wire   [3:0]   awlen_cssys_etr_s3;
wire   [7:0]   awlen_cssys_s2;
wire   [3:0]   awlen_dma330_isp_s9;
wire   [3:0]   awlen_dma330_net_s4;
wire   [7:0]   awlen_hsp2cpu_s5;
wire   [7:0]   awlen_regcom_s7;
wire   [3:0]   awlen_sss_s6;
wire           awlock_cad7_s0;
wire   [1:0]   awlock_cssys_etr_s3;
wire           awlock_cssys_s2;
wire   [1:0]   awlock_dma330_isp_s9;
wire   [1:0]   awlock_dma330_net_s4;
wire           awlock_hsp2cpu_s5;
wire           awlock_regcom_s7;
wire   [1:0]   awlock_sss_s6;
wire   [2:0]   awprot_cad7_s0;
wire   [2:0]   awprot_cssys_etr_s3;
wire   [2:0]   awprot_cssys_s2;
wire   [2:0]   awprot_dma330_isp_s9;
wire   [2:0]   awprot_dma330_net_s4;
wire   [2:0]   awprot_hsp2cpu_s5;
wire   [2:0]   awprot_regcom_s7;
wire   [2:0]   awprot_sss_s6;
wire           awready_cpu2dsp_m6;
wire           awready_cpu2main_m4;
wire           awready_cpu2peri_m3;
wire   [2:0]   awsize_cad7_s0;
wire   [2:0]   awsize_cssys_etr_s3;
wire   [2:0]   awsize_cssys_s2;
wire   [2:0]   awsize_dma330_isp_s9;
wire   [2:0]   awsize_dma330_net_s4;
wire   [2:0]   awsize_hsp2cpu_s5;
wire   [2:0]   awsize_regcom_s7;
wire   [2:0]   awsize_sss_s6;
wire   [2:0]   awuser_cad7_s0;
wire   [2:0]   awuser_cssys_etr_s3;
wire   [2:0]   awuser_cssys_s2;
wire   [2:0]   awuser_dma330_isp_s9;
wire   [2:0]   awuser_dma330_net_s4;
wire   [2:0]   awuser_regcom_s7;
wire   [2:0]   awuser_sss_s6;
wire           awvalid_cad7_s0;
wire           awvalid_cssys_etr_s3;
wire           awvalid_cssys_s2;
wire           awvalid_dma330_isp_s9;
wire           awvalid_dma330_net_s4;
wire           awvalid_hsp2cpu_s5;
wire           awvalid_regcom_s7;
wire           awvalid_sss_s6;
wire   [10:0]  bid_cpu2dsp_m6;
wire   [10:0]  bid_cpu2main_m4;
wire   [10:0]  bid_cpu2peri_m3;
wire           bready_cad7_s0;
wire           bready_cssys_etr_s3;
wire           bready_cssys_s2;
wire           bready_dma330_isp_s9;
wire           bready_dma330_net_s4;
wire           bready_hsp2cpu_s5;
wire           bready_regcom_s7;
wire           bready_sss_s6;
wire   [1:0]   bresp_cpu2dsp_m6;
wire   [1:0]   bresp_cpu2main_m4;
wire   [1:0]   bresp_cpu2peri_m3;
wire           bvalid_cpu2dsp_m6;
wire           bvalid_cpu2main_m4;
wire           bvalid_cpu2peri_m3;
wire           cad7clk;
wire           cad7resetn;
wire           cpu2dspclk;
wire           cpu2dspresetn;
wire           cpu2mainclk;
wire           cpu2mainresetn;
wire           cpu2periclk;
wire           cpu2periresetn;
wire           cssys_etrclk;
wire           cssys_etrresetn;
wire           cssysclk;
wire           cssysresetn;
wire           dma330_ispclk;
wire           dma330_ispresetn;
wire           dma330_netclk;
wire           dma330_netresetn;
wire   [31:0]  hrdata_iram_m1;
wire   [31:0]  hrdata_irom_m0;
wire   [31:0]  hrdata_nfcons_m2;
wire   [31:0]  hrdata_sfmc_m8;
wire   [31:0]  hrdata_ssram_m5;
wire           hreadyout_iram_m1;
wire           hreadyout_irom_m0;
wire           hreadyout_nfcons_m2;
wire           hreadyout_sfmc_m8;
wire           hreadyout_ssram_m5;
wire           hresp_iram_m1;
wire           hresp_irom_m0;
wire           hresp_nfcons_m2;
wire           hresp_sfmc_m8;
wire           hresp_ssram_m5;
wire           hsp2cpuclk;
wire           hsp2cpuresetn;
wire           iramclk;
wire           iramresetn;
wire           iromclk;
wire           iromresetn;
wire           mainclk;
wire           mainclk_r;
wire           mainresetn;
wire           mainresetn_r;
wire           nfconsclk;
wire           nfconsresetn;
wire   [127:0] rdata_cpu2dsp_m6;
wire   [127:0] rdata_cpu2main_m4;
wire   [31:0]  rdata_cpu2peri_m3;
wire           regcomclk;
wire           regcomresetn;
wire   [10:0]  rid_cpu2dsp_m6;
wire   [10:0]  rid_cpu2main_m4;
wire   [10:0]  rid_cpu2peri_m3;
wire           rlast_cpu2dsp_m6;
wire           rlast_cpu2main_m4;
wire           rlast_cpu2peri_m3;
wire           rready_cad7_s0;
wire           rready_cssys_etr_s3;
wire           rready_cssys_s2;
wire           rready_dma330_isp_s9;
wire           rready_dma330_net_s4;
wire           rready_hsp2cpu_s5;
wire           rready_regcom_s7;
wire           rready_sss_s6;
wire   [1:0]   rresp_cpu2dsp_m6;
wire   [1:0]   rresp_cpu2main_m4;
wire   [1:0]   rresp_cpu2peri_m3;
wire           rvalid_cpu2dsp_m6;
wire           rvalid_cpu2main_m4;
wire           rvalid_cpu2peri_m3;
wire           sfmcclk;
wire           sfmcresetn;
wire           ssramclk;
wire           ssramresetn;
wire           sssclk;
wire           sssresetn;
wire   [127:0] wdata_cad7_s0;
wire   [31:0]  wdata_cssys_etr_s3;
wire   [31:0]  wdata_cssys_s2;
wire   [127:0] wdata_dma330_isp_s9;
wire   [127:0] wdata_dma330_net_s4;
wire   [31:0]  wdata_hsp2cpu_s5;
wire   [31:0]  wdata_regcom_s7;
wire   [127:0] wdata_sss_s6;
wire   [3:0]   wid_dma330_isp_s9;
wire   [3:0]   wid_dma330_net_s4;
wire   [3:0]   wid_sss_s6;
wire           wlast_cad7_s0;
wire           wlast_cssys_etr_s3;
wire           wlast_cssys_s2;
wire           wlast_dma330_isp_s9;
wire           wlast_dma330_net_s4;
wire           wlast_hsp2cpu_s5;
wire           wlast_regcom_s7;
wire           wlast_sss_s6;
wire           wready_cpu2dsp_m6;
wire           wready_cpu2main_m4;
wire           wready_cpu2peri_m3;
wire   [15:0]  wstrb_cad7_s0;
wire   [3:0]   wstrb_cssys_etr_s3;
wire   [3:0]   wstrb_cssys_s2;
wire   [15:0]  wstrb_dma330_isp_s9;
wire   [15:0]  wstrb_dma330_net_s4;
wire   [3:0]   wstrb_hsp2cpu_s5;
wire   [3:0]   wstrb_regcom_s7;
wire   [15:0]  wstrb_sss_s6;
wire           wvalid_cad7_s0;
wire           wvalid_cssys_etr_s3;
wire           wvalid_cssys_s2;
wire           wvalid_dma330_isp_s9;
wire           wvalid_dma330_net_s4;
wire           wvalid_hsp2cpu_s5;
wire           wvalid_regcom_s7;
wire           wvalid_sss_s6;



//-----------------------------------------------------------------------------
// Sub-Modules Instantiation
//-----------------------------------------------------------------------------

nic400_cd_cad7_wn7_cpu_r0p18     u_cd_cad7 (
  .cad7clk              (cad7clk),    // cad7_s0
  .cad7resetn           (cad7resetn),    // cad7_s0
  .awid_cad7_s0         (awid_cad7_s0),    // cad7_s0
  .awaddr_cad7_s0       (awaddr_cad7_s0),    // cad7_s0
  .awlen_cad7_s0        (awlen_cad7_s0),    // cad7_s0
  .awsize_cad7_s0       (awsize_cad7_s0),    // cad7_s0
  .awburst_cad7_s0      (awburst_cad7_s0),    // cad7_s0
  .awlock_cad7_s0       (awlock_cad7_s0),    // cad7_s0
  .awcache_cad7_s0      (awcache_cad7_s0),    // cad7_s0
  .awprot_cad7_s0       (awprot_cad7_s0),    // cad7_s0
  .awvalid_cad7_s0      (awvalid_cad7_s0),    // cad7_s0
  .awready_cad7_s0      (awready_cad7_s0),    // cad7_s0
  .wdata_cad7_s0        (wdata_cad7_s0),    // cad7_s0
  .wstrb_cad7_s0        (wstrb_cad7_s0),    // cad7_s0
  .wlast_cad7_s0        (wlast_cad7_s0),    // cad7_s0
  .wvalid_cad7_s0       (wvalid_cad7_s0),    // cad7_s0
  .wready_cad7_s0       (wready_cad7_s0),    // cad7_s0
  .bid_cad7_s0          (bid_cad7_s0),    // cad7_s0
  .bresp_cad7_s0        (bresp_cad7_s0),    // cad7_s0
  .bvalid_cad7_s0       (bvalid_cad7_s0),    // cad7_s0
  .bready_cad7_s0       (bready_cad7_s0),    // cad7_s0
  .arid_cad7_s0         (arid_cad7_s0),    // cad7_s0
  .araddr_cad7_s0       (araddr_cad7_s0),    // cad7_s0
  .arlen_cad7_s0        (arlen_cad7_s0),    // cad7_s0
  .arsize_cad7_s0       (arsize_cad7_s0),    // cad7_s0
  .arburst_cad7_s0      (arburst_cad7_s0),    // cad7_s0
  .arlock_cad7_s0       (arlock_cad7_s0),    // cad7_s0
  .arcache_cad7_s0      (arcache_cad7_s0),    // cad7_s0
  .arprot_cad7_s0       (arprot_cad7_s0),    // cad7_s0
  .arvalid_cad7_s0      (arvalid_cad7_s0),    // cad7_s0
  .arready_cad7_s0      (arready_cad7_s0),    // cad7_s0
  .rid_cad7_s0          (rid_cad7_s0),    // cad7_s0
  .rdata_cad7_s0        (rdata_cad7_s0),    // cad7_s0
  .rresp_cad7_s0        (rresp_cad7_s0),    // cad7_s0
  .rlast_cad7_s0        (rlast_cad7_s0),    // cad7_s0
  .rvalid_cad7_s0       (rvalid_cad7_s0),    // cad7_s0
  .rready_cad7_s0       (rready_cad7_s0),    // cad7_s0
  .awuser_cad7_s0       (awuser_cad7_s0),    // cad7_s0
  .aruser_cad7_s0       (aruser_cad7_s0),    // cad7_s0
  .pack_cad7_s0_ib_apb_int (pack_cad7_s0_ib_apb_int),    // cad7_s0_ib_apb_int
  .preq_cad7_s0_ib_apb_int (preq_cad7_s0_ib_apb_int),    // cad7_s0_ib_apb_int
  .pfwdpayld_cad7_s0_ib_apb_int (pfwdpayld_cad7_s0_ib_apb_int),    // cad7_s0_ib_apb_int
  .prevpayld_cad7_s0_ib_apb_int (prevpayld_cad7_s0_ib_apb_int),    // cad7_s0_ib_apb_int
  .aw_data_cad7_s0_ib_int (aw_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .aw_wpntr_gry_cad7_s0_ib_int (aw_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .aw_rpntr_bin_cad7_s0_ib_int (aw_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .aw_rpntr_gry_cad7_s0_ib_int (aw_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .ar_data_cad7_s0_ib_int (ar_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .ar_wpntr_gry_cad7_s0_ib_int (ar_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .ar_rpntr_bin_cad7_s0_ib_int (ar_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .ar_rpntr_gry_cad7_s0_ib_int (ar_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .w_data_cad7_s0_ib_int (w_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .w_wpntr_gry_cad7_s0_ib_int (w_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .w_rpntr_bin_cad7_s0_ib_int (w_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .w_rpntr_gry_cad7_s0_ib_int (w_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .r_data_cad7_s0_ib_int (r_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .r_wpntr_gry_cad7_s0_ib_int (r_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .r_rpntr_bin_cad7_s0_ib_int (r_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .r_rpntr_gry_cad7_s0_ib_int (r_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .b_data_cad7_s0_ib_int (b_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .b_wpntr_gry_cad7_s0_ib_int (b_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .b_rpntr_bin_cad7_s0_ib_int (b_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .b_rpntr_gry_cad7_s0_ib_int (b_rpntr_gry_cad7_s0_ib_int)    // cad7_s0_ib_int
);


nic400_cd_cpu2dsp_wn7_cpu_r0p18     u_cd_cpu2dsp (
  .cpu2dspclk           (cpu2dspclk),    // cpu2dsp_m6
  .cpu2dspresetn        (cpu2dspresetn),    // cpu2dsp_m6
  .awid_cpu2dsp_m6      (awid_cpu2dsp_m6),    // cpu2dsp_m6
  .awaddr_cpu2dsp_m6    (awaddr_cpu2dsp_m6),    // cpu2dsp_m6
  .awlen_cpu2dsp_m6     (awlen_cpu2dsp_m6),    // cpu2dsp_m6
  .awsize_cpu2dsp_m6    (awsize_cpu2dsp_m6),    // cpu2dsp_m6
  .awburst_cpu2dsp_m6   (awburst_cpu2dsp_m6),    // cpu2dsp_m6
  .awlock_cpu2dsp_m6    (awlock_cpu2dsp_m6),    // cpu2dsp_m6
  .awcache_cpu2dsp_m6   (awcache_cpu2dsp_m6),    // cpu2dsp_m6
  .awprot_cpu2dsp_m6    (awprot_cpu2dsp_m6),    // cpu2dsp_m6
  .awvalid_cpu2dsp_m6   (awvalid_cpu2dsp_m6),    // cpu2dsp_m6
  .awready_cpu2dsp_m6   (awready_cpu2dsp_m6),    // cpu2dsp_m6
  .wdata_cpu2dsp_m6     (wdata_cpu2dsp_m6),    // cpu2dsp_m6
  .wstrb_cpu2dsp_m6     (wstrb_cpu2dsp_m6),    // cpu2dsp_m6
  .wlast_cpu2dsp_m6     (wlast_cpu2dsp_m6),    // cpu2dsp_m6
  .wvalid_cpu2dsp_m6    (wvalid_cpu2dsp_m6),    // cpu2dsp_m6
  .wready_cpu2dsp_m6    (wready_cpu2dsp_m6),    // cpu2dsp_m6
  .bid_cpu2dsp_m6       (bid_cpu2dsp_m6),    // cpu2dsp_m6
  .bresp_cpu2dsp_m6     (bresp_cpu2dsp_m6),    // cpu2dsp_m6
  .bvalid_cpu2dsp_m6    (bvalid_cpu2dsp_m6),    // cpu2dsp_m6
  .bready_cpu2dsp_m6    (bready_cpu2dsp_m6),    // cpu2dsp_m6
  .arid_cpu2dsp_m6      (arid_cpu2dsp_m6),    // cpu2dsp_m6
  .araddr_cpu2dsp_m6    (araddr_cpu2dsp_m6),    // cpu2dsp_m6
  .arlen_cpu2dsp_m6     (arlen_cpu2dsp_m6),    // cpu2dsp_m6
  .arsize_cpu2dsp_m6    (arsize_cpu2dsp_m6),    // cpu2dsp_m6
  .arburst_cpu2dsp_m6   (arburst_cpu2dsp_m6),    // cpu2dsp_m6
  .arlock_cpu2dsp_m6    (arlock_cpu2dsp_m6),    // cpu2dsp_m6
  .arcache_cpu2dsp_m6   (arcache_cpu2dsp_m6),    // cpu2dsp_m6
  .arprot_cpu2dsp_m6    (arprot_cpu2dsp_m6),    // cpu2dsp_m6
  .arvalid_cpu2dsp_m6   (arvalid_cpu2dsp_m6),    // cpu2dsp_m6
  .arready_cpu2dsp_m6   (arready_cpu2dsp_m6),    // cpu2dsp_m6
  .rid_cpu2dsp_m6       (rid_cpu2dsp_m6),    // cpu2dsp_m6
  .rdata_cpu2dsp_m6     (rdata_cpu2dsp_m6),    // cpu2dsp_m6
  .rresp_cpu2dsp_m6     (rresp_cpu2dsp_m6),    // cpu2dsp_m6
  .rlast_cpu2dsp_m6     (rlast_cpu2dsp_m6),    // cpu2dsp_m6
  .rvalid_cpu2dsp_m6    (rvalid_cpu2dsp_m6),    // cpu2dsp_m6
  .rready_cpu2dsp_m6    (rready_cpu2dsp_m6),    // cpu2dsp_m6
  .pack_cpu2dsp_m6_ib_apb_int_async (pack_cpu2dsp_m6_ib_apb_int_async),    // cpu2dsp_m6_ib_apb_int_async
  .preq_cpu2dsp_m6_ib_apb_int_async (preq_cpu2dsp_m6_ib_apb_int_async),    // cpu2dsp_m6_ib_apb_int_async
  .pfwdpayld_cpu2dsp_m6_ib_apb_int_async (pfwdpayld_cpu2dsp_m6_ib_apb_int_async),    // cpu2dsp_m6_ib_apb_int_async
  .prevpayld_cpu2dsp_m6_ib_apb_int_async (prevpayld_cpu2dsp_m6_ib_apb_int_async),    // cpu2dsp_m6_ib_apb_int_async
  .aw_data_cpu2dsp_m6_ib_int_async (aw_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .aw_wpntr_gry_cpu2dsp_m6_ib_int_async (aw_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .aw_rpntr_bin_cpu2dsp_m6_ib_int_async (aw_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .aw_rpntr_gry_cpu2dsp_m6_ib_int_async (aw_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .ar_data_cpu2dsp_m6_ib_int_async (ar_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .ar_wpntr_gry_cpu2dsp_m6_ib_int_async (ar_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .ar_rpntr_bin_cpu2dsp_m6_ib_int_async (ar_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .ar_rpntr_gry_cpu2dsp_m6_ib_int_async (ar_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .w_data_cpu2dsp_m6_ib_int_async (w_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .w_wpntr_gry_cpu2dsp_m6_ib_int_async (w_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .w_rpntr_bin_cpu2dsp_m6_ib_int_async (w_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .w_rpntr_gry_cpu2dsp_m6_ib_int_async (w_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .r_data_cpu2dsp_m6_ib_int_async (r_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .r_wpntr_gry_cpu2dsp_m6_ib_int_async (r_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .r_rpntr_bin_cpu2dsp_m6_ib_int_async (r_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .r_rpntr_gry_cpu2dsp_m6_ib_int_async (r_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .b_data_cpu2dsp_m6_ib_int_async (b_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .b_wpntr_gry_cpu2dsp_m6_ib_int_async (b_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .b_rpntr_bin_cpu2dsp_m6_ib_int_async (b_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .b_rpntr_gry_cpu2dsp_m6_ib_int_async (b_rpntr_gry_cpu2dsp_m6_ib_int_async)    // cpu2dsp_m6_ib_int_async
);


nic400_cd_cpu2main_wn7_cpu_r0p18     u_cd_cpu2main (
  .cpu2mainclk          (cpu2mainclk),    // cpu2main_m4
  .cpu2mainresetn       (cpu2mainresetn),    // cpu2main_m4
  .awid_cpu2main_m4     (awid_cpu2main_m4),    // cpu2main_m4
  .awaddr_cpu2main_m4   (awaddr_cpu2main_m4),    // cpu2main_m4
  .awlen_cpu2main_m4    (awlen_cpu2main_m4),    // cpu2main_m4
  .awsize_cpu2main_m4   (awsize_cpu2main_m4),    // cpu2main_m4
  .awburst_cpu2main_m4  (awburst_cpu2main_m4),    // cpu2main_m4
  .awlock_cpu2main_m4   (awlock_cpu2main_m4),    // cpu2main_m4
  .awcache_cpu2main_m4  (awcache_cpu2main_m4),    // cpu2main_m4
  .awprot_cpu2main_m4   (awprot_cpu2main_m4),    // cpu2main_m4
  .awvalid_cpu2main_m4  (awvalid_cpu2main_m4),    // cpu2main_m4
  .awready_cpu2main_m4  (awready_cpu2main_m4),    // cpu2main_m4
  .wdata_cpu2main_m4    (wdata_cpu2main_m4),    // cpu2main_m4
  .wstrb_cpu2main_m4    (wstrb_cpu2main_m4),    // cpu2main_m4
  .wlast_cpu2main_m4    (wlast_cpu2main_m4),    // cpu2main_m4
  .wvalid_cpu2main_m4   (wvalid_cpu2main_m4),    // cpu2main_m4
  .wready_cpu2main_m4   (wready_cpu2main_m4),    // cpu2main_m4
  .bid_cpu2main_m4      (bid_cpu2main_m4),    // cpu2main_m4
  .bresp_cpu2main_m4    (bresp_cpu2main_m4),    // cpu2main_m4
  .bvalid_cpu2main_m4   (bvalid_cpu2main_m4),    // cpu2main_m4
  .bready_cpu2main_m4   (bready_cpu2main_m4),    // cpu2main_m4
  .arid_cpu2main_m4     (arid_cpu2main_m4),    // cpu2main_m4
  .araddr_cpu2main_m4   (araddr_cpu2main_m4),    // cpu2main_m4
  .arlen_cpu2main_m4    (arlen_cpu2main_m4),    // cpu2main_m4
  .arsize_cpu2main_m4   (arsize_cpu2main_m4),    // cpu2main_m4
  .arburst_cpu2main_m4  (arburst_cpu2main_m4),    // cpu2main_m4
  .arlock_cpu2main_m4   (arlock_cpu2main_m4),    // cpu2main_m4
  .arcache_cpu2main_m4  (arcache_cpu2main_m4),    // cpu2main_m4
  .arprot_cpu2main_m4   (arprot_cpu2main_m4),    // cpu2main_m4
  .arvalid_cpu2main_m4  (arvalid_cpu2main_m4),    // cpu2main_m4
  .arready_cpu2main_m4  (arready_cpu2main_m4),    // cpu2main_m4
  .rid_cpu2main_m4      (rid_cpu2main_m4),    // cpu2main_m4
  .rdata_cpu2main_m4    (rdata_cpu2main_m4),    // cpu2main_m4
  .rresp_cpu2main_m4    (rresp_cpu2main_m4),    // cpu2main_m4
  .rlast_cpu2main_m4    (rlast_cpu2main_m4),    // cpu2main_m4
  .rvalid_cpu2main_m4   (rvalid_cpu2main_m4),    // cpu2main_m4
  .rready_cpu2main_m4   (rready_cpu2main_m4),    // cpu2main_m4
  .awuser_cpu2main_m4   (awuser_cpu2main_m4),    // cpu2main_m4
  .aruser_cpu2main_m4   (aruser_cpu2main_m4),    // cpu2main_m4
  .pack_cpu2main_m4_ib_apb_int_async (pack_cpu2main_m4_ib_apb_int_async),    // cpu2main_m4_ib_apb_int_async
  .preq_cpu2main_m4_ib_apb_int_async (preq_cpu2main_m4_ib_apb_int_async),    // cpu2main_m4_ib_apb_int_async
  .pfwdpayld_cpu2main_m4_ib_apb_int_async (pfwdpayld_cpu2main_m4_ib_apb_int_async),    // cpu2main_m4_ib_apb_int_async
  .prevpayld_cpu2main_m4_ib_apb_int_async (prevpayld_cpu2main_m4_ib_apb_int_async),    // cpu2main_m4_ib_apb_int_async
  .aw_data_cpu2main_m4_ib_int_async (aw_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .aw_wpntr_gry_cpu2main_m4_ib_int_async (aw_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .aw_rpntr_bin_cpu2main_m4_ib_int_async (aw_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .aw_rpntr_gry_cpu2main_m4_ib_int_async (aw_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .ar_data_cpu2main_m4_ib_int_async (ar_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .ar_wpntr_gry_cpu2main_m4_ib_int_async (ar_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .ar_rpntr_bin_cpu2main_m4_ib_int_async (ar_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .ar_rpntr_gry_cpu2main_m4_ib_int_async (ar_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .w_data_cpu2main_m4_ib_int_async (w_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .w_wpntr_gry_cpu2main_m4_ib_int_async (w_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .w_rpntr_bin_cpu2main_m4_ib_int_async (w_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .w_rpntr_gry_cpu2main_m4_ib_int_async (w_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .r_data_cpu2main_m4_ib_int_async (r_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .r_wpntr_gry_cpu2main_m4_ib_int_async (r_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .r_rpntr_bin_cpu2main_m4_ib_int_async (r_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .r_rpntr_gry_cpu2main_m4_ib_int_async (r_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .b_data_cpu2main_m4_ib_int_async (b_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .b_wpntr_gry_cpu2main_m4_ib_int_async (b_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .b_rpntr_bin_cpu2main_m4_ib_int_async (b_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .b_rpntr_gry_cpu2main_m4_ib_int_async (b_rpntr_gry_cpu2main_m4_ib_int_async)    // cpu2main_m4_ib_int_async
);


nic400_cd_cpu2peri_wn7_cpu_r0p18     u_cd_cpu2peri (
  .cpu2periclk          (cpu2periclk),    // cpu2peri_m3
  .cpu2periresetn       (cpu2periresetn),    // cpu2peri_m3
  .awid_cpu2peri_m3     (awid_cpu2peri_m3),    // cpu2peri_m3
  .awaddr_cpu2peri_m3   (awaddr_cpu2peri_m3),    // cpu2peri_m3
  .awlen_cpu2peri_m3    (awlen_cpu2peri_m3),    // cpu2peri_m3
  .awsize_cpu2peri_m3   (awsize_cpu2peri_m3),    // cpu2peri_m3
  .awburst_cpu2peri_m3  (awburst_cpu2peri_m3),    // cpu2peri_m3
  .awlock_cpu2peri_m3   (awlock_cpu2peri_m3),    // cpu2peri_m3
  .awcache_cpu2peri_m3  (awcache_cpu2peri_m3),    // cpu2peri_m3
  .awprot_cpu2peri_m3   (awprot_cpu2peri_m3),    // cpu2peri_m3
  .awvalid_cpu2peri_m3  (awvalid_cpu2peri_m3),    // cpu2peri_m3
  .awready_cpu2peri_m3  (awready_cpu2peri_m3),    // cpu2peri_m3
  .wdata_cpu2peri_m3    (wdata_cpu2peri_m3),    // cpu2peri_m3
  .wstrb_cpu2peri_m3    (wstrb_cpu2peri_m3),    // cpu2peri_m3
  .wlast_cpu2peri_m3    (wlast_cpu2peri_m3),    // cpu2peri_m3
  .wvalid_cpu2peri_m3   (wvalid_cpu2peri_m3),    // cpu2peri_m3
  .wready_cpu2peri_m3   (wready_cpu2peri_m3),    // cpu2peri_m3
  .bid_cpu2peri_m3      (bid_cpu2peri_m3),    // cpu2peri_m3
  .bresp_cpu2peri_m3    (bresp_cpu2peri_m3),    // cpu2peri_m3
  .bvalid_cpu2peri_m3   (bvalid_cpu2peri_m3),    // cpu2peri_m3
  .bready_cpu2peri_m3   (bready_cpu2peri_m3),    // cpu2peri_m3
  .arid_cpu2peri_m3     (arid_cpu2peri_m3),    // cpu2peri_m3
  .araddr_cpu2peri_m3   (araddr_cpu2peri_m3),    // cpu2peri_m3
  .arlen_cpu2peri_m3    (arlen_cpu2peri_m3),    // cpu2peri_m3
  .arsize_cpu2peri_m3   (arsize_cpu2peri_m3),    // cpu2peri_m3
  .arburst_cpu2peri_m3  (arburst_cpu2peri_m3),    // cpu2peri_m3
  .arlock_cpu2peri_m3   (arlock_cpu2peri_m3),    // cpu2peri_m3
  .arcache_cpu2peri_m3  (arcache_cpu2peri_m3),    // cpu2peri_m3
  .arprot_cpu2peri_m3   (arprot_cpu2peri_m3),    // cpu2peri_m3
  .arvalid_cpu2peri_m3  (arvalid_cpu2peri_m3),    // cpu2peri_m3
  .arready_cpu2peri_m3  (arready_cpu2peri_m3),    // cpu2peri_m3
  .rid_cpu2peri_m3      (rid_cpu2peri_m3),    // cpu2peri_m3
  .rdata_cpu2peri_m3    (rdata_cpu2peri_m3),    // cpu2peri_m3
  .rresp_cpu2peri_m3    (rresp_cpu2peri_m3),    // cpu2peri_m3
  .rlast_cpu2peri_m3    (rlast_cpu2peri_m3),    // cpu2peri_m3
  .rvalid_cpu2peri_m3   (rvalid_cpu2peri_m3),    // cpu2peri_m3
  .rready_cpu2peri_m3   (rready_cpu2peri_m3),    // cpu2peri_m3
  .pack_cpu2peri_m3_ib_apb_int_async (pack_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .preq_cpu2peri_m3_ib_apb_int_async (preq_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .pfwdpayld_cpu2peri_m3_ib_apb_int_async (pfwdpayld_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .prevpayld_cpu2peri_m3_ib_apb_int_async (prevpayld_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .aw_data_cpu2peri_m3_ib_int_async (aw_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_wpntr_gry_cpu2peri_m3_ib_int_async (aw_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_rpntr_bin_cpu2peri_m3_ib_int_async (aw_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_rpntr_gry_cpu2peri_m3_ib_int_async (aw_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_data_cpu2peri_m3_ib_int_async (ar_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_wpntr_gry_cpu2peri_m3_ib_int_async (ar_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_rpntr_bin_cpu2peri_m3_ib_int_async (ar_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_rpntr_gry_cpu2peri_m3_ib_int_async (ar_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_data_cpu2peri_m3_ib_int_async (w_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_wpntr_gry_cpu2peri_m3_ib_int_async (w_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_rpntr_bin_cpu2peri_m3_ib_int_async (w_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_rpntr_gry_cpu2peri_m3_ib_int_async (w_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_data_cpu2peri_m3_ib_int_async (r_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_wpntr_gry_cpu2peri_m3_ib_int_async (r_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_rpntr_bin_cpu2peri_m3_ib_int_async (r_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_rpntr_gry_cpu2peri_m3_ib_int_async (r_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_data_cpu2peri_m3_ib_int_async (b_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_wpntr_gry_cpu2peri_m3_ib_int_async (b_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_rpntr_bin_cpu2peri_m3_ib_int_async (b_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_rpntr_gry_cpu2peri_m3_ib_int_async (b_rpntr_gry_cpu2peri_m3_ib_int_async)    // cpu2peri_m3_ib_int_async
);


nic400_cd_cssys_wn7_cpu_r0p18     u_cd_cssys (
  .cssysclk             (cssysclk),    // cssys_s2
  .cssysresetn          (cssysresetn),    // cssys_s2
  .awaddr_cssys_s2      (awaddr_cssys_s2),    // cssys_s2
  .awlen_cssys_s2       (awlen_cssys_s2),    // cssys_s2
  .awsize_cssys_s2      (awsize_cssys_s2),    // cssys_s2
  .awburst_cssys_s2     (awburst_cssys_s2),    // cssys_s2
  .awlock_cssys_s2      (awlock_cssys_s2),    // cssys_s2
  .awcache_cssys_s2     (awcache_cssys_s2),    // cssys_s2
  .awprot_cssys_s2      (awprot_cssys_s2),    // cssys_s2
  .awvalid_cssys_s2     (awvalid_cssys_s2),    // cssys_s2
  .awready_cssys_s2     (awready_cssys_s2),    // cssys_s2
  .wdata_cssys_s2       (wdata_cssys_s2),    // cssys_s2
  .wstrb_cssys_s2       (wstrb_cssys_s2),    // cssys_s2
  .wlast_cssys_s2       (wlast_cssys_s2),    // cssys_s2
  .wvalid_cssys_s2      (wvalid_cssys_s2),    // cssys_s2
  .wready_cssys_s2      (wready_cssys_s2),    // cssys_s2
  .bresp_cssys_s2       (bresp_cssys_s2),    // cssys_s2
  .bvalid_cssys_s2      (bvalid_cssys_s2),    // cssys_s2
  .bready_cssys_s2      (bready_cssys_s2),    // cssys_s2
  .araddr_cssys_s2      (araddr_cssys_s2),    // cssys_s2
  .arlen_cssys_s2       (arlen_cssys_s2),    // cssys_s2
  .arsize_cssys_s2      (arsize_cssys_s2),    // cssys_s2
  .arburst_cssys_s2     (arburst_cssys_s2),    // cssys_s2
  .arlock_cssys_s2      (arlock_cssys_s2),    // cssys_s2
  .arcache_cssys_s2     (arcache_cssys_s2),    // cssys_s2
  .arprot_cssys_s2      (arprot_cssys_s2),    // cssys_s2
  .arvalid_cssys_s2     (arvalid_cssys_s2),    // cssys_s2
  .arready_cssys_s2     (arready_cssys_s2),    // cssys_s2
  .rdata_cssys_s2       (rdata_cssys_s2),    // cssys_s2
  .rresp_cssys_s2       (rresp_cssys_s2),    // cssys_s2
  .rlast_cssys_s2       (rlast_cssys_s2),    // cssys_s2
  .rvalid_cssys_s2      (rvalid_cssys_s2),    // cssys_s2
  .rready_cssys_s2      (rready_cssys_s2),    // cssys_s2
  .awuser_cssys_s2      (awuser_cssys_s2),    // cssys_s2
  .aruser_cssys_s2      (aruser_cssys_s2),    // cssys_s2
  .pack_cssys_s2_ib_apb_int_async (pack_cssys_s2_ib_apb_int_async),    // cssys_s2_ib_apb_int_async
  .preq_cssys_s2_ib_apb_int_async (preq_cssys_s2_ib_apb_int_async),    // cssys_s2_ib_apb_int_async
  .pfwdpayld_cssys_s2_ib_apb_int_async (pfwdpayld_cssys_s2_ib_apb_int_async),    // cssys_s2_ib_apb_int_async
  .prevpayld_cssys_s2_ib_apb_int_async (prevpayld_cssys_s2_ib_apb_int_async),    // cssys_s2_ib_apb_int_async
  .aw_data_cssys_s2_ib_int_async (aw_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .aw_wpntr_gry_cssys_s2_ib_int_async (aw_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .aw_rpntr_bin_cssys_s2_ib_int_async (aw_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .aw_rpntr_gry_cssys_s2_ib_int_async (aw_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .ar_data_cssys_s2_ib_int_async (ar_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .ar_wpntr_gry_cssys_s2_ib_int_async (ar_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .ar_rpntr_bin_cssys_s2_ib_int_async (ar_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .ar_rpntr_gry_cssys_s2_ib_int_async (ar_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .w_data_cssys_s2_ib_int_async (w_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .w_wpntr_gry_cssys_s2_ib_int_async (w_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .w_rpntr_bin_cssys_s2_ib_int_async (w_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .w_rpntr_gry_cssys_s2_ib_int_async (w_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .r_data_cssys_s2_ib_int_async (r_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .r_wpntr_gry_cssys_s2_ib_int_async (r_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .r_rpntr_bin_cssys_s2_ib_int_async (r_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .r_rpntr_gry_cssys_s2_ib_int_async (r_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .b_data_cssys_s2_ib_int_async (b_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .b_wpntr_gry_cssys_s2_ib_int_async (b_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .b_rpntr_bin_cssys_s2_ib_int_async (b_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .b_rpntr_gry_cssys_s2_ib_int_async (b_rpntr_gry_cssys_s2_ib_int_async)    // cssys_s2_ib_int_async
);


nic400_cd_cssys_etr_wn7_cpu_r0p18     u_cd_cssys_etr (
  .cssys_etrclk         (cssys_etrclk),    // cssys_etr_s3
  .cssys_etrresetn      (cssys_etrresetn),    // cssys_etr_s3
  .awaddr_cssys_etr_s3  (awaddr_cssys_etr_s3),    // cssys_etr_s3
  .awlen_cssys_etr_s3   (awlen_cssys_etr_s3),    // cssys_etr_s3
  .awsize_cssys_etr_s3  (awsize_cssys_etr_s3),    // cssys_etr_s3
  .awburst_cssys_etr_s3 (awburst_cssys_etr_s3),    // cssys_etr_s3
  .awlock_cssys_etr_s3  (awlock_cssys_etr_s3),    // cssys_etr_s3
  .awcache_cssys_etr_s3 (awcache_cssys_etr_s3),    // cssys_etr_s3
  .awprot_cssys_etr_s3  (awprot_cssys_etr_s3),    // cssys_etr_s3
  .awvalid_cssys_etr_s3 (awvalid_cssys_etr_s3),    // cssys_etr_s3
  .awready_cssys_etr_s3 (awready_cssys_etr_s3),    // cssys_etr_s3
  .wdata_cssys_etr_s3   (wdata_cssys_etr_s3),    // cssys_etr_s3
  .wstrb_cssys_etr_s3   (wstrb_cssys_etr_s3),    // cssys_etr_s3
  .wlast_cssys_etr_s3   (wlast_cssys_etr_s3),    // cssys_etr_s3
  .wvalid_cssys_etr_s3  (wvalid_cssys_etr_s3),    // cssys_etr_s3
  .wready_cssys_etr_s3  (wready_cssys_etr_s3),    // cssys_etr_s3
  .bresp_cssys_etr_s3   (bresp_cssys_etr_s3),    // cssys_etr_s3
  .bvalid_cssys_etr_s3  (bvalid_cssys_etr_s3),    // cssys_etr_s3
  .bready_cssys_etr_s3  (bready_cssys_etr_s3),    // cssys_etr_s3
  .araddr_cssys_etr_s3  (araddr_cssys_etr_s3),    // cssys_etr_s3
  .arlen_cssys_etr_s3   (arlen_cssys_etr_s3),    // cssys_etr_s3
  .arsize_cssys_etr_s3  (arsize_cssys_etr_s3),    // cssys_etr_s3
  .arburst_cssys_etr_s3 (arburst_cssys_etr_s3),    // cssys_etr_s3
  .arlock_cssys_etr_s3  (arlock_cssys_etr_s3),    // cssys_etr_s3
  .arcache_cssys_etr_s3 (arcache_cssys_etr_s3),    // cssys_etr_s3
  .arprot_cssys_etr_s3  (arprot_cssys_etr_s3),    // cssys_etr_s3
  .arvalid_cssys_etr_s3 (arvalid_cssys_etr_s3),    // cssys_etr_s3
  .arready_cssys_etr_s3 (arready_cssys_etr_s3),    // cssys_etr_s3
  .rdata_cssys_etr_s3   (rdata_cssys_etr_s3),    // cssys_etr_s3
  .rresp_cssys_etr_s3   (rresp_cssys_etr_s3),    // cssys_etr_s3
  .rlast_cssys_etr_s3   (rlast_cssys_etr_s3),    // cssys_etr_s3
  .rvalid_cssys_etr_s3  (rvalid_cssys_etr_s3),    // cssys_etr_s3
  .rready_cssys_etr_s3  (rready_cssys_etr_s3),    // cssys_etr_s3
  .awuser_cssys_etr_s3  (awuser_cssys_etr_s3),    // cssys_etr_s3
  .aruser_cssys_etr_s3  (aruser_cssys_etr_s3),    // cssys_etr_s3
  .pack_cssys_etr_s3_ib_apb_int_async (pack_cssys_etr_s3_ib_apb_int_async),    // cssys_etr_s3_ib_apb_int_async
  .preq_cssys_etr_s3_ib_apb_int_async (preq_cssys_etr_s3_ib_apb_int_async),    // cssys_etr_s3_ib_apb_int_async
  .pfwdpayld_cssys_etr_s3_ib_apb_int_async (pfwdpayld_cssys_etr_s3_ib_apb_int_async),    // cssys_etr_s3_ib_apb_int_async
  .prevpayld_cssys_etr_s3_ib_apb_int_async (prevpayld_cssys_etr_s3_ib_apb_int_async),    // cssys_etr_s3_ib_apb_int_async
  .aw_data_cssys_etr_s3_ib_int_async (aw_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .aw_wpntr_gry_cssys_etr_s3_ib_int_async (aw_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .aw_rpntr_bin_cssys_etr_s3_ib_int_async (aw_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .aw_rpntr_gry_cssys_etr_s3_ib_int_async (aw_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .ar_data_cssys_etr_s3_ib_int_async (ar_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .ar_wpntr_gry_cssys_etr_s3_ib_int_async (ar_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .ar_rpntr_bin_cssys_etr_s3_ib_int_async (ar_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .ar_rpntr_gry_cssys_etr_s3_ib_int_async (ar_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .w_data_cssys_etr_s3_ib_int_async (w_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .w_wpntr_gry_cssys_etr_s3_ib_int_async (w_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .w_rpntr_bin_cssys_etr_s3_ib_int_async (w_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .w_rpntr_gry_cssys_etr_s3_ib_int_async (w_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .r_data_cssys_etr_s3_ib_int_async (r_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .r_wpntr_gry_cssys_etr_s3_ib_int_async (r_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .r_rpntr_bin_cssys_etr_s3_ib_int_async (r_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .r_rpntr_gry_cssys_etr_s3_ib_int_async (r_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .b_data_cssys_etr_s3_ib_int_async (b_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .b_wpntr_gry_cssys_etr_s3_ib_int_async (b_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .b_rpntr_bin_cssys_etr_s3_ib_int_async (b_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .b_rpntr_gry_cssys_etr_s3_ib_int_async (b_rpntr_gry_cssys_etr_s3_ib_int_async)    // cssys_etr_s3_ib_int_async
);


nic400_cd_dma330_isp_wn7_cpu_r0p18     u_cd_dma330_isp (
  .dma330_ispclk        (dma330_ispclk),    // dma330_isp_s9
  .dma330_ispresetn     (dma330_ispresetn),    // dma330_isp_s9
  .awid_dma330_isp_s9   (awid_dma330_isp_s9),    // dma330_isp_s9
  .awaddr_dma330_isp_s9 (awaddr_dma330_isp_s9),    // dma330_isp_s9
  .awlen_dma330_isp_s9  (awlen_dma330_isp_s9),    // dma330_isp_s9
  .awsize_dma330_isp_s9 (awsize_dma330_isp_s9),    // dma330_isp_s9
  .awburst_dma330_isp_s9 (awburst_dma330_isp_s9),    // dma330_isp_s9
  .awlock_dma330_isp_s9 (awlock_dma330_isp_s9),    // dma330_isp_s9
  .awcache_dma330_isp_s9 (awcache_dma330_isp_s9),    // dma330_isp_s9
  .awprot_dma330_isp_s9 (awprot_dma330_isp_s9),    // dma330_isp_s9
  .awvalid_dma330_isp_s9 (awvalid_dma330_isp_s9),    // dma330_isp_s9
  .awready_dma330_isp_s9 (awready_dma330_isp_s9),    // dma330_isp_s9
  .wid_dma330_isp_s9    (wid_dma330_isp_s9),    // dma330_isp_s9
  .wdata_dma330_isp_s9  (wdata_dma330_isp_s9),    // dma330_isp_s9
  .wstrb_dma330_isp_s9  (wstrb_dma330_isp_s9),    // dma330_isp_s9
  .wlast_dma330_isp_s9  (wlast_dma330_isp_s9),    // dma330_isp_s9
  .wvalid_dma330_isp_s9 (wvalid_dma330_isp_s9),    // dma330_isp_s9
  .wready_dma330_isp_s9 (wready_dma330_isp_s9),    // dma330_isp_s9
  .bid_dma330_isp_s9    (bid_dma330_isp_s9),    // dma330_isp_s9
  .bresp_dma330_isp_s9  (bresp_dma330_isp_s9),    // dma330_isp_s9
  .bvalid_dma330_isp_s9 (bvalid_dma330_isp_s9),    // dma330_isp_s9
  .bready_dma330_isp_s9 (bready_dma330_isp_s9),    // dma330_isp_s9
  .arid_dma330_isp_s9   (arid_dma330_isp_s9),    // dma330_isp_s9
  .araddr_dma330_isp_s9 (araddr_dma330_isp_s9),    // dma330_isp_s9
  .arlen_dma330_isp_s9  (arlen_dma330_isp_s9),    // dma330_isp_s9
  .arsize_dma330_isp_s9 (arsize_dma330_isp_s9),    // dma330_isp_s9
  .arburst_dma330_isp_s9 (arburst_dma330_isp_s9),    // dma330_isp_s9
  .arlock_dma330_isp_s9 (arlock_dma330_isp_s9),    // dma330_isp_s9
  .arcache_dma330_isp_s9 (arcache_dma330_isp_s9),    // dma330_isp_s9
  .arprot_dma330_isp_s9 (arprot_dma330_isp_s9),    // dma330_isp_s9
  .arvalid_dma330_isp_s9 (arvalid_dma330_isp_s9),    // dma330_isp_s9
  .arready_dma330_isp_s9 (arready_dma330_isp_s9),    // dma330_isp_s9
  .rid_dma330_isp_s9    (rid_dma330_isp_s9),    // dma330_isp_s9
  .rdata_dma330_isp_s9  (rdata_dma330_isp_s9),    // dma330_isp_s9
  .rresp_dma330_isp_s9  (rresp_dma330_isp_s9),    // dma330_isp_s9
  .rlast_dma330_isp_s9  (rlast_dma330_isp_s9),    // dma330_isp_s9
  .rvalid_dma330_isp_s9 (rvalid_dma330_isp_s9),    // dma330_isp_s9
  .rready_dma330_isp_s9 (rready_dma330_isp_s9),    // dma330_isp_s9
  .awuser_dma330_isp_s9 (awuser_dma330_isp_s9),    // dma330_isp_s9
  .aruser_dma330_isp_s9 (aruser_dma330_isp_s9),    // dma330_isp_s9
  .pack_dma330_isp_s9_ib_apb_int_async (pack_dma330_isp_s9_ib_apb_int_async),    // dma330_isp_s9_ib_apb_int_async
  .preq_dma330_isp_s9_ib_apb_int_async (preq_dma330_isp_s9_ib_apb_int_async),    // dma330_isp_s9_ib_apb_int_async
  .pfwdpayld_dma330_isp_s9_ib_apb_int_async (pfwdpayld_dma330_isp_s9_ib_apb_int_async),    // dma330_isp_s9_ib_apb_int_async
  .prevpayld_dma330_isp_s9_ib_apb_int_async (prevpayld_dma330_isp_s9_ib_apb_int_async),    // dma330_isp_s9_ib_apb_int_async
  .aw_data_dma330_isp_s9_ib_int_async (aw_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .aw_wpntr_gry_dma330_isp_s9_ib_int_async (aw_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .aw_rpntr_bin_dma330_isp_s9_ib_int_async (aw_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .aw_rpntr_gry_dma330_isp_s9_ib_int_async (aw_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .ar_data_dma330_isp_s9_ib_int_async (ar_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .ar_wpntr_gry_dma330_isp_s9_ib_int_async (ar_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .ar_rpntr_bin_dma330_isp_s9_ib_int_async (ar_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .ar_rpntr_gry_dma330_isp_s9_ib_int_async (ar_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .w_data_dma330_isp_s9_ib_int_async (w_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .w_wpntr_gry_dma330_isp_s9_ib_int_async (w_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .w_rpntr_bin_dma330_isp_s9_ib_int_async (w_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .w_rpntr_gry_dma330_isp_s9_ib_int_async (w_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .r_data_dma330_isp_s9_ib_int_async (r_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .r_wpntr_gry_dma330_isp_s9_ib_int_async (r_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .r_rpntr_bin_dma330_isp_s9_ib_int_async (r_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .r_rpntr_gry_dma330_isp_s9_ib_int_async (r_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .b_data_dma330_isp_s9_ib_int_async (b_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .b_wpntr_gry_dma330_isp_s9_ib_int_async (b_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .b_rpntr_bin_dma330_isp_s9_ib_int_async (b_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .b_rpntr_gry_dma330_isp_s9_ib_int_async (b_rpntr_gry_dma330_isp_s9_ib_int_async)    // dma330_isp_s9_ib_int_async
);


nic400_cd_dma330_net_wn7_cpu_r0p18     u_cd_dma330_net (
  .dma330_netclk        (dma330_netclk),    // dma330_net_s4
  .dma330_netresetn     (dma330_netresetn),    // dma330_net_s4
  .awid_dma330_net_s4   (awid_dma330_net_s4),    // dma330_net_s4
  .awaddr_dma330_net_s4 (awaddr_dma330_net_s4),    // dma330_net_s4
  .awlen_dma330_net_s4  (awlen_dma330_net_s4),    // dma330_net_s4
  .awsize_dma330_net_s4 (awsize_dma330_net_s4),    // dma330_net_s4
  .awburst_dma330_net_s4 (awburst_dma330_net_s4),    // dma330_net_s4
  .awlock_dma330_net_s4 (awlock_dma330_net_s4),    // dma330_net_s4
  .awcache_dma330_net_s4 (awcache_dma330_net_s4),    // dma330_net_s4
  .awprot_dma330_net_s4 (awprot_dma330_net_s4),    // dma330_net_s4
  .awvalid_dma330_net_s4 (awvalid_dma330_net_s4),    // dma330_net_s4
  .awready_dma330_net_s4 (awready_dma330_net_s4),    // dma330_net_s4
  .wid_dma330_net_s4    (wid_dma330_net_s4),    // dma330_net_s4
  .wdata_dma330_net_s4  (wdata_dma330_net_s4),    // dma330_net_s4
  .wstrb_dma330_net_s4  (wstrb_dma330_net_s4),    // dma330_net_s4
  .wlast_dma330_net_s4  (wlast_dma330_net_s4),    // dma330_net_s4
  .wvalid_dma330_net_s4 (wvalid_dma330_net_s4),    // dma330_net_s4
  .wready_dma330_net_s4 (wready_dma330_net_s4),    // dma330_net_s4
  .bid_dma330_net_s4    (bid_dma330_net_s4),    // dma330_net_s4
  .bresp_dma330_net_s4  (bresp_dma330_net_s4),    // dma330_net_s4
  .bvalid_dma330_net_s4 (bvalid_dma330_net_s4),    // dma330_net_s4
  .bready_dma330_net_s4 (bready_dma330_net_s4),    // dma330_net_s4
  .arid_dma330_net_s4   (arid_dma330_net_s4),    // dma330_net_s4
  .araddr_dma330_net_s4 (araddr_dma330_net_s4),    // dma330_net_s4
  .arlen_dma330_net_s4  (arlen_dma330_net_s4),    // dma330_net_s4
  .arsize_dma330_net_s4 (arsize_dma330_net_s4),    // dma330_net_s4
  .arburst_dma330_net_s4 (arburst_dma330_net_s4),    // dma330_net_s4
  .arlock_dma330_net_s4 (arlock_dma330_net_s4),    // dma330_net_s4
  .arcache_dma330_net_s4 (arcache_dma330_net_s4),    // dma330_net_s4
  .arprot_dma330_net_s4 (arprot_dma330_net_s4),    // dma330_net_s4
  .arvalid_dma330_net_s4 (arvalid_dma330_net_s4),    // dma330_net_s4
  .arready_dma330_net_s4 (arready_dma330_net_s4),    // dma330_net_s4
  .rid_dma330_net_s4    (rid_dma330_net_s4),    // dma330_net_s4
  .rdata_dma330_net_s4  (rdata_dma330_net_s4),    // dma330_net_s4
  .rresp_dma330_net_s4  (rresp_dma330_net_s4),    // dma330_net_s4
  .rlast_dma330_net_s4  (rlast_dma330_net_s4),    // dma330_net_s4
  .rvalid_dma330_net_s4 (rvalid_dma330_net_s4),    // dma330_net_s4
  .rready_dma330_net_s4 (rready_dma330_net_s4),    // dma330_net_s4
  .awuser_dma330_net_s4 (awuser_dma330_net_s4),    // dma330_net_s4
  .aruser_dma330_net_s4 (aruser_dma330_net_s4),    // dma330_net_s4
  .pack_dma330_net_s4_ib_apb_int_async (pack_dma330_net_s4_ib_apb_int_async),    // dma330_net_s4_ib_apb_int_async
  .preq_dma330_net_s4_ib_apb_int_async (preq_dma330_net_s4_ib_apb_int_async),    // dma330_net_s4_ib_apb_int_async
  .pfwdpayld_dma330_net_s4_ib_apb_int_async (pfwdpayld_dma330_net_s4_ib_apb_int_async),    // dma330_net_s4_ib_apb_int_async
  .prevpayld_dma330_net_s4_ib_apb_int_async (prevpayld_dma330_net_s4_ib_apb_int_async),    // dma330_net_s4_ib_apb_int_async
  .aw_data_dma330_net_s4_ib_int_async (aw_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .aw_wpntr_gry_dma330_net_s4_ib_int_async (aw_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .aw_rpntr_bin_dma330_net_s4_ib_int_async (aw_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .aw_rpntr_gry_dma330_net_s4_ib_int_async (aw_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .ar_data_dma330_net_s4_ib_int_async (ar_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .ar_wpntr_gry_dma330_net_s4_ib_int_async (ar_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .ar_rpntr_bin_dma330_net_s4_ib_int_async (ar_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .ar_rpntr_gry_dma330_net_s4_ib_int_async (ar_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .w_data_dma330_net_s4_ib_int_async (w_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .w_wpntr_gry_dma330_net_s4_ib_int_async (w_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .w_rpntr_bin_dma330_net_s4_ib_int_async (w_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .w_rpntr_gry_dma330_net_s4_ib_int_async (w_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .r_data_dma330_net_s4_ib_int_async (r_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .r_wpntr_gry_dma330_net_s4_ib_int_async (r_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .r_rpntr_bin_dma330_net_s4_ib_int_async (r_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .r_rpntr_gry_dma330_net_s4_ib_int_async (r_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .b_data_dma330_net_s4_ib_int_async (b_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .b_wpntr_gry_dma330_net_s4_ib_int_async (b_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .b_rpntr_bin_dma330_net_s4_ib_int_async (b_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .b_rpntr_gry_dma330_net_s4_ib_int_async (b_rpntr_gry_dma330_net_s4_ib_int_async)    // dma330_net_s4_ib_int_async
);


nic400_cd_hsp2cpu_wn7_cpu_r0p18     u_cd_hsp2cpu (
  .hsp2cpuclk           (hsp2cpuclk),    // hsp2cpu_s5
  .hsp2cpuresetn        (hsp2cpuresetn),    // hsp2cpu_s5
  .awid_hsp2cpu_s5      (awid_hsp2cpu_s5),    // hsp2cpu_s5
  .awaddr_hsp2cpu_s5    (awaddr_hsp2cpu_s5),    // hsp2cpu_s5
  .awlen_hsp2cpu_s5     (awlen_hsp2cpu_s5),    // hsp2cpu_s5
  .awsize_hsp2cpu_s5    (awsize_hsp2cpu_s5),    // hsp2cpu_s5
  .awburst_hsp2cpu_s5   (awburst_hsp2cpu_s5),    // hsp2cpu_s5
  .awlock_hsp2cpu_s5    (awlock_hsp2cpu_s5),    // hsp2cpu_s5
  .awcache_hsp2cpu_s5   (awcache_hsp2cpu_s5),    // hsp2cpu_s5
  .awprot_hsp2cpu_s5    (awprot_hsp2cpu_s5),    // hsp2cpu_s5
  .awvalid_hsp2cpu_s5   (awvalid_hsp2cpu_s5),    // hsp2cpu_s5
  .awready_hsp2cpu_s5   (awready_hsp2cpu_s5),    // hsp2cpu_s5
  .wdata_hsp2cpu_s5     (wdata_hsp2cpu_s5),    // hsp2cpu_s5
  .wstrb_hsp2cpu_s5     (wstrb_hsp2cpu_s5),    // hsp2cpu_s5
  .wlast_hsp2cpu_s5     (wlast_hsp2cpu_s5),    // hsp2cpu_s5
  .wvalid_hsp2cpu_s5    (wvalid_hsp2cpu_s5),    // hsp2cpu_s5
  .wready_hsp2cpu_s5    (wready_hsp2cpu_s5),    // hsp2cpu_s5
  .bid_hsp2cpu_s5       (bid_hsp2cpu_s5),    // hsp2cpu_s5
  .bresp_hsp2cpu_s5     (bresp_hsp2cpu_s5),    // hsp2cpu_s5
  .bvalid_hsp2cpu_s5    (bvalid_hsp2cpu_s5),    // hsp2cpu_s5
  .bready_hsp2cpu_s5    (bready_hsp2cpu_s5),    // hsp2cpu_s5
  .arid_hsp2cpu_s5      (arid_hsp2cpu_s5),    // hsp2cpu_s5
  .araddr_hsp2cpu_s5    (araddr_hsp2cpu_s5),    // hsp2cpu_s5
  .arlen_hsp2cpu_s5     (arlen_hsp2cpu_s5),    // hsp2cpu_s5
  .arsize_hsp2cpu_s5    (arsize_hsp2cpu_s5),    // hsp2cpu_s5
  .arburst_hsp2cpu_s5   (arburst_hsp2cpu_s5),    // hsp2cpu_s5
  .arlock_hsp2cpu_s5    (arlock_hsp2cpu_s5),    // hsp2cpu_s5
  .arcache_hsp2cpu_s5   (arcache_hsp2cpu_s5),    // hsp2cpu_s5
  .arprot_hsp2cpu_s5    (arprot_hsp2cpu_s5),    // hsp2cpu_s5
  .arvalid_hsp2cpu_s5   (arvalid_hsp2cpu_s5),    // hsp2cpu_s5
  .arready_hsp2cpu_s5   (arready_hsp2cpu_s5),    // hsp2cpu_s5
  .rid_hsp2cpu_s5       (rid_hsp2cpu_s5),    // hsp2cpu_s5
  .rdata_hsp2cpu_s5     (rdata_hsp2cpu_s5),    // hsp2cpu_s5
  .rresp_hsp2cpu_s5     (rresp_hsp2cpu_s5),    // hsp2cpu_s5
  .rlast_hsp2cpu_s5     (rlast_hsp2cpu_s5),    // hsp2cpu_s5
  .rvalid_hsp2cpu_s5    (rvalid_hsp2cpu_s5),    // hsp2cpu_s5
  .rready_hsp2cpu_s5    (rready_hsp2cpu_s5),    // hsp2cpu_s5
  .pack_hsp2cpu_s5_ib_apb_int_async (pack_hsp2cpu_s5_ib_apb_int_async),    // hsp2cpu_s5_ib_apb_int_async
  .preq_hsp2cpu_s5_ib_apb_int_async (preq_hsp2cpu_s5_ib_apb_int_async),    // hsp2cpu_s5_ib_apb_int_async
  .pfwdpayld_hsp2cpu_s5_ib_apb_int_async (pfwdpayld_hsp2cpu_s5_ib_apb_int_async),    // hsp2cpu_s5_ib_apb_int_async
  .prevpayld_hsp2cpu_s5_ib_apb_int_async (prevpayld_hsp2cpu_s5_ib_apb_int_async),    // hsp2cpu_s5_ib_apb_int_async
  .aw_data_hsp2cpu_s5_ib_int_async (aw_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .aw_wpntr_gry_hsp2cpu_s5_ib_int_async (aw_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .aw_rpntr_bin_hsp2cpu_s5_ib_int_async (aw_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .aw_rpntr_gry_hsp2cpu_s5_ib_int_async (aw_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .ar_data_hsp2cpu_s5_ib_int_async (ar_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .ar_wpntr_gry_hsp2cpu_s5_ib_int_async (ar_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .ar_rpntr_bin_hsp2cpu_s5_ib_int_async (ar_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .ar_rpntr_gry_hsp2cpu_s5_ib_int_async (ar_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .w_data_hsp2cpu_s5_ib_int_async (w_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .w_wpntr_gry_hsp2cpu_s5_ib_int_async (w_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .w_rpntr_bin_hsp2cpu_s5_ib_int_async (w_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .w_rpntr_gry_hsp2cpu_s5_ib_int_async (w_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .r_data_hsp2cpu_s5_ib_int_async (r_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .r_wpntr_gry_hsp2cpu_s5_ib_int_async (r_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .r_rpntr_bin_hsp2cpu_s5_ib_int_async (r_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .r_rpntr_gry_hsp2cpu_s5_ib_int_async (r_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .b_data_hsp2cpu_s5_ib_int_async (b_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .b_wpntr_gry_hsp2cpu_s5_ib_int_async (b_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .b_rpntr_bin_hsp2cpu_s5_ib_int_async (b_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .b_rpntr_gry_hsp2cpu_s5_ib_int_async (b_rpntr_gry_hsp2cpu_s5_ib_int_async)    // hsp2cpu_s5_ib_int_async
);


nic400_cd_iram_wn7_cpu_r0p18     u_cd_iram (
  .iramclk              (iramclk),    // iram_m1
  .iramresetn           (iramresetn),    // iram_m1
  .haddr_iram_m1        (haddr_iram_m1),    // iram_m1
  .hburst_iram_m1       (hburst_iram_m1),    // iram_m1
  .hprot_iram_m1        (hprot_iram_m1),    // iram_m1
  .hsize_iram_m1        (hsize_iram_m1),    // iram_m1
  .htrans_iram_m1       (htrans_iram_m1),    // iram_m1
  .hwdata_iram_m1       (hwdata_iram_m1),    // iram_m1
  .hwrite_iram_m1       (hwrite_iram_m1),    // iram_m1
  .hrdata_iram_m1       (hrdata_iram_m1),    // iram_m1
  .hreadyout_iram_m1    (hreadyout_iram_m1),    // iram_m1
  .hresp_iram_m1        (hresp_iram_m1),    // iram_m1
  .hselx_iram_m1        (hselx_iram_m1),    // iram_m1
  .hready_iram_m1       (hready_iram_m1),    // iram_m1
  .pack_iram_m1_ib_apb_int_async (pack_iram_m1_ib_apb_int_async),    // iram_m1_ib_apb_int_async
  .preq_iram_m1_ib_apb_int_async (preq_iram_m1_ib_apb_int_async),    // iram_m1_ib_apb_int_async
  .pfwdpayld_iram_m1_ib_apb_int_async (pfwdpayld_iram_m1_ib_apb_int_async),    // iram_m1_ib_apb_int_async
  .prevpayld_iram_m1_ib_apb_int_async (prevpayld_iram_m1_ib_apb_int_async),    // iram_m1_ib_apb_int_async
  .a_data_iram_m1_ib_int_async (a_data_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .a_wpntr_gry_iram_m1_ib_int_async (a_wpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .a_rpntr_bin_iram_m1_ib_int_async (a_rpntr_bin_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .a_rpntr_gry_iram_m1_ib_int_async (a_rpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .w_data_iram_m1_ib_int_async (w_data_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .w_wpntr_gry_iram_m1_ib_int_async (w_wpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .w_rpntr_bin_iram_m1_ib_int_async (w_rpntr_bin_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .w_rpntr_gry_iram_m1_ib_int_async (w_rpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .d_data_iram_m1_ib_int_async (d_data_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .d_wpntr_gry_iram_m1_ib_int_async (d_wpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .d_rpntr_bin_iram_m1_ib_int_async (d_rpntr_bin_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .d_rpntr_gry_iram_m1_ib_int_async (d_rpntr_gry_iram_m1_ib_int_async)    // iram_m1_ib_int_async
);


nic400_cd_irom_wn7_cpu_r0p18     u_cd_irom (
  .iromclk              (iromclk),    // irom_m0
  .iromresetn           (iromresetn),    // irom_m0
  .haddr_irom_m0        (haddr_irom_m0),    // irom_m0
  .hburst_irom_m0       (hburst_irom_m0),    // irom_m0
  .hprot_irom_m0        (hprot_irom_m0),    // irom_m0
  .hsize_irom_m0        (hsize_irom_m0),    // irom_m0
  .htrans_irom_m0       (htrans_irom_m0),    // irom_m0
  .hwdata_irom_m0       (hwdata_irom_m0),    // irom_m0
  .hwrite_irom_m0       (hwrite_irom_m0),    // irom_m0
  .hrdata_irom_m0       (hrdata_irom_m0),    // irom_m0
  .hreadyout_irom_m0    (hreadyout_irom_m0),    // irom_m0
  .hresp_irom_m0        (hresp_irom_m0),    // irom_m0
  .hselx_irom_m0        (hselx_irom_m0),    // irom_m0
  .hready_irom_m0       (hready_irom_m0),    // irom_m0
  .pack_irom_m0_ib_apb_int_async (pack_irom_m0_ib_apb_int_async),    // irom_m0_ib_apb_int_async
  .preq_irom_m0_ib_apb_int_async (preq_irom_m0_ib_apb_int_async),    // irom_m0_ib_apb_int_async
  .pfwdpayld_irom_m0_ib_apb_int_async (pfwdpayld_irom_m0_ib_apb_int_async),    // irom_m0_ib_apb_int_async
  .prevpayld_irom_m0_ib_apb_int_async (prevpayld_irom_m0_ib_apb_int_async),    // irom_m0_ib_apb_int_async
  .a_data_irom_m0_ib_int_async (a_data_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .a_wpntr_gry_irom_m0_ib_int_async (a_wpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .a_rpntr_bin_irom_m0_ib_int_async (a_rpntr_bin_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .a_rpntr_gry_irom_m0_ib_int_async (a_rpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .w_data_irom_m0_ib_int_async (w_data_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .w_wpntr_gry_irom_m0_ib_int_async (w_wpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .w_rpntr_bin_irom_m0_ib_int_async (w_rpntr_bin_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .w_rpntr_gry_irom_m0_ib_int_async (w_rpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .d_data_irom_m0_ib_int_async (d_data_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .d_wpntr_gry_irom_m0_ib_int_async (d_wpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .d_rpntr_bin_irom_m0_ib_int_async (d_rpntr_bin_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .d_rpntr_gry_irom_m0_ib_int_async (d_rpntr_gry_irom_m0_ib_int_async)    // irom_m0_ib_int_async
);


nic400_cd_main_wn7_cpu_r0p18     u_cd_main (
  .paddr_cad7_s0_ib_apb (paddr_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pselx_cad7_s0_ib_apb (pselx_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .penable_cad7_s0_ib_apb (penable_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pwrite_cad7_s0_ib_apb (pwrite_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .prdata_cad7_s0_ib_apb (prdata_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pwdata_cad7_s0_ib_apb (pwdata_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pready_cad7_s0_ib_apb (pready_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pslverr_cad7_s0_ib_apb (pslverr_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pack_cad7_s0_ib_apb_int (pack_cad7_s0_ib_apb_int),    // cad7_s0_ib_apb_int
  .preq_cad7_s0_ib_apb_int (preq_cad7_s0_ib_apb_int),    // cad7_s0_ib_apb_int
  .pfwdpayld_cad7_s0_ib_apb_int (pfwdpayld_cad7_s0_ib_apb_int),    // cad7_s0_ib_apb_int
  .prevpayld_cad7_s0_ib_apb_int (prevpayld_cad7_s0_ib_apb_int),    // cad7_s0_ib_apb_int
  .aw_data_cad7_s0_ib_int (aw_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .aw_wpntr_gry_cad7_s0_ib_int (aw_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .aw_rpntr_bin_cad7_s0_ib_int (aw_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .aw_rpntr_gry_cad7_s0_ib_int (aw_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .ar_data_cad7_s0_ib_int (ar_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .ar_wpntr_gry_cad7_s0_ib_int (ar_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .ar_rpntr_bin_cad7_s0_ib_int (ar_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .ar_rpntr_gry_cad7_s0_ib_int (ar_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .w_data_cad7_s0_ib_int (w_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .w_wpntr_gry_cad7_s0_ib_int (w_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .w_rpntr_bin_cad7_s0_ib_int (w_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .w_rpntr_gry_cad7_s0_ib_int (w_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .r_data_cad7_s0_ib_int (r_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .r_wpntr_gry_cad7_s0_ib_int (r_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .r_rpntr_bin_cad7_s0_ib_int (r_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .r_rpntr_gry_cad7_s0_ib_int (r_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .b_data_cad7_s0_ib_int (b_data_cad7_s0_ib_int),    // cad7_s0_ib_int
  .b_wpntr_gry_cad7_s0_ib_int (b_wpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .b_rpntr_bin_cad7_s0_ib_int (b_rpntr_bin_cad7_s0_ib_int),    // cad7_s0_ib_int
  .b_rpntr_gry_cad7_s0_ib_int (b_rpntr_gry_cad7_s0_ib_int),    // cad7_s0_ib_int
  .paddr_cpu2dsp_m6_ib_apb (paddr_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pselx_cpu2dsp_m6_ib_apb (pselx_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .penable_cpu2dsp_m6_ib_apb (penable_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pwrite_cpu2dsp_m6_ib_apb (pwrite_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .prdata_cpu2dsp_m6_ib_apb (prdata_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pwdata_cpu2dsp_m6_ib_apb (pwdata_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pready_cpu2dsp_m6_ib_apb (pready_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pslverr_cpu2dsp_m6_ib_apb (pslverr_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pack_cpu2dsp_m6_ib_apb_int_async (pack_cpu2dsp_m6_ib_apb_int_async),    // cpu2dsp_m6_ib_apb_int_async
  .preq_cpu2dsp_m6_ib_apb_int_async (preq_cpu2dsp_m6_ib_apb_int_async),    // cpu2dsp_m6_ib_apb_int_async
  .pfwdpayld_cpu2dsp_m6_ib_apb_int_async (pfwdpayld_cpu2dsp_m6_ib_apb_int_async),    // cpu2dsp_m6_ib_apb_int_async
  .prevpayld_cpu2dsp_m6_ib_apb_int_async (prevpayld_cpu2dsp_m6_ib_apb_int_async),    // cpu2dsp_m6_ib_apb_int_async
  .aw_data_cpu2dsp_m6_ib_int_async (aw_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .aw_wpntr_gry_cpu2dsp_m6_ib_int_async (aw_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .aw_rpntr_bin_cpu2dsp_m6_ib_int_async (aw_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .aw_rpntr_gry_cpu2dsp_m6_ib_int_async (aw_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .ar_data_cpu2dsp_m6_ib_int_async (ar_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .ar_wpntr_gry_cpu2dsp_m6_ib_int_async (ar_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .ar_rpntr_bin_cpu2dsp_m6_ib_int_async (ar_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .ar_rpntr_gry_cpu2dsp_m6_ib_int_async (ar_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .w_data_cpu2dsp_m6_ib_int_async (w_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .w_wpntr_gry_cpu2dsp_m6_ib_int_async (w_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .w_rpntr_bin_cpu2dsp_m6_ib_int_async (w_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .w_rpntr_gry_cpu2dsp_m6_ib_int_async (w_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .r_data_cpu2dsp_m6_ib_int_async (r_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .r_wpntr_gry_cpu2dsp_m6_ib_int_async (r_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .r_rpntr_bin_cpu2dsp_m6_ib_int_async (r_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .r_rpntr_gry_cpu2dsp_m6_ib_int_async (r_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .b_data_cpu2dsp_m6_ib_int_async (b_data_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .b_wpntr_gry_cpu2dsp_m6_ib_int_async (b_wpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .b_rpntr_bin_cpu2dsp_m6_ib_int_async (b_rpntr_bin_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .b_rpntr_gry_cpu2dsp_m6_ib_int_async (b_rpntr_gry_cpu2dsp_m6_ib_int_async),    // cpu2dsp_m6_ib_int_async
  .paddr_cpu2main_m4_ib_apb (paddr_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pselx_cpu2main_m4_ib_apb (pselx_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .penable_cpu2main_m4_ib_apb (penable_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pwrite_cpu2main_m4_ib_apb (pwrite_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .prdata_cpu2main_m4_ib_apb (prdata_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pwdata_cpu2main_m4_ib_apb (pwdata_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pready_cpu2main_m4_ib_apb (pready_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pslverr_cpu2main_m4_ib_apb (pslverr_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pack_cpu2main_m4_ib_apb_int_async (pack_cpu2main_m4_ib_apb_int_async),    // cpu2main_m4_ib_apb_int_async
  .preq_cpu2main_m4_ib_apb_int_async (preq_cpu2main_m4_ib_apb_int_async),    // cpu2main_m4_ib_apb_int_async
  .pfwdpayld_cpu2main_m4_ib_apb_int_async (pfwdpayld_cpu2main_m4_ib_apb_int_async),    // cpu2main_m4_ib_apb_int_async
  .prevpayld_cpu2main_m4_ib_apb_int_async (prevpayld_cpu2main_m4_ib_apb_int_async),    // cpu2main_m4_ib_apb_int_async
  .aw_data_cpu2main_m4_ib_int_async (aw_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .aw_wpntr_gry_cpu2main_m4_ib_int_async (aw_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .aw_rpntr_bin_cpu2main_m4_ib_int_async (aw_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .aw_rpntr_gry_cpu2main_m4_ib_int_async (aw_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .ar_data_cpu2main_m4_ib_int_async (ar_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .ar_wpntr_gry_cpu2main_m4_ib_int_async (ar_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .ar_rpntr_bin_cpu2main_m4_ib_int_async (ar_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .ar_rpntr_gry_cpu2main_m4_ib_int_async (ar_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .w_data_cpu2main_m4_ib_int_async (w_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .w_wpntr_gry_cpu2main_m4_ib_int_async (w_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .w_rpntr_bin_cpu2main_m4_ib_int_async (w_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .w_rpntr_gry_cpu2main_m4_ib_int_async (w_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .r_data_cpu2main_m4_ib_int_async (r_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .r_wpntr_gry_cpu2main_m4_ib_int_async (r_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .r_rpntr_bin_cpu2main_m4_ib_int_async (r_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .r_rpntr_gry_cpu2main_m4_ib_int_async (r_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .b_data_cpu2main_m4_ib_int_async (b_data_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .b_wpntr_gry_cpu2main_m4_ib_int_async (b_wpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .b_rpntr_bin_cpu2main_m4_ib_int_async (b_rpntr_bin_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .b_rpntr_gry_cpu2main_m4_ib_int_async (b_rpntr_gry_cpu2main_m4_ib_int_async),    // cpu2main_m4_ib_int_async
  .paddr_cpu2peri_m3_ib_apb (paddr_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pselx_cpu2peri_m3_ib_apb (pselx_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .penable_cpu2peri_m3_ib_apb (penable_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pwrite_cpu2peri_m3_ib_apb (pwrite_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .prdata_cpu2peri_m3_ib_apb (prdata_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pwdata_cpu2peri_m3_ib_apb (pwdata_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pready_cpu2peri_m3_ib_apb (pready_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pslverr_cpu2peri_m3_ib_apb (pslverr_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pack_cpu2peri_m3_ib_apb_int_async (pack_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .preq_cpu2peri_m3_ib_apb_int_async (preq_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .pfwdpayld_cpu2peri_m3_ib_apb_int_async (pfwdpayld_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .prevpayld_cpu2peri_m3_ib_apb_int_async (prevpayld_cpu2peri_m3_ib_apb_int_async),    // cpu2peri_m3_ib_apb_int_async
  .aw_data_cpu2peri_m3_ib_int_async (aw_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_wpntr_gry_cpu2peri_m3_ib_int_async (aw_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_rpntr_bin_cpu2peri_m3_ib_int_async (aw_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .aw_rpntr_gry_cpu2peri_m3_ib_int_async (aw_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_data_cpu2peri_m3_ib_int_async (ar_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_wpntr_gry_cpu2peri_m3_ib_int_async (ar_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_rpntr_bin_cpu2peri_m3_ib_int_async (ar_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .ar_rpntr_gry_cpu2peri_m3_ib_int_async (ar_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_data_cpu2peri_m3_ib_int_async (w_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_wpntr_gry_cpu2peri_m3_ib_int_async (w_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_rpntr_bin_cpu2peri_m3_ib_int_async (w_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .w_rpntr_gry_cpu2peri_m3_ib_int_async (w_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_data_cpu2peri_m3_ib_int_async (r_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_wpntr_gry_cpu2peri_m3_ib_int_async (r_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_rpntr_bin_cpu2peri_m3_ib_int_async (r_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .r_rpntr_gry_cpu2peri_m3_ib_int_async (r_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_data_cpu2peri_m3_ib_int_async (b_data_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_wpntr_gry_cpu2peri_m3_ib_int_async (b_wpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_rpntr_bin_cpu2peri_m3_ib_int_async (b_rpntr_bin_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .b_rpntr_gry_cpu2peri_m3_ib_int_async (b_rpntr_gry_cpu2peri_m3_ib_int_async),    // cpu2peri_m3_ib_int_async
  .a_data_cpu_gpv_ib1_int (a_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_valid_cpu_gpv_ib1_int (a_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_ready_cpu_gpv_ib1_int (a_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_data_cpu_gpv_ib1_int (w_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_valid_cpu_gpv_ib1_int (w_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_ready_cpu_gpv_ib1_int (w_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_data_cpu_gpv_ib1_int (d_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_valid_cpu_gpv_ib1_int (d_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_ready_cpu_gpv_ib1_int (d_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .paddr_cssys_etr_s3_ib_apb (paddr_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pselx_cssys_etr_s3_ib_apb (pselx_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .penable_cssys_etr_s3_ib_apb (penable_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pwrite_cssys_etr_s3_ib_apb (pwrite_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .prdata_cssys_etr_s3_ib_apb (prdata_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pwdata_cssys_etr_s3_ib_apb (pwdata_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pready_cssys_etr_s3_ib_apb (pready_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pslverr_cssys_etr_s3_ib_apb (pslverr_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pack_cssys_etr_s3_ib_apb_int_async (pack_cssys_etr_s3_ib_apb_int_async),    // cssys_etr_s3_ib_apb_int_async
  .preq_cssys_etr_s3_ib_apb_int_async (preq_cssys_etr_s3_ib_apb_int_async),    // cssys_etr_s3_ib_apb_int_async
  .pfwdpayld_cssys_etr_s3_ib_apb_int_async (pfwdpayld_cssys_etr_s3_ib_apb_int_async),    // cssys_etr_s3_ib_apb_int_async
  .prevpayld_cssys_etr_s3_ib_apb_int_async (prevpayld_cssys_etr_s3_ib_apb_int_async),    // cssys_etr_s3_ib_apb_int_async
  .aw_data_cssys_etr_s3_ib_int_async (aw_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .aw_wpntr_gry_cssys_etr_s3_ib_int_async (aw_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .aw_rpntr_bin_cssys_etr_s3_ib_int_async (aw_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .aw_rpntr_gry_cssys_etr_s3_ib_int_async (aw_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .ar_data_cssys_etr_s3_ib_int_async (ar_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .ar_wpntr_gry_cssys_etr_s3_ib_int_async (ar_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .ar_rpntr_bin_cssys_etr_s3_ib_int_async (ar_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .ar_rpntr_gry_cssys_etr_s3_ib_int_async (ar_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .w_data_cssys_etr_s3_ib_int_async (w_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .w_wpntr_gry_cssys_etr_s3_ib_int_async (w_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .w_rpntr_bin_cssys_etr_s3_ib_int_async (w_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .w_rpntr_gry_cssys_etr_s3_ib_int_async (w_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .r_data_cssys_etr_s3_ib_int_async (r_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .r_wpntr_gry_cssys_etr_s3_ib_int_async (r_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .r_rpntr_bin_cssys_etr_s3_ib_int_async (r_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .r_rpntr_gry_cssys_etr_s3_ib_int_async (r_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .b_data_cssys_etr_s3_ib_int_async (b_data_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .b_wpntr_gry_cssys_etr_s3_ib_int_async (b_wpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .b_rpntr_bin_cssys_etr_s3_ib_int_async (b_rpntr_bin_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .b_rpntr_gry_cssys_etr_s3_ib_int_async (b_rpntr_gry_cssys_etr_s3_ib_int_async),    // cssys_etr_s3_ib_int_async
  .paddr_cssys_s2_ib_apb (paddr_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pselx_cssys_s2_ib_apb (pselx_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .penable_cssys_s2_ib_apb (penable_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pwrite_cssys_s2_ib_apb (pwrite_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .prdata_cssys_s2_ib_apb (prdata_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pwdata_cssys_s2_ib_apb (pwdata_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pready_cssys_s2_ib_apb (pready_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pslverr_cssys_s2_ib_apb (pslverr_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pack_cssys_s2_ib_apb_int_async (pack_cssys_s2_ib_apb_int_async),    // cssys_s2_ib_apb_int_async
  .preq_cssys_s2_ib_apb_int_async (preq_cssys_s2_ib_apb_int_async),    // cssys_s2_ib_apb_int_async
  .pfwdpayld_cssys_s2_ib_apb_int_async (pfwdpayld_cssys_s2_ib_apb_int_async),    // cssys_s2_ib_apb_int_async
  .prevpayld_cssys_s2_ib_apb_int_async (prevpayld_cssys_s2_ib_apb_int_async),    // cssys_s2_ib_apb_int_async
  .aw_data_cssys_s2_ib_int_async (aw_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .aw_wpntr_gry_cssys_s2_ib_int_async (aw_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .aw_rpntr_bin_cssys_s2_ib_int_async (aw_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .aw_rpntr_gry_cssys_s2_ib_int_async (aw_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .ar_data_cssys_s2_ib_int_async (ar_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .ar_wpntr_gry_cssys_s2_ib_int_async (ar_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .ar_rpntr_bin_cssys_s2_ib_int_async (ar_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .ar_rpntr_gry_cssys_s2_ib_int_async (ar_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .w_data_cssys_s2_ib_int_async (w_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .w_wpntr_gry_cssys_s2_ib_int_async (w_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .w_rpntr_bin_cssys_s2_ib_int_async (w_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .w_rpntr_gry_cssys_s2_ib_int_async (w_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .r_data_cssys_s2_ib_int_async (r_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .r_wpntr_gry_cssys_s2_ib_int_async (r_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .r_rpntr_bin_cssys_s2_ib_int_async (r_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .r_rpntr_gry_cssys_s2_ib_int_async (r_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .b_data_cssys_s2_ib_int_async (b_data_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .b_wpntr_gry_cssys_s2_ib_int_async (b_wpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .b_rpntr_bin_cssys_s2_ib_int_async (b_rpntr_bin_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .b_rpntr_gry_cssys_s2_ib_int_async (b_rpntr_gry_cssys_s2_ib_int_async),    // cssys_s2_ib_int_async
  .paddr_dma330_isp_s9_ib_apb (paddr_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pselx_dma330_isp_s9_ib_apb (pselx_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .penable_dma330_isp_s9_ib_apb (penable_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pwrite_dma330_isp_s9_ib_apb (pwrite_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .prdata_dma330_isp_s9_ib_apb (prdata_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pwdata_dma330_isp_s9_ib_apb (pwdata_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pready_dma330_isp_s9_ib_apb (pready_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pslverr_dma330_isp_s9_ib_apb (pslverr_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pack_dma330_isp_s9_ib_apb_int_async (pack_dma330_isp_s9_ib_apb_int_async),    // dma330_isp_s9_ib_apb_int_async
  .preq_dma330_isp_s9_ib_apb_int_async (preq_dma330_isp_s9_ib_apb_int_async),    // dma330_isp_s9_ib_apb_int_async
  .pfwdpayld_dma330_isp_s9_ib_apb_int_async (pfwdpayld_dma330_isp_s9_ib_apb_int_async),    // dma330_isp_s9_ib_apb_int_async
  .prevpayld_dma330_isp_s9_ib_apb_int_async (prevpayld_dma330_isp_s9_ib_apb_int_async),    // dma330_isp_s9_ib_apb_int_async
  .aw_data_dma330_isp_s9_ib_int_async (aw_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .aw_wpntr_gry_dma330_isp_s9_ib_int_async (aw_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .aw_rpntr_bin_dma330_isp_s9_ib_int_async (aw_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .aw_rpntr_gry_dma330_isp_s9_ib_int_async (aw_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .ar_data_dma330_isp_s9_ib_int_async (ar_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .ar_wpntr_gry_dma330_isp_s9_ib_int_async (ar_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .ar_rpntr_bin_dma330_isp_s9_ib_int_async (ar_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .ar_rpntr_gry_dma330_isp_s9_ib_int_async (ar_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .w_data_dma330_isp_s9_ib_int_async (w_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .w_wpntr_gry_dma330_isp_s9_ib_int_async (w_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .w_rpntr_bin_dma330_isp_s9_ib_int_async (w_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .w_rpntr_gry_dma330_isp_s9_ib_int_async (w_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .r_data_dma330_isp_s9_ib_int_async (r_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .r_wpntr_gry_dma330_isp_s9_ib_int_async (r_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .r_rpntr_bin_dma330_isp_s9_ib_int_async (r_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .r_rpntr_gry_dma330_isp_s9_ib_int_async (r_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .b_data_dma330_isp_s9_ib_int_async (b_data_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .b_wpntr_gry_dma330_isp_s9_ib_int_async (b_wpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .b_rpntr_bin_dma330_isp_s9_ib_int_async (b_rpntr_bin_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .b_rpntr_gry_dma330_isp_s9_ib_int_async (b_rpntr_gry_dma330_isp_s9_ib_int_async),    // dma330_isp_s9_ib_int_async
  .paddr_dma330_net_s4_ib_apb (paddr_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pselx_dma330_net_s4_ib_apb (pselx_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .penable_dma330_net_s4_ib_apb (penable_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pwrite_dma330_net_s4_ib_apb (pwrite_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .prdata_dma330_net_s4_ib_apb (prdata_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pwdata_dma330_net_s4_ib_apb (pwdata_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pready_dma330_net_s4_ib_apb (pready_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pslverr_dma330_net_s4_ib_apb (pslverr_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pack_dma330_net_s4_ib_apb_int_async (pack_dma330_net_s4_ib_apb_int_async),    // dma330_net_s4_ib_apb_int_async
  .preq_dma330_net_s4_ib_apb_int_async (preq_dma330_net_s4_ib_apb_int_async),    // dma330_net_s4_ib_apb_int_async
  .pfwdpayld_dma330_net_s4_ib_apb_int_async (pfwdpayld_dma330_net_s4_ib_apb_int_async),    // dma330_net_s4_ib_apb_int_async
  .prevpayld_dma330_net_s4_ib_apb_int_async (prevpayld_dma330_net_s4_ib_apb_int_async),    // dma330_net_s4_ib_apb_int_async
  .aw_data_dma330_net_s4_ib_int_async (aw_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .aw_wpntr_gry_dma330_net_s4_ib_int_async (aw_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .aw_rpntr_bin_dma330_net_s4_ib_int_async (aw_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .aw_rpntr_gry_dma330_net_s4_ib_int_async (aw_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .ar_data_dma330_net_s4_ib_int_async (ar_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .ar_wpntr_gry_dma330_net_s4_ib_int_async (ar_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .ar_rpntr_bin_dma330_net_s4_ib_int_async (ar_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .ar_rpntr_gry_dma330_net_s4_ib_int_async (ar_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .w_data_dma330_net_s4_ib_int_async (w_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .w_wpntr_gry_dma330_net_s4_ib_int_async (w_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .w_rpntr_bin_dma330_net_s4_ib_int_async (w_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .w_rpntr_gry_dma330_net_s4_ib_int_async (w_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .r_data_dma330_net_s4_ib_int_async (r_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .r_wpntr_gry_dma330_net_s4_ib_int_async (r_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .r_rpntr_bin_dma330_net_s4_ib_int_async (r_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .r_rpntr_gry_dma330_net_s4_ib_int_async (r_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .b_data_dma330_net_s4_ib_int_async (b_data_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .b_wpntr_gry_dma330_net_s4_ib_int_async (b_wpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .b_rpntr_bin_dma330_net_s4_ib_int_async (b_rpntr_bin_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .b_rpntr_gry_dma330_net_s4_ib_int_async (b_rpntr_gry_dma330_net_s4_ib_int_async),    // dma330_net_s4_ib_int_async
  .paddr_hsp2cpu_s5_ib_apb (paddr_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pselx_hsp2cpu_s5_ib_apb (pselx_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .penable_hsp2cpu_s5_ib_apb (penable_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pwrite_hsp2cpu_s5_ib_apb (pwrite_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .prdata_hsp2cpu_s5_ib_apb (prdata_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pwdata_hsp2cpu_s5_ib_apb (pwdata_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pready_hsp2cpu_s5_ib_apb (pready_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pslverr_hsp2cpu_s5_ib_apb (pslverr_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pack_hsp2cpu_s5_ib_apb_int_async (pack_hsp2cpu_s5_ib_apb_int_async),    // hsp2cpu_s5_ib_apb_int_async
  .preq_hsp2cpu_s5_ib_apb_int_async (preq_hsp2cpu_s5_ib_apb_int_async),    // hsp2cpu_s5_ib_apb_int_async
  .pfwdpayld_hsp2cpu_s5_ib_apb_int_async (pfwdpayld_hsp2cpu_s5_ib_apb_int_async),    // hsp2cpu_s5_ib_apb_int_async
  .prevpayld_hsp2cpu_s5_ib_apb_int_async (prevpayld_hsp2cpu_s5_ib_apb_int_async),    // hsp2cpu_s5_ib_apb_int_async
  .aw_data_hsp2cpu_s5_ib_int_async (aw_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .aw_wpntr_gry_hsp2cpu_s5_ib_int_async (aw_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .aw_rpntr_bin_hsp2cpu_s5_ib_int_async (aw_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .aw_rpntr_gry_hsp2cpu_s5_ib_int_async (aw_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .ar_data_hsp2cpu_s5_ib_int_async (ar_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .ar_wpntr_gry_hsp2cpu_s5_ib_int_async (ar_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .ar_rpntr_bin_hsp2cpu_s5_ib_int_async (ar_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .ar_rpntr_gry_hsp2cpu_s5_ib_int_async (ar_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .w_data_hsp2cpu_s5_ib_int_async (w_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .w_wpntr_gry_hsp2cpu_s5_ib_int_async (w_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .w_rpntr_bin_hsp2cpu_s5_ib_int_async (w_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .w_rpntr_gry_hsp2cpu_s5_ib_int_async (w_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .r_data_hsp2cpu_s5_ib_int_async (r_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .r_wpntr_gry_hsp2cpu_s5_ib_int_async (r_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .r_rpntr_bin_hsp2cpu_s5_ib_int_async (r_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .r_rpntr_gry_hsp2cpu_s5_ib_int_async (r_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .b_data_hsp2cpu_s5_ib_int_async (b_data_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .b_wpntr_gry_hsp2cpu_s5_ib_int_async (b_wpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .b_rpntr_bin_hsp2cpu_s5_ib_int_async (b_rpntr_bin_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .b_rpntr_gry_hsp2cpu_s5_ib_int_async (b_rpntr_gry_hsp2cpu_s5_ib_int_async),    // hsp2cpu_s5_ib_int_async
  .paddr_iram_m1_ib_apb (paddr_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pselx_iram_m1_ib_apb (pselx_iram_m1_ib_apb),    // iram_m1_ib_apb
  .penable_iram_m1_ib_apb (penable_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pwrite_iram_m1_ib_apb (pwrite_iram_m1_ib_apb),    // iram_m1_ib_apb
  .prdata_iram_m1_ib_apb (prdata_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pwdata_iram_m1_ib_apb (pwdata_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pready_iram_m1_ib_apb (pready_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pslverr_iram_m1_ib_apb (pslverr_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pack_iram_m1_ib_apb_int_async (pack_iram_m1_ib_apb_int_async),    // iram_m1_ib_apb_int_async
  .preq_iram_m1_ib_apb_int_async (preq_iram_m1_ib_apb_int_async),    // iram_m1_ib_apb_int_async
  .pfwdpayld_iram_m1_ib_apb_int_async (pfwdpayld_iram_m1_ib_apb_int_async),    // iram_m1_ib_apb_int_async
  .prevpayld_iram_m1_ib_apb_int_async (prevpayld_iram_m1_ib_apb_int_async),    // iram_m1_ib_apb_int_async
  .a_data_iram_m1_ib_int_async (a_data_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .a_wpntr_gry_iram_m1_ib_int_async (a_wpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .a_rpntr_bin_iram_m1_ib_int_async (a_rpntr_bin_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .a_rpntr_gry_iram_m1_ib_int_async (a_rpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .w_data_iram_m1_ib_int_async (w_data_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .w_wpntr_gry_iram_m1_ib_int_async (w_wpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .w_rpntr_bin_iram_m1_ib_int_async (w_rpntr_bin_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .w_rpntr_gry_iram_m1_ib_int_async (w_rpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .d_data_iram_m1_ib_int_async (d_data_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .d_wpntr_gry_iram_m1_ib_int_async (d_wpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .d_rpntr_bin_iram_m1_ib_int_async (d_rpntr_bin_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .d_rpntr_gry_iram_m1_ib_int_async (d_rpntr_gry_iram_m1_ib_int_async),    // iram_m1_ib_int_async
  .paddr_irom_m0_ib_apb (paddr_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pselx_irom_m0_ib_apb (pselx_irom_m0_ib_apb),    // irom_m0_ib_apb
  .penable_irom_m0_ib_apb (penable_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pwrite_irom_m0_ib_apb (pwrite_irom_m0_ib_apb),    // irom_m0_ib_apb
  .prdata_irom_m0_ib_apb (prdata_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pwdata_irom_m0_ib_apb (pwdata_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pready_irom_m0_ib_apb (pready_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pslverr_irom_m0_ib_apb (pslverr_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pack_irom_m0_ib_apb_int_async (pack_irom_m0_ib_apb_int_async),    // irom_m0_ib_apb_int_async
  .preq_irom_m0_ib_apb_int_async (preq_irom_m0_ib_apb_int_async),    // irom_m0_ib_apb_int_async
  .pfwdpayld_irom_m0_ib_apb_int_async (pfwdpayld_irom_m0_ib_apb_int_async),    // irom_m0_ib_apb_int_async
  .prevpayld_irom_m0_ib_apb_int_async (prevpayld_irom_m0_ib_apb_int_async),    // irom_m0_ib_apb_int_async
  .a_data_irom_m0_ib_int_async (a_data_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .a_wpntr_gry_irom_m0_ib_int_async (a_wpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .a_rpntr_bin_irom_m0_ib_int_async (a_rpntr_bin_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .a_rpntr_gry_irom_m0_ib_int_async (a_rpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .w_data_irom_m0_ib_int_async (w_data_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .w_wpntr_gry_irom_m0_ib_int_async (w_wpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .w_rpntr_bin_irom_m0_ib_int_async (w_rpntr_bin_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .w_rpntr_gry_irom_m0_ib_int_async (w_rpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .d_data_irom_m0_ib_int_async (d_data_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .d_wpntr_gry_irom_m0_ib_int_async (d_wpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .d_rpntr_bin_irom_m0_ib_int_async (d_rpntr_bin_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .d_rpntr_gry_irom_m0_ib_int_async (d_rpntr_gry_irom_m0_ib_int_async),    // irom_m0_ib_int_async
  .paddr_nfcons_m2_ib_apb (paddr_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pselx_nfcons_m2_ib_apb (pselx_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .penable_nfcons_m2_ib_apb (penable_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pwrite_nfcons_m2_ib_apb (pwrite_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .prdata_nfcons_m2_ib_apb (prdata_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pwdata_nfcons_m2_ib_apb (pwdata_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pready_nfcons_m2_ib_apb (pready_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pslverr_nfcons_m2_ib_apb (pslverr_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pack_nfcons_m2_ib_apb_int_async (pack_nfcons_m2_ib_apb_int_async),    // nfcons_m2_ib_apb_int_async
  .preq_nfcons_m2_ib_apb_int_async (preq_nfcons_m2_ib_apb_int_async),    // nfcons_m2_ib_apb_int_async
  .pfwdpayld_nfcons_m2_ib_apb_int_async (pfwdpayld_nfcons_m2_ib_apb_int_async),    // nfcons_m2_ib_apb_int_async
  .prevpayld_nfcons_m2_ib_apb_int_async (prevpayld_nfcons_m2_ib_apb_int_async),    // nfcons_m2_ib_apb_int_async
  .a_data_nfcons_m2_ib_int_async (a_data_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .a_wpntr_gry_nfcons_m2_ib_int_async (a_wpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .a_rpntr_bin_nfcons_m2_ib_int_async (a_rpntr_bin_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .a_rpntr_gry_nfcons_m2_ib_int_async (a_rpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .w_data_nfcons_m2_ib_int_async (w_data_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .w_wpntr_gry_nfcons_m2_ib_int_async (w_wpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .w_rpntr_bin_nfcons_m2_ib_int_async (w_rpntr_bin_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .w_rpntr_gry_nfcons_m2_ib_int_async (w_rpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .d_data_nfcons_m2_ib_int_async (d_data_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .d_wpntr_gry_nfcons_m2_ib_int_async (d_wpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .d_rpntr_bin_nfcons_m2_ib_int_async (d_rpntr_bin_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .d_rpntr_gry_nfcons_m2_ib_int_async (d_rpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .paddr_regcom_s7_ib_apb (paddr_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pselx_regcom_s7_ib_apb (pselx_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .penable_regcom_s7_ib_apb (penable_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pwrite_regcom_s7_ib_apb (pwrite_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .prdata_regcom_s7_ib_apb (prdata_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pwdata_regcom_s7_ib_apb (pwdata_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pready_regcom_s7_ib_apb (pready_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pslverr_regcom_s7_ib_apb (pslverr_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pack_regcom_s7_ib_apb_int_async (pack_regcom_s7_ib_apb_int_async),    // regcom_s7_ib_apb_int_async
  .preq_regcom_s7_ib_apb_int_async (preq_regcom_s7_ib_apb_int_async),    // regcom_s7_ib_apb_int_async
  .pfwdpayld_regcom_s7_ib_apb_int_async (pfwdpayld_regcom_s7_ib_apb_int_async),    // regcom_s7_ib_apb_int_async
  .prevpayld_regcom_s7_ib_apb_int_async (prevpayld_regcom_s7_ib_apb_int_async),    // regcom_s7_ib_apb_int_async
  .aw_data_regcom_s7_ib_int_async (aw_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .aw_wpntr_gry_regcom_s7_ib_int_async (aw_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .aw_rpntr_bin_regcom_s7_ib_int_async (aw_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .aw_rpntr_gry_regcom_s7_ib_int_async (aw_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .ar_data_regcom_s7_ib_int_async (ar_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .ar_wpntr_gry_regcom_s7_ib_int_async (ar_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .ar_rpntr_bin_regcom_s7_ib_int_async (ar_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .ar_rpntr_gry_regcom_s7_ib_int_async (ar_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .w_data_regcom_s7_ib_int_async (w_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .w_wpntr_gry_regcom_s7_ib_int_async (w_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .w_rpntr_bin_regcom_s7_ib_int_async (w_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .w_rpntr_gry_regcom_s7_ib_int_async (w_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .r_data_regcom_s7_ib_int_async (r_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .r_wpntr_gry_regcom_s7_ib_int_async (r_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .r_rpntr_bin_regcom_s7_ib_int_async (r_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .r_rpntr_gry_regcom_s7_ib_int_async (r_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .b_data_regcom_s7_ib_int_async (b_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .b_wpntr_gry_regcom_s7_ib_int_async (b_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .b_rpntr_bin_regcom_s7_ib_int_async (b_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .b_rpntr_gry_regcom_s7_ib_int_async (b_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .paddr_sfmc_m8_ib_apb (paddr_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pselx_sfmc_m8_ib_apb (pselx_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .penable_sfmc_m8_ib_apb (penable_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pwrite_sfmc_m8_ib_apb (pwrite_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .prdata_sfmc_m8_ib_apb (prdata_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pwdata_sfmc_m8_ib_apb (pwdata_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pready_sfmc_m8_ib_apb (pready_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pslverr_sfmc_m8_ib_apb (pslverr_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pack_sfmc_m8_ib_apb_int_async (pack_sfmc_m8_ib_apb_int_async),    // sfmc_m8_ib_apb_int_async
  .preq_sfmc_m8_ib_apb_int_async (preq_sfmc_m8_ib_apb_int_async),    // sfmc_m8_ib_apb_int_async
  .pfwdpayld_sfmc_m8_ib_apb_int_async (pfwdpayld_sfmc_m8_ib_apb_int_async),    // sfmc_m8_ib_apb_int_async
  .prevpayld_sfmc_m8_ib_apb_int_async (prevpayld_sfmc_m8_ib_apb_int_async),    // sfmc_m8_ib_apb_int_async
  .a_data_sfmc_m8_ib_int_async (a_data_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .a_wpntr_gry_sfmc_m8_ib_int_async (a_wpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .a_rpntr_bin_sfmc_m8_ib_int_async (a_rpntr_bin_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .a_rpntr_gry_sfmc_m8_ib_int_async (a_rpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .w_data_sfmc_m8_ib_int_async (w_data_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .w_wpntr_gry_sfmc_m8_ib_int_async (w_wpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .w_rpntr_bin_sfmc_m8_ib_int_async (w_rpntr_bin_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .w_rpntr_gry_sfmc_m8_ib_int_async (w_rpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .d_data_sfmc_m8_ib_int_async (d_data_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .d_wpntr_gry_sfmc_m8_ib_int_async (d_wpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .d_rpntr_bin_sfmc_m8_ib_int_async (d_rpntr_bin_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .d_rpntr_gry_sfmc_m8_ib_int_async (d_rpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .paddr_ssram_m5_ib_apb (paddr_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pselx_ssram_m5_ib_apb (pselx_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .penable_ssram_m5_ib_apb (penable_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pwrite_ssram_m5_ib_apb (pwrite_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .prdata_ssram_m5_ib_apb (prdata_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pwdata_ssram_m5_ib_apb (pwdata_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pready_ssram_m5_ib_apb (pready_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pslverr_ssram_m5_ib_apb (pslverr_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pack_ssram_m5_ib_apb_int (pack_ssram_m5_ib_apb_int),    // ssram_m5_ib_apb_int
  .preq_ssram_m5_ib_apb_int (preq_ssram_m5_ib_apb_int),    // ssram_m5_ib_apb_int
  .pfwdpayld_ssram_m5_ib_apb_int (pfwdpayld_ssram_m5_ib_apb_int),    // ssram_m5_ib_apb_int
  .prevpayld_ssram_m5_ib_apb_int (prevpayld_ssram_m5_ib_apb_int),    // ssram_m5_ib_apb_int
  .a_data_ssram_m5_ib_int (a_data_ssram_m5_ib_int),    // ssram_m5_ib_int
  .a_wpntr_gry_ssram_m5_ib_int (a_wpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .a_rpntr_bin_ssram_m5_ib_int (a_rpntr_bin_ssram_m5_ib_int),    // ssram_m5_ib_int
  .a_rpntr_gry_ssram_m5_ib_int (a_rpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .w_data_ssram_m5_ib_int (w_data_ssram_m5_ib_int),    // ssram_m5_ib_int
  .w_wpntr_gry_ssram_m5_ib_int (w_wpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .w_rpntr_bin_ssram_m5_ib_int (w_rpntr_bin_ssram_m5_ib_int),    // ssram_m5_ib_int
  .w_rpntr_gry_ssram_m5_ib_int (w_rpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .d_data_ssram_m5_ib_int (d_data_ssram_m5_ib_int),    // ssram_m5_ib_int
  .d_wpntr_gry_ssram_m5_ib_int (d_wpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .d_rpntr_bin_ssram_m5_ib_int (d_rpntr_bin_ssram_m5_ib_int),    // ssram_m5_ib_int
  .d_rpntr_gry_ssram_m5_ib_int (d_rpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .mainclk              (mainclk),    // sss_s6_ib_apb
  .mainresetn           (mainresetn),    // sss_s6_ib_apb
  .paddr_sss_s6_ib_apb  (paddr_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pselx_sss_s6_ib_apb  (pselx_sss_s6_ib_apb),    // sss_s6_ib_apb
  .penable_sss_s6_ib_apb (penable_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pwrite_sss_s6_ib_apb (pwrite_sss_s6_ib_apb),    // sss_s6_ib_apb
  .prdata_sss_s6_ib_apb (prdata_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pwdata_sss_s6_ib_apb (pwdata_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pready_sss_s6_ib_apb (pready_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pslverr_sss_s6_ib_apb (pslverr_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pack_sss_s6_ib_apb_int_async (pack_sss_s6_ib_apb_int_async),    // sss_s6_ib_apb_int_async
  .preq_sss_s6_ib_apb_int_async (preq_sss_s6_ib_apb_int_async),    // sss_s6_ib_apb_int_async
  .pfwdpayld_sss_s6_ib_apb_int_async (pfwdpayld_sss_s6_ib_apb_int_async),    // sss_s6_ib_apb_int_async
  .prevpayld_sss_s6_ib_apb_int_async (prevpayld_sss_s6_ib_apb_int_async),    // sss_s6_ib_apb_int_async
  .aw_data_sss_s6_ib_int_async (aw_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .aw_wpntr_gry_sss_s6_ib_int_async (aw_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .aw_rpntr_bin_sss_s6_ib_int_async (aw_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .aw_rpntr_gry_sss_s6_ib_int_async (aw_rpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .ar_data_sss_s6_ib_int_async (ar_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .ar_wpntr_gry_sss_s6_ib_int_async (ar_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .ar_rpntr_bin_sss_s6_ib_int_async (ar_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .ar_rpntr_gry_sss_s6_ib_int_async (ar_rpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .w_data_sss_s6_ib_int_async (w_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .w_wpntr_gry_sss_s6_ib_int_async (w_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .w_rpntr_bin_sss_s6_ib_int_async (w_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .w_rpntr_gry_sss_s6_ib_int_async (w_rpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .r_data_sss_s6_ib_int_async (r_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .r_wpntr_gry_sss_s6_ib_int_async (r_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .r_rpntr_bin_sss_s6_ib_int_async (r_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .r_rpntr_gry_sss_s6_ib_int_async (r_rpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .b_data_sss_s6_ib_int_async (b_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .b_wpntr_gry_sss_s6_ib_int_async (b_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .b_rpntr_bin_sss_s6_ib_int_async (b_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .b_rpntr_gry_sss_s6_ib_int_async (b_rpntr_gry_sss_s6_ib_int_async)    // sss_s6_ib_int_async
);


nic400_cd_nfcons_wn7_cpu_r0p18     u_cd_nfcons (
  .nfconsclk            (nfconsclk),    // nfcons_m2
  .nfconsresetn         (nfconsresetn),    // nfcons_m2
  .haddr_nfcons_m2      (haddr_nfcons_m2),    // nfcons_m2
  .hburst_nfcons_m2     (hburst_nfcons_m2),    // nfcons_m2
  .hprot_nfcons_m2      (hprot_nfcons_m2),    // nfcons_m2
  .hsize_nfcons_m2      (hsize_nfcons_m2),    // nfcons_m2
  .htrans_nfcons_m2     (htrans_nfcons_m2),    // nfcons_m2
  .hwdata_nfcons_m2     (hwdata_nfcons_m2),    // nfcons_m2
  .hwrite_nfcons_m2     (hwrite_nfcons_m2),    // nfcons_m2
  .hrdata_nfcons_m2     (hrdata_nfcons_m2),    // nfcons_m2
  .hreadyout_nfcons_m2  (hreadyout_nfcons_m2),    // nfcons_m2
  .hresp_nfcons_m2      (hresp_nfcons_m2),    // nfcons_m2
  .hselx_nfcons_m2      (hselx_nfcons_m2),    // nfcons_m2
  .hready_nfcons_m2     (hready_nfcons_m2),    // nfcons_m2
  .pack_nfcons_m2_ib_apb_int_async (pack_nfcons_m2_ib_apb_int_async),    // nfcons_m2_ib_apb_int_async
  .preq_nfcons_m2_ib_apb_int_async (preq_nfcons_m2_ib_apb_int_async),    // nfcons_m2_ib_apb_int_async
  .pfwdpayld_nfcons_m2_ib_apb_int_async (pfwdpayld_nfcons_m2_ib_apb_int_async),    // nfcons_m2_ib_apb_int_async
  .prevpayld_nfcons_m2_ib_apb_int_async (prevpayld_nfcons_m2_ib_apb_int_async),    // nfcons_m2_ib_apb_int_async
  .a_data_nfcons_m2_ib_int_async (a_data_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .a_wpntr_gry_nfcons_m2_ib_int_async (a_wpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .a_rpntr_bin_nfcons_m2_ib_int_async (a_rpntr_bin_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .a_rpntr_gry_nfcons_m2_ib_int_async (a_rpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .w_data_nfcons_m2_ib_int_async (w_data_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .w_wpntr_gry_nfcons_m2_ib_int_async (w_wpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .w_rpntr_bin_nfcons_m2_ib_int_async (w_rpntr_bin_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .w_rpntr_gry_nfcons_m2_ib_int_async (w_rpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .d_data_nfcons_m2_ib_int_async (d_data_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .d_wpntr_gry_nfcons_m2_ib_int_async (d_wpntr_gry_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .d_rpntr_bin_nfcons_m2_ib_int_async (d_rpntr_bin_nfcons_m2_ib_int_async),    // nfcons_m2_ib_int_async
  .d_rpntr_gry_nfcons_m2_ib_int_async (d_rpntr_gry_nfcons_m2_ib_int_async)    // nfcons_m2_ib_int_async
);


nic400_cd_regcom_wn7_cpu_r0p18     u_cd_regcom (
  .regcomclk            (regcomclk),    // regcom_s7
  .regcomresetn         (regcomresetn),    // regcom_s7
  .awid_regcom_s7       (awid_regcom_s7),    // regcom_s7
  .awaddr_regcom_s7     (awaddr_regcom_s7),    // regcom_s7
  .awlen_regcom_s7      (awlen_regcom_s7),    // regcom_s7
  .awsize_regcom_s7     (awsize_regcom_s7),    // regcom_s7
  .awburst_regcom_s7    (awburst_regcom_s7),    // regcom_s7
  .awlock_regcom_s7     (awlock_regcom_s7),    // regcom_s7
  .awcache_regcom_s7    (awcache_regcom_s7),    // regcom_s7
  .awprot_regcom_s7     (awprot_regcom_s7),    // regcom_s7
  .awvalid_regcom_s7    (awvalid_regcom_s7),    // regcom_s7
  .awready_regcom_s7    (awready_regcom_s7),    // regcom_s7
  .wdata_regcom_s7      (wdata_regcom_s7),    // regcom_s7
  .wstrb_regcom_s7      (wstrb_regcom_s7),    // regcom_s7
  .wlast_regcom_s7      (wlast_regcom_s7),    // regcom_s7
  .wvalid_regcom_s7     (wvalid_regcom_s7),    // regcom_s7
  .wready_regcom_s7     (wready_regcom_s7),    // regcom_s7
  .bid_regcom_s7        (bid_regcom_s7),    // regcom_s7
  .bresp_regcom_s7      (bresp_regcom_s7),    // regcom_s7
  .bvalid_regcom_s7     (bvalid_regcom_s7),    // regcom_s7
  .bready_regcom_s7     (bready_regcom_s7),    // regcom_s7
  .arid_regcom_s7       (arid_regcom_s7),    // regcom_s7
  .araddr_regcom_s7     (araddr_regcom_s7),    // regcom_s7
  .arlen_regcom_s7      (arlen_regcom_s7),    // regcom_s7
  .arsize_regcom_s7     (arsize_regcom_s7),    // regcom_s7
  .arburst_regcom_s7    (arburst_regcom_s7),    // regcom_s7
  .arlock_regcom_s7     (arlock_regcom_s7),    // regcom_s7
  .arcache_regcom_s7    (arcache_regcom_s7),    // regcom_s7
  .arprot_regcom_s7     (arprot_regcom_s7),    // regcom_s7
  .arvalid_regcom_s7    (arvalid_regcom_s7),    // regcom_s7
  .arready_regcom_s7    (arready_regcom_s7),    // regcom_s7
  .rid_regcom_s7        (rid_regcom_s7),    // regcom_s7
  .rdata_regcom_s7      (rdata_regcom_s7),    // regcom_s7
  .rresp_regcom_s7      (rresp_regcom_s7),    // regcom_s7
  .rlast_regcom_s7      (rlast_regcom_s7),    // regcom_s7
  .rvalid_regcom_s7     (rvalid_regcom_s7),    // regcom_s7
  .rready_regcom_s7     (rready_regcom_s7),    // regcom_s7
  .awuser_regcom_s7     (awuser_regcom_s7),    // regcom_s7
  .aruser_regcom_s7     (aruser_regcom_s7),    // regcom_s7
  .pack_regcom_s7_ib_apb_int_async (pack_regcom_s7_ib_apb_int_async),    // regcom_s7_ib_apb_int_async
  .preq_regcom_s7_ib_apb_int_async (preq_regcom_s7_ib_apb_int_async),    // regcom_s7_ib_apb_int_async
  .pfwdpayld_regcom_s7_ib_apb_int_async (pfwdpayld_regcom_s7_ib_apb_int_async),    // regcom_s7_ib_apb_int_async
  .prevpayld_regcom_s7_ib_apb_int_async (prevpayld_regcom_s7_ib_apb_int_async),    // regcom_s7_ib_apb_int_async
  .aw_data_regcom_s7_ib_int_async (aw_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .aw_wpntr_gry_regcom_s7_ib_int_async (aw_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .aw_rpntr_bin_regcom_s7_ib_int_async (aw_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .aw_rpntr_gry_regcom_s7_ib_int_async (aw_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .ar_data_regcom_s7_ib_int_async (ar_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .ar_wpntr_gry_regcom_s7_ib_int_async (ar_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .ar_rpntr_bin_regcom_s7_ib_int_async (ar_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .ar_rpntr_gry_regcom_s7_ib_int_async (ar_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .w_data_regcom_s7_ib_int_async (w_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .w_wpntr_gry_regcom_s7_ib_int_async (w_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .w_rpntr_bin_regcom_s7_ib_int_async (w_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .w_rpntr_gry_regcom_s7_ib_int_async (w_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .r_data_regcom_s7_ib_int_async (r_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .r_wpntr_gry_regcom_s7_ib_int_async (r_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .r_rpntr_bin_regcom_s7_ib_int_async (r_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .r_rpntr_gry_regcom_s7_ib_int_async (r_rpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .b_data_regcom_s7_ib_int_async (b_data_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .b_wpntr_gry_regcom_s7_ib_int_async (b_wpntr_gry_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .b_rpntr_bin_regcom_s7_ib_int_async (b_rpntr_bin_regcom_s7_ib_int_async),    // regcom_s7_ib_int_async
  .b_rpntr_gry_regcom_s7_ib_int_async (b_rpntr_gry_regcom_s7_ib_int_async)    // regcom_s7_ib_int_async
);


nic400_cd_sfmc_wn7_cpu_r0p18     u_cd_sfmc (
  .sfmcclk              (sfmcclk),    // sfmc_m8
  .sfmcresetn           (sfmcresetn),    // sfmc_m8
  .haddr_sfmc_m8        (haddr_sfmc_m8),    // sfmc_m8
  .hburst_sfmc_m8       (hburst_sfmc_m8),    // sfmc_m8
  .hprot_sfmc_m8        (hprot_sfmc_m8),    // sfmc_m8
  .hsize_sfmc_m8        (hsize_sfmc_m8),    // sfmc_m8
  .htrans_sfmc_m8       (htrans_sfmc_m8),    // sfmc_m8
  .hwdata_sfmc_m8       (hwdata_sfmc_m8),    // sfmc_m8
  .hwrite_sfmc_m8       (hwrite_sfmc_m8),    // sfmc_m8
  .hrdata_sfmc_m8       (hrdata_sfmc_m8),    // sfmc_m8
  .hreadyout_sfmc_m8    (hreadyout_sfmc_m8),    // sfmc_m8
  .hresp_sfmc_m8        (hresp_sfmc_m8),    // sfmc_m8
  .hselx_sfmc_m8        (hselx_sfmc_m8),    // sfmc_m8
  .hready_sfmc_m8       (hready_sfmc_m8),    // sfmc_m8
  .pack_sfmc_m8_ib_apb_int_async (pack_sfmc_m8_ib_apb_int_async),    // sfmc_m8_ib_apb_int_async
  .preq_sfmc_m8_ib_apb_int_async (preq_sfmc_m8_ib_apb_int_async),    // sfmc_m8_ib_apb_int_async
  .pfwdpayld_sfmc_m8_ib_apb_int_async (pfwdpayld_sfmc_m8_ib_apb_int_async),    // sfmc_m8_ib_apb_int_async
  .prevpayld_sfmc_m8_ib_apb_int_async (prevpayld_sfmc_m8_ib_apb_int_async),    // sfmc_m8_ib_apb_int_async
  .a_data_sfmc_m8_ib_int_async (a_data_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .a_wpntr_gry_sfmc_m8_ib_int_async (a_wpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .a_rpntr_bin_sfmc_m8_ib_int_async (a_rpntr_bin_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .a_rpntr_gry_sfmc_m8_ib_int_async (a_rpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .w_data_sfmc_m8_ib_int_async (w_data_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .w_wpntr_gry_sfmc_m8_ib_int_async (w_wpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .w_rpntr_bin_sfmc_m8_ib_int_async (w_rpntr_bin_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .w_rpntr_gry_sfmc_m8_ib_int_async (w_rpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .d_data_sfmc_m8_ib_int_async (d_data_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .d_wpntr_gry_sfmc_m8_ib_int_async (d_wpntr_gry_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .d_rpntr_bin_sfmc_m8_ib_int_async (d_rpntr_bin_sfmc_m8_ib_int_async),    // sfmc_m8_ib_int_async
  .d_rpntr_gry_sfmc_m8_ib_int_async (d_rpntr_gry_sfmc_m8_ib_int_async)    // sfmc_m8_ib_int_async
);


nic400_cd_ssram_wn7_cpu_r0p18     u_cd_ssram (
  .ssramclk             (ssramclk),    // ssram_m5
  .ssramresetn          (ssramresetn),    // ssram_m5
  .haddr_ssram_m5       (haddr_ssram_m5),    // ssram_m5
  .hburst_ssram_m5      (hburst_ssram_m5),    // ssram_m5
  .hprot_ssram_m5       (hprot_ssram_m5),    // ssram_m5
  .hsize_ssram_m5       (hsize_ssram_m5),    // ssram_m5
  .htrans_ssram_m5      (htrans_ssram_m5),    // ssram_m5
  .hwdata_ssram_m5      (hwdata_ssram_m5),    // ssram_m5
  .hwrite_ssram_m5      (hwrite_ssram_m5),    // ssram_m5
  .hrdata_ssram_m5      (hrdata_ssram_m5),    // ssram_m5
  .hreadyout_ssram_m5   (hreadyout_ssram_m5),    // ssram_m5
  .hresp_ssram_m5       (hresp_ssram_m5),    // ssram_m5
  .hselx_ssram_m5       (hselx_ssram_m5),    // ssram_m5
  .hready_ssram_m5      (hready_ssram_m5),    // ssram_m5
  .pack_ssram_m5_ib_apb_int (pack_ssram_m5_ib_apb_int),    // ssram_m5_ib_apb_int
  .preq_ssram_m5_ib_apb_int (preq_ssram_m5_ib_apb_int),    // ssram_m5_ib_apb_int
  .pfwdpayld_ssram_m5_ib_apb_int (pfwdpayld_ssram_m5_ib_apb_int),    // ssram_m5_ib_apb_int
  .prevpayld_ssram_m5_ib_apb_int (prevpayld_ssram_m5_ib_apb_int),    // ssram_m5_ib_apb_int
  .a_data_ssram_m5_ib_int (a_data_ssram_m5_ib_int),    // ssram_m5_ib_int
  .a_wpntr_gry_ssram_m5_ib_int (a_wpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .a_rpntr_bin_ssram_m5_ib_int (a_rpntr_bin_ssram_m5_ib_int),    // ssram_m5_ib_int
  .a_rpntr_gry_ssram_m5_ib_int (a_rpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .w_data_ssram_m5_ib_int (w_data_ssram_m5_ib_int),    // ssram_m5_ib_int
  .w_wpntr_gry_ssram_m5_ib_int (w_wpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .w_rpntr_bin_ssram_m5_ib_int (w_rpntr_bin_ssram_m5_ib_int),    // ssram_m5_ib_int
  .w_rpntr_gry_ssram_m5_ib_int (w_rpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .d_data_ssram_m5_ib_int (d_data_ssram_m5_ib_int),    // ssram_m5_ib_int
  .d_wpntr_gry_ssram_m5_ib_int (d_wpntr_gry_ssram_m5_ib_int),    // ssram_m5_ib_int
  .d_rpntr_bin_ssram_m5_ib_int (d_rpntr_bin_ssram_m5_ib_int),    // ssram_m5_ib_int
  .d_rpntr_gry_ssram_m5_ib_int (d_rpntr_gry_ssram_m5_ib_int)    // ssram_m5_ib_int
);


nic400_cd_sss_wn7_cpu_r0p18     u_cd_sss (
  .sssclk               (sssclk),    // sss_s6
  .sssresetn            (sssresetn),    // sss_s6
  .awid_sss_s6          (awid_sss_s6),    // sss_s6
  .awaddr_sss_s6        (awaddr_sss_s6),    // sss_s6
  .awlen_sss_s6         (awlen_sss_s6),    // sss_s6
  .awsize_sss_s6        (awsize_sss_s6),    // sss_s6
  .awburst_sss_s6       (awburst_sss_s6),    // sss_s6
  .awlock_sss_s6        (awlock_sss_s6),    // sss_s6
  .awcache_sss_s6       (awcache_sss_s6),    // sss_s6
  .awprot_sss_s6        (awprot_sss_s6),    // sss_s6
  .awvalid_sss_s6       (awvalid_sss_s6),    // sss_s6
  .awready_sss_s6       (awready_sss_s6),    // sss_s6
  .wid_sss_s6           (wid_sss_s6),    // sss_s6
  .wdata_sss_s6         (wdata_sss_s6),    // sss_s6
  .wstrb_sss_s6         (wstrb_sss_s6),    // sss_s6
  .wlast_sss_s6         (wlast_sss_s6),    // sss_s6
  .wvalid_sss_s6        (wvalid_sss_s6),    // sss_s6
  .wready_sss_s6        (wready_sss_s6),    // sss_s6
  .bid_sss_s6           (bid_sss_s6),    // sss_s6
  .bresp_sss_s6         (bresp_sss_s6),    // sss_s6
  .bvalid_sss_s6        (bvalid_sss_s6),    // sss_s6
  .bready_sss_s6        (bready_sss_s6),    // sss_s6
  .arid_sss_s6          (arid_sss_s6),    // sss_s6
  .araddr_sss_s6        (araddr_sss_s6),    // sss_s6
  .arlen_sss_s6         (arlen_sss_s6),    // sss_s6
  .arsize_sss_s6        (arsize_sss_s6),    // sss_s6
  .arburst_sss_s6       (arburst_sss_s6),    // sss_s6
  .arlock_sss_s6        (arlock_sss_s6),    // sss_s6
  .arcache_sss_s6       (arcache_sss_s6),    // sss_s6
  .arprot_sss_s6        (arprot_sss_s6),    // sss_s6
  .arvalid_sss_s6       (arvalid_sss_s6),    // sss_s6
  .arready_sss_s6       (arready_sss_s6),    // sss_s6
  .rid_sss_s6           (rid_sss_s6),    // sss_s6
  .rdata_sss_s6         (rdata_sss_s6),    // sss_s6
  .rresp_sss_s6         (rresp_sss_s6),    // sss_s6
  .rlast_sss_s6         (rlast_sss_s6),    // sss_s6
  .rvalid_sss_s6        (rvalid_sss_s6),    // sss_s6
  .rready_sss_s6        (rready_sss_s6),    // sss_s6
  .awuser_sss_s6        (awuser_sss_s6),    // sss_s6
  .aruser_sss_s6        (aruser_sss_s6),    // sss_s6
  .pack_sss_s6_ib_apb_int_async (pack_sss_s6_ib_apb_int_async),    // sss_s6_ib_apb_int_async
  .preq_sss_s6_ib_apb_int_async (preq_sss_s6_ib_apb_int_async),    // sss_s6_ib_apb_int_async
  .pfwdpayld_sss_s6_ib_apb_int_async (pfwdpayld_sss_s6_ib_apb_int_async),    // sss_s6_ib_apb_int_async
  .prevpayld_sss_s6_ib_apb_int_async (prevpayld_sss_s6_ib_apb_int_async),    // sss_s6_ib_apb_int_async
  .aw_data_sss_s6_ib_int_async (aw_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .aw_wpntr_gry_sss_s6_ib_int_async (aw_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .aw_rpntr_bin_sss_s6_ib_int_async (aw_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .aw_rpntr_gry_sss_s6_ib_int_async (aw_rpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .ar_data_sss_s6_ib_int_async (ar_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .ar_wpntr_gry_sss_s6_ib_int_async (ar_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .ar_rpntr_bin_sss_s6_ib_int_async (ar_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .ar_rpntr_gry_sss_s6_ib_int_async (ar_rpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .w_data_sss_s6_ib_int_async (w_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .w_wpntr_gry_sss_s6_ib_int_async (w_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .w_rpntr_bin_sss_s6_ib_int_async (w_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .w_rpntr_gry_sss_s6_ib_int_async (w_rpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .r_data_sss_s6_ib_int_async (r_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .r_wpntr_gry_sss_s6_ib_int_async (r_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .r_rpntr_bin_sss_s6_ib_int_async (r_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .r_rpntr_gry_sss_s6_ib_int_async (r_rpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .b_data_sss_s6_ib_int_async (b_data_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .b_wpntr_gry_sss_s6_ib_int_async (b_wpntr_gry_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .b_rpntr_bin_sss_s6_ib_int_async (b_rpntr_bin_sss_s6_ib_int_async),    // sss_s6_ib_int_async
  .b_rpntr_gry_sss_s6_ib_int_async (b_rpntr_gry_sss_s6_ib_int_async)    // sss_s6_ib_int_async
);


nic400_cd_main_r_wn7_cpu_r0p18     u_r_cd_main (
  .paddr_cad7_s0_ib_apb (paddr_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pselx_cad7_s0_ib_apb (pselx_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .penable_cad7_s0_ib_apb (penable_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pwrite_cad7_s0_ib_apb (pwrite_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .prdata_cad7_s0_ib_apb (prdata_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pwdata_cad7_s0_ib_apb (pwdata_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pready_cad7_s0_ib_apb (pready_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .pslverr_cad7_s0_ib_apb (pslverr_cad7_s0_ib_apb),    // cad7_s0_ib_apb
  .paddr_cpu2dsp_m6_ib_apb (paddr_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pselx_cpu2dsp_m6_ib_apb (pselx_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .penable_cpu2dsp_m6_ib_apb (penable_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pwrite_cpu2dsp_m6_ib_apb (pwrite_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .prdata_cpu2dsp_m6_ib_apb (prdata_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pwdata_cpu2dsp_m6_ib_apb (pwdata_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pready_cpu2dsp_m6_ib_apb (pready_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .pslverr_cpu2dsp_m6_ib_apb (pslverr_cpu2dsp_m6_ib_apb),    // cpu2dsp_m6_ib_apb
  .paddr_cpu2main_m4_ib_apb (paddr_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pselx_cpu2main_m4_ib_apb (pselx_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .penable_cpu2main_m4_ib_apb (penable_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pwrite_cpu2main_m4_ib_apb (pwrite_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .prdata_cpu2main_m4_ib_apb (prdata_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pwdata_cpu2main_m4_ib_apb (pwdata_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pready_cpu2main_m4_ib_apb (pready_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .pslverr_cpu2main_m4_ib_apb (pslverr_cpu2main_m4_ib_apb),    // cpu2main_m4_ib_apb
  .paddr_cpu2peri_m3_ib_apb (paddr_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pselx_cpu2peri_m3_ib_apb (pselx_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .penable_cpu2peri_m3_ib_apb (penable_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pwrite_cpu2peri_m3_ib_apb (pwrite_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .prdata_cpu2peri_m3_ib_apb (prdata_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pwdata_cpu2peri_m3_ib_apb (pwdata_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pready_cpu2peri_m3_ib_apb (pready_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .pslverr_cpu2peri_m3_ib_apb (pslverr_cpu2peri_m3_ib_apb),    // cpu2peri_m3_ib_apb
  .a_data_cpu_gpv_ib1_int (a_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_valid_cpu_gpv_ib1_int (a_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_ready_cpu_gpv_ib1_int (a_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_data_cpu_gpv_ib1_int (w_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_valid_cpu_gpv_ib1_int (w_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_ready_cpu_gpv_ib1_int (w_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_data_cpu_gpv_ib1_int (d_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_valid_cpu_gpv_ib1_int (d_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_ready_cpu_gpv_ib1_int (d_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .paddr_cssys_etr_s3_ib_apb (paddr_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pselx_cssys_etr_s3_ib_apb (pselx_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .penable_cssys_etr_s3_ib_apb (penable_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pwrite_cssys_etr_s3_ib_apb (pwrite_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .prdata_cssys_etr_s3_ib_apb (prdata_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pwdata_cssys_etr_s3_ib_apb (pwdata_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pready_cssys_etr_s3_ib_apb (pready_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .pslverr_cssys_etr_s3_ib_apb (pslverr_cssys_etr_s3_ib_apb),    // cssys_etr_s3_ib_apb
  .paddr_cssys_s2_ib_apb (paddr_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pselx_cssys_s2_ib_apb (pselx_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .penable_cssys_s2_ib_apb (penable_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pwrite_cssys_s2_ib_apb (pwrite_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .prdata_cssys_s2_ib_apb (prdata_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pwdata_cssys_s2_ib_apb (pwdata_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pready_cssys_s2_ib_apb (pready_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .pslverr_cssys_s2_ib_apb (pslverr_cssys_s2_ib_apb),    // cssys_s2_ib_apb
  .paddr_dma330_isp_s9_ib_apb (paddr_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pselx_dma330_isp_s9_ib_apb (pselx_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .penable_dma330_isp_s9_ib_apb (penable_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pwrite_dma330_isp_s9_ib_apb (pwrite_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .prdata_dma330_isp_s9_ib_apb (prdata_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pwdata_dma330_isp_s9_ib_apb (pwdata_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pready_dma330_isp_s9_ib_apb (pready_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .pslverr_dma330_isp_s9_ib_apb (pslverr_dma330_isp_s9_ib_apb),    // dma330_isp_s9_ib_apb
  .paddr_dma330_net_s4_ib_apb (paddr_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pselx_dma330_net_s4_ib_apb (pselx_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .penable_dma330_net_s4_ib_apb (penable_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pwrite_dma330_net_s4_ib_apb (pwrite_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .prdata_dma330_net_s4_ib_apb (prdata_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pwdata_dma330_net_s4_ib_apb (pwdata_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pready_dma330_net_s4_ib_apb (pready_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .pslverr_dma330_net_s4_ib_apb (pslverr_dma330_net_s4_ib_apb),    // dma330_net_s4_ib_apb
  .paddr_hsp2cpu_s5_ib_apb (paddr_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pselx_hsp2cpu_s5_ib_apb (pselx_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .penable_hsp2cpu_s5_ib_apb (penable_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pwrite_hsp2cpu_s5_ib_apb (pwrite_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .prdata_hsp2cpu_s5_ib_apb (prdata_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pwdata_hsp2cpu_s5_ib_apb (pwdata_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pready_hsp2cpu_s5_ib_apb (pready_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .pslverr_hsp2cpu_s5_ib_apb (pslverr_hsp2cpu_s5_ib_apb),    // hsp2cpu_s5_ib_apb
  .paddr_iram_m1_ib_apb (paddr_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pselx_iram_m1_ib_apb (pselx_iram_m1_ib_apb),    // iram_m1_ib_apb
  .penable_iram_m1_ib_apb (penable_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pwrite_iram_m1_ib_apb (pwrite_iram_m1_ib_apb),    // iram_m1_ib_apb
  .prdata_iram_m1_ib_apb (prdata_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pwdata_iram_m1_ib_apb (pwdata_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pready_iram_m1_ib_apb (pready_iram_m1_ib_apb),    // iram_m1_ib_apb
  .pslverr_iram_m1_ib_apb (pslverr_iram_m1_ib_apb),    // iram_m1_ib_apb
  .paddr_irom_m0_ib_apb (paddr_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pselx_irom_m0_ib_apb (pselx_irom_m0_ib_apb),    // irom_m0_ib_apb
  .penable_irom_m0_ib_apb (penable_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pwrite_irom_m0_ib_apb (pwrite_irom_m0_ib_apb),    // irom_m0_ib_apb
  .prdata_irom_m0_ib_apb (prdata_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pwdata_irom_m0_ib_apb (pwdata_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pready_irom_m0_ib_apb (pready_irom_m0_ib_apb),    // irom_m0_ib_apb
  .pslverr_irom_m0_ib_apb (pslverr_irom_m0_ib_apb),    // irom_m0_ib_apb
  .rsb_data_main_ml_m   (rsb_data_main_ml_m),    // main_ml_m
  .rsb_wptr_main_ml_m   (rsb_wptr_main_ml_m),    // main_ml_m
  .rsb_rptr_main_ml_m   (rsb_rptr_main_ml_m),    // main_ml_m
  .rsb_bin_rptr_main_ml_m (rsb_bin_rptr_main_ml_m),    // main_ml_m
  .rsb_data_main_ml_s   (rsb_data_main_ml_s),    // main_ml_s
  .rsb_wptr_main_ml_s   (rsb_wptr_main_ml_s),    // main_ml_s
  .rsb_rptr_main_ml_s   (rsb_rptr_main_ml_s),    // main_ml_s
  .rsb_bin_rptr_main_ml_s (rsb_bin_rptr_main_ml_s),    // main_ml_s
  .rsb_data_main_sl_m   (rsb_data_main_sl_m),    // main_sl_m
  .rsb_wptr_main_sl_m   (rsb_wptr_main_sl_m),    // main_sl_m
  .rsb_rptr_main_sl_m   (rsb_rptr_main_sl_m),    // main_sl_m
  .rsb_bin_rptr_main_sl_m (rsb_bin_rptr_main_sl_m),    // main_sl_m
  .rsb_data_main_sl_s   (rsb_data_main_sl_s),    // main_sl_s
  .rsb_wptr_main_sl_s   (rsb_wptr_main_sl_s),    // main_sl_s
  .rsb_rptr_main_sl_s   (rsb_rptr_main_sl_s),    // main_sl_s
  .rsb_bin_rptr_main_sl_s (rsb_bin_rptr_main_sl_s),    // main_sl_s
  .paddr_nfcons_m2_ib_apb (paddr_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pselx_nfcons_m2_ib_apb (pselx_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .penable_nfcons_m2_ib_apb (penable_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pwrite_nfcons_m2_ib_apb (pwrite_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .prdata_nfcons_m2_ib_apb (prdata_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pwdata_nfcons_m2_ib_apb (pwdata_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pready_nfcons_m2_ib_apb (pready_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .pslverr_nfcons_m2_ib_apb (pslverr_nfcons_m2_ib_apb),    // nfcons_m2_ib_apb
  .paddr_regcom_s7_ib_apb (paddr_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pselx_regcom_s7_ib_apb (pselx_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .penable_regcom_s7_ib_apb (penable_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pwrite_regcom_s7_ib_apb (pwrite_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .prdata_regcom_s7_ib_apb (prdata_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pwdata_regcom_s7_ib_apb (pwdata_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pready_regcom_s7_ib_apb (pready_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .pslverr_regcom_s7_ib_apb (pslverr_regcom_s7_ib_apb),    // regcom_s7_ib_apb
  .paddr_sfmc_m8_ib_apb (paddr_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pselx_sfmc_m8_ib_apb (pselx_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .penable_sfmc_m8_ib_apb (penable_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pwrite_sfmc_m8_ib_apb (pwrite_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .prdata_sfmc_m8_ib_apb (prdata_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pwdata_sfmc_m8_ib_apb (pwdata_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pready_sfmc_m8_ib_apb (pready_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .pslverr_sfmc_m8_ib_apb (pslverr_sfmc_m8_ib_apb),    // sfmc_m8_ib_apb
  .paddr_ssram_m5_ib_apb (paddr_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pselx_ssram_m5_ib_apb (pselx_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .penable_ssram_m5_ib_apb (penable_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pwrite_ssram_m5_ib_apb (pwrite_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .prdata_ssram_m5_ib_apb (prdata_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pwdata_ssram_m5_ib_apb (pwdata_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pready_ssram_m5_ib_apb (pready_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .pslverr_ssram_m5_ib_apb (pslverr_ssram_m5_ib_apb),    // ssram_m5_ib_apb
  .mainclk_r            (mainclk_r),    // sss_s6_ib_apb
  .mainresetn_r         (mainresetn_r),    // sss_s6_ib_apb
  .paddr_sss_s6_ib_apb  (paddr_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pselx_sss_s6_ib_apb  (pselx_sss_s6_ib_apb),    // sss_s6_ib_apb
  .penable_sss_s6_ib_apb (penable_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pwrite_sss_s6_ib_apb (pwrite_sss_s6_ib_apb),    // sss_s6_ib_apb
  .prdata_sss_s6_ib_apb (prdata_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pwdata_sss_s6_ib_apb (pwdata_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pready_sss_s6_ib_apb (pready_sss_s6_ib_apb),    // sss_s6_ib_apb
  .pslverr_sss_s6_ib_apb (pslverr_sss_s6_ib_apb)    // sss_s6_ib_apb
);


nic400_rsb_connections_wn7_cpu_r0p18     u_rsb_conns (
  .rsb_data_main_master_m (rsb_data_main_ml_s),    // main_master_m
  .rsb_wptr_main_master_m (rsb_wptr_main_ml_s),    // main_master_m
  .rsb_rptr_main_master_m (rsb_rptr_main_ml_s),    // main_master_m
  .rsb_b_rptr_main_master_m (rsb_bin_rptr_main_ml_s),    // main_master_m
  .rsb_data_main_master_s (rsb_data_main_ml_m),    // main_master_s
  .rsb_wptr_main_master_s (rsb_wptr_main_ml_m),    // main_master_s
  .rsb_rptr_main_master_s (rsb_rptr_main_ml_m),    // main_master_s
  .rsb_b_rptr_main_master_s (rsb_bin_rptr_main_ml_m),    // main_master_s
  .rsb_data_main_slave_m (rsb_data_main_sl_s),    // main_slave_m
  .rsb_wptr_main_slave_m (rsb_wptr_main_sl_s),    // main_slave_m
  .rsb_rptr_main_slave_m (rsb_rptr_main_sl_s),    // main_slave_m
  .rsb_b_rptr_main_slave_m (rsb_bin_rptr_main_sl_s),    // main_slave_m
  .rsb_data_main_slave_s (rsb_data_main_sl_m),    // main_slave_s
  .rsb_wptr_main_slave_s (rsb_wptr_main_sl_m),    // main_slave_s
  .rsb_rptr_main_slave_s (rsb_rptr_main_sl_m),    // main_slave_s
  .rsb_b_rptr_main_slave_s (rsb_bin_rptr_main_sl_m)    // main_slave_s
);



endmodule
