// Seed: 1114193086
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    output wor id_4,
    output uwire id_5,
    input uwire id_6,
    input wand id_7,
    output tri id_8,
    input wand id_9
);
  assign {id_2, 1'd0} = id_2 | id_7;
  wire id_11;
  assign module_1.id_5 = 0;
endmodule
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wand module_1,
    input tri0 id_10,
    output uwire id_11,
    output wor id_12
);
  assign id_12 = id_10;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_7,
      id_11,
      id_5,
      id_11,
      id_4,
      id_8,
      id_11,
      id_0
  );
endmodule
