// Seed: 1545588903
`default_nettype wire
`define pp_5 0
`define pp_6 (  pp_7  ,  pp_8  ,  pp_9  )  0
`define pp_10 0
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4
);
  logic id_5;
endmodule
