(S (NP (NNP RISC) (HYPH -) (NNP V)) (VP (VBZ is) (NP (NP (DT a) (ADJP (NNP RISC) (VBN based)) (NML (JJ open) (CC and) (NN loyalty)) (NML (NML (JJ free) (NN instruction)) (VP (VBN set))) (NN architecture)) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ has) (VP (VBN been) (VP (VBN developed) (PP (IN since) (NP (CD 2010)))))) (, ,) (CC and) (VP (MD can) (VP (VB be) (VP (VBN used) (PP (IN for) (NP (NP (ADJP (NN cost) (HYPH -) (JJ effective)) (JJ soft) (NNS processors)) (PP (IN on) (NP (NNS FPGAs))))))))))))) (. .))
(S (NP (NP (DT The) (JJ basic) (NML (CD 32) (HYPH -) (NN bit)) (NN integer) (NN instruction)) (VP (VBN set) (PP (IN in) (NP (NNP RISC) (HYPH -) (NNP V))))) (VP (VBZ is) (VP (VBN defined) (PP (IN as) (NP (NP (NN RV32I)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (ADJP (JJ sufficient) (S (VP (TO to) (VP (VB support) (NP (NP (DT the) (NN operating) (NN system) (NN environment)) (CC and) (NP (NNS suits))) (PP (IN for) (NP (VBN embedded) (NNS systems)))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT an) (VBN optimized) (NN RV32I) (JJ soft) (NN processor) (VBN named) (NN RVCoreP)) (VP (VBG adopting) (NP (NML (CD five) (HYPH -) (NN stage)) (NN pipelining))))) (. .))
(S (NP (DT The) (NN processor)) (VP (VBZ applies) (NP (CD three) (JJ effective) (NN optimization) (NNS methods)) (S (VP (TO to) (VP (VB improve) (NP (DT the) (NN operating) (NN frequency)))))) (. .))
(S (NP (DT These) (NNS methods)) (VP (VBP are) (NP (NML (NML (NN instruction) (S (VP (VB fetch) (NP (NP (NN unit) (NN optimization)) (PP (VBG including) (NP (NP (NML (NML (ADJP (JJ pipelined)) (NN branch) (NN prediction) (NN mechanism)) (, ,) (NML (NNP ALU) (NN optimization)) (, ,) (CC and) (NML (NNS data))) (NN alignment)) (CC and) (NP (NP (NN sign) (HYPH -) (NN extension) (NN optimization)) (PP (IN for) (NP (NNS data)))))))))) (NN memory)) (NN output))) (. .))
(S (NP (PRP We)) (VP (VP (VBP implement) (NP (NN RVCoreP)) (PP (IN in) (NP (NNP Verilog) (NNP HDL)))) (CC and) (VP (VB verify) (NP (DT the) (NN behavior)) (S (VP (VBG using) (NP (NP (NNP Verilog) (NN simulation)) (CC and) (NP (DT an) (JJ actual) (NML (NML (NNP Xilinx) (NNP Atrix)) (HYPH -) (NML (NNP 7) (NNP FPGA))) (NN board))))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (NP (NN IPC) (PRN (-LRB- -LRB-) (NP (NP (NNS instructions)) (PP (IN per) (NP (NN cycle)))) (-RRB- -RRB-))) (, ,) (NP (NN operating) (NN frequency)) (, ,) (NP (NML (NN hardware) (NN resource)) (NN utilization)) (, ,) (CC and) (NP (NN processor) (NN performance)))) (. .))
(S (PP (IN From) (NP (DT the) (NN evaluation) (NNS results))) (, ,) (NP (PRP we)) (VP (VBP show) (SBAR (IN that) (S (NP (NNP RVCoreP)) (VP (VBZ achieves) (NP (NP (CD 30.0) (NN %)) (NP (NN performance) (NN improvement))) (PP (VBN compared) (PP (IN with) (NP (NP (NNP VexRiscv)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (NP (DT a) (NML (NML (JJ high) (HYPH -) (NN performance)) (CC and) (NML (JJ open) (NN source))) (NN RV32I) (NN processor)) (VP (VBN selected) (PP (IN from) (NP (DT some) (JJ related) (NNS works))))))))))))))) (. .))
