memory hierarchy variable block size 
memory hierarchy variable block size 
memory
hierarchy
variable
block
size
goal
project
improve
memory
hierarchy
performance
varying
block
size
dynamically
within
given
range
allowed
sizes
allows
better
utilization
memory
given
level
hierarchy
reduces
conflicts
allows
better
control
memory
traffic
hierarchy
behavior
can
optimized
miss
rate
traffic
work
started
fall
1998
supported
part
darpa
via
amrm
project
main
idea
vary
block
size
dynamically
adapt
application
behavior
program
executes
project
investigating
several
approaches
accomplish
briefly
described
project
initially
concentrated
varying
cache
block
size
hardware
adaptable
cache
block
size
work
investigates
affect
block
size
adaptivity
l1
l2
caches
block
size
can
changed
hardware
one
two
possible
ways
1
block
replacement
block
individially
2
blocks
specified
time
interval
either
case
past
behavior
used
decide
next
block
size
use
individual
words
within
block
well
presence
adjecent
block
size
used
indicate
whether
grow
shrink
block
factor
2x
block
size
allowed
vary
8b
256b
l1
caches
64b
512b
l2
caches
significant
performance
improvement
traffic
reduction
can
achieved
exceeding
performance
optimal
fixed
block
size
compiler
contolled
block
size
change
case
decision
change
block
size
made
software
hardware
simply
supports
multiple
sizes
interface
allowing
software
change
investigated
approach
adapting
size
using
profiling
select
appropriate
size
variety
ways
currently
investigating
use
compile
time
analysis
instead
profiling
make
block
size
selection
compiler
currently
capable
generating
code
using
profiling
user
supplied
information
run
program
prototype
hardware
see
prototype
memory
hierarchy
designed
board
bare
test
implement
ideas
board
consists
l1
cache
memory
pci
interface
can
used
system
pci
bus
hierarchy
control
implemented
fpga
can
changed
support
adaptation
algorithms
l1
cache
software
contrallable
block
size
well
paramemters
write
policy
size
program
can
compiled
run
memory
hierarchy
instead
host
memory
current
software
allows
done
windows
nt
current
publications
adapting
cache
line
size
application
behavior
proceedings
ics'99
june
1999
adaptive
line
size
cache
technical
report
nov
1999
