{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693757186486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693757186487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 18:06:26 2023 " "Processing started: Sun Sep 03 18:06:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693757186487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693757186487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_8SEG -c LED_8SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_8SEG -c LED_8SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693757186487 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693757186890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_8seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_8seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_8SEG-Behavioral " "Found design unit 1: LED_8SEG-Behavioral" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693757187304 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_8SEG " "Found entity 1: LED_8SEG" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693757187304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693757187304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_8SEG " "Elaborating entity \"LED_8SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693757187336 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDindex LED_8SEG.vhd(18) " "VHDL Signal Declaration warning at LED_8SEG.vhd(18): used implicit default value for signal \"LEDindex\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1693757187338 "|LED_8SEG"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "symbol LED_8SEG.vhd(26) " "VHDL Signal Declaration warning at LED_8SEG.vhd(26): used implicit default value for signal \"symbol\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1693757187338 "|LED_8SEG"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "pulse LED_8SEG.vhd(48) " "Netlist error at LED_8SEG.vhd(48): can't infer register for pulse because it changes value on both rising and falling edges of the clock" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 48 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Quartus II" 0 -1 1693757187340 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse LED_8SEG.vhd(46) " "Inferred latch for \"pulse\" at LED_8SEG.vhd(46)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693757187340 "|LED_8SEG"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "LED_8SEG.vhd(48) " "HDL error at LED_8SEG.vhd(48): couldn't implement registers for assignments on this clock edge" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 48 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1693757187341 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "LED_8SEG.vhd(50) " "HDL error at LED_8SEG.vhd(50): couldn't implement registers for assignments on this clock edge" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/LED_8SEG.vhd" 50 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1693757187341 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1693757187341 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693757187471 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 03 18:06:27 2023 " "Processing ended: Sun Sep 03 18:06:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693757187471 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693757187471 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693757187471 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693757187471 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693757188064 ""}
