// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that converts the input into a double
module convert( input in, output out );
// convert out to a double

// Design a module that outputs the sum of the inputs
module sum( input in[2], output out );
// sum out to the sum of the inputs

// Design a module that outputs the square of the input
module square( input in, output out );
// square out to the square of the input

// Design a module that outputs the square root of the input
module sqrt( input in, output out );
// sqrt out to the square root of the input

// Design a module that outputs the factorial of the input
module fact( input in, output out );
// fact out to the factorial of the input

// Design a module that outputs the factorial of the input
module fact( input in, output out );
// fact out to the factendmodule
