// Seed: 1885784411
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  assign module_1.id_39 = 0;
  localparam id_5 = -1;
endmodule
module module_1 #(
    parameter id_44 = 32'd36
) (
    input supply0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    inout wor id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri0 id_6,
    output tri1 id_7
    , id_47,
    output supply0 id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    output wor id_12,
    input tri0 id_13,
    input supply0 id_14,
    output uwire id_15,
    output uwire id_16,
    output supply1 id_17,
    input tri id_18,
    output wand id_19,
    input wor id_20,
    input tri1 id_21,
    input wire id_22,
    input wire id_23,
    output tri0 id_24,
    output tri0 id_25
    , id_48,
    input uwire id_26,
    output supply1 id_27,
    input supply0 id_28,
    input wand id_29[1 : 1],
    input wire id_30,
    input tri id_31,
    output wire id_32,
    input wand id_33,
    output supply1 id_34,
    output supply0 id_35,
    input tri0 id_36,
    output wire id_37,
    output wand id_38,
    input wor id_39,
    input uwire id_40,
    input supply0 id_41[1 : id_44],
    input tri0 id_42,
    input tri id_43,
    input tri0 _id_44
    , id_49,
    input tri id_45
);
  assign id_17 = 1;
  localparam id_50 = 1;
  tri0 id_51 = 1;
  module_0 modCall_1 (
      id_48,
      id_49,
      id_47
  );
endmodule
