#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr  6 10:40:26 2024
# Process ID: 22008
# Current directory: C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga
# Command line: vivado.exe -mode batch -source fpga.tcl
# Log file: C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga/vivado.log
# Journal file: C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga\vivado.jou
# Running On: JKUNDRATALAPTOP, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 2, Host memory: 12728 MB
#-----------------------------------------------------------
source fpga.tcl
# set_param general.maxThreads 8
# set outputDir ./fpga_output             
# file mkdir $outputDir
# read_verilog  [ glob ../src/rotational_encoder/rotational_encoder.v ]
read_verilog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 450.164 ; gain = 184.996
# read_verilog  [ glob ../src/tt_um_csit_luks.v ]
# read_verilog  [ glob ../src/fpga/fpga_top_lvl.v ]
# read_xdc ./fpga.xdc
# synth_design -top fpga_top_lvl -part xc7a35tcpg236-1 -flatten rebuilt
Command: synth_design -top fpga_top_lvl -part xc7a35tcpg236-1 -flatten rebuilt
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.109 ; gain = 439.270
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'pb_press_type', assumed default net type 'wire' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/tt_um_csit_luks.v:35]
INFO: [Synth 8-6157] synthesizing module 'fpga_top_lvl' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fpga/fpga_top_lvl.v:3]
INFO: [Synth 8-6157] synthesizing module 'rotational_encoder' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/rotational_encoder/rotational_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'rotational_encoder' (0#1) [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/rotational_encoder/rotational_encoder.v:32]
WARNING: [Synth 8-689] width (3) of port connection 'pb_press_type' does not match port width (2) of module 'rotational_encoder' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fpga/fpga_top_lvl.v:65]
ERROR: [Synth 8-439] module 'seven_seg' not found [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fpga/fpga_top_lvl.v:69]
ERROR: [Synth 8-6156] failed synthesizing module 'fpga_top_lvl' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fpga/fpga_top_lvl.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.051 ; gain = 545.211
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 10:41:54 2024...
