{"vcs1":{"timestamp_begin":1745162440.826641994, "rt":6.23, "ut":6.32, "st":0.46}}
{"vcselab":{"timestamp_begin":1745162447.138993830, "rt":0.31, "ut":0.18, "st":0.12}}
{"link":{"timestamp_begin":1745162447.507905942, "rt":0.33, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745162440.218025932}
{"VCS_COMP_START_TIME": 1745162440.218025932}
{"VCS_COMP_END_TIME": 1745162447.987125228}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 473280}}
{"vcselab": {"peak_mem": 166732}}
