#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b8b61960b0 .scope module, "cpu_main_tb" "cpu_main_tb" 2 3;
 .timescale -9 -10;
v0x55b8b61cce30_0 .var "CLK", 0 0;
S_0x55b8b6196230 .scope module, "UUT" "cpu_main" 2 6, 3 3 0, S_0x55b8b61960b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK"
P_0x55b8b6189120 .param/l "IN_B_SEL_SIZE" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x55b8b6189160 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000000101>;
P_0x55b8b61891a0 .param/l "REG_F_SEL_SIZE" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x55b8b61891e0 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000001101>;
v0x55b8b61cbbe0_0 .net "ALU_OUT", 3 0, v0x55b8b61ca7b0_0;  1 drivers
v0x55b8b61cbcd0_0 .net "BASE_REG_DATA", 7 0, v0x55b8b61ca8b0_0;  1 drivers
v0x55b8b61cbda0_0 .net "BASE_REG_LD", 0 0, v0x55b8b61ca990_0;  1 drivers
v0x55b8b61cbea0_0 .net "BASE_REG_OFFSET", 7 0, v0x55b8b61caa60_0;  1 drivers
v0x55b8b61cbf90_0 .net "CLK", 0 0, v0x55b8b61cce30_0;  1 drivers
v0x55b8b61cc080_0 .net "DATA_TO_ID", 12 0, v0x55b8b61cbad0_0;  1 drivers
v0x55b8b61cc170_0 .net "D_MEM_ADDR", 7 0, v0x55b8b61cab50_0;  1 drivers
v0x55b8b61cc210_0 .net "D_MEM_ADDR_MODE", 0 0, v0x55b8b61cac60_0;  1 drivers
v0x55b8b61cc2b0_0 .net "EN_ACC", 0 0, v0x55b8b61cad20_0;  1 drivers
v0x55b8b61cc380_0 .net "EN_D_MEM", 0 0, v0x55b8b61cade0_0;  1 drivers
v0x55b8b61cc450_0 .net "EN_REG_F", 0 0, v0x55b8b61caea0_0;  1 drivers
v0x55b8b61cc520_0 .net "IMM", 7 0, v0x55b8b61caf60_0;  1 drivers
v0x55b8b61cc5f0_0 .net "IN_B_SEL", 1 0, v0x55b8b61cb120_0;  1 drivers
v0x55b8b61cc6c0_0 .net "JMP_MODE", 0 0, v0x55b8b61cb200_0;  1 drivers
v0x55b8b61cc790_0 .net "PC_LD", 0 0, v0x55b8b61cb2c0_0;  1 drivers
v0x55b8b61cc830_0 .net "PC_OUT", 7 0, v0x55b8b61c9fb0_0;  1 drivers
v0x55b8b61cc920_0 .net "REG_F_SEL", 3 0, v0x55b8b61cb360_0;  1 drivers
v0x55b8b61ccad0_0 .net "RST", 0 0, v0x55b8b61cb420_0;  1 drivers
S_0x55b8b61a7ee0 .scope module, "PC" "cpu_pc" 3 32, 4 3 0, S_0x55b8b6196230;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "LD"
    .port_info 3 /INPUT 8 "ADDR"
    .port_info 4 /OUTPUT 8 "PC_OUT"
P_0x55b8b61a80b0 .param/l "WIDTH" 0 4 4, +C4<000000000000000000000000000001000>;
v0x55b8b617f360_0 .net "ADDR", 7 0, v0x55b8b61caa60_0;  alias, 1 drivers
v0x55b8b61c9e20_0 .net "CLK", 0 0, v0x55b8b61cce30_0;  alias, 1 drivers
v0x55b8b61c9ee0_0 .net "LD", 0 0, v0x55b8b61cb2c0_0;  alias, 1 drivers
v0x55b8b61c9fb0_0 .var "PC_OUT", 7 0;
v0x55b8b61ca090_0 .net "RST", 0 0, v0x55b8b61cb420_0;  alias, 1 drivers
E_0x55b8b6197ed0 .event posedge, v0x55b8b61c9e20_0;
S_0x55b8b61ca240 .scope module, "id" "cpu_id" 3 47, 5 4 0, S_0x55b8b6196230;
 .timescale -9 -10;
    .port_info 0 /INPUT 13 "IN"
    .port_info 1 /OUTPUT 1 "RST"
    .port_info 2 /OUTPUT 1 "PC_LD"
    .port_info 3 /OUTPUT 4 "ALU_OUT"
    .port_info 4 /OUTPUT 8 "IMM"
    .port_info 5 /OUTPUT 2 "IN_B_SEL"
    .port_info 6 /OUTPUT 4 "REG_F_SEL"
    .port_info 7 /OUTPUT 1 "EN_REG_F"
    .port_info 8 /OUTPUT 8 "D_MEM_ADDR"
    .port_info 9 /OUTPUT 1 "D_MEM_ADDR_MODE"
    .port_info 10 /OUTPUT 1 "EN_D_MEM"
    .port_info 11 /OUTPUT 1 "EN_ACC"
    .port_info 12 /OUTPUT 1 "JMP_MODE"
    .port_info 13 /OUTPUT 8 "BASE_REG_OFFSET"
    .port_info 14 /OUTPUT 1 "BASE_REG_LD"
    .port_info 15 /OUTPUT 8 "BASE_REG_DATA"
P_0x55b8b6189010 .param/l "IN_B_SEL_SIZE" 0 5 8, +C4<00000000000000000000000000000010>;
P_0x55b8b6189050 .param/l "IWIDTH" 0 5 6, +C4<00000000000000000000000000000101>;
P_0x55b8b6189090 .param/l "REG_F_SEL_SIZE" 0 5 7, +C4<00000000000000000000000000000100>;
P_0x55b8b61890d0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000001101>;
v0x55b8b61ca7b0_0 .var "ALU_OUT", 3 0;
v0x55b8b61ca8b0_0 .var "BASE_REG_DATA", 7 0;
v0x55b8b61ca990_0 .var "BASE_REG_LD", 0 0;
v0x55b8b61caa60_0 .var "BASE_REG_OFFSET", 7 0;
v0x55b8b61cab50_0 .var "D_MEM_ADDR", 7 0;
v0x55b8b61cac60_0 .var "D_MEM_ADDR_MODE", 0 0;
v0x55b8b61cad20_0 .var "EN_ACC", 0 0;
v0x55b8b61cade0_0 .var "EN_D_MEM", 0 0;
v0x55b8b61caea0_0 .var "EN_REG_F", 0 0;
v0x55b8b61caf60_0 .var "IMM", 7 0;
v0x55b8b61cb040_0 .net "IN", 12 0, v0x55b8b61cbad0_0;  alias, 1 drivers
v0x55b8b61cb120_0 .var "IN_B_SEL", 1 0;
v0x55b8b61cb200_0 .var "JMP_MODE", 0 0;
v0x55b8b61cb2c0_0 .var "PC_LD", 0 0;
v0x55b8b61cb360_0 .var "REG_F_SEL", 3 0;
v0x55b8b61cb420_0 .var "RST", 0 0;
E_0x55b8b6198f60 .event edge, v0x55b8b61cb040_0;
S_0x55b8b61cb6d0 .scope module, "rom" "ROM" 3 41, 6 4 0, S_0x55b8b6196230;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "ADDR"
    .port_info 1 /OUTPUT 13 "DATA"
P_0x55b8b6197800 .param/l "AWIDTH" 0 6 5, +C4<000000000000000000000000000001000>;
P_0x55b8b6197840 .param/l "DWIDTH" 0 6 6, +C4<00000000000000000000000000001101>;
v0x55b8b61cb9c0_0 .net "ADDR", 7 0, v0x55b8b61c9fb0_0;  alias, 1 drivers
v0x55b8b61cbad0_0 .var "DATA", 12 0;
E_0x55b8b618ecf0 .event edge, v0x55b8b61c9fb0_0;
S_0x55b8b61ccbc0 .scope task, "WAIT" "WAIT" 2 30, 2 30 0, S_0x55b8b61960b0;
 .timescale -9 -10;
v0x55b8b61ccd90_0 .var "DY", 31 0;
TD_cpu_main_tb.WAIT ;
    %load/vec4 v0x55b8b61ccd90_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55b8b6197ed0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55b8b61a7ee0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8b61c9fb0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x55b8b61a7ee0;
T_2 ;
    %wait E_0x55b8b6197ed0;
    %load/vec4 v0x55b8b61ca090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b8b61c9fb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b8b61c9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55b8b617f360_0;
    %assign/vec4 v0x55b8b61c9fb0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55b8b61c9fb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55b8b61c9fb0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b8b61cb6d0;
T_3 ;
    %wait E_0x55b8b618ecf0;
    %load/vec4 v0x55b8b61cb9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 31, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.0 ;
    %pushi/vec4 2734, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.1 ;
    %pushi/vec4 1792, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 2990, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 3076, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 2304, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 3330, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 6673, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 5377, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 3329, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 3593, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 3843, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 31, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 3854, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 31, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 30, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 30, 0, 13;
    %store/vec4 v0x55b8b61cbad0_0, 0, 13;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b8b61ca240;
T_4 ;
    %wait E_0x55b8b6198f60;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x55b8b61ca7b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61cb420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61cb2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61cad20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61cb200_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b8b61cb120_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8b61caf60_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b8b61cb360_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61caea0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8b61cab50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61cac60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61cade0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8b61caa60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61ca990_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b8b61ca8b0_0, 0, 8;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cb420_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 10, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b8b61cab50_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b8b61cb120_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cad20_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 11, 0, 5;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b8b61cab50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cade0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55b8b61cb360_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b8b61cb120_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cad20_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 13, 0, 5;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55b8b61cb360_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61caea0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 14, 0, 5;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b8b61ca8b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61ca990_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b8b61caa60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61cb200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cb2c0_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b8b61caa60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cb200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cb2c0_0, 0, 1;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 21, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_4.16, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55b8b61cb360_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b8b61cb120_0, 0, 2;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 26, 0, 5;
    %jmp/0xz  T_4.18, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b8b61caf60_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b8b61cb120_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cad20_0, 0, 1;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 5, 8, 5;
    %cmpi/e 29, 0, 5;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0x55b8b61cb040_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55b8b61cb360_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cac60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b8b61cb120_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8b61cad20_0, 0, 1;
T_4.20 ;
T_4.19 ;
T_4.17 ;
T_4.15 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b8b61960b0;
T_5 ;
    %vpi_call 2 11 "$display", "Simulation of %m started." {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55b8b61ccd90_0, 0, 32;
    %fork TD_cpu_main_tb.WAIT, S_0x55b8b61ccbc0;
    %join;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55b8b61960b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8b61cce30_0, 0, 1;
T_6.0 ;
    %delay 50, 0;
    %load/vec4 v0x55b8b61cce30_0;
    %inv;
    %store/vec4 v0x55b8b61cce30_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x55b8b61960b0;
T_7 ;
    %vpi_call 2 24 "$dumpfile", "cpu_sim.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b8b6196230 {0 0 0};
    %vpi_call 2 26 "$dumpon" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cpu_main_tb.v";
    "cpu_main.v";
    "cpu_pc.v";
    "cpu_id.v";
    "rom.v";
