-- File: testbench.vhd
-- Generated by MyHDL 0.11.46
-- Date: Mon Jun 10 07:42:54 2024


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_011.all;

entity testbench is
end entity testbench;


architecture MyHDL of testbench is
    signal a: unsigned(3 downto 0);
    signal b: unsigned(3 downto 0);
    signal c: unsigned(4 downto 0);
begin

end MyHDL;