#!/bin/sh
Name='<b>perl-Hardware-Verilog-Parser</b>'
Comment='<span size="xx-large">Complete grammar for parsing Verilog code using perl</span>'
Comment3='
This module defines the complete grammar needed to parse any Verilog code.
By overloading this grammar, it is possible to easily create perl scripts
which run through Verilog code and perform specific functions.
'
License='GPL+ or Artistic'
Screenshot=''
Url='http://search.cpan.org/dist/Hardware-Verilog-Parser/'
export Comment
export Name
export Comment3
export License
export Screenshot
export Url
