Caccaculomerda
Caccaculomerda
Caccaculomerda
Caccaculomerda
Size of type key: 128
Size of type nonce: 128
Caccaculomerda
Size of type key: 128
Size of type nonce: 128
Caccaculomerda
Size of type key: 16
Size of type nonce: 16
Caccaculomerda
Size of type key: 16
Size of type nonce: 16
Caccaculomerda
Size of type key: 16
Size of type nonce: 16
No errors

H:\home\Documents\Git\PII-2022-Grazzani-Rogora-Zaffiretti\test_loadbytes\solution1\sim\verilog>set PATH= 

H:\home\Documents\Git\PII-2022-Grazzani-Rogora-Zaffiretti\test_loadbytes\solution1\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_load_test_h_top glbl -Oenable_linking_all_libraries  -prj load_test_h.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s load_test_h  
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_load_test_h_top glbl -Oenable_linking_all_libraries -prj load_test_h.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s load_test_h 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/AESL_automem_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/AESL_automem_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/AESL_automem_st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_st
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_load_test_h_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_test_h_load_test_h_Pipeline_VITIS_LOOP_11_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.load_test_h_flow_control_loop_pi...
Compiling module xil_defaultlib.load_test_h_load_test_h_Pipeline...
Compiling module xil_defaultlib.load_test_h_load_test_h_Pipeline...
Compiling module xil_defaultlib.load_test_h_load_test_h_Pipeline...
Compiling module xil_defaultlib.load_test_h_load_test_h_Pipeline...
Compiling module xil_defaultlib.load_test_h
Compiling module xil_defaultlib.AESL_automem_k
Compiling module xil_defaultlib.AESL_automem_n
Compiling module xil_defaultlib.AESL_automem_st
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_load_test_h_top
Compiling module work.glbl
Built simulation snapshot load_test_h

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/load_test_h/xsim_script.tcl
# xsim {load_test_h} -autoloadwcfg -tclbatch {load_test_h.tcl}
Time resolution is 1 ps
source load_test_h.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "345000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 405 ns : File "H:/home/Documents/Git/PII-2022-Grazzani-Rogora-Zaffiretti/test_loadbytes/solution1/sim/verilog/load_test_h.autotb.v" Line 343
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr  5 14:55:52 2022...
Size of type key: 16
Size of type nonce: 16
No errors
