
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012376                       # Number of seconds simulated
sim_ticks                                 12375788550                       # Number of ticks simulated
final_tick                               577674220377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188410                       # Simulator instruction rate (inst/s)
host_op_rate                                   239563                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 270601                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375596                       # Number of bytes of host memory used
host_seconds                                 45734.42                       # Real time elapsed on the host
sim_insts                                  8616806588                       # Number of instructions simulated
sim_ops                                   10956251344                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       336256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       123776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       123264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       123264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        99584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       186880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        99584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1329024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       540288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            540288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2627                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          967                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          778                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10383                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4221                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4221                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       351654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27170471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       444739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10001464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       424054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9960093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       444739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9960093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8046679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       382683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15100452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8046679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               107389036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       351654                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       444739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       424054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       444739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       382683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3113175                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43656854                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43656854                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43656854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       351654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27170471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       444739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10001464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       424054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9960093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       444739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9960093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8046679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       382683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15100452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8046679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151045890                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182511                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952435                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175078                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459630                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434593                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12405667                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182511                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562807                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575701                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        522106                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399896                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26810220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.755982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24043551     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425778      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210669      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420374      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131254      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389547      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60276      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96768      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032003      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26810220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418007                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22910641                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       738873                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761018                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2238                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397446                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13851224                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397446                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22935405                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         451478                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       211409                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737059                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77419                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13831032                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10575                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18100799                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642314                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642314                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454343                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180661                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3311                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13759001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870716                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5158025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26810220                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21169038     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753589      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1912563      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102160      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561072      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140076      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164496      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3931      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26810220                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21089     57.22%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8579     23.28%     80.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078990     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99370      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296485     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394970      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870716                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433676                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36859                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52596863                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16267051                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907575                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515142                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10119                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397446                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         363697                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9381                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760855                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518101                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708286                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264115                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162428                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659051                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428203                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544365                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541459                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596436                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448465                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422582                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461833                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524895                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26412774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295362                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22237915     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633126      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056652      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330892      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555510      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105897      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67546      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61350      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363886      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26412774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363886                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39810189                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920478                       # The number of ROB writes
system.switch_cpus0.timesIdled                 517794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2867931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967815                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967815                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.336948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.336948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102205                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319117                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745345                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2290226                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1872966                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       225457                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       969160                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          903788                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          235081                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10042                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22234683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12988235                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2290226                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1138869                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2721684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         652611                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        628995                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1368404                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       226849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26007598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23285914     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          146765      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          232617      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          369474      1.42%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          154909      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          174475      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          182293      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          120625      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1340526      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26007598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077169                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437636                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22033180                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       832540                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2713024                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6909                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        421943                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       375328                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      15862351                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        421943                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22064966                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         220753                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       517020                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2688395                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        94519                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      15851672                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2243                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         26770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        34896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5556                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     22001277                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     73736554                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     73736554                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18784838                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3216430                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4017                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2201                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           284711                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1514023                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       812918                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        24168                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       183937                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          15829003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4030                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14985868                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18844                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1994012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4448182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          367                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26007598                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576211                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19688135     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2536836      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1387154      5.33%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       944425      3.63%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       884237      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       255920      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       197341      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67545      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        46005      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26007598                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3453     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         10546     38.34%     50.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13510     49.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12554004     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       236247      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1815      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1386010      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       807792      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14985868                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.504946                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27509                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001836                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     56025687                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     17827242                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14744277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15013377                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        45662                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       274220                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        24932                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          957                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        421943                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         145311                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13473                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     15833064                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1514023                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       812918                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2201                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9864                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          204                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       260218                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14772513                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1304172                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       213355                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   31                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2111575                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2079018                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            807403                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497757                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14744510                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14744277                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8620537                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22521905                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496806                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382762                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11033880                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13524691                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2308417                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3663                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       229986                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     25585655                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.528604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.381341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20092851     78.53%     78.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2660755     10.40%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1036600      4.05%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       557268      2.18%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       418082      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       232668      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       143950      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       128284      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       315197      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     25585655                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11033880                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13524691                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2027786                       # Number of memory references committed
system.switch_cpus1.commit.loads              1239800                       # Number of loads committed
system.switch_cpus1.commit.membars               1828                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1941329                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12186802                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       274729                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       315197                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            41103488                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32088208                       # The number of ROB writes
system.switch_cpus1.timesIdled                 360329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3670553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11033880                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13524691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11033880                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.689729                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.689729                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.371785                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.371785                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66618587                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20438296                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14794273                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3658                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2415194                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1976529                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       237453                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       993351                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          949126                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          248497                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10769                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23230366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13504160                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2415194                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1197623                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2818598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         649869                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        610654                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1423131                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       237625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     27068986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.955002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        24250388     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          131795      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          208601      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          282084      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          290746      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          245689      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          137104      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          203902      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1318677      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     27068986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081380                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455020                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22994213                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       849149                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2813199                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         3344                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        409080                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       397138                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16570853                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1542                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        409080                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        23057585                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         165824                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       538497                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2753805                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       144192                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16563764                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         20519                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        62297                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     23113232                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     77055967                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     77055967                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19996926                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3116306                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3996                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2028                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           429928                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1552963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       838685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9770                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       225033                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16539799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4010                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15691953                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2290                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1854479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4462175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     27068986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579702                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269802                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20410209     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2752156     10.17%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1391225      5.14%     90.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1036970      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       814998      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       331899      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       208373      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       108536      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        14620      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     27068986                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3134     11.79%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         10093     37.97%     49.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13355     50.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13197249     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       234495      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1965      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1422279      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       835965      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15691953                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528738                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              26582                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001694                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     58481764                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     18398360                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15453431                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15718535                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        31311                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       254107                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12476                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        409080                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         132022                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13890                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16543837                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1552963                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       838685                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2031                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       137410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       134343                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       271753                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15473013                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1337313                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       218940                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2173201                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2198985                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            835888                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521360                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15453563                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15453431                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8874160                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         23912516                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520701                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371109                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11657107                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14343499                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2200341                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3963                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       240207                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26659906                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.383851                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20757306     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2935097     11.01%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1100502      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       524114      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       453070      1.70%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       253923      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       216619      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       100753      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       318522      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26659906                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11657107                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14343499                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2125065                       # Number of memory references committed
system.switch_cpus2.commit.loads              1298856                       # Number of loads committed
system.switch_cpus2.commit.membars               1978                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2068394                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12923204                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       295325                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       318522                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            42885146                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           33496778                       # The number of ROB writes
system.switch_cpus2.timesIdled                 353774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2609165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11657107                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14343499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11657107                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.545928                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.545928                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392784                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392784                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69632716                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21530039                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       15357604                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3958                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                29678150                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2414996                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1976597                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       237719                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       991976                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          947352                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          248570                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10810                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23218325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13503425                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2414996                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1195922                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2817463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         650598                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        613987                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1422711                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       237819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27059609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.955340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24242146     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          131744      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          208269      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          281845      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          290275      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          245964      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          136031      0.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          204269      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1319066      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27059609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081373                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454996                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22982494                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       852178                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2812141                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         3248                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        409547                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       396812                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16568241                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1540                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        409547                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        23045630                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         166303                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       541196                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2752832                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       144098                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16560885                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20780                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        62146                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     23112052                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     77039084                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     77039084                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19992051                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3120001                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4034                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2068                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           429427                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1551685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       838861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10035                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       224641                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16537929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4047                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15691202                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2274                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1855931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4451712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27059609                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579875                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269915                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20401563     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2751234     10.17%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1390904      5.14%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1037609      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       814999      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       332192      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       207925      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       108637      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        14546      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27059609                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3095     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10062     37.96%     49.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13349     50.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13196568     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       234617      1.50%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1964      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1421806      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       836247      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15691202                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528712                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26506                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001689                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     58470793                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18397980                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15453095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15717708                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        31885                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       253143                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12864                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        409547                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         131886                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13895                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16542000                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1551685                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       838861                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2070                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11785                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       137526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       134680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       272206                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15472804                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1337637                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       218398                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2173812                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2198797                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            836175                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521353                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15453234                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15453095                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8874665                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23910718                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520689                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371158                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11654202                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14339992                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2202026                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       240471                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26650062                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538085                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.383902                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20749710     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2932771     11.00%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1100538      4.13%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       524675      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       452714      1.70%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       253973      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       216661      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100727      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       318293      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26650062                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11654202                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14339992                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2124539                       # Number of memory references committed
system.switch_cpus3.commit.loads              1298542                       # Number of loads committed
system.switch_cpus3.commit.membars               1976                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2067911                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12920015                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       295252                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       318293                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42873709                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           33493606                       # The number of ROB writes
system.switch_cpus3.timesIdled                 353581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2618541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11654202                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14339992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11654202                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.546562                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.546562                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392686                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392686                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        69630940                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21530627                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15357403                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3956                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2412482                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1974317                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       237198                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       992199                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          948039                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          248209                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10753                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23203767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13488596                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2412482                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1196248                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2815369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         649177                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        632128                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1421513                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       237370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27060201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.954275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24244832     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          131650      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          208336      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          281767      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          290440      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          245414      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          136930      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          203678      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1317154      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27060201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081288                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454496                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22967896                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       870338                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2809976                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         3341                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        408649                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       396688                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16551858                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1542                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        408649                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23031192                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         167098                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       558542                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2750647                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       144070                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16544791                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20528                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        62227                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     23086813                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     76967475                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     76967475                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     19973762                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3113051                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3988                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2022                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           429436                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1551190                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       837681                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         9757                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       224824                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16520854                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         4000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15673898                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2297                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1852531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4457421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27060201                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579223                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269388                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     20409138     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2748887     10.16%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1389664      5.14%     90.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      1035801      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       814050      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       331508      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       208131      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       108422      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        14600      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27060201                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3131     11.80%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         10077     37.97%     49.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13331     50.23%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     13182094     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       234229      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1962      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1420645      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       834968      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15673898                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528129                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              26539                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001693                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     58436833                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     18377457                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15435628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15700437                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        31267                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       253836                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12459                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        408649                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         133360                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13847                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16524882                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         7500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1551190                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       837681                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2025                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       137258                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       134199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       271457                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15455201                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1335776                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       218697                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2170667                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2196489                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            834891                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520760                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15435761                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15435628                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8863874                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23884950                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520101                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371107                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11643516                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14326863                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2198021                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3955                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       239946                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26651552                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537562                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.383347                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20755768     77.88%     77.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2931706     11.00%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1099238      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       523524      1.96%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       452534      1.70%     96.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       253641      0.95%     97.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       216363      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       100634      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       318144      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26651552                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11643516                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14326863                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2122576                       # Number of memory references committed
system.switch_cpus4.commit.loads              1297354                       # Number of loads committed
system.switch_cpus4.commit.membars               1974                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           2066041                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12908192                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       294992                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       318144                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            42858214                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33458435                       # The number of ROB writes
system.switch_cpus4.timesIdled                 353350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2617950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11643516                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14326863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11643516                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.548899                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.548899                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392326                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392326                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        69552334                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       21505346                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15339835                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3950                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2658337                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      2213527                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       243161                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1017276                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          971238                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          285221                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        11336                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23118671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              14581364                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2658337                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1256459                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              3038657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         676410                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1163164                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles         3353                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1436783                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       232365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27754921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        24716264     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          186303      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          236568      0.85%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          374341      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          155287      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          200649      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          234411      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          106701      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1544397      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27754921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089572                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491316                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22985889                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1312672                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          3024042                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1542                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        430771                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       404235                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      17817103                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        430771                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        23009833                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          74943                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1172057                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          3001644                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        65663                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      17706879                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9459                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        45544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     24737716                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     82337111                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     82337111                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     20685598                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         4052091                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4301                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2248                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           233592                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1656003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       866294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        10137                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       195038                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          17286639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         16579853                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16819                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2103218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4285677                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27754921                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.597366                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319467                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     20729681     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      3204674     11.55%     86.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1309099      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       734926      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       994896      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       305394      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       301048      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       162263      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        12940      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27754921                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         114832     79.31%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         15144     10.46%     89.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        14818     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     13968926     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       226495      1.37%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         2052      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1519063      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       863317      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      16579853                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.558655                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             144794                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     61076236                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     19394277                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     16148258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      16724647                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        12439                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       311496                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11885                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        430771                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          57212                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7297                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     17290956                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        13182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1656003                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       866294                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          6420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       143170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       136812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       279982                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     16291037                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1494639                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       288812                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2357852                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2303858                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            863213                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548924                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              16148360                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             16148258                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          9675690                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         25984231                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.544113                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372368                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     12034146                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14829004                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2462038                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         4136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       245052                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     27324150                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.542707                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.362672                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     21048201     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      3180731     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1153623      4.22%     92.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       576023      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       526438      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       221476      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       218714      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       104010      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       294934      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     27324150                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     12034146                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14829004                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2198916                       # Number of memory references committed
system.switch_cpus5.commit.loads              1344507                       # Number of loads committed
system.switch_cpus5.commit.membars               2064                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2149446                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         13350941                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       306212                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       294934                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            44320180                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           35012886                       # The number of ROB writes
system.switch_cpus5.timesIdled                 352182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1923230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           12034146                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14829004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     12034146                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.466162                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.466162                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.405488                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.405488                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        73304476                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       22568824                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16482132                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          4132                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2338503                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1918460                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       232764                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       956254                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          911399                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          239434                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10301                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22373813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13300362                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2338503                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1150833                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2926050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         660523                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1171125                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1381003                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       231127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26894986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23968936     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          317322      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          367957      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          201407      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          230863      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          127058      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           87375      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          225346      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1368722      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26894986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078795                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.448153                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22190207                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1358561                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2901021                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        23541                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        421652                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       378624                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2346                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16238412                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11948                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        421652                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22226247                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         416608                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       842951                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2889726                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        97798                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16228102                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         23388                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        46236                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     22560807                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75560035                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75560035                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19229084                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3331723                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4191                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2314                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           267630                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1551060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       841681                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        22172                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       186405                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16200166                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15301189                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        21132                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2040427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4727964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          421                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26894986                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568923                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259893                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     20448409     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2591773      9.64%     85.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1394078      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       965318      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       843154      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       429325      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       104975      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67417      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        50537      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26894986                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3831     11.57%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         14443     43.61%     55.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        14844     44.82%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12811084     83.73%     83.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       238941      1.56%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1873      0.01%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1413675      9.24%     94.54% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       835616      5.46%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15301189                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515571                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              33118                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002164                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     57551614                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18244962                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15043024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15334307                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        38116                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       277298                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        17836                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          936                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked          181                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        421652                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         362535                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        15524                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16204390                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         5616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1551060                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       841681                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2313                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         11074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          174                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       130763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       265600                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15071169                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1327131                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       230020                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2162490                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2108844                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            835359                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507820                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15043327                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15043024                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8943083                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         23430524                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506872                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381685                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11291004                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13852850                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2351713                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3779                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       233896                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     26473334                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.523276                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.341218                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20813382     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2624924      9.92%     88.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1100919      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       659028      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       458039      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       295939      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       154182      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       123307      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       243614      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     26473334                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11291004                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13852850                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2097607                       # Number of memory references committed
system.switch_cpus6.commit.loads              1273762                       # Number of loads committed
system.switch_cpus6.commit.membars               1886                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1982859                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12488609                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       281824                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       243614                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            42434205                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32830793                       # The number of ROB writes
system.switch_cpus6.timesIdled                 345342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2783165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11291004                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13852850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11291004                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628478                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628478                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380448                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380448                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        67979524                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20886646                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15148800                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3774                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2659767                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      2214719                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       243278                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1017852                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          971773                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          285381                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        11346                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23130986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              14589053                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2659767                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1257154                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              3040281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         676718                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1147287                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles         2583                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1437537                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       232477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27752404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.017846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        24712123     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          186398      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          236717      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          374538      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          155366      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          200759      0.72%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          234526      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          106759      0.38%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1545218      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27752404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089620                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491576                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22997370                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1296866                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          3025661                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1540                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        430962                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       404455                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      17826566                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        430962                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23021326                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          74984                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1156179                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          3003246                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        65697                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      17716273                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9461                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        45572                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     24750815                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     82380881                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     82380881                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     20696920                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         4053891                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4302                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2248                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           233720                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1656892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       866761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        10139                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       195155                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          17295877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         16588812                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16807                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2104115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4287397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27752404                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.597743                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.319796                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20723353     74.67%     74.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      3206410     11.55%     86.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1309827      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       735339      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       995385      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       305582      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       301221      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       162341      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12946      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27752404                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         114893     79.31%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         15152     10.46%     89.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        14825     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     13976448     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       226626      1.37%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         2053      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1519897      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       863788      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      16588812                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.558957                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             144870                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     61091705                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     19404412                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     16157034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      16733682                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        12445                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       311624                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11882                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        430962                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          57233                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         7301                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     17300194                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        13190                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1656892                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       866761                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          6426                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       143246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       136875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       280121                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     16299882                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1495472                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       288930                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2359162                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2305143                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            863690                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549222                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              16157137                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             16157034                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          9680918                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         25998157                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.544408                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372369                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     12040692                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14837147                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2463137                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         4136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       245169                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     27321442                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.543059                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.363046                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     21042061     77.02%     77.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      3182468     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1154267      4.22%     92.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       576321      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       526715      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       221604      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       218833      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       104080      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       295093      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     27321442                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     12040692                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14837147                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2200145                       # Number of memory references committed
system.switch_cpus7.commit.loads              1345266                       # Number of loads committed
system.switch_cpus7.commit.membars               2064                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           2150651                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         13358256                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       306383                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       295093                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            44326555                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           35031549                       # The number of ROB writes
system.switch_cpus7.timesIdled                 352359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1925747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           12040692                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14837147                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     12040692                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.464821                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.464821                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.405709                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.405709                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        73344308                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       22581030                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       16490873                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          4132                       # number of misc regfile writes
system.l20.replacements                          1579                       # number of replacements
system.l20.tagsinuse                      4095.804497                       # Cycle average of tags in use
system.l20.total_refs                          209701                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5675                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.951718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.747176                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.486171                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.494818                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.076332                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200316                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780780                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1546                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1546                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1546                       # number of overall misses
system.l20.overall_misses::total                 1579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19029026                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    703616661                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      722645687                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19029026                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    703616661                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       722645687                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19029026                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    703616661                       # number of overall miss cycles
system.l20.overall_miss_latency::total      722645687                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6021                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256768                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256385                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260389                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256385                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260389                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455120.738034                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 457660.346422                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455120.738034                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 457660.346422                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455120.738034                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 457660.346422                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1546                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1546                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1546                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    592552704                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    609211794                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    592552704                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    609211794                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    592552704                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    609211794                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256768                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260389                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260389                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383281.179819                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 385821.275491                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383281.179819                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 385821.275491                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383281.179819                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 385821.275491                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2662                       # number of replacements
system.l21.tagsinuse                      4095.520191                       # Cycle average of tags in use
system.l21.total_refs                          317795                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6758                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.025007                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           36.882578                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.437643                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   969.603480                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3063.596491                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009005                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006210                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.236720                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.747948                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999883                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5383                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5384                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1566                       # number of Writeback hits
system.l21.Writeback_hits::total                 1566                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5401                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5402                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5401                       # number of overall hits
system.l21.overall_hits::total                   5402                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2627                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2661                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2627                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2661                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2627                       # number of overall misses
system.l21.overall_misses::total                 2661                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     24799294                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1410115703                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1434914997                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     24799294                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1410115703                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1434914997                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     24799294                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1410115703                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1434914997                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         8010                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               8045                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1566                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1566                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         8028                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                8063                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         8028                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               8063                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.327965                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.330764                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.327230                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.330026                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.327230                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.330026                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       729391                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 536777.960792                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 539239.006764                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       729391                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 536777.960792                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 539239.006764                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       729391                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 536777.960792                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 539239.006764                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 512                       # number of writebacks
system.l21.writebacks::total                      512                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2627                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2661                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2627                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2661                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2627                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2661                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     22356990                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1221359769                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1243716759                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     22356990                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1221359769                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1243716759                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     22356990                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1221359769                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1243716759                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.327965                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.330764                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.327230                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.330026                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.327230                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.330026                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 657558.529412                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 464925.682908                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 467386.981962                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 657558.529412                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 464925.682908                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 467386.981962                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 657558.529412                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 464925.682908                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 467386.981962                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1010                       # number of replacements
system.l22.tagsinuse                      4095.284270                       # Cycle average of tags in use
system.l22.total_refs                          286700                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5105                       # Sample count of references to valid blocks.
system.l22.avg_refs                         56.160627                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.215439                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    33.832074                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   481.934717                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3501.302039                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019096                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008260                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.117660                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.854810                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999825                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3630                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3632                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1124                       # number of Writeback hits
system.l22.Writeback_hits::total                 1124                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3648                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3650                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3648                       # number of overall hits
system.l22.overall_hits::total                   3650                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          968                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1011                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          968                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1011                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          968                       # number of overall misses
system.l22.overall_misses::total                 1011                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     37919754                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    434754555                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      472674309                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     37919754                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    434754555                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       472674309                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     37919754                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    434754555                       # number of overall miss cycles
system.l22.overall_miss_latency::total      472674309                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4598                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4643                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1124                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1124                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4616                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4661                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4616                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4661                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.210526                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.217747                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.209705                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.216906                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.209705                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.216906                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 881854.744186                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449126.606405                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 467531.462908                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 881854.744186                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449126.606405                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 467531.462908                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 881854.744186                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449126.606405                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 467531.462908                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 537                       # number of writebacks
system.l22.writebacks::total                      537                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          967                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1010                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          967                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1010                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          967                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1010                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     34831360                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    364930778                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    399762138                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     34831360                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    364930778                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    399762138                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     34831360                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    364930778                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    399762138                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.210309                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.217532                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.209489                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.216692                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.209489                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.216692                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 810031.627907                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 377384.465357                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 395804.097030                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 810031.627907                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 377384.465357                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 395804.097030                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 810031.627907                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 377384.465357                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 395804.097030                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1004                       # number of replacements
system.l23.tagsinuse                      4095.290887                       # Cycle average of tags in use
system.l23.total_refs                          286692                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5098                       # Sample count of references to valid blocks.
system.l23.avg_refs                         56.236171                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.222754                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    31.167466                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   482.415659                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3503.485008                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019097                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007609                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.117777                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.855343                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999827                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3634                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3636                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1121                       # number of Writeback hits
system.l23.Writeback_hits::total                 1121                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3652                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3654                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3652                       # number of overall hits
system.l23.overall_hits::total                   3654                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          964                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1005                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          964                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1005                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          964                       # number of overall misses
system.l23.overall_misses::total                 1005                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     30411277                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    440748680                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      471159957                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     30411277                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    440748680                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       471159957                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     30411277                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    440748680                       # number of overall miss cycles
system.l23.overall_miss_latency::total      471159957                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4598                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4641                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1121                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1121                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4616                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4659                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4616                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4659                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.209656                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.216548                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.208839                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.215712                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.208839                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.215712                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 741738.463415                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 457208.174274                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 468815.877612                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 741738.463415                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 457208.174274                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 468815.877612                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 741738.463415                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 457208.174274                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 468815.877612                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 534                       # number of writebacks
system.l23.writebacks::total                      534                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          963                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1004                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          963                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1004                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          963                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1004                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27466914                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    370902045                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    398368959                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27466914                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    370902045                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    398368959                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27466914                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    370902045                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    398368959                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.209439                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.216333                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.208622                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.215497                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.208622                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.215497                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 669924.731707                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 385152.694704                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 396781.831673                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 669924.731707                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 385152.694704                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 396781.831673                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 669924.731707                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 385152.694704                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 396781.831673                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1006                       # number of replacements
system.l24.tagsinuse                      4095.286649                       # Cycle average of tags in use
system.l24.total_refs                          286684                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5100                       # Sample count of references to valid blocks.
system.l24.avg_refs                         56.212549                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.217659                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    33.823934                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   481.472579                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3501.772479                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019096                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008258                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.117547                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.854925                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999826                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3626                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3628                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1121                       # number of Writeback hits
system.l24.Writeback_hits::total                 1121                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3644                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3646                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3644                       # number of overall hits
system.l24.overall_hits::total                   3646                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          964                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1007                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          964                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1007                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          964                       # number of overall misses
system.l24.overall_misses::total                 1007                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     37936488                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    449147361                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      487083849                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     37936488                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    449147361                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       487083849                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     37936488                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    449147361                       # number of overall miss cycles
system.l24.overall_miss_latency::total      487083849                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           45                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         4590                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               4635                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1121                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1121                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           45                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         4608                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                4653                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           45                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         4608                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               4653                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.210022                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.217260                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.209201                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.216420                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.209201                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.216420                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 882243.906977                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 465920.498963                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 483697.963257                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 882243.906977                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 465920.498963                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 483697.963257                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 882243.906977                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 465920.498963                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 483697.963257                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 534                       # number of writebacks
system.l24.writebacks::total                      534                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          963                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1006                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          963                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1006                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          963                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1006                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     34848096                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    378423411                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    413271507                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     34848096                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    378423411                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    413271507                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     34848096                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    378423411                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    413271507                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.209804                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.217044                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.208984                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.216205                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.208984                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.216205                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 810420.837209                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 392963.043614                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 410806.666998                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 810420.837209                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 392963.043614                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 410806.666998                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 810420.837209                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 392963.043614                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 410806.666998                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           813                       # number of replacements
system.l25.tagsinuse                      4095.413567                       # Cycle average of tags in use
system.l25.total_refs                          275753                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4909                       # Sample count of references to valid blocks.
system.l25.avg_refs                         56.172948                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          120.924090                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    29.910387                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   393.948607                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3550.630483                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029522                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007302                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.096179                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.866853                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3517                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3519                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1143                       # number of Writeback hits
system.l25.Writeback_hits::total                 1143                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3535                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3537                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3535                       # number of overall hits
system.l25.overall_hits::total                   3537                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          778                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  813                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          778                       # number of demand (read+write) misses
system.l25.demand_misses::total                   813                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          778                       # number of overall misses
system.l25.overall_misses::total                  813                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     58170357                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    359232819                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      417403176                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     58170357                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    359232819                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       417403176                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     58170357                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    359232819                       # number of overall miss cycles
system.l25.overall_miss_latency::total      417403176                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         4295                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               4332                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1143                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1143                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         4313                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                4350                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         4313                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               4350                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.181141                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.187673                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.180385                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.186897                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.180385                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.186897                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1662010.200000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 461738.841902                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 513411.040590                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1662010.200000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 461738.841902                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 513411.040590                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1662010.200000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 461738.841902                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 513411.040590                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 462                       # number of writebacks
system.l25.writebacks::total                      462                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          778                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             813                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          778                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              813                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          778                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             813                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     55657252                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    303334862                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    358992114                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     55657252                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    303334862                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    358992114                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     55657252                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    303334862                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    358992114                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.181141                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.187673                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.180385                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.186897                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.180385                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.186897                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1590207.200000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 389890.568123                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 441564.715867                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1590207.200000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 389890.568123                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 441564.715867                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1590207.200000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 389890.568123                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 441564.715867                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1498                       # number of replacements
system.l26.tagsinuse                      4095.452517                       # Cycle average of tags in use
system.l26.total_refs                          371026                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5591                       # Sample count of references to valid blocks.
system.l26.avg_refs                         66.361295                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          146.941543                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.907023                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   700.840971                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3217.762980                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.035874                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007302                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.171104                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.785587                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4653                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4654                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2640                       # number of Writeback hits
system.l26.Writeback_hits::total                 2640                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4671                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4672                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4671                       # number of overall hits
system.l26.overall_hits::total                   4672                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1460                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1497                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1460                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1497                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1460                       # number of overall misses
system.l26.overall_misses::total                 1497                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33647498                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    764049651                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      797697149                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33647498                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    764049651                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       797697149                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33647498                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    764049651                       # number of overall miss cycles
system.l26.overall_miss_latency::total      797697149                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         6113                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               6151                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2640                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2640                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         6131                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                6169                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         6131                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               6169                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.238835                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.243375                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.238134                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.242665                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.238134                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.242665                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 909391.837838                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 523321.678767                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 532863.826987                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 909391.837838                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 523321.678767                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 532863.826987                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 909391.837838                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 523321.678767                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 532863.826987                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 951                       # number of writebacks
system.l26.writebacks::total                      951                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1460                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1497                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1460                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1497                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1460                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1497                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30989583                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    659147720                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    690137303                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30989583                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    659147720                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    690137303                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30989583                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    659147720                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    690137303                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238835                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.243375                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.238134                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.242665                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.238134                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.242665                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 837556.297297                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 451471.041096                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 461013.562458                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 837556.297297                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 451471.041096                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 461013.562458                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 837556.297297                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 451471.041096                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 461013.562458                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           813                       # number of replacements
system.l27.tagsinuse                      4095.414294                       # Cycle average of tags in use
system.l27.total_refs                          275755                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4909                       # Sample count of references to valid blocks.
system.l27.avg_refs                         56.173355                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          120.924538                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.911863                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   394.121184                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3550.456710                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029523                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007303                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.096221                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.866811                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3518                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3520                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1144                       # number of Writeback hits
system.l27.Writeback_hits::total                 1144                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3536                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3538                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3536                       # number of overall hits
system.l27.overall_hits::total                   3538                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          778                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  813                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          778                       # number of demand (read+write) misses
system.l27.demand_misses::total                   813                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          778                       # number of overall misses
system.l27.overall_misses::total                  813                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     54381729                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    352608032                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      406989761                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     54381729                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    352608032                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       406989761                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     54381729                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    352608032                       # number of overall miss cycles
system.l27.overall_miss_latency::total      406989761                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         4296                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               4333                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1144                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1144                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         4314                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                4351                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         4314                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               4351                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.181099                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.187630                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.180343                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.186854                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.180343                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.186854                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1553763.685714                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 453223.691517                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 500602.412054                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1553763.685714                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 453223.691517                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 500602.412054                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1553763.685714                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 453223.691517                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 500602.412054                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 462                       # number of writebacks
system.l27.writebacks::total                      462                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          778                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             813                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          778                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              813                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          778                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             813                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     51868729                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    296730418                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    348599147                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     51868729                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    296730418                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    348599147                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     51868729                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    296730418                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    348599147                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.181099                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.187630                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.180343                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.186854                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.180343                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.186854                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1481963.685714                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 381401.565553                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 428781.238622                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1481963.685714                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 381401.565553                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 428781.238622                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1481963.685714                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 381401.565553                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 428781.238622                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.486065                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432119                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785083.991087                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.316348                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169717                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042174                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885394                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399850                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399850                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399850                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399850                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399850                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399850                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24578021                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24578021                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24578021                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24578021                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24578021                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24578021                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399896                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399896                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399896                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399896                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 534304.804348                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 534304.804348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 534304.804348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19429845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19429845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19429845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 571466.029412                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205482                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35190.181674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.462269                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.537731                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073217                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073217                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459643                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459643                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459643                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459643                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20379                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20424                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4663401975                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4663401975                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4667149756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4667149756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4667149756                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4667149756                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480067                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480067                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480067                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480067                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228833.700132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228833.700132                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228513.011947                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228513.011947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228513.011947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228513.011947                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14394                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1009325868                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1009325868                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1009907969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1009907969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1009907969                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1009907969                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167634.258097                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167634.258097                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167480.591874                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167480.591874                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167480.591874                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167480.591874                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.429695                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1080554834                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2058199.683810                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.429695                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047163                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.832419                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1368357                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1368357                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1368357                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1368357                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1368357                       # number of overall hits
system.cpu1.icache.overall_hits::total        1368357                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     30816379                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     30816379                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     30816379                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     30816379                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     30816379                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     30816379                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1368404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1368404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1368404                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1368404                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1368404                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1368404                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 655667.638298                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 655667.638298                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 655667.638298                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 655667.638298                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 655667.638298                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 655667.638298                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     25164485                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     25164485                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     25164485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     25164485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     25164485                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     25164485                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 718985.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 718985.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 718985.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 718985.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 718985.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 718985.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8028                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178856041                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8284                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21590.540922                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.625076                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.374924                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.893067                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.106933                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       948214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         948214                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       784180                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        784180                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2152                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2152                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1829                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1829                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1732394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1732394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1732394                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1732394                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20702                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20702                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          107                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20809                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20809                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4878332072                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4878332072                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8675815                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8675815                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4887007887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4887007887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4887007887                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4887007887                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       968916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       968916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       784287                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       784287                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1829                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1829                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1753203                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1753203                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1753203                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1753203                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021366                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021366                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011869                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011869                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011869                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011869                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 235645.448362                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 235645.448362                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81082.383178                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81082.383178                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 234850.684175                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 234850.684175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 234850.684175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 234850.684175                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1566                       # number of writebacks
system.cpu1.dcache.writebacks::total             1566                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12692                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12692                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           89                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12781                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12781                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         8010                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8010                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8028                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8028                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8028                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8028                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1785720988                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1785720988                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1163139                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1163139                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1786884127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1786884127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1786884127                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1786884127                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008267                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008267                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004579                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004579                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004579                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004579                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222936.452934                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 222936.452934                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64618.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64618.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 222581.480693                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 222581.480693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 222581.480693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 222581.480693                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.365131                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1074558611                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2066458.867308                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.365131                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056675                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.817893                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1423074                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1423074                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1423074                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1423074                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1423074                       # number of overall hits
system.cpu2.icache.overall_hits::total        1423074                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45931436                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45931436                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45931436                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45931436                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45931436                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45931436                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1423131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1423131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1423131                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1423131                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1423131                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1423131                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 805814.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 805814.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 805814.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 805814.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 805814.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 805814.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     38439228                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38439228                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     38439228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38439228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     38439228                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38439228                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 854205.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 854205.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 854205.066667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 854205.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 854205.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 854205.066667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4616                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163996437                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4872                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              33661.009236                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.685447                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.314553                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.865959                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.134041                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       979261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         979261                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       822322                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        822322                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2006                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2006                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1979                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1979                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1801583                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1801583                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1801583                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1801583                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14756                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14756                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          104                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14860                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14860                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14860                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14860                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2788167180                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2788167180                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8552041                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8552041                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2796719221                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2796719221                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2796719221                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2796719221                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       994017                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       994017                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       822426                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       822426                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1816443                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1816443                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1816443                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1816443                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014845                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014845                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000126                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008181                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008181                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008181                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008181                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 188951.421795                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 188951.421795                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82231.163462                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82231.163462                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 188204.523620                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 188204.523620                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 188204.523620                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 188204.523620                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1124                       # number of writebacks
system.cpu2.dcache.writebacks::total             1124                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10158                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10158                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10244                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10244                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10244                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10244                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4598                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4598                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4616                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4616                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4616                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4616                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    679235713                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    679235713                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1169083                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1169083                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    680404796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    680404796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    680404796                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    680404796                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002541                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002541                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147724.165507                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 147724.165507                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64949.055556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64949.055556                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 147401.385615                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 147401.385615                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 147401.385615                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 147401.385615                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.864513                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1074558192                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2074436.664093                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.864513                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.052667                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813885                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1422655                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1422655                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1422655                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1422655                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1422655                       # number of overall hits
system.cpu3.icache.overall_hits::total        1422655                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     35647248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     35647248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     35647248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     35647248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     35647248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     35647248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1422711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1422711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1422711                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1422711                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1422711                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1422711                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       636558                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       636558                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       636558                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       636558                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       636558                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       636558                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30891701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30891701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30891701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30891701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30891701                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30891701                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 718411.651163                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 718411.651163                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 718411.651163                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 718411.651163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 718411.651163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 718411.651163                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4616                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163995934                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4872                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33660.905993                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.719817                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.280183                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.866093                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.133907                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       978930                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         978930                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       822114                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        822114                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2043                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2043                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1978                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1978                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1801044                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1801044                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1801044                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1801044                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14848                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14848                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          102                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14950                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14950                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14950                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14950                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2769728484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2769728484                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8174058                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8174058                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2777902542                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2777902542                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2777902542                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2777902542                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       822216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       822216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1978                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1815994                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1815994                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1815994                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1815994                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014941                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014941                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008232                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008232                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008232                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008232                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186538.825700                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186538.825700                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80137.823529                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80137.823529                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185812.879064                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185812.879064                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185812.879064                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185812.879064                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1121                       # number of writebacks
system.cpu3.dcache.writebacks::total             1121                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10250                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10250                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10334                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10334                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10334                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10334                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4598                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4598                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4616                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4616                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4616                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4616                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    685441059                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    685441059                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1166199                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1166199                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    686607258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    686607258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    686607258                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    686607258                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149073.740539                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 149073.740539                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64788.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64788.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 148745.073224                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 148745.073224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 148745.073224                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 148745.073224                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.356431                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1074556993                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2066455.755769                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.356431                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.056661                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817879                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1421456                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1421456                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1421456                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1421456                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1421456                       # number of overall hits
system.cpu4.icache.overall_hits::total        1421456                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46230759                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46230759                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46230759                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46230759                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46230759                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46230759                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1421513                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1421513                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1421513                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1421513                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1421513                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1421513                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 811065.947368                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 811065.947368                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 811065.947368                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 811065.947368                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 811065.947368                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 811065.947368                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           45                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           45                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38478873                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38478873                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38478873                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38478873                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38478873                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38478873                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 855086.066667                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 855086.066667                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 855086.066667                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 855086.066667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 855086.066667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 855086.066667                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4608                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163994319                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4864                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              33715.937294                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   221.686464                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    34.313536                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.865963                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.134037                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       978134                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         978134                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       821341                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        821341                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2000                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2000                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1975                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1975                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1799475                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1799475                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1799475                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1799475                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        14731                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        14731                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          104                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        14835                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         14835                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        14835                       # number of overall misses
system.cpu4.dcache.overall_misses::total        14835                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2787339131                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2787339131                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8546283                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8546283                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2795885414                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2795885414                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2795885414                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2795885414                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       992865                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       992865                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       821445                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       821445                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1975                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1975                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1814310                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1814310                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1814310                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1814310                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014837                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014837                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008177                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008177                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008177                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008177                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 189215.880185                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 189215.880185                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82175.798077                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82175.798077                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 188465.481227                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 188465.481227                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 188465.481227                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 188465.481227                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1121                       # number of writebacks
system.cpu4.dcache.writebacks::total             1121                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10141                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10141                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           86                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10227                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10227                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10227                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10227                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4590                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4590                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4608                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4608                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    693385525                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    693385525                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1170085                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1170085                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    694555610                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    694555610                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    694555610                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    694555610                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 151064.384532                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 151064.384532                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65004.722222                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65004.722222                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 150728.213976                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 150728.213976                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 150728.213976                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 150728.213976                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               486.722908                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1077560746                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2190164.117886                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.722908                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050838                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.780005                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1436732                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1436732                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1436732                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1436732                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1436732                       # number of overall hits
system.cpu5.icache.overall_hits::total        1436732                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     93827584                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     93827584                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     93827584                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     93827584                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     93827584                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     93827584                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1436781                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1436781                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1436781                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1436781                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1436781                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1436781                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1914848.653061                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1914848.653061                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1914848.653061                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1914848.653061                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1914848.653061                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1914848.653061                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs      1458058                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       729029                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     58592581                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     58592581                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     58592581                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     58592581                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     58592581                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     58592581                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1583583.270270                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1583583.270270                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1583583.270270                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1583583.270270                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1583583.270270                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1583583.270270                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4313                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160349881                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4569                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35095.180784                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   221.338740                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    34.661260                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.864604                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.135396                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1144149                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1144149                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       850134                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        850134                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2215                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2215                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         2066                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2066                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1994283                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1994283                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1994283                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1994283                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        11093                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        11093                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          103                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        11196                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         11196                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        11196                       # number of overall misses
system.cpu5.dcache.overall_misses::total        11196                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1534165692                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1534165692                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8001153                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8001153                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1542166845                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1542166845                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1542166845                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1542166845                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1155242                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1155242                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       850237                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       850237                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2005479                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2005479                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2005479                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2005479                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009602                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009602                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000121                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005583                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005583                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005583                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005583                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 138300.341837                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 138300.341837                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77681.097087                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77681.097087                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 137742.662111                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 137742.662111                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 137742.662111                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 137742.662111                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        15033                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets        15033                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu5.dcache.writebacks::total             1143                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         6798                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         6798                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           85                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         6883                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         6883                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         6883                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         6883                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4295                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4295                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4313                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4313                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4313                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4313                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    594594323                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    594594323                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1332604                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1332604                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    595926927                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    595926927                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    595926927                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    595926927                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002151                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002151                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002151                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002151                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 138438.724796                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 138438.724796                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 74033.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 74033.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 138169.934384                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 138169.934384                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 138169.934384                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 138169.934384                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               512.772692                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1076048779                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2069324.575000                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.772692                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049315                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.821751                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1380952                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1380952                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1380952                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1380952                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1380952                       # number of overall hits
system.cpu6.icache.overall_hits::total        1380952                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46463031                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46463031                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46463031                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46463031                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46463031                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46463031                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1381003                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1381003                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1381003                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1381003                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1381003                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1381003                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 911039.823529                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 911039.823529                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 911039.823529                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 911039.823529                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 911039.823529                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 911039.823529                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34025649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34025649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34025649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34025649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34025649                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34025649                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 895411.815789                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 895411.815789                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 895411.815789                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 895411.815789                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 895411.815789                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 895411.815789                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6131                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               170145983                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6387                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26639.421168                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.543458                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.456542                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.888842                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.111158                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       969542                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         969542                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       819360                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        819360                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1936                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1936                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1887                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1887                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1788902                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1788902                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1788902                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1788902                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20972                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20972                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          439                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          439                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21411                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21411                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21411                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21411                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4885846162                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4885846162                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    152570223                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    152570223                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   5038416385                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   5038416385                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   5038416385                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   5038416385                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       990514                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       990514                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       819799                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       819799                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1887                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1887                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1810313                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1810313                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1810313                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1810313                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021173                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021173                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000535                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000535                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011827                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011827                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011827                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011827                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 232969.967671                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 232969.967671                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 347540.371298                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 347540.371298                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 235319.059596                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 235319.059596                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 235319.059596                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 235319.059596                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      2074026                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 259253.250000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2640                       # number of writebacks
system.cpu6.dcache.writebacks::total             2640                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        14859                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        14859                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          421                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        15280                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        15280                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        15280                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        15280                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6113                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6113                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6131                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6131                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6131                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6131                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1081751046                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1081751046                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1171506                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1171506                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1082922552                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1082922552                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1082922552                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1082922552                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006172                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006172                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003387                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003387                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003387                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003387                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 176959.111075                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 176959.111075                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65083.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65083.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 176630.656010                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 176630.656010                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 176630.656010                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 176630.656010                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               486.724370                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1077561499                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2190165.648374                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.724370                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050840                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.780007                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1437485                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1437485                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1437485                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1437485                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1437485                       # number of overall hits
system.cpu7.icache.overall_hits::total        1437485                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     86514752                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     86514752                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     86514752                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     86514752                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     86514752                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     86514752                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1437535                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1437535                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1437535                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1437535                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1437535                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1437535                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000035                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1730295.040000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1730295.040000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1730295.040000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1730295.040000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1730295.040000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1730295.040000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs      1137112                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       568556                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     54806187                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     54806187                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     54806187                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     54806187                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     54806187                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     54806187                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1481248.297297                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1481248.297297                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1481248.297297                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1481248.297297                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1481248.297297                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1481248.297297                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4314                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160350981                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4570                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35087.742013                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   221.343812                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    34.656188                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.864624                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.135376                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1144780                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1144780                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       850603                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        850603                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2215                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2215                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         2066                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2066                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1995383                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1995383                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1995383                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1995383                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        11096                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        11096                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          103                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        11199                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         11199                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        11199                       # number of overall misses
system.cpu7.dcache.overall_misses::total        11199                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1522626397                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1522626397                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7983251                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7983251                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1530609648                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1530609648                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1530609648                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1530609648                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1155876                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1155876                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       850706                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       850706                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2006582                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2006582                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2006582                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2006582                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009600                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009600                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000121                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005581                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005581                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 137222.999009                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 137222.999009                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 77507.291262                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 77507.291262                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 136673.778730                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 136673.778730                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 136673.778730                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 136673.778730                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        15388                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets        15388                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1144                       # number of writebacks
system.cpu7.dcache.writebacks::total             1144                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         6800                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         6800                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           85                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         6885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         6885                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6885                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4296                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4296                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4314                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4314                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4314                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4314                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    588012949                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    588012949                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1329957                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1329957                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    589342906                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    589342906                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    589342906                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    589342906                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003717                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003717                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002150                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002150                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002150                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002150                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 136874.522579                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 136874.522579                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73886.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73886.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 136611.707464                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 136611.707464                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 136611.707464                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 136611.707464                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
