{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:04:11 2024 " "Info: Processing started: Mon Dec 02 20:04:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50Mhz " "Info: Assuming node \"clock_50Mhz\" is an undefined clock" {  } { { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Mhz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Mhz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Mhz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_100Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_100Khz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_100Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_10Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_10Khz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Khz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_100hz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_100hz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_10Hz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_10Hz_int\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_10Hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Hz " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Hz\" as buffer" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50Mhz register clk_div:inst8\|clock_1Hz_int register clk_div:inst8\|clock_1Hz 74.19 MHz 13.479 ns Internal " "Info: Clock \"clock_50Mhz\" has Internal fmax of 74.19 MHz between source register \"clk_div:inst8\|clock_1Hz_int\" and destination register \"clk_div:inst8\|clock_1Hz\" (period= 13.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst8\|clock_1Hz_int 1 REG LCFF_X27_Y17_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N1; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.149 ns) 0.631 ns clk_div:inst8\|clock_1Hz~feeder 2 COMB LCCOMB_X27_Y18_N14 1 " "Info: 2: + IC(0.482 ns) + CELL(0.149 ns) = 0.631 ns; Loc. = LCCOMB_X27_Y18_N14; Fanout = 1; COMB Node = 'clk_div:inst8\|clock_1Hz~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.715 ns clk_div:inst8\|clock_1Hz 3 REG LCFF_X27_Y18_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.715 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.59 % ) " "Info: Total cell delay = 0.233 ns ( 32.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.482 ns ( 67.41 % ) " "Info: Total interconnect delay = 0.482 ns ( 67.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { clk_div:inst8|clock_1Hz_int {} clk_div:inst8|clock_1Hz~feeder {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.550 ns - Smallest " "Info: - Smallest clock skew is -12.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 2.560 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50Mhz\" to destination register is 2.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.560 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X27_Y18_N15 1 " "Info: 2: + IC(1.024 ns) + CELL(0.537 ns) = 2.560 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 60.00 % ) " "Info: Total cell delay = 1.536 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 40.00 % ) " "Info: Total interconnect delay = 1.024 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.024ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 15.110 ns - Longest register " "Info: - Longest clock path from clock \"clock_50Mhz\" to source register is 15.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.810 ns clk_div:inst8\|clock_1Mhz_int 2 REG LCFF_X27_Y18_N29 2 " "Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Mhz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock_50Mhz clk_div:inst8|clock_1Mhz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.787 ns) 5.157 ns clk_div:inst8\|clock_100Khz_int 3 REG LCFF_X33_Y26_N5 3 " "Info: 3: + IC(1.560 ns) + CELL(0.787 ns) = 5.157 ns; Loc. = LCFF_X33_Y26_N5; Fanout = 3; REG Node = 'clk_div:inst8\|clock_100Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.787 ns) 7.251 ns clk_div:inst8\|clock_10Khz_int 4 REG LCFF_X36_Y21_N17 3 " "Info: 4: + IC(1.307 ns) + CELL(0.787 ns) = 7.251 ns; Loc. = LCFF_X36_Y21_N17; Fanout = 3; REG Node = 'clk_div:inst8\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.787 ns) 8.731 ns clk_div:inst8\|clock_1Khz_int 5 REG LCFF_X37_Y20_N21 3 " "Info: 5: + IC(0.693 ns) + CELL(0.787 ns) = 8.731 ns; Loc. = LCFF_X37_Y20_N21; Fanout = 3; REG Node = 'clk_div:inst8\|clock_1Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.787 ns) 10.312 ns clk_div:inst8\|clock_100hz_int 6 REG LCFF_X36_Y16_N21 3 " "Info: 6: + IC(0.794 ns) + CELL(0.787 ns) = 10.312 ns; Loc. = LCFF_X36_Y16_N21; Fanout = 3; REG Node = 'clk_div:inst8\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.787 ns) 12.481 ns clk_div:inst8\|clock_10Hz_int 7 REG LCFF_X36_Y4_N17 2 " "Info: 7: + IC(1.382 ns) + CELL(0.787 ns) = 12.481 ns; Loc. = LCFF_X36_Y4_N17; Fanout = 2; REG Node = 'clk_div:inst8\|clock_10Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.000 ns) 13.527 ns clk_div:inst8\|clock_10Hz_int~clkctrl 8 COMB CLKCTRL_G15 4 " "Info: 8: + IC(1.046 ns) + CELL(0.000 ns) = 13.527 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'clk_div:inst8\|clock_10Hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 15.110 ns clk_div:inst8\|clock_1Hz_int 9 REG LCFF_X27_Y17_N1 2 " "Info: 9: + IC(1.046 ns) + CELL(0.537 ns) = 15.110 ns; Loc. = LCFF_X27_Y17_N1; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.258 ns ( 41.42 % ) " "Info: Total cell delay = 6.258 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.852 ns ( 58.58 % ) " "Info: Total interconnect delay = 8.852 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.110 ns" { clock_50Mhz clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.110 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.024ns 1.560ns 1.307ns 0.693ns 0.794ns 1.382ns 1.046ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.024ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.110 ns" { clock_50Mhz clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.110 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.024ns 1.560ns 1.307ns 0.693ns 0.794ns 1.382ns 1.046ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { clk_div:inst8|clock_1Hz_int {} clk_div:inst8|clock_1Hz~feeder {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.024ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.110 ns" { clock_50Mhz clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.110 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.024ns 1.560ns 1.307ns 0.693ns 0.794ns 1.382ns 1.046ns 1.046ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\] SW\[15\] clock_50Mhz 1.920 ns register " "Info: tsu for register \"processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\]\" (data pin = \"SW\[15\]\", clock pin = \"clock_50Mhz\") is 1.920 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.888 ns + Longest pin register " "Info: + Longest pin to register delay is 7.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 504 144 312 520 "SW\[14\]" "" } { 528 160 328 544 "SW\[15\]" "" } { 568 176 344 584 "SW\[16\]" "" } { 600 176 344 616 "SW\[17\]" "" } { 496 312 400 512 "SW\[14\]" "" } { 520 328 392 536 "SW\[15\]" "" } { 560 344 408 576 "SW\[16\]" "" } { 592 344 400 608 "SW\[17\]" "" } { 352 488 553 368 "SW\[17..14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.182 ns) + CELL(0.438 ns) 6.452 ns processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X7_Y10_N20 3 " "Info: 2: + IC(5.182 ns) + CELL(0.438 ns) = 6.452 ns; Loc. = LCCOMB_X7_Y10_N20; Fanout = 3; COMB Node = 'processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.620 ns" { SW[15] processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cmpr_9hg.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 7.000 ns processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X7_Y10_N4 4 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 7.000 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 4; COMB Node = 'processor:inst25\|lpm_compare2:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cmpr_9hg.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.659 ns) 7.888 ns processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\] 4 REG LCFF_X7_Y10_N15 3 " "Info: 4: + IC(0.229 ns) + CELL(0.659 ns) = 7.888 ns; Loc. = LCFF_X7_Y10_N15; Fanout = 3; REG Node = 'processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_c3i.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cntr_c3i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.204 ns ( 27.94 % ) " "Info: Total cell delay = 2.204 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.684 ns ( 72.06 % ) " "Info: Total interconnect delay = 5.684 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { SW[15] processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { SW[15] {} SW[15]~combout {} processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 {} processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] {} processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 5.182ns 0.273ns 0.229ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_c3i.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cntr_c3i.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 5.932 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50Mhz\" to destination register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.810 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X27_Y18_N15 1 " "Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.399 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 6 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.932 ns processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\] 4 REG LCFF_X7_Y10_N15 3 " "Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N15; Fanout = 3; REG Node = 'processor:inst25\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_c3i:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clk_div:inst8|clock_1Hz~clkctrl processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_c3i.tdf" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/db/cntr_c3i.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.16 % ) " "Info: Total cell delay = 2.323 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.609 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.609 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { SW[15] processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { SW[15] {} SW[15]~combout {} processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1 {} processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0] {} processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 5.182ns 0.273ns 0.229ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.659ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50Mhz LEDR\[1\] registo_2b:inst22\|Q\[0\] 13.894 ns register " "Info: tco from clock \"clock_50Mhz\" to destination pin \"LEDR\[1\]\" through register \"registo_2b:inst22\|Q\[0\]\" is 13.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz source 5.932 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to source register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.810 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X27_Y18_N15 1 " "Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.399 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 6 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.932 ns registo_2b:inst22\|Q\[0\] 4 REG LCFF_X7_Y10_N19 9 " "Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N19; Fanout = 9; REG Node = 'registo_2b:inst22\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[0] } "NODE_NAME" } } { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.16 % ) " "Info: Total cell delay = 2.323 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.609 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.609 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} registo_2b:inst22|Q[0] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.712 ns + Longest register pin " "Info: + Longest register to pin delay is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registo_2b:inst22\|Q\[0\] 1 REG LCFF_X7_Y10_N19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N19; Fanout = 9; REG Node = 'registo_2b:inst22\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registo_2b:inst22|Q[0] } "NODE_NAME" } } { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.371 ns) 0.708 ns comb_modelo:inst\|ledr1~1 2 COMB LCCOMB_X7_Y10_N28 4 " "Info: 2: + IC(0.337 ns) + CELL(0.371 ns) = 0.708 ns; Loc. = LCCOMB_X7_Y10_N28; Fanout = 4; COMB Node = 'comb_modelo:inst\|ledr1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { registo_2b:inst22|Q[0] comb_modelo:inst|ledr1~1 } "NODE_NAME" } } { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.186 ns) + CELL(2.818 ns) 7.712 ns LEDR\[1\] 3 PIN PIN_AF23 0 " "Info: 3: + IC(4.186 ns) + CELL(2.818 ns) = 7.712 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'LEDR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.004 ns" { comb_modelo:inst|ledr1~1 LEDR[1] } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 192 824 1000 208 "LEDR\[1\]" "" } { 208 824 1000 224 "LEDR\[2\]" "" } { 176 824 1000 192 "LEDR\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.189 ns ( 41.35 % ) " "Info: Total cell delay = 3.189 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.523 ns ( 58.65 % ) " "Info: Total interconnect delay = 4.523 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { registo_2b:inst22|Q[0] comb_modelo:inst|ledr1~1 LEDR[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { registo_2b:inst22|Q[0] {} comb_modelo:inst|ledr1~1 {} LEDR[1] {} } { 0.000ns 0.337ns 4.186ns } { 0.000ns 0.371ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} registo_2b:inst22|Q[0] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { registo_2b:inst22|Q[0] comb_modelo:inst|ledr1~1 LEDR[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { registo_2b:inst22|Q[0] {} comb_modelo:inst|ledr1~1 {} LEDR[1] {} } { 0.000ns 0.337ns 4.186ns } { 0.000ns 0.371ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registo_2b:inst22\|Q\[1\] h clock_50Mhz 1.997 ns register " "Info: th for register \"registo_2b:inst22\|Q\[1\]\" (data pin = \"h\", clock pin = \"clock_50Mhz\") is 1.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50Mhz destination 5.932 ns + Longest register " "Info: + Longest clock path from clock \"clock_50Mhz\" to destination register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50Mhz } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 296 8 176 312 "clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.810 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X27_Y18_N15 1 " "Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock_50Mhz clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.399 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 6 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "../../../../altera/de2/CLK_DIV.VHD" "" { Text "C:/altera/de2/CLK_DIV.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 5.932 ns registo_2b:inst22\|Q\[1\] 4 REG LCFF_X7_Y10_N1 9 " "Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 9; REG Node = 'registo_2b:inst22\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[1] } "NODE_NAME" } } { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.16 % ) " "Info: Total cell delay = 2.323 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.609 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.609 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} registo_2b:inst22|Q[1] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.201 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns h 1 PIN PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; PIN Node = 'h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "controlador2.bdf" "" { Schematic "C:/Users/uc2024208610/Desktop/teste modelo/controlador2.bdf" { { 144 392 560 160 "h" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.471 ns) + CELL(0.150 ns) 3.620 ns comb_modelo:inst\|n1~0 2 COMB LCCOMB_X7_Y10_N8 1 " "Info: 2: + IC(2.471 ns) + CELL(0.150 ns) = 3.620 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'comb_modelo:inst\|n1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { h comb_modelo:inst|n1~0 } "NODE_NAME" } } { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.245 ns) 4.117 ns comb_modelo:inst\|n1~2 3 COMB LCCOMB_X7_Y10_N0 1 " "Info: 3: + IC(0.252 ns) + CELL(0.245 ns) = 4.117 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 1; COMB Node = 'comb_modelo:inst\|n1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.497 ns" { comb_modelo:inst|n1~0 comb_modelo:inst|n1~2 } "NODE_NAME" } } { "comb_modelo.vhd" "" { Text "C:/Users/uc2024208610/Desktop/teste modelo/comb_modelo.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.201 ns registo_2b:inst22\|Q\[1\] 4 REG LCFF_X7_Y10_N1 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.201 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 9; REG Node = 'registo_2b:inst22\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comb_modelo:inst|n1~2 registo_2b:inst22|Q[1] } "NODE_NAME" } } { "../LSD_PL2G6/LAB07/reg_2b.vhd" "" { Text "C:/Users/uc2024208610/Desktop/LSD_PL2G6/LAB07/reg_2b.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.478 ns ( 35.18 % ) " "Info: Total cell delay = 1.478 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.723 ns ( 64.82 % ) " "Info: Total interconnect delay = 2.723 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.201 ns" { h comb_modelo:inst|n1~0 comb_modelo:inst|n1~2 registo_2b:inst22|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.201 ns" { h {} h~combout {} comb_modelo:inst|n1~0 {} comb_modelo:inst|n1~2 {} registo_2b:inst22|Q[1] {} } { 0.000ns 0.000ns 2.471ns 0.252ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { clock_50Mhz clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl registo_2b:inst22|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { clock_50Mhz {} clock_50Mhz~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} registo_2b:inst22|Q[1] {} } { 0.000ns 0.000ns 1.024ns 1.589ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.201 ns" { h comb_modelo:inst|n1~0 comb_modelo:inst|n1~2 registo_2b:inst22|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.201 ns" { h {} h~combout {} comb_modelo:inst|n1~0 {} comb_modelo:inst|n1~2 {} registo_2b:inst22|Q[1] {} } { 0.000ns 0.000ns 2.471ns 0.252ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.245ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:04:11 2024 " "Info: Processing ended: Mon Dec 02 20:04:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
