---
title: MemoryRAM
---
**[Home](Home "Home") \* [Hardware](Hardware "Hardware") \* Memory**



[ [RNA](https://en.wikipedia.org/wiki/RNA), biological [data storage](https://en.wikipedia.org/wiki/Data_storage_device) <a id="cite-note-1" href="#cite-ref-1">[1]</a>
**Memory** is the ability to [store](https://en.wikipedia.org/wiki/Store), retain, and [recall](https://en.wikipedia.org/wiki/Recall_%28memory%29) [information](https://en.wikipedia.org/wiki/Information) and [experiences](https://en.wikipedia.org/wiki/Experience) as researched in [cognitive science](Cognition "Cognition"). Computer memory refers to [physical devices](https://en.wikipedia.org/wiki/Peripheral) used to store [data](Data "Data") and sequences of instructions ([programs](index.php?title=Program&action=edit&redlink=1 "Program (page does not exist)")) on a temporary or permanent basis, typically distinguished as fast [random-access memory](https://en.wikipedia.org/wiki/Random_access_memory) and relatively slow [data storage](https://en.wikipedia.org/wiki/Computer_data_storage). 




## N-Bit Latches


N-Bit latches are [arrays](Array "Array") of one-bit latches or flip-flops typically as wide as a connected parallel [data-bus](https://en.wikipedia.org/wiki/Bus_%28computing%29). They may be used as a [registers](https://en.wikipedia.org/wiki/Processor_register) or [scratchpad RAM](https://en.wikipedia.org/wiki/Scratchpad_RAM) inside a [central processing unit](https://en.wikipedia.org/wiki/CPU).




## RAM


[Random access memory](https://en.wikipedia.org/wiki/Random_access_memory) is a fast form of computer memory and refers to the idea that any piece of [data](Data "Data") can be stored and retrieved in a constant time, regardless of its physical location and whether or not it is related to the previous piece of data.



* [Random-access memory from Wikipedia](https://en.wikipedia.org/wiki/Random_access_memory)
* [Volatile memory from Wikipedia](https://en.wikipedia.org/wiki/Volatile_memory)
* [Phase-change memory from Wikipedia](https://en.wikipedia.org/wiki/Phase-change_memory)
* [Ferroelectric RAM from Wikipedia](https://en.wikipedia.org/wiki/Ferroelectric_RAM)






### Static RAM


[Static RAM](https://en.wikipedia.org/wiki/Static_random_access_memory) (SRAM) is an array of latches, where each latch has a unique [address](https://en.wikipedia.org/wiki/Memory_address), which connects the addressed latch to its [data-bus](https://en.wikipedia.org/wiki/Bus_%28computing%29), often used as [CPU cache](https://en.wikipedia.org/wiki/Cache#CPU_cache).



* [Static random access memory from Wikipedia](https://en.wikipedia.org/wiki/Static_random_access_memory)






### Dynamic RAM


[Dynamic random access memory](https://en.wikipedia.org/wiki/Dynamic_random_access_memory) (DRAM) is a type of random access memory that stores each bit of data in a separate [capacitor](https://en.wikipedia.org/wiki/Capacitor) within an electronic circuit. Since capacitors leak charge, the information eventually fades unless the capacitor charge is [refreshed](https://en.wikipedia.org/wiki/Memory_refresh) periodically, which is the reason to call that memory dynamic. Since DRAM takes only one [transistor](https://en.wikipedia.org/wiki/Transistor) and capacitor per bit, it is therefor used as cheap main memory part of recent [computer data storage](https://en.wikipedia.org/wiki/Computer_data_storage), despite its worse latency compared to SRAM.



* [Dynamic random access memory from Wikipedia](https://en.wikipedia.org/wiki/Dynamic_random_access_memory)
* [Synchronous dynamic random access memory (SDRAM)](https://en.wikipedia.org/wiki/SDRAM)
* [DDR SDRAM](https://en.wikipedia.org/wiki/DDR_SDRAM) with [Double data rate](https://en.wikipedia.org/wiki/Double_data_rate)
	+ [DDR2 SDRAM](https://en.wikipedia.org/wiki/DDR2_SDRAM)
	+ [DDR3 SDRAM](https://en.wikipedia.org/wiki/DDR3_SDRAM)
	+ [DDR4 SDRAM](https://en.wikipedia.org/wiki/DDR4_SDRAM)
	+ [DDR5 SDRAM](https://en.wikipedia.org/wiki/DDR5_SDRAM)
* [Interleaved memory](https://en.wikipedia.org/wiki/Interleaved_memory)
* [SDRAM latency](https://en.wikipedia.org/wiki/SDRAM_latency)
* [CAS latency](https://en.wikipedia.org/wiki/CAS_latency)
* [Memory controller](https://en.wikipedia.org/wiki/Memory_controller)
* [Memory geometry](https://en.wikipedia.org/wiki/Memory_geometry)
* [Hybrid Memory Cube](https://en.wikipedia.org/wiki/Hybrid_Memory_Cube)


[
DRAM write at a 4 by 4 array <a id="cite-note-7" href="#cite-ref-7">[7]</a>




## ROM


[Read-only memory](https://en.wikipedia.org/wiki/Read-only_memory) (ROM) is a class of storage programmed once and mainly used to distribute [firmware](https://en.wikipedia.org/wiki/Firmware). [EPROMs](https://en.wikipedia.org/wiki/EPROM) have a small quartz window which admits UV light for erasure <a id="cite-note-8" href="#cite-ref-8">[8]</a> . ROM or EPROM were often embedded inside a [microcontroller](https://en.wikipedia.org/wiki/Microcontroller) in conjunction with some RAM. They were often used in [dedicated chess computers](Dedicated_Chess_Computers "Dedicated Chess Computers").



[
[National Semiconductor](https://en.wikipedia.org/wiki/National_Semiconductor) [EPROMs 2764 and 2716](https://en.wikipedia.org/wiki/EPROM#EPROM_generations,_sizes_and_types) <a id="cite-note-9" href="#cite-ref-9">[9]</a>


Since each data-bit stored in a ROM is a boolean function of its inputs or address, a ROM is also used to implement [combinatorial logic](Combinatorial_Logic "Combinatorial Logic").



* [Read-only memory from Wikipedia](https://en.wikipedia.org/wiki/Read-only_memory)


## Persistence


* [Persistence](https://en.wikipedia.org/wiki/Persistence_(computer_science))
* [Non-volatile memory](https://en.wikipedia.org/wiki/Non-volatile_memory)
* [Non-volatile random-access memory](https://en.wikipedia.org/wiki/Non-volatile_random-access_memory)
* [Persistent memory](https://en.wikipedia.org/wiki/Persistent_memory)


## Auxiliary Storage


Beside the computer's random access main memory, [auxiliary storage](https://en.wikipedia.org/wiki/Computer_data_storage) refer to [mass storage](https://en.wikipedia.org/wiki/Mass_storage) like [optical discs](https://en.wikipedia.org/wiki/Optical_disc), and [magnetic storage](https://en.wikipedia.org/wiki/Magnetic_storage) [hard disk drives](https://en.wikipedia.org/wiki/Hard_disk_drive). Those devices are usually connected via a [serial](https://en.wikipedia.org/wiki/Serial_communication) bus, and accessed via [streams](https://en.wikipedia.org/wiki/Stream_%28computing%29).



 [](http://www.chesscomputeruk.com/html/intelligent_chess.html) 
[Compact Cassette](https://en.wikipedia.org/wiki/Compact_Cassette) as Auxiliary Storage in [Intelligent Chess](Intelligent_Chess "Intelligent Chess") <a id="cite-note-10" href="#cite-ref-10">[10]</a>



* [Computer data storage from Wikipedia](https://en.wikipedia.org/wiki/Computer_data_storage)
* [Auxiliary storage](https://en.wikipedia.org/wiki/Computer_data_storage)
* [Mass storage](https://en.wikipedia.org/wiki/Mass_storage)
* [Magnetic storage](https://en.wikipedia.org/wiki/Magnetic_storage)
* [Magnetic tape data storage](https://en.wikipedia.org/wiki/Magnetic_tape_data_storage)
* [Floppy disk](https://en.wikipedia.org/wiki/Floppy_disk)
* [Hard disk drive](https://en.wikipedia.org/wiki/Hard_disk_drive)
* [RAID](https://en.wikipedia.org/wiki/RAID)
* [Optical discs](https://en.wikipedia.org/wiki/Optical_disc)
* [Compact Disc](https://en.wikipedia.org/wiki/Compact_Disc)
* [DVD](https://en.wikipedia.org/wiki/DVD)
* [Blu-ray Disc](https://en.wikipedia.org/wiki/Blu-ray_Disc)
* [Solid-state drive](https://en.wikipedia.org/wiki/Solid-state_drive)
* [Flash memory](https://en.wikipedia.org/wiki/Flash_memory)
* [USB flash drive](https://en.wikipedia.org/wiki/USB_flash_drive)


 [USB 3.0](https://en.wikipedia.org/wiki/USB_3.0)
* [Memory Stick](https://en.wikipedia.org/wiki/Memory_Stick)
* [Memory card](https://en.wikipedia.org/wiki/Memory_card)
* [Secure Digital (SD)](https://en.wikipedia.org/wiki/Secure_Digital)
* [Serial ATA](https://en.wikipedia.org/wiki/Serial_ATA)
* [Parallel ATA](https://en.wikipedia.org/wiki/Parallel_ATA)
* [3D XPoint from Wikipedia](https://en.wikipedia.org/wiki/3D_XPoint) <a id="cite-note-11" href="#cite-ref-11">[11]</a>


## Historical Data Storage


* [History of computing hardware from Wikipedia](https://en.wikipedia.org/wiki/History_of_computing_hardware)
* [Vacuum Tube Memory](http://www.columbia.edu/acis/history/tubes.html) from [Columbia University Computing History](http://www.columbia.edu/acis/history/index.html)
* [Selectron tube from Wikipedia](https://en.wikipedia.org/wiki/Selectron_tube)
* [Williams tube from Wikipedia](https://en.wikipedia.org/wiki/Williams_tube)
* [Magnetic-core memory from Wikipedia](https://en.wikipedia.org/wiki/Magnetic_core_memory)


 [
 [Plated wire memory from Wikipedia](https://en.wikipedia.org/wiki/Plated_wire_memory)
* [Punched card from Wikipedia](https://en.wikipedia.org/wiki/Punched_card)
* [Punched tape from Wikipedia](https://en.wikipedia.org/wiki/Punched_tape)
* [Drum memory from Wikipedia](https://en.wikipedia.org/wiki/Drum_memory)


 [
* [Delay line memory from Wikipedia](https://en.wikipedia.org/wiki/Delay_line_memory)
* [Bubble memory from Wikipedia](https://en.wikipedia.org/wiki/Magnetic_bubble_memory)


## Memory Hierarchy


* [Memory hierarchy from Wikipedia](https://en.wikipedia.org/wiki/Memory_hierarchy)


 [![ComputerMemoryHierarchy.svg](https://upload.wikimedia.org/wikipedia/commons/thumb/0/0c/ComputerMemoryHierarchy.svg/640px-ComputerMemoryHierarchy.svg.png)](https://en.wikipedia.org/wiki/Memory_hierarchy)
* [Memory organisation from Wikipedia](https://en.wikipedia.org/wiki/Memory_organisation)






## Memory Management


Todays processors utilize all the above types of memory from small and fast to large but slow within the concepts of [virtual memory](https://en.wikipedia.org/wiki/Virtual_memory), [paging](https://en.wikipedia.org/wiki/Paging), [protection](https://en.wikipedia.org/wiki/Memory_protection) and various [caches](https://en.wikipedia.org/wiki/Cache).



* [Memory management from Wikipedia](https://en.wikipedia.org/wiki/Memory_management)
* [Memory management unit from Wikipedia](https://en.wikipedia.org/wiki/Memory_management_unit)
* [MSDN - Memory Management](http://msdn.microsoft.com/en-us/library/aa366779%28v=VS.85%29.aspx) » [Windows](Windows "Windows")
* [The Memory Management Reference](http://www.memorymanagement.org/) [Ravenbrook](http://www.ravenbrook.com/)
* [Memory protection from Wikipedia](https://en.wikipedia.org/wiki/Memory_protection)
* [Memory-level parallelism (MLP) from Wikipedia](https://en.wikipedia.org/wiki/Memory-level_parallelism)






### Virtual Memory




|  |  |
| --- | --- |
| [Page table actions.svg](File:Page_table_actions.svg) | [Virtual address space and physical address space relationship.svg](File:Virtual_address_space_and_physical_address_space_relationship.svg) |
| [Physical address](https://en.wikipedia.org/wiki/Physical_address) translation <a id="cite-note-12" href="#cite-ref-12">[12]</a> |  Virtual and physical address space <a id="cite-note-13" href="#cite-ref-13">[13]</a> |


* [Virtual memory from Wikipedia](https://en.wikipedia.org/wiki/Virtual_memory)
* [Memory address from Wikipedia](https://en.wikipedia.org/wiki/Memory_address)
* [Physical address from Wikipedia](https://en.wikipedia.org/wiki/Physical_address)
* [Virtual address from Wikipedia](https://en.wikipedia.org/wiki/Virtual_address)
* [Virtual Address eXtension (VAX) from Wikipedia](https://en.wikipedia.org/wiki/VAX)






### Paging


* [Page (computer memory) from Wikipedia](https://en.wikipedia.org/wiki/Page_%28computer_memory%29)


 [Page table](https://en.wikipedia.org/wiki/Page_table)
 [Page replacement algorithm](https://en.wikipedia.org/wiki/Page_replacement_algorithm)
 [Paging](https://en.wikipedia.org/wiki/Paging)
 [Demand Paging](https://en.wikipedia.org/wiki/Demand_paging)
 [Page fault](https://en.wikipedia.org/wiki/Page_fault)
 [Copy-on-write](https://en.wikipedia.org/wiki/Copy-on-write)




### TLB


* [Translation lookaside buffer (TLB)](https://en.wikipedia.org/wiki/Translation_Lookaside_Buffer)






### Huge Pages


*Note that what [Windows](Windows "Windows") calls "large pages," [Linux](Linux "Linux") and [Unix](Unix "Unix") call "huge pages" or "huge TLB pages* ([x86](X86 "X86") and [x86-64](X86-64 "X86-64")) 



* [Page Size Extension from Wikipedia](https://en.wikipedia.org/wiki/Page_Size_Extension)
* [MSDN - Large-Page Support](http://msdn.microsoft.com/en-us/library/aa366720%28v=vs.85%29.aspx) » [Windows](Windows "Windows")
* [Huge pages part 1 Introduction](http://lwn.net/Articles/374424/) by [Mel Gorman](http://www.csn.ul.ie/%7Emel/blog/index.php?/authors/1-Mel-Gorman), [LWN.net](https://en.wikipedia.org/wiki/LWN.net), February 16, 2010 » [Linux](Linux "Linux")
* [Huge pages part 2: Interfaces](http://lwn.net/Articles/375096/) by [Mel Gorman](http://www.csn.ul.ie/%7Emel/blog/index.php?/authors/1-Mel-Gorman), [LWN.net](https://en.wikipedia.org/wiki/LWN.net), February 24, 2010
* [Huge pages part 3: Administration](http://lwn.net/Articles/376606/) by [Mel Gorman](http://www.csn.ul.ie/%7Emel/blog/index.php?/authors/1-Mel-Gorman), [LWN.net](https://en.wikipedia.org/wiki/LWN.net), March 3, 2010
* [Huge pages part 4: benchmarking with huge pages](http://lwn.net/Articles/378641/) by [Mel Gorman](http://www.csn.ul.ie/%7Emel/blog/index.php?/authors/1-Mel-Gorman), [LWN.net](https://en.wikipedia.org/wiki/LWN.net), March 17, 2010
* [Huge pages part 5: A deeper look at TLBs and costs](http://lwn.net/Articles/379748/) by [Mel Gorman](http://www.csn.ul.ie/%7Emel/blog/index.php?/authors/1-Mel-Gorman), [LWN.net](https://en.wikipedia.org/wiki/LWN.net), March 23, 2010
* [Transparent huge pages in 2.6.38](http://lwn.net/Articles/423584/) by [Jonathan Corbet](http://kerneltrap.org/Jonathan_Corbet), [LWN.net](https://en.wikipedia.org/wiki/LWN.net), January 19, 2011


## Memory Model


* [Memory model (computing) from Wikipedia](https://en.wikipedia.org/wiki/Memory_model_%28computing%29)
* [Consistency model from Wikipedia](https://en.wikipedia.org/wiki/Consistency_model)
* [Memory ordering from Wikipedia](https://en.wikipedia.org/wiki/Memory_ordering)
* [Memory barrier from Wikipedia](https://en.wikipedia.org/wiki/Memory_barrier)
* [Flat memory model from Wikipedia](https://en.wikipedia.org/wiki/Flat_memory_model)
* [Intel Memory Model from Wikipedia](https://en.wikipedia.org/wiki/Intel_Memory_Model) » [Intel](Intel "Intel"), [x86](X86 "X86"), [C](C "C"), [C++](Cpp "Cpp")
* [Java Memory Model from Wikipedia](https://en.wikipedia.org/wiki/Java_Memory_Model) » [Java](Java "Java")
* [Threads and memory model for C++](http://www.hpl.hp.com/personal/Hans_Boehm/c++mm/) by [Hans J. Boehm](http://www.hpl.hp.com/personal/Hans_Boehm/)
* [The Go Memory Model](http://golang.org/doc/go_mem.html) » [Go (Programming Language)](Go_(Programming_Language) "Go (Programming Language)")






### Shared Memory


[Shared Memory](Template:Shared_Memory "Template:Shared Memory"): 



* [Shared memory from Wikipedia](https://en.wikipedia.org/wiki/Shared_memory)
* [Memory model from Wikipedia](https://en.wikipedia.org/wiki/Memory_model_%28computing%29)
* [Information on the C++11 Memory Model](http://scottmeyers.blogspot.co.uk/2012/04/information-on-c11-memory-model.html) by [Scott Meyers](https://en.wikipedia.org/wiki/Scott_Meyers), April 24, 2012
* [Volatile variable from Wikipedia](https://en.wikipedia.org/wiki/Volatile_variable)
* [Memory ordering from Wikipedia](https://en.wikipedia.org/wiki/Memory_ordering)
* [Memory Ordering in Modern Microprocessors, Part I](http://www.linuxjournal.com/article/8211) by [Paul E. McKenney](https://plus.google.com/113202287320302059445/about), [Linux Journal](https://en.wikipedia.org/wiki/Linux_Journal), June 30, 2005
* [Memory barrier from Wikipedia](https://en.wikipedia.org/wiki/Memory_barrier)
* [Parallel Random Access Machine from Wikipedia](https://en.wikipedia.org/wiki/Parallel_Random_Access_Machine)
* [The Shared Memory Library (SharedMemoryLib) FAQ](http://www.inf.pucrs.br/%7Epinho/shared_memory_library.htm) by [Márcio Serolli Pinho](http://www.inf.pucrs.br/%7Epinho/)
* [Transactional memory from Wikipedia](https://en.wikipedia.org/wiki/Transactional_memory)
* [Software transactional memory from Wikipedia](https://en.wikipedia.org/wiki/Software_transactional_memory)
* [Cache coherence from Wikipedia](https://en.wikipedia.org/wiki/Cache_coherence)


 [False sharing from Wikipedia](https://en.wikipedia.org/wiki/False_sharing)
* [Distributed shared memory from Wikipedia](https://en.wikipedia.org/wiki/Distributed_shared_memory)
* [Memory-mapped file from Wikipedia](https://en.wikipedia.org/wiki/Memory-mapped_file)
* [Memory disambiguation from Wikipedia](https://en.wikipedia.org/wiki/Memory_disambiguation)
* [Memory dependence prediction from Wikipedia](https://en.wikipedia.org/wiki/Memory_dependence_prediction)
* [OpenMP from Wikipedia](https://en.wikipedia.org/wiki/OpenMP)
* [POSIX from Wikipedia](https://en.wikipedia.org/wiki/POSIX)
* [shm\_open](http://pubs.opengroup.org/onlinepubs/007908799/xsh/shm_open.html), [The Single UNIX Specification version 2](https://en.wikipedia.org/wiki/Single_UNIX_Specification#1997:_Single_UNIX_Specification_version_2), Copyright © 1997 [The Open Group](https://en.wikipedia.org/wiki/The_Open_Group)
* [shmget(2): allocates shared memory segment - Linux man page](http://linux.die.net/man/2/shmget) » [Linux](Linux "Linux")
* [mm(3): Shared Memory Allocation - Linux man page](http://www.pkill.info/linux/man/3-mm/)
* [CreateSharedMemory](http://msdn.microsoft.com/en-us/library/aa374778.aspx), [MSDN](https://en.wikipedia.org/wiki/Microsoft_Developer_Network) » [Windows](Windows "Windows")
* [Chapter 9. Boost.Interprocess - Boost 1.36.0](http://www.boost.org/doc/libs/1_36_0/doc/html/interprocess.html) by Ion Gaztañaga
* [Threads and memory model for C++](http://hboehm.info/c++mm/) by [Hans J. Boehm](http://www.hpl.hp.com/personal/Hans_Boehm/)
* [IPC:Shared Memory](http://www.cs.cf.ac.uk/Dave/C/node27.html) by [Dave Marshall](http://www.cs.cf.ac.uk/Dave/), 1999
* [Symmetric Multi-Processing (SMP) from Wikipedia](https://en.wikipedia.org/wiki/Symmetric_multiprocessing) » [SMP](SMP "SMP")
* [Asymmetric multiprocessing from Wikipedia](https://en.wikipedia.org/wiki/Asymmetric_multiprocessing)
* [Uniform Memory Access from Wikipedia](https://en.wikipedia.org/wiki/Uniform_Memory_Access)
* [Non-Uniform Memory Access (NUMA) from Wikipedia](https://en.wikipedia.org/wiki/Non-Uniform_Memory_Access) » [NUMA](NUMA "NUMA")
* [Optimizing Applications for NUMA | Intel® Developer Zone](http://software.intel.com/en-us/articles/optimizing-applications-for-numa)
* [Performance Guidelines for AMD Athlon™ 64 and AMD Opteron™ ccNUMA Multiprocessor Systems](https://doc.xdevs.com/doc/AMD/_Performance/Performance%20Guidelines%20for%20AMD%20Athlon%2064%20and%20AMD%20Opteron%20ccNUMA%20Multiprocessor%20Systems.%20rev.3.00%5D.%5B2006-06%5D.pdf) (pdf)


### Cache


[Cache](Template:Cache "Template:Cache"): 



* [Cache from Wikipedia](https://en.wikipedia.org/wiki/Cache)
* [Cache (computing) from Wikipedia](https://en.wikipedia.org/wiki/Cache_(computing))
* [Functional Principles of Cache Memory](http://alasir.com/articles/cache_principles/) by [Paul V. Bolotoff](http://alasir.com/articles/), April 2007
* [CPU cache from Wikipedia](https://en.wikipedia.org/wiki/CPU_cache)
* [Cache-only memory architecture (COMA) from Wikipedia](https://en.wikipedia.org/wiki/Cache-only_memory_architecture)
* [Cache coherence from Wikipedia](https://en.wikipedia.org/wiki/Cache_coherence)


 [MSI protocol from Wikipedia](https://en.wikipedia.org/wiki/MSI_protocol)
 [MESI protocol from Wikipedia](https://en.wikipedia.org/wiki/MESI_protocol)
 [MOESI protocol from Wikipedia](https://en.wikipedia.org/wiki/MOESI_protocol)
* [False sharing from Wikipedia](https://en.wikipedia.org/wiki/False_sharing)
* [Cache coloring from Wikipedia](https://en.wikipedia.org/wiki/Cache_coloring)
* [Cache hierarchy from Wikipedia](https://en.wikipedia.org/wiki/Cache_hierarchy)
* [Cache-oblivious algorithm from Wikipedia](https://en.wikipedia.org/wiki/Cache-oblivious_algorithm)
* [Cache pollution from Wikipedia](https://en.wikipedia.org/wiki/Cache_pollution)
* [Cache prefetching from Wikipedia](https://en.wikipedia.org/wiki/Cache_prefetching)
* [Prefetching from Wikipedia](https://en.wikipedia.org/wiki/Prefetching)


 [assembly - The prefetch instruction - Stack Overflow](http://stackoverflow.com/questions/3122915/the-prefetch-instruction)
 [Data Prefetch Support - GNU Project - Free Software Foundation (FSF)](http://gcc.gnu.org/projects/prefetch.html)
 [Software prefetching considered harmful](http://lwn.net/Articles/444344/) by [Linus Torvalds](https://en.wikipedia.org/wiki/Linus_Torvalds), [LWN.net](https://en.wikipedia.org/wiki/LWN.net), May 19, 2011
* [Cache replacement policies from Wikipedia](https://en.wikipedia.org/wiki/Cache_replacement_policies)
* [Page cache from Wikipedia](https://en.wikipedia.org/wiki/Page_cache)
* [Acumem SlowSpotter from Wikipedia](https://en.wikipedia.org/wiki/Acumem_SlowSpotter)
* [Analyzing Efficiency of Shared and Dedicated L2 Cache in Modern Dual-Core Processors](http://ixbtlabs.com/articles2/cpu/rmmt-l2-cache.html) from [iXBT Labs - Computer Hardware In Detail](http://ixbtlabs.com/)
* [Scratchpad memory from Wikipedia](https://en.wikipedia.org/wiki/Scratchpad_memory)


### Segmentation


* [Memory segmentation from Wikipedia](https://en.wikipedia.org/wiki/Memory_segmentation)
* [Data segment](https://en.wikipedia.org/wiki/Data_segment)
* [.bss](https://en.wikipedia.org/wiki/.bss)
* [Code segment](https://en.wikipedia.org/wiki/Code_segment)
* [Segmentation fault](https://en.wikipedia.org/wiki/Segmentation_fault)
* [SIGSEGV](https://en.wikipedia.org/wiki/SIGSEGV)
* [x86 memory segmentation](https://en.wikipedia.org/wiki/X86_memory_segmentation) » [x86](X86 "X86")
* [Memory Limits for Applications on Windows](http://software.intel.com/en-us/articles/memory-limits-applications-windows/) by [Steve Lionel](http://software.intel.com/en-us/user/512685) ([Intel](Intel "Intel")), May 16, 2011» [Windows](Windows "Windows")


### Allocation


* [Dynamic memory allocation from Wikipedia](https://en.wikipedia.org/wiki/Dynamic_memory_allocation)


 [Manual memory management](https://en.wikipedia.org/wiki/Manual_memory_management)
 [Memory leak](https://en.wikipedia.org/wiki/Memory_leak)
 [Garbage collection](https://en.wikipedia.org/wiki/Garbage_collection_%28computer_science%29)
* [Stack-based memory allocation](https://en.wikipedia.org/wiki/Stack-based_memory_allocation) » [Stack](Stack "Stack")
* [Buddy memory allocation](https://en.wikipedia.org/wiki/Buddy_memory_allocation)
* [Hoard memory allocator](https://en.wikipedia.org/wiki/Hoard_memory_allocator)
* [Memory pool](https://en.wikipedia.org/wiki/Memory_pool)






## Memory Footprint


Beside their individual [memory footprint](https://en.wikipedia.org/wiki/Memory_footprint), chess programs have to deal with huge memory areas of [transposition table](Transposition_Table "Transposition Table") and possibly caches for [endgame table-](Endgame_Tablebases "Endgame Tablebases") or [bitbases](Endgame_Bitbases "Endgame Bitbases") and their relative huge random access latencies.



* [Memory footprint from Wikipedia](https://en.wikipedia.org/wiki/Memory_footprint)
* [Method and apparatus for establishing a cache footprint for shared processor logical partitions](http://www.freepatentsonline.com/y2007/0033371.html)
* [Memory timings from Wikipedia](https://en.wikipedia.org/wiki/Memory_timings)
* [Access time](https://en.wikipedia.org/wiki/Access_time)
* [CAS latency](https://en.wikipedia.org/wiki/CAS_latency)
* [Memory bandwidth](https://en.wikipedia.org/wiki/Memory_bandwidth)
* [Bandwidth: a memory bandwidth benchmark for x86 / x86\_64 based Linux/Windows/MacOSX](http://zsmith.co/bandwidth.html) by Zack Smith
* [Cache pollution](https://en.wikipedia.org/wiki/Cache_pollution)
* [Thrashing (computer science)](https://en.wikipedia.org/wiki/Thrashing_%28computer_science%29)
* [False sharing from Wikipedia](https://en.wikipedia.org/wiki/False_sharing)
* [Miles Davis Quintet](https://en.wikipedia.org/wiki/Miles_Davis_Quintet) - [Footprints](https://en.wikipedia.org/wiki/Footprints_(composition)) ([Wayne Shorter](Category:Wayne_Shorter "Category:Wayne Shorter")), New York, 1966, [YouTube](https://en.wikipedia.org/wiki/YouTube) Video


 [Miles Davis](Category:Miles_Davis "Category:Miles Davis"), [Wayne Shorter](Category:Wayne_Shorter "Category:Wayne Shorter"), [Herbie Hancock](Category:Herbie_Hancock "Category:Herbie Hancock"), [Ron Carter](Category:Ron_Carter "Category:Ron Carter"), [Tony Williams](https://en.wikipedia.org/wiki/Tony_Williams_(drummer))
 
* [Monika Malczak Quartet](http://krakowskascenamuzyczna.pl/tag/monika-malczak/) - [Footprints](https://en.wikipedia.org/wiki/Footprints_(composition)), [Witold Lutosławski Concert Studio of Polish Radio](http://www2.polskieradio.pl/studio/lutoslawski_en.aspx), [Warsaw](https://en.wikipedia.org/wiki/Warsaw), May 20, 2016, [YouTube](https://en.wikipedia.org/wiki/YouTube) Video


 [Monika Malczak](http://krakowskascenamuzyczna.pl/tag/monika-malczak/), [Mateusz Gramburg](http://jazz.radionadzieja.pl/mateusz-gramburg-fortepian/), [Paweł Zwierzyński-Pióro](https://www.instagram.com/pure_o/), [Michał Szeligowski](https://www.facebook.com/people/Micha%C5%82-Szeligowski/1505615273) 
 
## Multiprocessing


* [SMP](SMP "SMP")
* [NUMA](NUMA "NUMA")


## Memory versus Search


* [Best-First](Best-First "Best-First")
* [Depth-First](Depth-First "Depth-First")
* [Endgame Tablebases](Endgame_Tablebases "Endgame Tablebases")
* [Knowledge](Knowledge "Knowledge")
* [Learning](Learning "Learning")
* [MTD(f)](MTD(f) "MTD(f)")
* [Parallel Search](Parallel_Search "Parallel Search")
* [Persistent Hash Table](Persistent_Hash_Table "Persistent Hash Table")
* [Space-Time Tradeoff](Space-Time_Tradeoff "Space-Time Tradeoff")
* [SSS\* and Dual\*](SSS*_and_Dual* "SSS* and Dual*")
* [Transposition Table](Transposition_Table "Transposition Table")


## See also


* [Algorithms](Algorithms "Algorithms")
* [Array](Array "Array")
* [Cognition](Cognition "Cognition")
* [Combinatorial Logic](Combinatorial_Logic "Combinatorial Logic")
* [Data](Data "Data")
* [Hash Table](Hash_Table "Hash Table")
* [Psychology](index.php?title=Psychology&action=edit&redlink=1 "Psychology (page does not exist)")
* [Queue](Queue "Queue")
* [Sequential Logic](Sequential_Logic "Sequential Logic")
* [Shared Hash Table](Shared_Hash_Table "Shared Hash Table")
* [Stack](Stack "Stack")


## Publications


### Computer Memory


### 1960 ...


* [Kenneth C. Knowlton](https://en.wikipedia.org/wiki/Ken_Knowlton) (**1965**). *A Fast storage allocator*. [Communications of the ACM](ACM#Communications "ACM"), Vol. 8, No. 10 : 623-625


### 1970 ...


* [Paul W. Purdom](Paul_W._Purdom "Paul W. Purdom"), [Stephen M. Stigler](Mathematician#SMStigler "Mathematician") (**1970**). *[Statistical Properties of the Buddy System](https://www.semanticscholar.org/paper/Statistical-Properties-of-the-Buddy-System-Purdom-Stigler/36ffdc1a3960dd9874d676176d1e4bd48c99b528)*. [Journal of the ACM](ACM#Journal "ACM"), Vol. 17, No. 4 <a id="cite-note-14" href="#cite-ref-14">[14]</a>
* [Donald Eastlake](Donald_Eastlake "Donald Eastlake") (**1977**). *[Tertiary Memory Access and Performance in the Datacomputer](http://www.informatik.uni-trier.de/~ley/db/conf/vldb/Eastlake77.html)*. [VLDB 1977](http://www.informatik.uni-trier.de/~ley/db/conf/vldb/vldb77.html#Eastlake77)


### 1980 ...


* [Paul W. Purdom](Paul_W._Purdom "Paul W. Purdom"), [Cynthia A. Brown](Mathematician#CABrown "Mathematician") (**1980**). *[Exact formulas for the buddy system](https://www.semanticscholar.org/paper/Exact-formulas-for-the-buddy-system-Purdom-Brown/edb813045099fe0e657d20e2c7d5b54ddbb9fbcd)*. [Information Sciences](https://en.wikipedia.org/wiki/Information_Sciences_(journal)), Vol. 22, No. 1
* [Ozalp Babaoglu](Ozalp_Babaoglu "Ozalp Babaoglu"), [William Joy](https://en.wikipedia.org/wiki/Bill_Joy) (**1981**). *Converting a Swap-Based System to do Paging in an Architecture Lacking Page-Reference Bits*. Proceedings of the 8th SOSP, Operating Systems Review, Vol. 15, No. 5, pp. 78-86
* [Bruce W. Leverett](Bruce_W._Leverett "Bruce W. Leverett"), [Peter G. Hibbard](http://genealogy.math.ndsu.nodak.edu/id.php?id=95738) (**1982**). *[An Adaptive System for Dynamic Storage Allocation](http://onlinelibrary.wiley.com/doi/10.1002/spe.4380120606/abstract)*. [Software: Practice and Experience](http://www.informatik.uni-trier.de/~ley/db/journals/spe/spe12.html#LeverettH82), [Vol. 12, No. 6](http://onlinelibrary.wiley.com/doi/10.1002/spe.v12:6/issuetoc), pp. 543-555
* [Subir Bhattacharya](Subir_Bhattacharya "Subir Bhattacharya"), [Amitava Bagchi](Amitava_Bagchi "Amitava Bagchi") (**1986**). *Making Best Use of Available Memory when Searching Game Trees.* Proceedings of the 5th International Conference on Artificial Intelligence (AAAI-86), pp. 163-167. AAAI/MIT Press, Boston, MA.


### 1990 ...


* [Peter W. Frey](Peter_W._Frey "Peter W. Frey") (**1991**). *Memory-Based Expertise: Computer Chess vs. AI*. [ICCA Journal, Vol. 14, No. 4](ICGA_Journal#14_4 "ICGA Journal")
* [Jos Uiterwijk](Jos_Uiterwijk "Jos Uiterwijk") (**1992**). *Memory Efficiency in some Heuristics*. [ICCA Journal, Vol. 15, No. 2](ICGA_Journal#15_2 "ICGA Journal")
* [Wim Pijls](Wim_Pijls "Wim Pijls"), [Arie de Bruin](Arie_de_Bruin "Arie de Bruin") (**1993**). *SSS\*-like Algorithms in Constrained Memory.* [ICCA Journal, Vol. 16, No. 1](ICGA_Journal#16_1 "ICGA Journal")
* [Hermann Kaindl](Hermann_Kaindl "Hermann Kaindl"), Gerhard Kainz, Angelika Leeb, Harald Smetana (**1995**). *How to use limited memory in heuristic search*. [IJCAI 1995](Conferences#IJCAI1995 "Conferences")
* [Matteo Frigo](Matteo_Frigo "Matteo Frigo") (**1997**). *The weakest reasonable memory model.* Masters Thesis, [Massachusetts Institute of Technology](Massachusetts_Institute_of_Technology "Massachusetts Institute of Technology"), Department of Electrical Engineering and Computer Science, [pdf](http://supertech.csail.mit.edu/papers/frigo-ms-thesis.pdf)
* [Dennis Breuker](Dennis_Breuker "Dennis Breuker") (**1998**). *Memory versus Search in Games*. Ph.D. thesis, [Maastricht University](Maastricht_University "Maastricht University"), pdf available via [Dennis Breuker's page](http://www.dennisbreuker.nl/thesis/index.html)
* [Harald Prokop](Harald_Prokop "Harald Prokop") (**1999**). *Cache-Oblivious Algorithms*. Masters thesis, Department of Electrical Engineering and Computer Science, [MIT](Massachusetts_Institute_of_Technology "Massachusetts Institute of Technology"), [pdf](http://supertech.csail.mit.edu/papers/Prokop99.pdf) <a id="cite-note-15" href="#cite-ref-15">[15]</a>
* [Erik D. Demaine](Erik_D._Demaine "Erik D. Demaine"), [J. Ian Munro](Mathematician#JIMunro "Mathematician") (**1999**). *[Fast Allocation and Deallocation with an Improved Buddy System](http://erikdemaine.org/papers/Buddy_FSTTCS99/)*. [FSTTCS 1999](https://dblp.uni-trier.de/db/conf/fsttcs/fsttcs99.html), [Lecture Notes in Computer Science](https://en.wikipedia.org/wiki/Lecture_Notes_in_Computer_Science), Vol. 1738, [Springer](https://en.wikipedia.org/wiki/Springer_Science%2BBusiness_Media) <a id="cite-note-16" href="#cite-ref-16">[16]</a>


### 2000 ...


* [Yue Yang](http://dblp.uni-trier.de/pers/hd/y/Yang:Yue), [Ganesh Gopalakrishnan](http://dblp.uni-trier.de/pers/hd/g/Gopalakrishnan:Ganesh), [Gary Lindstrom](Gary_Lindstrom "Gary Lindstrom") (**2002**). *Specifying Java Thread Semantics Using a Uniform Memory Model*. [Java Grande 2002](http://dblp.uni-trier.de/db/conf/java/java2002.html#YangGL02), [pdf](http://formalverification.cs.utah.edu/yyang/papers/umm_old.pdf)
* [F. Warren Burton](index.php?title=F._Warren_Burton&action=edit&redlink=1 "F. Warren Burton (page does not exist)"), [David J. Simpson](http://dblp.uni-trier.de/pers/hd/s/Simpson:David_J=) (**2000**). *[Memory requirements for parallel programs](http://www.sciencedirect.com/science/article/pii/S0167819100000533)*. [Parallel Computing](http://www.journals.elsevier.com/parallel-computing/), Vol. 26, Nos. 13-14
* [Qiang Wu](Mathematician#QWu "Mathematician"), [Artem Pyatakov](Artem_Petakov "Artem Petakov"), [Alexey Spiridonov](Mathematician#ASpiridonov "Mathematician"), [Easwaran Raman](http://liberty.princeton.edu/Publications/index.php?setselect=eraman), [Douglas W. Clark](Mathematician#DWClark "Mathematician"), [David I. August](Mathematician#DIAugust "Mathematician") (**2004**). *Exposing Memory Access Regularities Using Object-Relative Memory Profiling*. [CGO 2004](http://dblp.uni-trier.de/db/conf/cgo/cgo2004.html#WuPSRCA04), [pdf](http://www.cs.princeton.edu/~jqwu/orp_paper.pdf)
* [Ulrich Drepper](http://de.wikipedia.org/wiki/Ulrich_Drepper) (**2007**). *What Every Programmer Should Know About Memory*. [pdf](http://www.akkadia.org/drepper/cpumemory.pdf), also hosted by [LWN.net](https://en.wikipedia.org/wiki/LWN.net)


 [Memory part 1](http://lwn.net/Articles/250967/)
 [Memory part 2: CPU caches](http://lwn.net/Articles/252125/)
 [Memory part 3: Virtual Memory](http://lwn.net/Articles/253361/)
 [Memory part 4: NUMA support](http://lwn.net/Articles/254445/)
 [Memory part 5: What programmers can do](http://lwn.net/Articles/255364/)
* [David Gay](https://genealogy.math.ndsu.nodak.edu/id.php?id=70113), [Robert Ennals](https://dblp.uni-trier.de/pers/hd/e/Ennals:Robert), [Eric Brewer](Eric_Brewer "Eric Brewer") (**2007**). *[Safe manual memory management](https://dl.acm.org/citation.cfm?id=1296911)*. [ISMM 2007](https://dblp.uni-trier.de/db/conf/iwmm/ismm2007.html)
* [David Silver](David_Silver "David Silver"), [Richard Sutton](Richard_Sutton "Richard Sutton"), [Martin Müller](Martin_M%C3%BCller "Martin Müller") (**2008**). *Sample-Based Learning and Search with Permanent and Transient Memories*. In Proceedings of the 25th International Conference on Machine Learning, [pdf](http://webdocs.cs.ualberta.ca/%7Esilver/David_Silver/Publications_files/dyna2.pdf)


### 2010 ...


* [Aaron Becker](Aaron_Becker "Aaron Becker"), [Gengbin Zheng](http://charm.cs.uiuc.edu/people/gengbinzheng), [Laxmikant Kale](Mathematician#LaxKale "Mathematician") (**2011**). *Distributed Memory Load Balancing*. [Encyclopedia of Parallel Computing](http://www.springer.com/computer/swe/book/978-0-387-09765-7), [Springer](https://en.wikipedia.org/wiki/Springer_Science%2BBusiness_Media)
* [George Church](https://en.wikipedia.org/wiki/George_Church), [Yuan Gao](http://www.bme.jhu.edu/people/primary.php?id=1045), [Sriram Kosuri](http://openwetware.org/wiki/Sriram_Kosuri) (**2012**). *[Next-Generation Digital Information Storage in DNA](http://www.sciencemag.org/content/early/2012/08/15/science.1226355)*. [Science](https://en.wikipedia.org/wiki/Science_%28journal%29) <a id="cite-note-17" href="#cite-ref-17">[17]</a> <a id="cite-note-18" href="#cite-ref-18">[18]</a>
* [Matteo Frigo](Matteo_Frigo "Matteo Frigo"), [Charles Leiserson](Charles_Leiserson "Charles Leiserson"), [Harald Prokop](Harald_Prokop "Harald Prokop"), [Sridhar Ramachandran](https://dblp.uni-trier.de/pers/hd/r/Ramachandran:Sridhar) (**2012**). *Cache-Oblivious Algorithms*. [ACM Transactions on Algorithms](ACM#TALG "ACM"), Vol. 8, No. 1, [pdf](http://supertech.csail.mit.edu/papers/FrigoLePr12.pdf)
* [Aravinthan Athmanathan](https://scholar.google.com/citations?user=1y6pRmEAAAAJ&hl=en), [Milos Stanisavljevic](Milos_Stanisavljevic "Milos Stanisavljevic"), [Junho Cheon](https://dblp.org/pers/hd/c/Cheon:Junho), [Seokjoon Kang](https://dblp.org/pers/hd/k/Kang:Seokjoon), [Changyong Ahn](https://dblp.org/pers/hd/a/Ahn:Changyong), [Junghyuk Yoon](https://dblp.org/pers/hd/y/Yoon:Junghyuk), [Min-Chul Shin](https://dblp.org/pers/hd/s/Shin:Min=Chul), [Taekseung Kim](https://dblp.org/pers/hd/k/Kim:Taekseung), [Nikolaos Papandreou](https://dblp.uni-trier.de/pers/hd/p/Papandreou:Nikolaos), [Haralampos Pozidis](https://scholar.google.co.uk/citations?user=FhioCGgAAAAJ&hl=en), [Evangelos Eleftheriou](https://en.wikipedia.org/wiki/Evangelos_S._Eleftheriou) (**2014**). *[A 6-bit drift-resilient readout scheme for multi-level Phase-Change Memory](https://www.semanticscholar.org/paper/A-6-bit-drift-resilient-readout-scheme-for-Memory-Athmanathan-Stanisavljevic/072d918e90ffc33c7d07b724a27964ce6062e874)*. [A-SSCC 2014](https://dblp.org/db/conf/asscc/asscc2014.html)
* [Milos Stanisavljevic](Milos_Stanisavljevic "Milos Stanisavljevic"), [Aravinthan Athmanathan](https://scholar.google.com/citations?user=1y6pRmEAAAAJ&hl=en), [Nikolaos Papandreou](https://dblp.uni-trier.de/pers/hd/p/Papandreou:Nikolaos), [Haralampos Pozidis](https://scholar.google.co.uk/citations?user=FhioCGgAAAAJ&hl=en), [Evangelos Eleftheriou](https://en.wikipedia.org/wiki/Evangelos_S._Eleftheriou) (**2015**). *[Phase-change memory: Feasibility of reliable multilevel-cell storage and retention at elevated temperatures](https://www.semanticscholar.org/paper/Phase-change-memory%3A-Feasibility-of-reliable-and-at-Stanisavljevic-Athmanathan/96eef8ca0b005c467031fe66503cbb77e6e9df34)*. [IRPS 2015](https://dblp.org/db/conf/irps/irps2015.html)
* [Aravinthan Athmanathan](https://scholar.google.com/citations?user=1y6pRmEAAAAJ&hl=en), [Milos Stanisavljevic](Milos_Stanisavljevic "Milos Stanisavljevic"), [Nikolaos Papandreou](https://dblp.uni-trier.de/pers/hd/p/Papandreou:Nikolaos), [Haralampos Pozidis](https://scholar.google.co.uk/citations?user=FhioCGgAAAAJ&hl=en), [Evangelos Eleftheriou](https://en.wikipedia.org/wiki/Evangelos_S._Eleftheriou) (**2016**). *[Multilevel-Cell Phase-Change Memory: A Viable Technology](https://ieeexplore.ieee.org/document/7428956)*. [IEEE Journal of Emerging and Selected Topics in Circuits and Systems, Vol. 6](https://dblp.org/db/journals/esticas/esticas6.html), No. 1
* [Sylvain Gelly](Sylvain_Gelly "Sylvain Gelly"), [Karol Kurach](https://ai.google/research/people/KarolKurach), [Marcin Michalski](http://dblp.uni-trier.de/pers/hd/m/Michalski:Marcin), [Xiaohua Zhai](https://sites.google.com/site/xzhai89/) (**2018**). *MemGEN: Memory is All You Need*. [arXiv:1803.11203](https://arxiv.org/abs/1803.11203) <a id="cite-note-19" href="#cite-ref-19">[19]</a>
* [Milos Stanisavljevic](Milos_Stanisavljevic "Milos Stanisavljevic"), [Thomas Mittelholzer](https://scholar.google.com/citations?user=a7g7yY8AAAAJ&hl=en), [Nikolaos Papandreou](https://dblp.uni-trier.de/pers/hd/p/Papandreou:Nikolaos), [Thomas P. Parnell](https://dblp.org/pers/hd/p/Parnell:Thomas_P=), [Haralampos Pozidis](https://scholar.google.co.uk/citations?user=FhioCGgAAAAJ&hl=en) (**2018**). *[Drift-Invariant Detection for Multilevel Phase-Change Memory](https://ieeexplore.ieee.org/document/8351740)*. [ISCAS 2018](https://dblp.org/db/conf/iscas/iscas2018.html#StanisavljevicM18)


### [Cognition](Cognition "Cognition")


### 1960 ...


* [Adriaan de Groot](Adriaan_de_Groot "Adriaan de Groot") (**1966**). *Perception and Memory versus Thought: Some Old Ideas and Recent Findings*. Problem Solving: Research, Method, and Theory (ed. B. Kleinmuntz), pp. 19-50. John Wiley, New York.


### 1970 ...


* [Herbert Simon](Herbert_Simon "Herbert Simon"), [Kevin J. Gilmartin](Kevin_J._Gilmartin "Kevin J. Gilmartin") (**1973**). *A Simulation of Memory for Chess Positions*. Cognitive Psychology, Vol. 5, pp. 29-46. [pdf](http://www.cs.wright.edu/~snarayan/isis/pdf/group5one.pdf) » [MAPP](MAPP "MAPP")
* [Peter W. Frey](Peter_W._Frey "Peter W. Frey"), [Peter Adesman](index.php?title=Peter_Adesman&action=edit&redlink=1 "Peter Adesman (page does not exist)") (**1976**). *[Recall Memory for Visually Presented Chess Positions](http://link.springer.com/article/10.3758%2FBF03213216?LI=true#page-1)*. [Memory & Cognition](http://www.springer.com/psychology/cognitive+psychology/journal/13421), Vol. 4, No. 5, 541-547
* [Neil Charness](index.php?title=Neil_Charness&action=edit&redlink=1 "Neil Charness (page does not exist)") (**1976**). *[Memory for Chess Positions: Resistance to Interference](http://psycnet.apa.org/journals/xlm/2/6/641/)*. Journal of Experimental Psychology: Human Learning and Memory, Vol. 2, No. 6, pp. 641-653 » [MAPP](MAPP "MAPP")
* [Judith S. Reitman](index.php?title=Judith_Spencer_Olson&action=edit&redlink=1 "Judith Spencer Olson (page does not exist)") (**1976**). *[Mechanisms of Forgetting in Short-term Memory](http://deepblue.lib.umich.edu/handle/2027.42/33676)*. [Cognitive Psychology](http://www.journals.elsevier.com/cognitive-psychology/), Vol. 2, No. 2
* [Judith S. Reitman](index.php?title=Judith_Spencer_Olson&action=edit&redlink=1 "Judith Spencer Olson (page does not exist)") (**1976**). *[Skilled Perception in Go: Deducing Memory Structures from Inter-Response Times](http://deepblue.lib.umich.edu/handle/2027.42/21741)*. [Cognitive Psychology](http://www.journals.elsevier.com/cognitive-psychology/), Vol. 8, No, 3
* [Sarah E. Goldin](index.php?title=Sarah_E._Goldin&action=edit&redlink=1 "Sarah E. Goldin (page does not exist)") (**1978**). *[Memory for the ordinary: Typicality effects in chess memory](http://psycnet.apa.org/journals/xlm/4/6/605/)*. Journal of Experimental Psychology: Human Learning and Memory, Vol. 4, No. 6, pp. 605-616
* [Sarah E. Goldin](index.php?title=Sarah_E._Goldin&action=edit&redlink=1 "Sarah E. Goldin (page does not exist)") (**1979**). *[Recognition memory for chess positions: Some preliminary research](http://www.jstor.org/discover/10.2307/1421476?uid=3737864&uid=2129&uid=2&uid=70&uid=4&sid=21101400527007)*. [American Journal of Psychology](https://en.wikipedia.org/wiki/American_Journal_of_Psychology), Vol 92, No. 1, pp. 19-32


### 1980 ...


* [Marvin Minsky](Marvin_Minsky "Marvin Minsky") (**1980**). *K-Lines: A Theory of Memory*. Cognitive Science 4, 117-133, [pdf](http://csjarchive.cogsci.rpi.edu/1980v04/i02/p0117p0133/MAIN.PDF) <a id="cite-note-20" href="#cite-ref-20">[20]</a>
* [Dennis H. Holding](index.php?title=Dennis_H._Holding&action=edit&redlink=1 "Dennis H. Holding (page does not exist)"), [Robert I. Reynolds](Robert_I._Reynolds "Robert I. Reynolds") (**1982**). *[Recall or Evaluation of Chess Positions as Determinants of Chess Skill](https://link.springer.com/article/10.3758/BF03197635)*. [Memory & Cognition](https://www.springer.com/journal/13421), Vol. 10, No. 3
* [A. Harry Klopf](A._Harry_Klopf "A. Harry Klopf") (**1982**). *The Hedonistic Neuron: A Theory of Memory, Learning, and Intelligence*. Hemisphere Publishing Corporation, [University of Michigan](University_of_Michigan "University of Michigan")


### 1990 ...


* [Fernand Gobet](Fernand_Gobet "Fernand Gobet") (**1993**). *[A Computer Model of Chess Memory](http://people.brunel.ac.uk/%7Ehsstffg/papers/ModelChessMem/Chess%20Memory.html).* Proceedings of the 15th Annual Meeting of the Cognitive Science Society, pp. 463-468.
* [Fernand Gobet](Fernand_Gobet "Fernand Gobet"), [Peter Jansen](Peter_Jansen "Peter Jansen") (**1994**). *Towards a chess program based on a model of human memory.* [Advances in Computer Chess 7](Advances_in_Computer_Chess_7 "Advances in Computer Chess 7"). [abstract](http://people.brunel.ac.uk/%7Ehsstffg/abstracts/chess_program.html)
* [Robert W. Howard](index.php?title=Robert_W._Howard&action=edit&redlink=1 "Robert W. Howard (page does not exist)") (**1995**). *Learning and Memory: Major Ideas, Principles, Issues and Applications*. Praeger, [amazon.com](http://www.amazon.com/Learning-Memory-Principles-Issues-Applications/dp/027594641X/ref=la_B001HPC7VM_1_1?ie=UTF8&qid=1352388827)
* [Adriaan de Groot](Adriaan_de_Groot "Adriaan de Groot"), [Fernand Gobet](Fernand_Gobet "Fernand Gobet") (**1996**). *[Perception and memory in chess](http://people.brunel.ac.uk/%7Ehsstffg/abstracts/deGroot_abstract.html). Heuristics of the professional eye.* Assen: Van Gorcum, The Netherlands. ISBN 90-232-2949-5. Chapter 9; A discussion: Two authors, two different views? [word reprint](http://people.brunel.ac.uk/%7Ehsstffg/preprints/DeGroot_Gobet_Chapter_9.doc)
* [Fernand Gobet](Fernand_Gobet "Fernand Gobet"), [Herbert Simon](Herbert_Simon "Herbert Simon") (**1996**). *Templates in Chess Memory: A Mechanism for Recalling Several Boards.* Cognitive Psychology, Vol. 31, pp. 1-40.
* [Fernand Gobet](Fernand_Gobet "Fernand Gobet"), [Herbert Simon](Herbert_Simon "Herbert Simon") (**1996**). *Recall of random and distorted positions: Implications for the theory of expertise.* Memory & Cognition, 24, 493-503.
* [Fernand Gobet](Fernand_Gobet "Fernand Gobet"), [Herbert Simon](Herbert_Simon "Herbert Simon") (**1996**). *Recall of rapidly presented random chess positions is a function of skill.* Psychonomic Bulletin & Review, 3, 159-163, [word reprint](http://people.brunel.ac.uk/%7Ehsstffg/preprints/Recall_random_pos.doc)
* [Fernand Gobet](Fernand_Gobet "Fernand Gobet"), [Herbert Simon](Herbert_Simon "Herbert Simon") (**1998**). *Expert chess memory: Revisiting the chunking hypothesis.* Memory, 6, 225-255
* [Richard S. Schultetus](index.php?title=Richard_S._Schultetus&action=edit&redlink=1 "Richard S. Schultetus (page does not exist)"), [Neil Charness](index.php?title=Neil_Charness&action=edit&redlink=1 "Neil Charness (page does not exist)") (**1999**). *Recall vs. position evaluation revisited: The importance of position-specific memory in chess skill*. [American Journal of Psychology](https://en.wikipedia.org/wiki/American_Journal_of_Psychology), Vol. 112, No. 4, 555-569.


### 2000 ...


* [Pertti Saariluoma](index.php?title=Pertti_Saariluoma&action=edit&redlink=1 "Pertti Saariluoma (page does not exist)"), [Tei Laine](index.php?title=Tei_Laine&action=edit&redlink=1 "Tei Laine (page does not exist)") (**2001**). *[Novice construction of chess memory](http://onlinelibrary.wiley.com/doi/10.1111/1467-9450.00223/abstract)*. [Scandinavian Journal of Psychology](http://psychology.wikia.com/wiki/Scandinavian_Journal_of_Psychology), Vol. 42, No. 2 <a id="cite-note-21" href="#cite-ref-21">[21]</a>
* [Dharshan Kumaran](Dharshan_Kumaran "Dharshan Kumaran"), [Eleanor A. Maguire](https://en.wikipedia.org/wiki/Eleanor_Maguire) (**2005**). *[The Human Hippocampus: Cognitive Maps or Relational Memory](http://www.jneurosci.org/content/25/31/7254.short)?* [Journal of Neuroscience](https://en.wikipedia.org/wiki/The_Journal_of_Neuroscience), Vol. 25, No. 31
* [Guillermo Campitelli](index.php?title=Guillermo_Campitelli&action=edit&redlink=1 "Guillermo Campitelli (page does not exist)"), [Fernand Gobet](Fernand_Gobet "Fernand Gobet"), Amanda Parker (**2005**). *Structure and Stimulus Familiarity: A Study of Memory in Chess-Players with Functional Magnetic Resonance Imaging*. The Spanish Journal of Psychology Vol. 8, No. 2, 238-245. [pdf](http://www.estudiodepsicologia.com.ar/articles/4.pdf)
* [Alan H. Bond](Alan_H._Bond "Alan H. Bond") (**2005**). *Representing episodic memory in a system-level model of the brain*. [Neurocomputing](http://www.elsevier.com/wps/find/journaldescription.cws_home/505628/description#description), vol 65-66, pp. 261-273, [pdf](http://www.exso.com/cns04/cns04b_pub.pdf)
* [Guillermo Campitelli](index.php?title=Guillermo_Campitelli&action=edit&redlink=1 "Guillermo Campitelli (page does not exist)"), [Fernand Gobet](Fernand_Gobet "Fernand Gobet"), [Kay Head](http://www.nottingham.ac.uk/neuroscience/contact/a-z/G-L/head_kay.phtml), [Mark Buckley](http://www.neuroscience.ox.ac.uk/directory/mark-buckley), Amanda Parker (**2007**). *Brain localisation of memory chunks in chessplayers.* International Journal of Neuroscience, 117
* [Dharshan Kumaran](Dharshan_Kumaran "Dharshan Kumaran") (**2008**). *Short-Term Memory and The Human Hippocampus*. [Journal of Neuroscience](https://en.wikipedia.org/wiki/The_Journal_of_Neuroscience), Vol. 28, No. 15, [pdf](https://drive.google.com/file/d/0B-Nvsz4idhaeUU9vVEV5QkpXZlk/view)
* [Demis Hassabis](Demis_Hassabis "Demis Hassabis") (**2009**). *The Neural Processes Underpinning Episodic Memory*. Ph.D. thesis, [University College London](https://en.wikipedia.org/wiki/University_College_London), Supervisor [Eleanor A. Maguire](https://en.wikipedia.org/wiki/Eleanor_Maguire), [pdf](http://static1.1.sqspcdn.com/static/f/1096238/22752296/1369317078327/DemisHassabisThesis.pdf)


## Forum Posts


### 1995 ...


* [cache sizes](http://groups.google.com/group/rec.games.chess.computer/browse_frm/thread/dd8e54508bef37dd/) by [Tom Kerrigan](Tom_Kerrigan "Tom Kerrigan"), [rgcc](Computer_Chess_Forums "Computer Chess Forums"), August 12, 1997


### 2000 ...


* [Difference in chess between DDR and PC133 SDRAM?](https://www.stmintz.com/ccc/index.php?id=293626) by [Javier Ros Padilla](index.php?title=Javier_Ros_Padilla&action=edit&redlink=1 "Javier Ros Padilla (page does not exist)"), [CCC](CCC "CCC"), April 16, 2003
* [Another memory latency test](https://www.stmintz.com/ccc/index.php?id=306858) by [Dieter Bürßner](Dieter_B%C3%BCr%C3%9Fner "Dieter Bürßner"), [CCC](CCC "CCC"), July 17, 2003
* [Re: Static memory allocation](http://groups.google.com/group/comp.lang.asm.x86/msg/26c662942c961ecd) by [Matt Taylor](Matt_Taylor "Matt Taylor"), [comp.lang.asm.x86](http://groups.google.com/group/comp.lang.asm.x86/topics), July 03, 2004


### 2005 ...


* [Minimizing Sharing of Data between Physical Processors](http://www.talkchess.com/forum/viewtopic.php?t=21233) by [Pradu Kannan](Pradu_Kannan "Pradu Kannan"), [CCC](CCC "CCC"), May 19, 2008
* [malloc more than 2GB ?](http://www.talkchess.com/forum/viewtopic.php?t=27229) by [Frank Phillips](Frank_Phillips "Frank Phillips"), [CCC](CCC "CCC"), March 28, 2009
* [Cache pollution when reading/writing hash table](http://www.talkchess.com/forum/viewtopic.php?topic_view=threads&p=285407) by [Marco Costalba](Marco_Costalba "Marco Costalba"), [CCC](CCC "CCC"), August 09, 2009
* [Questions on volatile keyword and memory barriers](http://www.talkchess.com/forum/viewtopic.php?t=29434) by [Pradu Kannan](Pradu_Kannan "Pradu Kannan"), [CCC](CCC "CCC"), August 16, 2009


### 2010 ...


* [Is a querying the hash tables such a huge bottleneck?](http://www.talkchess.com/forum/viewtopic.php?t=36516) by [Oliver Uwira](Oliver_Uwira "Oliver Uwira"), [CCC](CCC "CCC"), October 28, 2010


**2011**



* [MSVC calloc question](http://www.talkchess.com/forum/viewtopic.php?t=38441) by [Harm Geert Muller](Harm_Geert_Muller "Harm Geert Muller"), [CCC](CCC "CCC"), March 17, 2011


**2012**



* [Memory question](http://www.talkchess.com/forum3/viewtopic.php?f=7&t=43770) by [Fermin Serrano](Fermin_Serrano "Fermin Serrano"), [CCC](CCC "CCC"), May 19, 2012
* [DNA data storage breaks records](http://www.talkchess.com/forum/viewtopic.php?t=44826) by Terry McCracken, [CCC](CCC "CCC"), August 18, 2012 <a id="cite-note-22" href="#cite-ref-22">[22]</a>


**2013**



* [DrMemory: memory debugger tool for Windows (and Linux)](http://www.talkchess.com/forum/viewtopic.php?t=46968) by [Martin Sedlak](Martin_Sedlak "Martin Sedlak"), [CCC](CCC "CCC"), January 22, 2013 » [Debugging](Debugging "Debugging")
* [Multi-threaded memory access](http://www.open-chess.org/viewtopic.php?f=5&t=2262) by [ThinkingALot](ThinkingALot "ThinkingALot"), [OpenChess Forum](Computer_Chess_Forums "Computer Chess Forums"), February 10, 2013 » [Thread](Thread "Thread"), [Shared Hash Table](Shared_Hash_Table "Shared Hash Table")
* [Hybrid Memory Cube effect on computer chess](http://www.talkchess.com/forum/viewtopic.php?t=47706) by [Albert Silver](Albert_Silver "Albert Silver"), [CCC](CCC "CCC"), April 05, 2013 <a id="cite-note-23" href="#cite-ref-23">[23]</a>
* [MEM\_LARGE\_PAGES](http://www.talkchess.com/forum/viewtopic.php?t=49388) by [Alvaro Cardoso](Alvaro_Cardoso "Alvaro Cardoso"), [CCC](CCC "CCC"), September 18, 2013
* [Multithreaded LRU](http://www.talkchess.com/forum/viewtopic.php?t=49592) by [Alvaro Cardoso](Alvaro_Cardoso "Alvaro Cardoso"), [CCC](CCC "CCC"), October 06, 2013 » [Endgame Tablebases](Endgame_Tablebases "Endgame Tablebases")
* [tablebase caching / mmap() / page cache](http://www.talkchess.com/forum/viewtopic.php?t=49702) by [Ronald de Man](Ronald_de_Man "Ronald de Man"), [CCC](CCC "CCC"), October 13, 2013 » [Endgame Tablebases](Endgame_Tablebases "Endgame Tablebases"), [Syzygy Bases](Syzygy_Bases "Syzygy Bases")
* [Table Base Cache Size question](http://www.talkchess.com/forum/viewtopic.php?t=50334) by Rob Nicholas, [CCC](CCC "CCC"), December 05, 2013 » [Endgame Tablebases](Endgame_Tablebases "Endgame Tablebases")


**2014**



* [Intel i3 L2 cache](http://www.talkchess.com/forum/viewtopic.php?t=51087) by [Harm Geert Muller](Harm_Geert_Muller "Harm Geert Muller"), [CCC](CCC "CCC"), January 28, 2014 » [x86-64](X86-64 "X86-64") <a id="cite-note-24" href="#cite-ref-24">[24]</a>
* [c++11 std::atomic and memory\_order\_relaxed](http://www.talkchess.com/forum/viewtopic.php?t=51824) by Kevin Hearn, [CCC](CCC "CCC"), April 01, 2014 » [C++](Cpp "Cpp")
* [Speculative prefetch](http://www.talkchess.com/forum/viewtopic.php?t=53849) by [Peter Österlund](Peter_%C3%96sterlund "Peter Österlund"), [CCC](CCC "CCC"), September 27, 2014 » [Transposition Table](Transposition_Table "Transposition Table")
* [Tablebase access using a Solid State Disk](http://www.talkchess.com/forum/viewtopic.php?t=54064) by [Steven Edwards](Steven_Edwards "Steven Edwards"), [CCC](CCC "CCC"), October 16, 2014 » [Endgame Tablebases](Endgame_Tablebases "Endgame Tablebases")
* [USB 3 Storage for Syzygy WDL files](http://www.talkchess.com/forum/viewtopic.php?t=54636) by [Louis Zulli](Louis_Zulli "Louis Zulli"), [CCC](CCC "CCC"), December 13, 2014 » [Syzygy Bases](Syzygy_Bases "Syzygy Bases"), [USB 3.0](Memory#USB3 "Memory")


### 2015 ...


* [Low-RAM engine](http://www.talkchess.com/forum/viewtopic.php?t=55132) by [Harm Geert Muller](Harm_Geert_Muller "Harm Geert Muller"), [CCC](CCC "CCC"), January 28, 2015
* [The effect of dual channel RAM](http://www.talkchess.com/forum/viewtopic.php?t=55516) by [Volker Annuss](Volker_Annuss "Volker Annuss"), [CCC](CCC "CCC"), March 01, 2015 » [Arminius](Arminius "Arminius")
* [One hundred thirty gigabytes](http://www.talkchess.com/forum/viewtopic.php?t=56856) by [Steven Edwards](Steven_Edwards "Steven Edwards"), [CCC](CCC "CCC"), July 03, 2015
* [3D XPoint](http://www.talkchess.com/forum/viewtopic.php?t=57149) by [Edmund Moshammer](Edmund_Moshammer "Edmund Moshammer"), [CCC](CCC "CCC"), August 02, 2015 <a id="cite-note-25" href="#cite-ref-25">[25]</a>
* [Hash cache](http://www.talkchess.com/forum/viewtopic.php?t=57924) by [Harm Geert Muller](Harm_Geert_Muller "Harm Geert Muller"), [CCC](CCC "CCC"), October 12, 2015 » [Hash Table](Hash_Table "Hash Table"), [Transposition Table](Transposition_Table "Transposition Table")


**2016**



* [NUMA 101](http://www.talkchess.com/forum/viewtopic.php?t=58830) by [Robert Hyatt](Robert_Hyatt "Robert Hyatt"), [CCC](CCC "CCC"), January 07, 2016 » [Parallel Search](Parallel_Search "Parallel Search")
* [NUMA in a YBWC implementation](http://www.talkchess.com/forum/viewtopic.php?t=60875) by [Edsel Apostol](Edsel_Apostol "Edsel Apostol"), [CCC](CCC "CCC"), July 20, 2016 » [Young Brothers Wait Concept](Young_Brothers_Wait_Concept "Young Brothers Wait Concept")
* [lets get the ball moving down the field on numa awareness](https://groups.google.com/d/msg/fishcooking/ezt6MrAuXqs/qIR2HEciEgAJ) by [Mohammed Li](index.php?title=Mohammed_Li&action=edit&redlink=1 "Mohammed Li (page does not exist)"), [FishCooking](Computer_Chess_Forums "Computer Chess Forums"), August 30, 2016 » [NUMA](NUMA "NUMA"), [Stockfish](Stockfish "Stockfish"), [asmFish](AsmFish "AsmFish")
* [Tipical cache and branch misses for a chess engine](http://www.talkchess.com/forum/viewtopic.php?t=61423) by [Nicu Ionita](Nicu_Ionita "Nicu Ionita"), [CCC](CCC "CCC"), September 14, 2016 » [Avoiding Branches](Avoiding_Branches "Avoiding Branches"), [Profiling](index.php?title=Profiling&action=edit&redlink=1 "Profiling (page does not exist)")
* [What do you do with NUMA?](http://www.talkchess.com/forum/viewtopic.php?t=61472) by [Matthew Lai](Matthew_Lai "Matthew Lai"), [CCC](CCC "CCC"), September 19, 2016 » [NUMA](NUMA "NUMA")
* [L3 cache, RAM and other performance factors](http://rybkaforum.net/cgi-bin/rybkaforum/topic_show.pl?tid=31867) by Nimzy, [Rybka Forum](Computer_Chess_Forums "Computer Chess Forums"), December 04, 2016 » [Playing Strength](Playing_Strength "Playing Strength")


**2017 ...**



* [6-men Syzygy from HDD and USB 3.0](http://www.talkchess.com/forum/viewtopic.php?t=63652) by [Kai Laskos](Kai_Laskos "Kai Laskos"), [CCC](CCC "CCC"), April 04, 2017 » [Komodo](Komodo "Komodo"), [Playing Strength](Playing_Strength "Playing Strength"), [Syzygy Bases](Syzygy_Bases "Syzygy Bases"), [USB 3.0](Memory#USB3 "Memory")
* [RAM speed and engine strength](http://www.talkchess.com/forum/viewtopic.php?t=63886) by John Hartmann, [CCC](CCC "CCC"), May 03, 2017 » [RAM](Memory#RAM "Memory"), [Playing Strength](Playing_Strength "Playing Strength")
* [Probing tablebases through USB 3.0](http://www.talkchess.com/forum/viewtopic.php?t=65284) by [Jon Fredrik Åsvang](index.php?title=Jon_Fredrik_%C3%85svang&action=edit&redlink=1 "Jon Fredrik Åsvang (page does not exist)"), [CCC](CCC "CCC"), September 25, 2017 » [Syzygy Bases](Syzygy_Bases "Syzygy Bases"), [USB 3.0](Memory#USB3 "Memory")
* [Prefetch and Threading](http://www.talkchess.com/forum3/viewtopic.php?f=7&t=70586) by [Dennis Sceviour](Dennis_Sceviour "Dennis Sceviour"), [CCC](CCC "CCC"), April 25, 2019 » [Thread](Thread "Thread"), [Transposition Table](Transposition_Table "Transposition Table")


### 2020 ...


* [History of Memory Wall in Computer Chess?](http://www.talkchess.com/forum3/viewtopic.php?f=7&t=74751) by [Srdja Matovic](Srdja_Matovic "Srdja Matovic"), [CCC](CCC "CCC"), August 11, 2020
* [Memory management and threads](http://www.talkchess.com/forum3/viewtopic.php?f=7&t=75116) by [Chris Whittington](Chris_Whittington "Chris Whittington"), [CCC](CCC "CCC"), September 15, 2020 » [Thread](Thread "Thread")
* [PERFT transposition table funny?!](http://www.talkchess.com/forum3/viewtopic.php?f=7&t=77054) by [Martin Bryant](Martin_Bryant "Martin Bryant"), [CCC](CCC "CCC"), April 10, 2021 » [Perft](Perft "Perft"), [Transposition Table](Transposition_Table "Transposition Table")


## External Links


* [Memory (disambiguation) from Wikipedia](https://en.wikipedia.org/wiki/Memory_%28disambiguation%29)


### Computer Memory


* [Bits](http://ljkrakauer.com/LJK/essays/bits.htm) by [Lawrence J. Krakauer](Lawrence_J._Krakauer "Lawrence J. Krakauer")
* [Computer memory from Wikipedia](https://en.wikipedia.org/wiki/Computer_memory)
* [Data dictionary from Wikipedia](https://en.wikipedia.org/wiki/Data_dictionary)
* [Lookup table from Wikipedia](https://en.wikipedia.org/wiki/Lookup_table)
* [Moby Memory](http://ljkrakauer.com/LJK/60s/moby.htm) by [Lawrence J. Krakauer](Lawrence_J._Krakauer "Lawrence J. Krakauer") » [PDP-6](PDP-6 "PDP-6")
* [Multi-level cell from Wikipedia](https://en.wikipedia.org/wiki/Multi-level_Cell)
* [Semiconductor memory from Wikipedia](https://en.wikipedia.org/wiki/Semiconductor_memory)
* [Universal memory from Wikipedia](https://en.wikipedia.org/wiki/Universal_memory)
* [Von Neumann architecture from Wikipedia](https://en.wikipedia.org/wiki/Von_Neumann_architecture)


### Gustavo Duarte's Blog


from [Best Of](http://duartes.org/gustavo/blog/best-of) by [Gustavo Duarte](http://duartes.org/gustavo/blog/):



* [Motherboard Chipsets and the Memory Map](http://duartes.org/gustavo/blog/post/motherboard-chipsets-memory-map)
* [Anatomy of a Program in Memory](http://duartes.org/gustavo/blog/post/anatomy-of-a-program-in-memory)
* [How The Kernel Manages Your Memory](http://duartes.org/gustavo/blog/post/how-the-kernel-manages-your-memory)
* [Page Cache, the Affair Between Memory and Files](http://duartes.org/gustavo/blog/post/page-cache-the-affair-between-memory-and-files)
* [Memory Translation and Segmentation](http://duartes.org/gustavo/blog/post/memory-translation-and-segmentation)
* [Getting Physical With Memory](http://duartes.org/gustavo/blog/post/getting-physical-with-memory)
* [CPU Rings, Privilege, and Protection](http://duartes.org/gustavo/blog/post/cpu-rings-privilege-and-protection)
* [Cache: a place for concealment and safekeeping](http://duartes.org/gustavo/blog/post/intel-cpu-caches)
* [The Thing King](http://duartes.org/gustavo/blog/post/the-thing-king)


### [Cognition](Cognition "Cognition")


* [Cognition from Wikipedia](https://en.wikipedia.org/wiki/Cognition)
* [Cognitive Psychology and Cognitive Neuroscience/Memory from Wikibooks](http://en.wikibooks.org/wiki/Cognitive_Psychology_and_Cognitive_Neuroscience/Memory)
* [Long-term memory from Wikipedia](https://en.wikipedia.org/wiki/Long-term_memory)
* [Memory from Wikipedia](https://en.wikipedia.org/wiki/Memory)
* [Recall (memory) from Wikipedia](https://en.wikipedia.org/wiki/Recall_%28memory%29)
* [Short-term memory from Wikipedia](https://en.wikipedia.org/wiki/Short-term_memory)
* [Working memory from Wikipedia](https://en.wikipedia.org/wiki/Working_memory)


### Neuroscience


* [Neuroscience from Wikipedia](https://en.wikipedia.org/wiki/Neuroscience)
* [Biological neural network from Wikipedia](https://en.wikipedia.org/wiki/Biological_neural_network)
* [Brain from Wikipedia](https://en.wikipedia.org/wiki/Brain)
* [Cognitive neuroscience from Wikipedia](https://en.wikipedia.org/wiki/Cognitive_neuroscience)
* [Computation, Memory, Nature, and Life](http://www.fourmilab.ch/documents/comp_mem_nat_life/) - Is digital storage the secret of life? by [John Walker](https://en.wikipedia.org/wiki/John_Walker_%28programmer%29)
* [Human brain from Wikipedia](https://en.wikipedia.org/wiki/Human_brain)
* [Memory (biological)](http://en.wikiversity.org/wiki/Memory_%28biological%29) from [Wikiversity](http://en.wikiversity.org/wiki/Wikiversity:Home)


### Misc


* [Art of memory from Wikipedia](https://en.wikipedia.org/wiki/Art_of_memory)
* [Electric Fence (Memory Debugger) from Wikipedia](https://en.wikipedia.org/wiki/Electric_Fence) » [Debugging](Debugging "Debugging")
* [Mnemonic from Wikipedia](https://en.wikipedia.org/wiki/Mnemonic)
* [Moore's law from Wikipedia](https://en.wikipedia.org/wiki/Moore%27s_law)
* [Paper data storage from Wikipedia](https://en.wikipedia.org/wiki/Paper_data_storage)
* [Al Di Meola](Category:Al_Di_Meola "Category:Al Di Meola"), [Stanley Clarke](Category:Stanley_Clarke "Category:Stanley Clarke"), [Jean-Luc Ponty](Category:Jean-Luc_Ponty "Category:Jean-Luc Ponty") - [Memory Canyon](https://en.wikipedia.org/wiki/The_Rite_of_Strings), [Montreux](https://en.wikipedia.org/wiki/Montreux_Jazz_Festival) 1994, [YouTube](https://en.wikipedia.org/wiki/YouTube) Video


 
## References


1. <a id="cite-ref-1" href="#cite-note-1">↑</a> [Data storage device from Wikipedia](https://en.wikipedia.org/wiki/Data_storage_device)
2. <a id="cite-ref-2" href="#cite-note-2">↑</a> [Selbsthaltefunktion from Wikidepia.de](http://de.wikipedia.org/wiki/Selbsthaltefunktion) (German)
3. <a id="cite-ref-3" href="#cite-note-3">↑</a> [Latch (electronics) from Wikipedia](https://en.wikipedia.org/wiki/Latch_%28electronics%29)
4. <a id="cite-ref-4" href="#cite-note-4">↑</a> [Flip-flop (electronics) from Wikipedia](https://en.wikipedia.org/wiki/Flip-flop_%28electronics%29)
5. <a id="cite-ref-5" href="#cite-note-5">↑</a> [Bits](http://ljkrakauer.com/LJK/essays/bits.htm) by [Lawrence J. Krakauer](Lawrence_J._Krakauer "Lawrence J. Krakauer")
6. <a id="cite-ref-6" href="#cite-note-6">↑</a> [PDP-6 Circuit Instruction Manual, © 1966, Digital Equipment Corporation](http://bitsavers.trailing-edge.com/pdf/dec/pdp6/F-67_circuitInstr_May66.pdf) (pdf)
7. <a id="cite-ref-7" href="#cite-note-7">↑</a> [Dynamic random access memory from Wikipedia](https://en.wikipedia.org/wiki/Dynamic_random_access_memory)
8. <a id="cite-ref-8" href="#cite-note-8">↑</a> [How to program a 2716](http://www.6502.org/users/dallas/SYM/SYM%20Projects/2716-2532%20EPROM%20BURNER/2716-2532.htm)
9. <a id="cite-ref-9" href="#cite-note-9">↑</a> [Category:EPROM 2716 - Wikimedia Commons](https://commons.wikimedia.org/wiki/Category:EPROM_2716)
10. <a id="cite-ref-10" href="#cite-note-10">↑</a> [Intelligent Chess](http://www.chesscomputeruk.com/html/intelligent_chess.html) from [Chess Computer UK](http://www.chesscomputeruk.com/index.html) by [Mike Watters](Mike_Watters "Mike Watters")
11. <a id="cite-ref-11" href="#cite-note-11">↑</a> [3D XPoint](http://www.talkchess.com/forum/viewtopic.php?t=57149) by [Edmund Moshammer](Edmund_Moshammer "Edmund Moshammer"), [CCC](CCC "CCC"), August 02, 2015
12. <a id="cite-ref-12" href="#cite-note-12">↑</a> [Page table from Wikipedia](https://en.wikipedia.org/wiki/Page_table)
13. <a id="cite-ref-13" href="#cite-note-13">↑</a> [Virtual address from Wikipedia](https://en.wikipedia.org/wiki/Virtual_address)
14. <a id="cite-ref-14" href="#cite-note-14">↑</a> [Buddy memory allocation from Wikipedia](https://en.wikipedia.org/wiki/Buddy_memory_allocation)
15. <a id="cite-ref-15" href="#cite-note-15">↑</a> [Cache-oblivious algorithm from Wikipedia](https://en.wikipedia.org/wiki/Cache-oblivious_algorithm)
16. <a id="cite-ref-16" href="#cite-note-16">↑</a> [Buddy memory allocation from Wikipedia](https://en.wikipedia.org/wiki/Buddy_memory_allocation)
17. <a id="cite-ref-17" href="#cite-note-17">↑</a> [DNA data storage breaks records : Nature News & Comment](http://www.nature.com/news/dna-data-storage-breaks-records-1.11194) by [Monya Baker](http://www.nature.com/stemcells/about_editor.html), August 16, 2012
18. <a id="cite-ref-18" href="#cite-note-18">↑</a> [DNA data storage breaks records](http://www.talkchess.com/forum/viewtopic.php?t=44826) by Terry McCracken, [CCC](CCC "CCC"), August 18, 2012
19. <a id="cite-ref-19" href="#cite-note-19">↑</a> [April 01](https://en.wikipedia.org/wiki/April_Fools%27_Day), 2018
20. <a id="cite-ref-20" href="#cite-note-20">↑</a> [K-line (artificial intelligence) from Wikipedia](https://en.wikipedia.org/wiki/K-line_%28artificial_intelligence%29)
21. <a id="cite-ref-21" href="#cite-note-21">↑</a> [Fernand Gobet](Fernand_Gobet "Fernand Gobet") (**2007**). *Chunk hierarchies and retrieval structures: Comments on Saariluoma and Laine. Scandinavian Journal of Psychology, 42*. [pdf](http://dspace.brunel.ac.uk/bitstream/2438/806/1/Saariluoma_Laine_reply.pdf)
22. <a id="cite-ref-22" href="#cite-note-22">↑</a> [George Church](https://en.wikipedia.org/wiki/George_Church), [Yuan Gao](http://www.bme.jhu.edu/people/primary.php?id=1045), [Sriram Kosuri](http://openwetware.org/wiki/Sriram_Kosuri) (**2012**). *[Next-Generation Digital Information Storage in DNA](http://www.sciencemag.org/content/early/2012/08/15/science.1226355)*. [Science](https://en.wikipedia.org/wiki/Science_%28journal%29)
23. <a id="cite-ref-23" href="#cite-note-23">↑</a> [Hybrid Memory Cube from Wikipedia](https://en.wikipedia.org/wiki/Hybrid_Memory_Cube)
24. <a id="cite-ref-24" href="#cite-note-24">↑</a> [Intel Nehalem Core i3](https://en.wikipedia.org/wiki/Intel_Core#Core_i3)
25. <a id="cite-ref-25" href="#cite-note-25">↑</a> [3D XPoint from Wikipedia](https://en.wikipedia.org/wiki/3D_XPoint)

**[Up one Level](Hardware "Hardware")**







 
