/* SPDX-License-Identifier: GPL-2.0 */
/*
 * STM32 Low-Power Timer parent driver.
 * Copyright (C) STMicroelectronics 2017
 * Author: Fabrice Gasnier <fabrice.gasnier@st.com>
 * Inspired by Benjamin Gaignard's stm32-timers driver
 */

#ifndef _LINUX_STM32_LPTIMER_H_
#define _LINUX_STM32_LPTIMER_H_

#include <linux/clk.h>
#include <linux/regmap.h>

#define STM32_LPTIM_ISR		0x00	/* Interrupt and Status Reg  */
#define STM32_LPTIM_ICR		0x04	/* Interrupt Clear Reg       */
#define STM32_LPTIM_IER		0x08	/* Interrupt Enable Reg      */
#define STM32_LPTIM_CFGR	0x0C	/* Configuration Reg         */
#define STM32_LPTIM_CR		0x10	/* Control Reg               */
#define STM32_LPTIM_CMP		0x14	/* Compare Reg (CCR1 on mp25)*/
#define STM32_LPTIM_ARR		0x18	/* Autoreload Reg            */
#define STM32_LPTIM_CNT		0x1C	/* Counter Reg               */
#define STM32MP25_LPTIM_CCMR1	0x2C	/* Capture/Compare Mode Reg  */
#define STM32MP25_LPTIM_CCR2	0x34	/* Compare Reg2              */

#define STM32MP25_LPTIM_HWCFGR2	0x3EC	/* Hardware configuration register 2 */
#define STM32MP15_LPTIM_HWCFGR	0x3F0	/* Hardware configuration register 1 */
#define STM32MP15_LPTIM_VERR	0x3F4	/* Version identification register   */

/* STM32_LPTIM_ISR - bit fields */
#define STM32_LPTIM_CMP2_ARROK		(BIT(19) | BIT(4))
#define STM32_LPTIM_CMPOK_ARROK		GENMASK(4, 3)
#define STM32_LPTIM_ARROK		BIT(4)
#define STM32_LPTIM_CMPOK		BIT(3)

/* STM32_LPTIM_ICR - bit fields */
#define STM32_LPTIM_CMP2OKCF_ARROKCF	(BIT(19) | BIT(4))
#define STM32_LPTIM_CMPOKCF_ARROKCF	GENMASK(4, 3)
#define STM32_LPTIM_ARRMCF		BIT(1)

/* STM32_LPTIM_IER - bit flieds */
#define STM32_LPTIM_ARRMIE	BIT(1)

/* STM32_LPTIM_CR - bit fields */
#define STM32_LPTIM_CNTSTRT	BIT(2)
#define STM32_LPTIM_SNGSTRT	BIT(1)
#define STM32_LPTIM_ENABLE	BIT(0)

/* STM32_LPTIM_CFGR - bit fields */
#define STM32_LPTIM_ENC		BIT(24)
#define STM32_LPTIM_COUNTMODE	BIT(23)
#define STM32_LPTIM_WAVPOL	BIT(21)
#define STM32_LPTIM_PRESC	GENMASK(11, 9)
#define STM32_LPTIM_CKPOL	GENMASK(2, 1)

/* STM32_LPTIM_CKPOL */
#define STM32_LPTIM_CKPOL_RISING_EDGE	0
#define STM32_LPTIM_CKPOL_FALLING_EDGE	1
#define STM32_LPTIM_CKPOL_BOTH_EDGES	2

/* STM32_LPTIM_ARR */
#define STM32_LPTIM_MAX_ARR	0xFFFF

/* STM32MP25_LPTIM_CCMR1 */
#define STM32MP25_LPTIM_CC2P	GENMASK(19, 18)
#define STM32MP25_LPTIM_CC2E	BIT(17)
#define STM32MP25_LPTIM_CC2SEL	BIT(16)
#define STM32MP25_LPTIM_CC1P	GENMASK(3, 2)
#define STM32MP25_LPTIM_CC1E	BIT(1)
#define STM32MP25_LPTIM_CC1SEL	BIT(0)

/* STM32MP15_LPTIM_HWCFGR */
#define STM32MP15_LPTIM_HWCFGR_ENCODER	BIT(16)

/* STM32MP25_LPTIM_HWCFGR2 */
#define STM32MP25_LPTIM_HWCFGR2_CHAN_NUM	GENMASK(3, 0)

/* STM32MP15_LPTIM_VERR */
#define STM32MP15_MINREV_MASK		GENMASK(3, 0)
#define STM32MP15_MAJREV_MASK		GENMASK(7, 4)

/**
 * struct stm32_lptimer - STM32 Low-Power Timer data assigned by parent device
 * @clk: clock reference for this instance
 * @regmap: register map reference for this instance
 * @has_encoder: indicates this Low-Power Timer supports encoder mode
 * @num_cc_chans: indicates the number of capture/compare channels
 */
struct stm32_lptimer {
	struct clk *clk;
	struct regmap *regmap;
	bool has_encoder;
	unsigned int num_cc_chans;
};

#endif
