// Seed: 662035600
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_10;
  assign id_3 = 1;
  wire id_11;
  id_12(
      .id_0(1), .id_1(1)
  );
  assign id_3 = id_9[1];
  wire id_13;
  assign id_8 = 1;
  logic [7:0] id_14;
  assign id_14[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_9;
  always id_3 <= id_2;
  wire id_10;
  assign id_4 = (id_8 - 1);
  module_0(
      id_7, id_7, id_5, id_10, id_5, id_10, id_7, id_10, id_1, id_10
  );
  always id_9 <= (id_6) == 1;
  wor id_11;
  assign id_11 = 1;
  wire id_12;
  id_13(
      .id_0(id_1[1]), .id_1(id_11), .id_2(id_10), .id_3(1), .id_4(id_12)
  );
endmodule
