clk_hclk	,	V_51
s5p_get_pll46xx	,	F_14
s5p6450_register_clocks	,	F_17
s5p6450_epll_ops	,	V_37
pclk	,	V_26
PLL90XX_KDIV_SHIFT	,	V_13
hclk	,	V_24
init_clocks_off	,	V_62
s5p64x0_clk48m_ctrl	,	V_39
xtal_clk	,	V_21
hclk_low	,	V_25
clk_pclk	,	V_52
enable	,	V_34
clk_fout_dpll	,	V_48
clk_put	,	F_11
s5p6450_clk_lookup	,	V_63
PLL90XX_SDIV_MASK	,	V_11
xtal	,	V_22
ARRAY_SIZE	,	F_3
" PCLK=%ld.%ldMHz, PCLK_LOW=%ld.%ldMHz\n"	,	L_7
PLL90XX_MDIV_SHIFT	,	V_14
s3c_register_clksrc	,	F_18
clk	,	V_1
"%s: Invalid Clock EPLL Frequency\n"	,	L_1
KERN_WARNING	,	V_20
dpll	,	V_31
PLL90XX_KDIV_MASK	,	V_8
clk_fout_apll	,	V_46
clk_48m	,	V_38
clk_f	,	V_55
s3c_set_clksrc	,	F_16
PLL90XX_SDIV_SHIFT	,	V_16
clk_h	,	V_56
pclk_low	,	V_27
clk_get_rate	,	F_10
" E=%ld.%ldMHz, D=%ld.%ldMHz\n"	,	L_5
ops	,	V_36
s3c_pwmclk_init	,	F_23
clk_fout_epll	,	V_33
sysclks	,	V_59
__func__	,	V_18
clk_p	,	V_57
clkdev_add_table	,	F_21
s3c_disable_clocks	,	F_20
PLL90XX_MDIV_MASK	,	V_9
s3c24xx_register_clock	,	F_22
S5P64X0_EPLL_CON	,	V_6
S5P64X0_APLL_CON	,	V_40
s3c_register_clocks	,	F_19
S5P64X0_MPLL_CON	,	V_42
"EPLL Rate changes from %lu to %lu\n"	,	L_2
apll	,	V_28
epll	,	V_30
KERN_INFO	,	V_49
print_mhz	,	F_15
BUG_ON	,	F_8
epll_div	,	V_12
printk	,	F_4
__init_or_cpufreq	,	T_1
clk_fout_mpll	,	V_47
s5p6450_epll_set_rate	,	F_1
dummy_apb_pclk	,	V_64
s5p_get_pll45xx	,	F_12
init_clocks	,	V_60
PLL90XX_PDIV_MASK	,	V_10
mpll	,	V_29
clk_armclk	,	V_50
fclk	,	V_23
epll_con	,	V_3
"S5P6450: HCLK=%ld.%ldMHz, HCLK_LOW=%ld.%ldMHz,"	,	L_6
rate	,	V_2
__raw_writel	,	F_5
"ext_xtal"	,	L_3
S5P6450_DPLL_CON	,	V_43
epll_con_k	,	V_4
__raw_readl	,	F_2
clk_get	,	F_7
s5p_epll_enable	,	V_35
clksrcs	,	V_58
clksrc_cdev	,	V_61
PLL90XX_PDIV_SHIFT	,	V_15
i	,	V_5
clk_hclk_low	,	V_53
clk_pclk_low	,	V_54
S5P6450_DPLL_CON_K	,	V_44
ptr	,	V_32
EINVAL	,	V_19
pll_4502	,	V_41
s5p_get_pll90xx	,	F_13
pll_4650c	,	V_45
KERN_ERR	,	V_17
__init	,	T_2
S5P64X0_EPLL_CON_K	,	V_7
s5p6450_setup_clocks	,	F_6
IS_ERR	,	F_9
"S5P6450: PLL settings, A=%ld.%ldMHz, M=%ld.%ldMHz,"	,	L_4
