

================================================================
== Vitis HLS Report for 'open_port'
================================================================
* Date:           Tue Jul 19 22:46:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        echo_server_application_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  0.542 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      41|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      10|      65|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_113                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_117                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_83                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op12_read_state1     |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_38_p3            |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  24|          12|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                  |   9|          2|    1|          2|
    |m_axis_listen_port_V_TDATA_blk_n         |   9|          2|    1|          2|
    |s_axis_listen_port_status_V_TDATA_blk_n  |   9|          2|    1|          2|
    |state_V                                  |  14|          3|    2|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  41|          9|    5|         12|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  1|   0|    1|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |  1|   0|    1|          0|
    |state_V                            |  2|   0|    2|          0|
    |state_V_load_reg_86                |  2|   0|    2|          0|
    |state_V_load_reg_86_pp0_iter1_reg  |  2|   0|    2|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 10|   0|   10|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|                    open_port|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|                    open_port|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|                    open_port|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|                    open_port|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|                    open_port|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|                    open_port|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|                    open_port|  return value|
|s_axis_listen_port_status_V_TVALID  |   in|    1|        axis|  s_axis_listen_port_status_V|       pointer|
|s_axis_listen_port_status_V_TDATA   |   in|    8|        axis|  s_axis_listen_port_status_V|       pointer|
|s_axis_listen_port_status_V_TREADY  |  out|    1|        axis|  s_axis_listen_port_status_V|       pointer|
|m_axis_listen_port_V_TREADY         |   in|    1|        axis|         m_axis_listen_port_V|       pointer|
|m_axis_listen_port_V_TDATA          |  out|   16|        axis|         m_axis_listen_port_V|       pointer|
|m_axis_listen_port_V_TVALID         |  out|    1|        axis|         m_axis_listen_port_V|       pointer|
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

