$date
	Sat Dec 30 13:10:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testcache $end
$var wire 1 ! busywait $end
$var wire 32 " data [31:0] $end
$var parameter 32 # line_size $end
$var reg 32 $ address [31:0] $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module mycache $end
$var wire 32 ' address [31:0] $end
$var wire 1 ! busywait $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ( valid $end
$var wire 22 ) tag [21:0] $end
$var wire 2 * offset [1:0] $end
$var wire 4 + index [3:0] $end
$var parameter 32 , assiotivity $end
$var parameter 32 - index_depth $end
$var parameter 32 . line_size $end
$var parameter 32 / offset_size $end
$var parameter 36 0 tag_size $end
$var reg 32 1 data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10110 0
b10 /
b100000 .
b100 -
b10 ,
b100000 #
$end
#0
$dumpvars
bx 1
bx +
bx *
b0xxxxxxxxxxxxxxxx )
x(
bx '
1&
1%
bx $
bx "
z!
$end
#1000
0&
#5000
0%
#10000
b0 *
b0 +
b0 )
b1 $
b1 '
1%
#15000
0%
#20000
b10 $
b10 '
1%
#25000
0%
#30000
1&
1%
