# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->CLK(R)	0.278    0.046/*         -0.278/*        cu_0/cw1_reg[6]/RN    1
@(R)->CLK(R)	0.278    0.047/*         -0.278/*        cu_0/cw2_reg[6]/RN    1
@(R)->CLK(R)	0.278    0.048/*         -0.278/*        cu_0/cw2_reg[17]/RN    1
@(R)->CLK(R)	0.278    0.048/*         -0.278/*        cu_0/cw2_reg[3]/RN    1
@(R)->CLK(R)	0.278    0.048/*         -0.278/*        cu_0/cw3_reg[3]/RN    1
@(R)->CLK(R)	0.279    0.050/*         -0.279/*        cu_0/cw1_reg[17]/RN    1
@(R)->CLK(R)	0.279    0.050/*         -0.279/*        cu_0/cw1_reg[3]/RN    1
@(R)->CLK(R)	0.279    0.051/*         -0.279/*        cu_0/cw1_reg[19]/RN    1
@(R)->CLK(R)	0.279    0.051/*         -0.279/*        cu_0/cw2_reg[19]/RN    1
@(R)->CLK(R)	0.279    0.052/*         -0.279/*        cu_0/cw2_reg[20]/RN    1
@(R)->CLK(R)	0.279    0.052/*         -0.279/*        cu_0/cw2_reg[11]/RN    1
@(R)->CLK(R)	0.279    0.052/*         -0.279/*        cu_0/cw2_reg[10]/RN    1
@(R)->CLK(R)	0.279    0.052/*         -0.279/*        cu_0/cw2_reg[18]/RN    1
@(R)->CLK(R)	0.279    0.053/*         -0.279/*        cu_0/cw1_reg[10]/RN    1
@(R)->CLK(R)	0.279    0.054/*         -0.279/*        cu_0/cw1_reg[20]/RN    1
@(R)->CLK(R)	0.279    0.055/*         -0.279/*        cu_0/cw1_reg[18]/RN    1
@(R)->CLK(R)	0.279    0.056/*         -0.279/*        cu_0/cw1_reg[11]/RN    1
@(R)->CLK(R)	0.280    0.057/*         -0.280/*        cu_0/cw2_reg[14]/RN    1
@(R)->CLK(R)	0.280    0.059/*         -0.280/*        cu_0/cw2_reg[15]/RN    1
@(R)->CLK(R)	0.280    0.059/*         -0.280/*        cu_0/cw1_reg[15]/RN    1
@(R)->CLK(R)	0.280    0.060/*         -0.280/*        cu_0/cw1_reg[14]/RN    1
@(R)->CLK(R)	0.280    0.061/*         -0.280/*        cu_0/cw2_reg[9]/RN    1
@(R)->CLK(R)	0.280    0.061/*         -0.280/*        cu_0/cw1_reg[9]/RN    1
@(R)->CLK(R)	0.280    0.062/*         -0.280/*        cu_0/cw1_reg[13]/RN    1
@(R)->CLK(R)	0.280    0.062/*         -0.280/*        cu_0/cw2_reg[13]/RN    1
@(R)->CLK(R)	0.280    0.063/*         -0.280/*        cu_0/cw1_reg[8]/RN    1
@(R)->CLK(R)	0.280    0.063/*         -0.280/*        cu_0/cw2_reg[8]/RN    1
@(R)->CLK(R)	0.280    0.064/*         -0.280/*        cu_0/cw1_reg[26]/RN    1
@(R)->CLK(R)	0.280    0.065/*         -0.280/*        cu_0/cw3_reg[0]/RN    1
@(R)->CLK(R)	0.280    0.065/*         -0.280/*        cu_0/cw2_reg[1]/RN    1
@(R)->CLK(R)	0.003    */0.065         */-0.003        cu_0/cw1_reg[9]/D    1
@(R)->CLK(R)	0.003    */0.066         */-0.003        cu_0/cw1_reg[13]/D    1
@(R)->CLK(R)	0.280    0.066/*         -0.280/*        cu_0/cw3_reg[1]/RN    1
@(R)->CLK(R)	0.003    */0.067         */-0.003        cu_0/cw1_reg[5]/D    1
@(R)->CLK(R)	0.280    0.067/*         -0.280/*        cu_0/cw1_reg[7]/RN    1
@(R)->CLK(R)	0.280    0.067/*         -0.280/*        cu_0/cw1_reg[1]/RN    1
@(R)->CLK(R)	0.006    0.067/*         -0.006/*        cu_0/cw1_reg[20]/D    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw2_reg[0]/RN    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw1_reg[0]/RN    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw4_reg[0]/RN    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw2_reg[7]/RN    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw4_reg[1]/RN    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw1_reg[4]/RN    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw2_reg[5]/RN    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw2_reg[4]/RN    1
@(R)->CLK(R)	0.280    0.068/*         -0.280/*        cu_0/cw2_reg[2]/RN    1
@(R)->CLK(R)	0.003    */0.069         */-0.003        cu_0/cw1_reg[8]/D    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw3_reg[5]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[5]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[21]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[25]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[29]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[30]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw2_reg[22]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw3_reg[4]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw2_reg[21]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[22]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[28]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[31]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[27]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[2]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[24]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw3_reg[2]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[23]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw1_reg[32]/RN    1
@(R)->CLK(R)	0.280    0.069/*         -0.280/*        cu_0/cw2_reg[23]/RN    1
@(R)->CLK(R)	0.003    */0.070         */-0.003        cu_0/cw1_reg[27]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[7]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[1]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[27]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[20]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[28]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[26]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[13]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[11]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[21]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[2]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[4]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[25]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[0]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[15]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[9]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[12]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[24]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[29]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[3]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[5]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[23]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[30]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[16]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[8]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[10]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[17]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[18]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[22]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[6]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[19]/D    1
CLK(R)->CLK(R)	0.002    */0.072         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[14]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/Dout_reg[31]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][1]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][13]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][9]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][8]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][21]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][10]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][17]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][31]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][13]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][16]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][27]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][12]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][11]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][10]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][7]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][15]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][25]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][2]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][7]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][19]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][24]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][4]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][16]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][0]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][30]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][8]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][17]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][23]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][24]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][20]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][21]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][22]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][29]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][2]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][10]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][29]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][5]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][17]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][5]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][20]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][6]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][21]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][9]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][12]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][16]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][30]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][26]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][26]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][6]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][31]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][2]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][19]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][15]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][1]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][15]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][30]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][5]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][28]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][18]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][21]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][13]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][26]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][27]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][18]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][15]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][30]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][28]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][17]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][31]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][19]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][27]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][6]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][8]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][11]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][13]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][16]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][23]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][31]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][7]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][20]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][2]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][4]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][7]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][28]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][7]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][14]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][18]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][20]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][11]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][15]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][20]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][1]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][4]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][6]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][10]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][31]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][5]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][7]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][29]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][4]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][25]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][22]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][12]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][16]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][23]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][25]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][20]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][6]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][17]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][28]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][10]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][8]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][15]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][0]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][4]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][13]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][21]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][17]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][22]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][11]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][6]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][29]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][31]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][1]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][28]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][7]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][10]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][26]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][30]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][12]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][27]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][26]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][24]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][12]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][23]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][11]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][23]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][26]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][14]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][24]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][10]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][19]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][20]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][29]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][2]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][1]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][14]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][21]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][19]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][27]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][0]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][4]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][8]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][15]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][9]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][18]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][26]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][28]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][5]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][9]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][16]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][24]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][25]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][6]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][14]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][9]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][7]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][31]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][2]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][5]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][23]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][25]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][27]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][18]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][19]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][3]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][28]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][11]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][13]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][9]/D    1
CLK(R)->CLK(R)	0.002    */0.073         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][15]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][22]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][12]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][19]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][1]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][1]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][14]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][22]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][8]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][11]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][7]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][17]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][2]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][8]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][17]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][0]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][4]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][0]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][27]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][2]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][17]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][20]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][4]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][11]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][15]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][18]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][2]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][11]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][25]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][27]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][16]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][28]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][29]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][4]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][18]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][28]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][0]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][1]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][9]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][21]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][14]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][25]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][13]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][9]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][21]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][21]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][24]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][29]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][22]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][26]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][0]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][13]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][23]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][12]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][9]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][24]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][19]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][18]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][30]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][22]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][25]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][23]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][14]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][29]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][22]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][24]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][30]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][12]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[1][6]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][8]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][18]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][0]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][5]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][20]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[0][14]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][26]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][30]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[6][14]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][8]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][25]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][31]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][10]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][29]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][24]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][22]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][12]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][16]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][27]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][30]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][0]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[10][13]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][6]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][10]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[5][19]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][31]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][1]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[31][23]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[79][5]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[15][5]/D    1
CLK(R)->CLK(R)	0.002    */0.074         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[11][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][7]/D    1
@(R)->CLK(R)	0.003    */0.076         */-0.003        cu_0/cw1_reg[26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][29]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][23]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][30]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][8]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][26]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][17]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][20]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][19]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][24]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][7]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][25]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][9]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][14]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][28]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][11]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][21]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][27]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][12]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][0]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][22]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][13]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][15]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][1]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][3]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][6]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][10]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][18]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][31]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][16]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][5]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][2]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][4]/D    1
CLK(R)->CLK(R)	0.002    */0.076         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][2]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][23]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][18]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][22]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][18]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][0]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][4]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][9]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][30]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][24]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][1]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][19]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][11]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][3]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][28]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][25]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][23]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][16]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][19]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][29]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][6]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][8]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][14]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][20]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][14]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][12]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][29]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][31]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][13]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][23]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][24]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][5]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][0]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][6]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][26]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][12]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][17]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][30]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][5]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][15]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][5]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][0]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][17]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][6]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][11]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][9]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][5]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][25]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][1]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][5]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][15]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][0]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][25]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][17]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][20]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][14]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][12]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][8]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][16]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][7]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][25]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][0]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][29]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][1]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][22]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][5]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][26]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][31]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][2]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][0]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][19]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][27]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][7]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][31]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][4]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][15]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][8]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][14]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][20]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][17]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][22]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][30]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][2]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][13]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][11]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][14]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][17]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][1]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][9]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][16]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][14]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][20]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][27]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][30]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][3]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][12]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][13]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][29]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][11]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][6]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][23]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][14]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][9]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][27]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][20]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][3]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][1]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][29]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][7]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][12]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][0]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][20]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][22]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][24]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][4]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][15]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[20][8]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][8]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][22]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][17]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][26]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][8]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][28]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][24]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][29]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][25]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][23]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][4]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][26]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][28]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][3]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][4]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][16]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][26]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][18]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[51][18]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[33][24]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][13]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][25]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][17]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][3]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][31]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][31]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[61][30]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][18]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[56][31]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][14]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][3]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][16]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][27]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][26]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][12]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][16]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[43][6]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][27]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[20][9]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][20]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][13]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[49][6]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][26]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[30][19]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][27]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][11]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[69][18]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[78][20]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[36][4]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][22]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[28][12]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][5]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][17]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][22]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][28]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[23][13]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][5]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[74][15]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][1]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[25][9]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][21]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[64][0]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[73][23]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][10]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[46][6]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[38][15]/D    1
CLK(R)->CLK(R)	0.002    */0.077         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[68][3]/D    1
CLK(R)->CLK(R)	0.002    */0.078         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][9]/D    1
CLK(R)->CLK(R)	0.002    */0.078         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[41][25]/D    1
CLK(R)->CLK(R)	0.002    */0.078         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[18][13]/D    1
CLK(R)->CLK(R)	0.002    */0.078         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][23]/D    1
CLK(R)->CLK(R)	0.002    */0.078         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[54][19]/D    1
CLK(R)->CLK(R)	0.002    */0.079         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[59][6]/D    1
@(R)->CLK(R)	0.003    */0.080         */-0.003        cu_0/cw1_reg[4]/D    1
@(R)->CLK(R)	0.008    0.080/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[30][3]/D    1
@(R)->CLK(R)	0.008    0.080/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[27][3]/D    1
CLK(R)->CLK(R)	0.002    */0.080         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][4]/D    1
@(R)->CLK(R)	0.008    0.080/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[11][3]/D    1
CLK(R)->CLK(R)	0.002    */0.080         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][3]/D    1
@(R)->CLK(R)	0.008    0.081/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[14][3]/D    1
@(R)->CLK(R)	0.008    0.081/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[9][3]/D    1
@(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw1_reg[17]/D    1
@(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw1_reg[23]/D    1
@(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw1_reg[24]/D    1
@(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw1_reg[32]/D    1
@(R)->CLK(R)	0.008    0.081/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[26][3]/D    1
@(R)->CLK(R)	0.008    0.081/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[10][3]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw3_reg[2]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw3_reg[4]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw3_reg[5]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw2_reg[8]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw4_reg[0]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw2_reg[9]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw2_reg[10]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw2_reg[22]/D    1
@(R)->CLK(R)	0.008    0.081/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[25][3]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw2_reg[13]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw4_reg[1]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw2_reg[4]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw2_reg[15]/D    1
CLK(R)->CLK(R)	0.003    */0.081         */-0.003        cu_0/cw2_reg[21]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[3]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[6]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw3_reg[3]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[7]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[23]/D    1
@(R)->CLK(R)	0.008    0.082/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[8][3]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw3_reg[1]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[2]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[5]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[0]/D    1
@(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw1_reg[0]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[1]/D    1
@(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw1_reg[15]/D    1
@(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw1_reg[14]/D    1
@(R)->CLK(R)	0.008    0.082/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[12][3]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[14]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw3_reg[0]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][7]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][10]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][5]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][2]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][0]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][22]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][9]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][19]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][15]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][22]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][6]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[20]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[19]/D    1
@(R)->CLK(R)	0.008    0.082/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[13][3]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][23]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][31]/D    1
@(R)->CLK(R)	0.008    0.082/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[28][3]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][24]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][8]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][21]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][16]/D    1
@(R)->CLK(R)	0.008    0.082/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[24][3]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][26]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][6]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][27]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][8]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][6]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][7]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][27]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][16]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][6]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][10]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][11]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][20]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][17]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][4]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][26]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][18]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][29]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][20]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][24]/D    1
CLK(R)->CLK(R)	0.003    */0.082         */-0.003        cu_0/cw2_reg[17]/D    1
@(R)->CLK(R)	0.008    0.082/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[14][2]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][10]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][9]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][13]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][12]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][4]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][0]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][5]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][8]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][23]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][25]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][2]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][17]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][27]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][28]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][3]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][30]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][22]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][27]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][27]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][12]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][19]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][6]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][29]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][31]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][15]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][22]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][7]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][8]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][9]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][15]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][10]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][16]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][31]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][16]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][31]/D    1
CLK(R)->CLK(R)	0.002    */0.082         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][4]/D    1
@(R)->CLK(R)	0.008    0.082/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[29][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][19]/D    1
@(R)->CLK(R)	0.008    0.083/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[30][2]/D    1
@(R)->CLK(R)	0.008    0.083/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[15][3]/D    1
CLK(R)->CLK(R)	0.003    */0.083         */-0.003        cu_0/cw2_reg[11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][0]/D    1
CLK(R)->CLK(R)	0.003    */0.083         */-0.003        cu_0/cw2_reg[18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][0]/D    1
@(R)->CLK(R)	0.008    0.083/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[27][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][14]/D    1
@(R)->CLK(R)	0.008    0.083/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[4][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][31]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][10]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[37][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][2]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][6]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][15]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][18]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][14]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][16]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][13]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][17]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][12]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][19]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][9]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][21]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][30]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][1]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][3]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][23]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][24]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][8]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][4]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][25]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][20]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][27]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][0]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][22]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][26]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][29]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][11]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][28]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][7]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][5]/D    1
CLK(R)->CLK(R)	0.002    */0.083         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[7][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[67][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[39][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][23]/D    1
@(R)->CLK(R)	0.008    0.084/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[29][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[40][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[24][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][2]/D    1
@(R)->CLK(R)	0.008    0.084/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[9][0]/D    1
@(R)->CLK(R)	0.003    */0.084         */-0.003        cu_0/cw1_reg[25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[22][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[13][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[62][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[2][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[53][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[52][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[4][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[8][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[3][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[63][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[75][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[27][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[45][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[50][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][31]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[12][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][7]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][3]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][13]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][24]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][14]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][25]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][8]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][22]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[55][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][23]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[0][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[34][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[16][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][12]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[5][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][20]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][21]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][1]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][5]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][18]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[70][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[19][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[31][4]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][6]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[58][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][27]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[71][10]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][16]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][29]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][11]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][0]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][2]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][9]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][15]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][17]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][19]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][28]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][26]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][30]/D    1
CLK(R)->CLK(R)	0.002    */0.084         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][3]/D    1
@(R)->CLK(R)	0.008    0.084/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[30][4]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[4][0]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][26]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[9][14]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][28]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][23]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][3]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][10]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][4]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[23][28]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][28]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][1]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][1]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][0]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][1]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][2]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][10]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][13]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][5]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][13]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][8]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[48][7]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][14]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][18]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][25]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][7]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[3][9]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][30]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][9]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[32][2]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][24]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][0]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][10]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][31]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][7]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][16]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][19]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][14]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][28]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[35][4]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][1]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][2]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][10]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][24]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][19]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][22]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[47][24]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][27]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][2]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][22]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][7]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[12][31]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][27]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][20]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][31]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[76][22]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][0]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][10]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][9]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][25]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][9]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[18][18]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][15]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][20]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[14][19]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][3]/D    1
@(R)->CLK(R)	0.008    0.085/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[27][4]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[1][16]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][26]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[17][25]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[21][18]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][12]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][3]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][1]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[16][5]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][29]/D    1
@(R)->CLK(R)	0.008    0.085/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[28][4]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[25][7]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][11]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][30]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][21]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][21]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][7]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][0]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][8]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][25]/D    1
@(R)->CLK(R)	0.008    0.085/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[29][0]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][11]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[57][29]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][11]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][13]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][12]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][31]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][22]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][30]/D    1
@(R)->CLK(R)	0.008    0.085/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[26][4]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[8][5]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][29]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][13]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][14]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][15]/D    1
CLK(R)->CLK(R)	0.002    */0.085         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][4]/D    1
@(R)->CLK(R)	0.003    */0.085         */-0.003        cu_0/cw1_reg[19]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[26][21]/D    1
@(R)->CLK(R)	0.008    0.086/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[6][2]/D    1
@(R)->CLK(R)	0.008    0.086/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[29][2]/D    1
@(R)->CLK(R)	0.008    0.086/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[24][4]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[29][5]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][10]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][16]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[17][5]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[44][5]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[65][19]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[42][7]/D    1
@(R)->CLK(R)	0.008    0.086/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[21][2]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][11]/D    1
@(R)->CLK(R)	0.008    0.086/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[21][4]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][16]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[22][2]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[72][0]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][1]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][16]/D    1
@(R)->CLK(R)	0.008    0.086/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[28][2]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][5]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[13][9]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[7][5]/D    1
CLK(R)->CLK(R)	0.002    */0.086         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][6]/D    1
CLK(R)->CLK(R)	0.002    */0.087         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[19][1]/D    1
CLK(R)->CLK(R)	0.002    */0.087         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][31]/D    1
CLK(R)->CLK(R)	0.002    */0.087         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[60][13]/D    1
@(R)->CLK(R)	0.008    0.087/*         -0.008/*        datapath_0/decode_map/RF/REGISTERS_reg[21][0]/D    1
CLK(R)->CLK(R)	0.002    */0.087         */-0.002        datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[77][2]/D    1
CLK(R)->CLK(R)	0.002    */0.087         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][0]/D    1
CLK(R)->CLK(R)	0.002    */0.088         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[15][18]/D    1
CLK(R)->CLK(R)	0.002    */0.088         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][25]/D    1
CLK(R)->CLK(R)	0.002    */0.088         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][2]/D    1
CLK(R)->CLK(R)	0.002    */0.088         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][7]/D    1
CLK(R)->CLK(R)	0.002    */0.088         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][10]/D    1
CLK(R)->CLK(R)	0.002    */0.088         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][22]/D    1
CLK(R)->CLK(R)	0.002    */0.088         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][12]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][30]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][6]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][20]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][27]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][7]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][14]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][10]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][8]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][13]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][19]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][4]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][24]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][11]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][19]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][22]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][11]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][27]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][16]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][10]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][10]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][23]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][6]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][8]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][12]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][31]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][14]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][9]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][21]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][23]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][25]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][5]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][6]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][27]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][15]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][18]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][25]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][28]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][17]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][15]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][23]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][29]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][15]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][24]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][2]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][21]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][29]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][15]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][18]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][19]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][24]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][28]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][12]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][28]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][10]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][11]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][31]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][17]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][21]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][27]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][2]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][29]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][24]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][26]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][0]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][13]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][17]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][24]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][16]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][11]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][16]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][28]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][9]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][4]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][18]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][25]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][1]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][7]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][17]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][7]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][8]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][20]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][26]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][15]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][25]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][19]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][6]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][11]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][26]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][6]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][16]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][12]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][13]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][18]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][26]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][14]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][30]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][9]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][4]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][28]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][8]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][19]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][27]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][16]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][28]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][12]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][8]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][19]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][30]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][18]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][31]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][9]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][8]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][19]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][27]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][22]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][12]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][22]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][11]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][19]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][28]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][5]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][10]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][22]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][20]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][23]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][15]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][25]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][28]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][1]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][21]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][14]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][13]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][30]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][0]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][17]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][21]/D    1
CLK(R)->CLK(R)	0.002    */0.089         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][20]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][21]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][0]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][18]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][6]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][20]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][24]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][23]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][14]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][24]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][18]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][28]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][24]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][19]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][5]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][12]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][26]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][12]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][21]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][27]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][24]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][28]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][0]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][15]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][17]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][22]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][21]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][27]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][18]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][20]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][30]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][3]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][24]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][19]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][25]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][8]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][22]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][10]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][18]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][17]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][11]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][13]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[11][15]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][23]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][12]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][5]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][13]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][25]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][11]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][16]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][21]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][16]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][21]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][17]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][7]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][14]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][26]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][9]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][13]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][19]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][22]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][23]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][24]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][6]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][25]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][26]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][13]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][9]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][29]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][4]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][8]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][31]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][12]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][10]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][15]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][14]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][27]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][6]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][26]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][22]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][20]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][26]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][3]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][17]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][15]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][5]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][19]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][17]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][23]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][31]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][27]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][28]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][6]/D    1
@(R)->CLK(R)	0.006    0.090/*         -0.006/*        cu_0/cw1_reg[10]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][31]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][30]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][1]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][20]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][8]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][27]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][9]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][20]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][2]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][7]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][10]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][20]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][6]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][18]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][2]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][6]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][3]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][12]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][10]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][22]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][14]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][12]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][17]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][5]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][5]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][15]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][5]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][7]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][14]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][14]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][20]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][6]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][15]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][8]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][27]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][8]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][31]/D    1
@(R)->CLK(R)	0.003    */0.090         */-0.003        cu_0/cw1_reg[18]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][23]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[2][1]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][14]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][21]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][7]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][31]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][1]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][14]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[29][11]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][2]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][23]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][11]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][24]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][13]/D    1
CLK(R)->CLK(R)	0.002    */0.090         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][30]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][23]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][7]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][28]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][22]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][17]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][29]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][5]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][10]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][23]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][1]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][30]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][29]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][26]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][7]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][18]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][5]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][5]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][10]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][25]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][9]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][30]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][9]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][31]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][20]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][16]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][25]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][1]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][11]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][21]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][9]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][30]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][26]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][29]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][22]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][18]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][16]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][9]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][31]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[30][13]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][16]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][29]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][13]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][1]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][13]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][11]/D    1
CLK(R)->CLK(R)	0.002    */0.091         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][9]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][16]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][31]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][8]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[26][0]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][25]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[24][31]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][30]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][29]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][26]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][1]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[14][29]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][4]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][7]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][0]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][5]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][16]/D    1
CLK(R)->CLK(R)	0.002    */0.092         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[21][30]/D    1
@(R)->CLK(R)	0.003    */0.093         */-0.003        cu_0/cw1_reg[11]/D    1
CLK(R)->CLK(R)	0.002    */0.093         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][29]/D    1
CLK(R)->CLK(R)	0.002    */0.093         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[28][29]/D    1
CLK(R)->CLK(R)	0.002    */0.093         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][7]/D    1
CLK(R)->CLK(R)	0.002    */0.093         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[10][0]/D    1
CLK(R)->CLK(R)	0.002    */0.095         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[9][15]/D    1
@(R)->CLK(R)	0.003    */0.095         */-0.003        cu_0/cw1_reg[2]/D    1
CLK(R)->CLK(R)	0.002    */0.096         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[6][1]/D    1
CLK(R)->CLK(R)	0.002    */0.097         */-0.002        datapath_0/decode_map/RF/REGISTERS_reg[27][1]/D    1
@(R)->CLK(R)	0.005    0.104/*         -0.005/*        cu_0/cw1_reg[28]/D    1
CLK(R)->CLK(R)	0.006    0.112/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[18]/D    1
CLK(R)->CLK(R)	0.006    0.112/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[2]/D    1
CLK(R)->CLK(R)	0.006    0.112/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[28]/D    1
CLK(R)->CLK(R)	0.006    0.112/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[24]/D    1
CLK(R)->CLK(R)	0.006    0.112/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[0]/D    1
CLK(R)->CLK(R)	0.006    0.113/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[2]/D    1
CLK(R)->CLK(R)	0.006    0.113/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[3]/D    1
CLK(R)->CLK(R)	0.006    0.113/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[26]/D    1
@(R)->CLK(R)	0.005    0.113/*         -0.005/*        cu_0/cw1_reg[29]/D    1
CLK(R)->CLK(R)	0.007    0.113/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[21]/D    1
CLK(R)->CLK(R)	0.007    0.113/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[8]/D    1
CLK(R)->CLK(R)	0.007    0.113/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[22]/D    1
CLK(R)->CLK(R)	0.006    0.113/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[16]/D    1
CLK(R)->CLK(R)	0.007    0.113/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[10]/D    1
CLK(R)->CLK(R)	0.007    0.113/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[11]/D    1
CLK(R)->CLK(R)	0.006    0.113/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[7]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[6]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[12]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[31]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[19]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[17]/D    1
CLK(R)->CLK(R)	0.006    0.114/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[3]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[23]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[27]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[13]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[4]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[1]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[15]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[20]/D    1
CLK(R)->CLK(R)	0.006    0.114/*         -0.006/*        datapath_0/decode_map/RF/OUT1_reg[0]/D    1
CLK(R)->CLK(R)	0.006    0.114/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[4]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[14]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[9]/D    1
CLK(R)->CLK(R)	0.007    0.114/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[25]/D    1
CLK(R)->CLK(R)	0.006    0.115/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[18]/D    1
CLK(R)->CLK(R)	0.006    0.115/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[12]/D    1
CLK(R)->CLK(R)	0.006    0.115/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[27]/D    1
CLK(R)->CLK(R)	0.006    0.115/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[5]/D    1
CLK(R)->CLK(R)	0.006    0.115/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[23]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[16]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[1]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[14]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[17]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[31]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[24]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[7]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[10]/D    1
@(R)->CLK(R)	0.006    0.116/*         -0.006/*        cu_0/cw1_reg[7]/D    1
@(R)->CLK(R)	0.006    0.116/*         -0.006/*        cu_0/cw1_reg[1]/D    1
CLK(R)->CLK(R)	0.006    0.116/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[19]/D    1
CLK(R)->CLK(R)	0.006    0.117/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[11]/D    1
CLK(R)->CLK(R)	0.006    0.117/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[29]/D    1
CLK(R)->CLK(R)	0.007    0.117/*         -0.007/*        datapath_0/decode_map/RF/OUT2_reg[28]/D    1
CLK(R)->CLK(R)	0.006    0.117/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[25]/D    1
CLK(R)->CLK(R)	0.006    0.117/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[26]/D    1
CLK(R)->CLK(R)	0.006    0.117/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[9]/D    1
CLK(R)->CLK(R)	0.007    0.117/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[5]/D    1
CLK(R)->CLK(R)	0.006    0.117/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[15]/D    1
CLK(R)->CLK(R)	0.006    0.117/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[30]/D    1
CLK(R)->CLK(R)	0.006    0.117/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[20]/D    1
CLK(R)->CLK(R)	0.007    0.117/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[30]/D    1
CLK(R)->CLK(R)	0.006    0.118/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[8]/D    1
CLK(R)->CLK(R)	0.006    0.118/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[21]/D    1
CLK(R)->CLK(R)	0.006    0.118/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[22]/D    1
CLK(R)->CLK(R)	0.007    0.118/*         -0.007/*        datapath_0/decode_map/RF/OUT2_reg[6]/D    1
CLK(R)->CLK(R)	0.007    0.118/*         -0.007/*        datapath_0/decode_map/RF/OUT1_reg[29]/D    1
CLK(R)->CLK(R)	0.006    0.119/*         -0.006/*        datapath_0/decode_map/RF/OUT2_reg[13]/D    1
@(R)->CLK(R)	0.008    0.119/*         -0.008/*        cu_0/cw1_reg[3]/D    1
@(R)->CLK(R)	0.008    0.119/*         -0.008/*        cu_0/cw1_reg[6]/D    1
@(R)->CLK(R)	0.003    */0.126         */-0.003        cu_0/cw1_reg[21]/D    1
@(R)->CLK(R)	0.005    0.151/*         -0.005/*        cu_0/cw1_reg[30]/D    1
@(R)->CLK(R)	0.007    0.161/*         -0.007/*        cu_0/cw1_reg[31]/D    1
@(R)->CLK(R)	0.007    0.161/*         -0.007/*        cu_0/cw1_reg[22]/D    1
