==20492== Cachegrind, a cache and branch-prediction profiler
==20492== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20492== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20492== Command: ./srr-large
==20492== 
--20492-- warning: L3 cache found, using its data for the LL simulation.
--20492-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20492-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20492== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20492== (see section Limitations in user manual)
==20492== NOTE: further instances of this message will not be shown
==20492== 
==20492== I   refs:      919,217,731,547
==20492== I1  misses:              1,560
==20492== LLi misses:              1,557
==20492== I1  miss rate:            0.00%
==20492== LLi miss rate:            0.00%
==20492== 
==20492== D   refs:      356,699,040,282  (240,279,389,403 rd   + 116,419,650,879 wr)
==20492== D1  misses:        277,778,373  (    265,642,657 rd   +      12,135,716 wr)
==20492== LLd misses:          1,152,815  (        591,544 rd   +         561,271 wr)
==20492== D1  miss rate:             0.1% (            0.1%     +             0.0%  )
==20492== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20492== 
==20492== LL refs:           277,779,933  (    265,644,217 rd   +      12,135,716 wr)
==20492== LL misses:           1,154,372  (        593,101 rd   +         561,271 wr)
==20492== LL miss rate:              0.0% (            0.0%     +             0.0%  )
