Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 25 12:46:28 2024
| Host         : Cookiecoolkid running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SingleCycleCPU_top_control_sets_placed.rpt
| Design       : SingleCycleCPU_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   194 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              25 |           24 |
| No           | Yes                   | No                     |               9 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     | Enable Signal |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+
|  mycpu_top/myregfile/regfiles_reg[10][7]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mycpu_top/myregfile/regfiles_reg[10][6]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mycpu_top/myregfile/regfiles_reg[10][3]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mycpu_top/myregfile/regfiles_reg[10][1]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mycpu_top/myregfile/regfiles_reg[10][2]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mycpu_top/myregfile/regfiles_reg[10][4]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mycpu_top/myregfile/regfiles_reg[10][0]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mycpu_top/myregfile/regfiles_reg[10][5]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mycpu_top/myregfile/regfiles_reg[10][8]_LDC_i_1_n_0 |               | mycpu_top/myregfile/regfiles_reg[10][8]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][7]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][8]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][8]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_reg_n_0_BUFG                                    |               | mycpu_top/myregfile/regfiles_reg[10][5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                 |               |                                                     |                1 |              4 |         4.00 |
|  clk_reg_n_0_BUFG                                    |               | reset_IBUF                                          |                6 |              7 |         1.17 |
+------------------------------------------------------+---------------+-----------------------------------------------------+------------------+----------------+--------------+


