#[doc = "Backup Register Access Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Bkracr(pub u8);
impl Bkracr {
    #[doc = "Backup Register Access Control Register"]
    #[must_use]
    #[inline(always)]
    pub const fn bkracs(&self) -> super::vals::Bkracs {
        let val = (self.0 >> 0usize) & 0x07;
        super::vals::Bkracs::from_bits(val as u8)
    }
    #[doc = "Backup Register Access Control Register"]
    #[inline(always)]
    pub const fn set_bkracs(&mut self, val: super::vals::Bkracs) {
        self.0 = (self.0 & !(0x07 << 0usize)) | (((val.to_bits() as u8) & 0x07) << 0usize);
    }
}
impl Default for Bkracr {
    #[inline(always)]
    fn default() -> Bkracr {
        Bkracr(0)
    }
}
impl core::fmt::Debug for Bkracr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Bkracr")
            .field("bkracs", &self.bkracs())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Bkracr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Bkracr {{ bkracs: {:?} }}", self.bkracs())
    }
}
#[doc = "Clock Out Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Ckocr(pub u8);
impl Ckocr {
    #[doc = "Clock out source select"]
    #[must_use]
    #[inline(always)]
    pub const fn ckosel(&self) -> super::vals::Ckosel {
        let val = (self.0 >> 0usize) & 0x07;
        super::vals::Ckosel::from_bits(val as u8)
    }
    #[doc = "Clock out source select"]
    #[inline(always)]
    pub const fn set_ckosel(&mut self, val: super::vals::Ckosel) {
        self.0 = (self.0 & !(0x07 << 0usize)) | (((val.to_bits() as u8) & 0x07) << 0usize);
    }
    #[doc = "Clock out input frequency Division Select"]
    #[must_use]
    #[inline(always)]
    pub const fn ckodiv(&self) -> super::vals::Ckodiv {
        let val = (self.0 >> 4usize) & 0x07;
        super::vals::Ckodiv::from_bits(val as u8)
    }
    #[doc = "Clock out input frequency Division Select"]
    #[inline(always)]
    pub const fn set_ckodiv(&mut self, val: super::vals::Ckodiv) {
        self.0 = (self.0 & !(0x07 << 4usize)) | (((val.to_bits() as u8) & 0x07) << 4usize);
    }
    #[doc = "Clock out enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ckoen(&self) -> super::vals::Ckoen {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Ckoen::from_bits(val as u8)
    }
    #[doc = "Clock out enable"]
    #[inline(always)]
    pub const fn set_ckoen(&mut self, val: super::vals::Ckoen) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u8) & 0x01) << 7usize);
    }
}
impl Default for Ckocr {
    #[inline(always)]
    fn default() -> Ckocr {
        Ckocr(0)
    }
}
impl core::fmt::Debug for Ckocr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Ckocr")
            .field("ckosel", &self.ckosel())
            .field("ckodiv", &self.ckodiv())
            .field("ckoen", &self.ckoen())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Ckocr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Ckocr {{ ckosel: {:?}, ckodiv: {:?}, ckoen: {:?} }}",
            self.ckosel(),
            self.ckodiv(),
            self.ckoen()
        )
    }
}
#[doc = "Flash Operation Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Flstop(pub u8);
impl Flstop {
    #[doc = "Selecting ON/OFF of the Flash Memory Operation"]
    #[must_use]
    #[inline(always)]
    pub const fn flstop(&self) -> super::vals::Flstop {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Flstop::from_bits(val as u8)
    }
    #[doc = "Selecting ON/OFF of the Flash Memory Operation"]
    #[inline(always)]
    pub const fn set_flstop(&mut self, val: super::vals::Flstop) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Flash Memory Operation Status Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn flstpf(&self) -> super::vals::Flstpf {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Flstpf::from_bits(val as u8)
    }
    #[doc = "Flash Memory Operation Status Flag"]
    #[inline(always)]
    pub const fn set_flstpf(&mut self, val: super::vals::Flstpf) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Flstop {
    #[inline(always)]
    fn default() -> Flstop {
        Flstop(0)
    }
}
impl core::fmt::Debug for Flstop {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Flstop")
            .field("flstop", &self.flstop())
            .field("flstpf", &self.flstpf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Flstop {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Flstop {{ flstop: {:?}, flstpf: {:?} }}",
            self.flstop(),
            self.flstpf()
        )
    }
}
#[doc = "High-Speed On-Chip Oscillator Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Hococr(pub u8);
impl Hococr {
    #[doc = "HOCO Stop"]
    #[must_use]
    #[inline(always)]
    pub const fn hcstp(&self) -> super::vals::Hcstp {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Hcstp::from_bits(val as u8)
    }
    #[doc = "HOCO Stop"]
    #[inline(always)]
    pub const fn set_hcstp(&mut self, val: super::vals::Hcstp) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Hococr {
    #[inline(always)]
    fn default() -> Hococr {
        Hococr(0)
    }
}
impl core::fmt::Debug for Hococr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Hococr")
            .field("hcstp", &self.hcstp())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Hococr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Hococr {{ hcstp: {:?} }}", self.hcstp())
    }
}
#[doc = "HOCO User Trimming Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Hocoutcr(pub u8);
impl Hocoutcr {
    #[doc = "HOCO User Trimming 1000_0000 : -128 1000_0001 : -127 1000_0010 : -126 . . . 1111_1111 : -1 0000_0000 : Center Code 0000_0001 : +1 . . . 0111_1101 : +125 0111_1110 : +126 0111_1111 : +127 These bits are added to original HOCO trimming bits"]
    #[must_use]
    #[inline(always)]
    pub const fn hocoutrm(&self) -> u8 {
        let val = (self.0 >> 0usize) & 0xff;
        val as u8
    }
    #[doc = "HOCO User Trimming 1000_0000 : -128 1000_0001 : -127 1000_0010 : -126 . . . 1111_1111 : -1 0000_0000 : Center Code 0000_0001 : +1 . . . 0111_1101 : +125 0111_1110 : +126 0111_1111 : +127 These bits are added to original HOCO trimming bits"]
    #[inline(always)]
    pub const fn set_hocoutrm(&mut self, val: u8) {
        self.0 = (self.0 & !(0xff << 0usize)) | (((val as u8) & 0xff) << 0usize);
    }
}
impl Default for Hocoutcr {
    #[inline(always)]
    fn default() -> Hocoutcr {
        Hocoutcr(0)
    }
}
impl core::fmt::Debug for Hocoutcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Hocoutcr")
            .field("hocoutrm", &self.hocoutrm())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Hocoutcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Hocoutcr {{ hocoutrm: {=u8:?} }}", self.hocoutrm())
    }
}
#[doc = "High-Speed On-Chip Oscillator Wait Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Hocowtcr(pub u8);
impl Hocowtcr {
    #[doc = "HOCO wait time setting"]
    #[must_use]
    #[inline(always)]
    pub const fn hsts(&self) -> super::vals::Hsts {
        let val = (self.0 >> 0usize) & 0x07;
        super::vals::Hsts::from_bits(val as u8)
    }
    #[doc = "HOCO wait time setting"]
    #[inline(always)]
    pub const fn set_hsts(&mut self, val: super::vals::Hsts) {
        self.0 = (self.0 & !(0x07 << 0usize)) | (((val.to_bits() as u8) & 0x07) << 0usize);
    }
}
impl Default for Hocowtcr {
    #[inline(always)]
    fn default() -> Hocowtcr {
        Hocowtcr(0)
    }
}
impl core::fmt::Debug for Hocowtcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Hocowtcr")
            .field("hsts", &self.hsts())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Hocowtcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Hocowtcr {{ hsts: {:?} }}", self.hsts())
    }
}
#[doc = "Low-Speed On-Chip Oscillator Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Lococr(pub u8);
impl Lococr {
    #[doc = "LOCO Stop"]
    #[must_use]
    #[inline(always)]
    pub const fn lcstp(&self) -> super::vals::Lcstp {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Lcstp::from_bits(val as u8)
    }
    #[doc = "LOCO Stop"]
    #[inline(always)]
    pub const fn set_lcstp(&mut self, val: super::vals::Lcstp) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Lococr {
    #[inline(always)]
    fn default() -> Lococr {
        Lococr(0)
    }
}
impl core::fmt::Debug for Lococr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Lococr")
            .field("lcstp", &self.lcstp())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Lococr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Lococr {{ lcstp: {:?} }}", self.lcstp())
    }
}
#[doc = "LOCO User Trimming Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Locoutcr(pub u8);
impl Locoutcr {
    #[doc = "LOCO User Trimming 1000_0000 : -128 1000_0001 : -127 1000_0010 : -126 . . . 1111_1111 : -1 0000_0000 : Center Code 0000_0001 : +1 . . . 0111_1101 : +125 0111_1110 : +126 0111_1111 : +127 These bits are added to original LOCO trimming bits"]
    #[must_use]
    #[inline(always)]
    pub const fn locoutrm(&self) -> u8 {
        let val = (self.0 >> 0usize) & 0xff;
        val as u8
    }
    #[doc = "LOCO User Trimming 1000_0000 : -128 1000_0001 : -127 1000_0010 : -126 . . . 1111_1111 : -1 0000_0000 : Center Code 0000_0001 : +1 . . . 0111_1101 : +125 0111_1110 : +126 0111_1111 : +127 These bits are added to original LOCO trimming bits"]
    #[inline(always)]
    pub const fn set_locoutrm(&mut self, val: u8) {
        self.0 = (self.0 & !(0xff << 0usize)) | (((val as u8) & 0xff) << 0usize);
    }
}
impl Default for Locoutcr {
    #[inline(always)]
    fn default() -> Locoutcr {
        Locoutcr(0)
    }
}
impl core::fmt::Debug for Locoutcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Locoutcr")
            .field("locoutrm", &self.locoutrm())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Locoutcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Locoutcr {{ locoutrm: {=u8:?} }}", self.locoutrm())
    }
}
#[doc = "Voltage Monitor Circuit Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Lvcmpcr(pub u8);
impl Lvcmpcr {
    #[doc = "Voltage Detection 1 Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn lvd1e(&self) -> super::vals::Lvd1e {
        let val = (self.0 >> 5usize) & 0x01;
        super::vals::Lvd1e::from_bits(val as u8)
    }
    #[doc = "Voltage Detection 1 Enable"]
    #[inline(always)]
    pub const fn set_lvd1e(&mut self, val: super::vals::Lvd1e) {
        self.0 = (self.0 & !(0x01 << 5usize)) | (((val.to_bits() as u8) & 0x01) << 5usize);
    }
    #[doc = "Voltage Detection 2 Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn lvd2e(&self) -> super::vals::Lvd2e {
        let val = (self.0 >> 6usize) & 0x01;
        super::vals::Lvd2e::from_bits(val as u8)
    }
    #[doc = "Voltage Detection 2 Enable"]
    #[inline(always)]
    pub const fn set_lvd2e(&mut self, val: super::vals::Lvd2e) {
        self.0 = (self.0 & !(0x01 << 6usize)) | (((val.to_bits() as u8) & 0x01) << 6usize);
    }
}
impl Default for Lvcmpcr {
    #[inline(always)]
    fn default() -> Lvcmpcr {
        Lvcmpcr(0)
    }
}
impl core::fmt::Debug for Lvcmpcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Lvcmpcr")
            .field("lvd1e", &self.lvd1e())
            .field("lvd2e", &self.lvd2e())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Lvcmpcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Lvcmpcr {{ lvd1e: {:?}, lvd2e: {:?} }}",
            self.lvd1e(),
            self.lvd2e()
        )
    }
}
#[doc = "Voltage Monitor %s Circuit Control Register 0"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Lvdcr0(pub u8);
impl Lvdcr0 {
    #[doc = "Voltage Monitor Interrupt/Reset Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn rie(&self) -> super::vals::Rie {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Rie::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor Interrupt/Reset Enable"]
    #[inline(always)]
    pub const fn set_rie(&mut self, val: super::vals::Rie) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Voltage Monitor Circuit Comparison Result Output Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn cmpe(&self) -> super::vals::Cmpe {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Cmpe::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor Circuit Comparison Result Output Enable"]
    #[inline(always)]
    pub const fn set_cmpe(&mut self, val: super::vals::Cmpe) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
    #[doc = "Voltage Monitor Circuit Mode Select"]
    #[must_use]
    #[inline(always)]
    pub const fn ri(&self) -> super::vals::Ri {
        let val = (self.0 >> 6usize) & 0x01;
        super::vals::Ri::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor Circuit Mode Select"]
    #[inline(always)]
    pub const fn set_ri(&mut self, val: super::vals::Ri) {
        self.0 = (self.0 & !(0x01 << 6usize)) | (((val.to_bits() as u8) & 0x01) << 6usize);
    }
    #[doc = "Voltage Monitor Reset Negate Select"]
    #[must_use]
    #[inline(always)]
    pub const fn rn(&self) -> super::vals::Rn {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Rn::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor Reset Negate Select"]
    #[inline(always)]
    pub const fn set_rn(&mut self, val: super::vals::Rn) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u8) & 0x01) << 7usize);
    }
}
impl Default for Lvdcr0 {
    #[inline(always)]
    fn default() -> Lvdcr0 {
        Lvdcr0(0)
    }
}
impl core::fmt::Debug for Lvdcr0 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Lvdcr0")
            .field("rie", &self.rie())
            .field("cmpe", &self.cmpe())
            .field("ri", &self.ri())
            .field("rn", &self.rn())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Lvdcr0 {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Lvdcr0 {{ rie: {:?}, cmpe: {:?}, ri: {:?}, rn: {:?} }}",
            self.rie(),
            self.cmpe(),
            self.ri(),
            self.rn()
        )
    }
}
#[doc = "Voltage Monitor %s Circuit Control Register 1"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Lvdcr1(pub u8);
impl Lvdcr1 {
    #[doc = "Voltage Monitor Interrupt Generation Condition Select"]
    #[must_use]
    #[inline(always)]
    pub const fn idtsel(&self) -> super::vals::Idtsel {
        let val = (self.0 >> 0usize) & 0x03;
        super::vals::Idtsel::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor Interrupt Generation Condition Select"]
    #[inline(always)]
    pub const fn set_idtsel(&mut self, val: super::vals::Idtsel) {
        self.0 = (self.0 & !(0x03 << 0usize)) | (((val.to_bits() as u8) & 0x03) << 0usize);
    }
    #[doc = "Voltage Monitor Interrupt Type Select"]
    #[must_use]
    #[inline(always)]
    pub const fn irqsel(&self) -> super::vals::Irqsel {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Irqsel::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor Interrupt Type Select"]
    #[inline(always)]
    pub const fn set_irqsel(&mut self, val: super::vals::Irqsel) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
}
impl Default for Lvdcr1 {
    #[inline(always)]
    fn default() -> Lvdcr1 {
        Lvdcr1(0)
    }
}
impl core::fmt::Debug for Lvdcr1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Lvdcr1")
            .field("idtsel", &self.idtsel())
            .field("irqsel", &self.irqsel())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Lvdcr1 {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Lvdcr1 {{ idtsel: {:?}, irqsel: {:?} }}",
            self.idtsel(),
            self.irqsel()
        )
    }
}
#[doc = "Voltage Detection Level Select Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Lvdlvlr(pub u8);
impl Lvdlvlr {
    #[doc = "Voltage Detection 1 Level Select (Standard voltage during drop in voltage)"]
    #[must_use]
    #[inline(always)]
    pub const fn lvd1lvl(&self) -> super::vals::Lvd1lvl {
        let val = (self.0 >> 0usize) & 0x1f;
        super::vals::Lvd1lvl::from_bits(val as u8)
    }
    #[doc = "Voltage Detection 1 Level Select (Standard voltage during drop in voltage)"]
    #[inline(always)]
    pub const fn set_lvd1lvl(&mut self, val: super::vals::Lvd1lvl) {
        self.0 = (self.0 & !(0x1f << 0usize)) | (((val.to_bits() as u8) & 0x1f) << 0usize);
    }
    #[doc = "Voltage Detection 2 Level Select (Standard voltage during drop in voltage)"]
    #[must_use]
    #[inline(always)]
    pub const fn lvd2lvl(&self) -> super::vals::Lvd2lvl {
        let val = (self.0 >> 5usize) & 0x07;
        super::vals::Lvd2lvl::from_bits(val as u8)
    }
    #[doc = "Voltage Detection 2 Level Select (Standard voltage during drop in voltage)"]
    #[inline(always)]
    pub const fn set_lvd2lvl(&mut self, val: super::vals::Lvd2lvl) {
        self.0 = (self.0 & !(0x07 << 5usize)) | (((val.to_bits() as u8) & 0x07) << 5usize);
    }
}
impl Default for Lvdlvlr {
    #[inline(always)]
    fn default() -> Lvdlvlr {
        Lvdlvlr(0)
    }
}
impl core::fmt::Debug for Lvdlvlr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Lvdlvlr")
            .field("lvd1lvl", &self.lvd1lvl())
            .field("lvd2lvl", &self.lvd2lvl())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Lvdlvlr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Lvdlvlr {{ lvd1lvl: {:?}, lvd2lvl: {:?} }}",
            self.lvd1lvl(),
            self.lvd2lvl()
        )
    }
}
#[doc = "Voltage Monitor %s Circuit Status Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Lvdsr(pub u8);
impl Lvdsr {
    #[doc = "Voltage Monitor Voltage Change Detection Flag NOTE: Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0."]
    #[must_use]
    #[inline(always)]
    pub const fn det(&self) -> super::vals::Det {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Det::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor Voltage Change Detection Flag NOTE: Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0."]
    #[inline(always)]
    pub const fn set_det(&mut self, val: super::vals::Det) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Voltage Monitor 1 Signal Monitor Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn mon(&self) -> super::vals::Mon {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Mon::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor 1 Signal Monitor Flag"]
    #[inline(always)]
    pub const fn set_mon(&mut self, val: super::vals::Mon) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
}
impl Default for Lvdsr {
    #[inline(always)]
    fn default() -> Lvdsr {
        Lvdsr(0)
    }
}
impl core::fmt::Debug for Lvdsr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Lvdsr")
            .field("det", &self.det())
            .field("mon", &self.mon())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Lvdsr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Lvdsr {{ det: {:?}, mon: {:?} }}",
            self.det(),
            self.mon()
        )
    }
}
#[doc = "Memory Wait Cycle Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Memwait(pub u8);
impl Memwait {
    #[doc = "Memory Wait Cycle Select Note: Writing 0 to the MEMWAIT is prohibited when SCKDIVCR.ICK selects division by 1 and SCKSCR.CKSEL\\[2:0\\] bits select the system clock source that is faster than 32 MHz (ICLK > 32 MHz)."]
    #[must_use]
    #[inline(always)]
    pub const fn memwait(&self) -> super::vals::Memwait {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Memwait::from_bits(val as u8)
    }
    #[doc = "Memory Wait Cycle Select Note: Writing 0 to the MEMWAIT is prohibited when SCKDIVCR.ICK selects division by 1 and SCKSCR.CKSEL\\[2:0\\] bits select the system clock source that is faster than 32 MHz (ICLK > 32 MHz)."]
    #[inline(always)]
    pub const fn set_memwait(&mut self, val: super::vals::Memwait) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Memwait {
    #[inline(always)]
    fn default() -> Memwait {
        Memwait(0)
    }
}
impl core::fmt::Debug for Memwait {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Memwait")
            .field("memwait", &self.memwait())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Memwait {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Memwait {{ memwait: {:?} }}", self.memwait())
    }
}
#[doc = "Middle-Speed On-Chip Oscillator Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Mococr(pub u8);
impl Mococr {
    #[doc = "MOCO Stop"]
    #[must_use]
    #[inline(always)]
    pub const fn mcstp(&self) -> super::vals::Mcstp {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Mcstp::from_bits(val as u8)
    }
    #[doc = "MOCO Stop"]
    #[inline(always)]
    pub const fn set_mcstp(&mut self, val: super::vals::Mcstp) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Mococr {
    #[inline(always)]
    fn default() -> Mococr {
        Mococr(0)
    }
}
impl core::fmt::Debug for Mococr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Mococr")
            .field("mcstp", &self.mcstp())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Mococr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Mococr {{ mcstp: {:?} }}", self.mcstp())
    }
}
#[doc = "MOCO User Trimming Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Mocoutcr(pub u8);
impl Mocoutcr {
    #[doc = "MOCO User Trimming 1000_0000 : -128 1000_0001 : -127 1000_0010 : -126 . . . 1111_1111 : -1 0000_0000 : Center Code 0000_0001 : +1 . . . 0111_1101 : +125 0111_1110 : +126 0111_1111 : +127 These bits are added to original MOCO trimming bits"]
    #[must_use]
    #[inline(always)]
    pub const fn mocoutrm(&self) -> u8 {
        let val = (self.0 >> 0usize) & 0xff;
        val as u8
    }
    #[doc = "MOCO User Trimming 1000_0000 : -128 1000_0001 : -127 1000_0010 : -126 . . . 1111_1111 : -1 0000_0000 : Center Code 0000_0001 : +1 . . . 0111_1101 : +125 0111_1110 : +126 0111_1111 : +127 These bits are added to original MOCO trimming bits"]
    #[inline(always)]
    pub const fn set_mocoutrm(&mut self, val: u8) {
        self.0 = (self.0 & !(0xff << 0usize)) | (((val as u8) & 0xff) << 0usize);
    }
}
impl Default for Mocoutcr {
    #[inline(always)]
    fn default() -> Mocoutcr {
        Mocoutcr(0)
    }
}
impl core::fmt::Debug for Mocoutcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Mocoutcr")
            .field("mocoutrm", &self.mocoutrm())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Mocoutcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Mocoutcr {{ mocoutrm: {=u8:?} }}", self.mocoutrm())
    }
}
#[doc = "Main Clock Oscillator Mode Oscillation Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Momcr(pub u8);
impl Momcr {
    #[doc = "Main Clock Oscillator Drive Capability 1 Switching"]
    #[must_use]
    #[inline(always)]
    pub const fn modrv1(&self) -> super::vals::Modrv1 {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Modrv1::from_bits(val as u8)
    }
    #[doc = "Main Clock Oscillator Drive Capability 1 Switching"]
    #[inline(always)]
    pub const fn set_modrv1(&mut self, val: super::vals::Modrv1) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "Main Clock Oscillator Switching"]
    #[must_use]
    #[inline(always)]
    pub const fn mosel(&self) -> super::vals::Mosel {
        let val = (self.0 >> 6usize) & 0x01;
        super::vals::Mosel::from_bits(val as u8)
    }
    #[doc = "Main Clock Oscillator Switching"]
    #[inline(always)]
    pub const fn set_mosel(&mut self, val: super::vals::Mosel) {
        self.0 = (self.0 & !(0x01 << 6usize)) | (((val.to_bits() as u8) & 0x01) << 6usize);
    }
}
impl Default for Momcr {
    #[inline(always)]
    fn default() -> Momcr {
        Momcr(0)
    }
}
impl core::fmt::Debug for Momcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Momcr")
            .field("modrv1", &self.modrv1())
            .field("mosel", &self.mosel())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Momcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Momcr {{ modrv1: {:?}, mosel: {:?} }}",
            self.modrv1(),
            self.mosel()
        )
    }
}
#[doc = "Main Clock Oscillator Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Mosccr(pub u8);
impl Mosccr {
    #[doc = "Main Clock Oscillator Stop Note: MOMCR register must be set before setting MOSTP to 0."]
    #[must_use]
    #[inline(always)]
    pub const fn mostp(&self) -> super::vals::Mostp {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Mostp::from_bits(val as u8)
    }
    #[doc = "Main Clock Oscillator Stop Note: MOMCR register must be set before setting MOSTP to 0."]
    #[inline(always)]
    pub const fn set_mostp(&mut self, val: super::vals::Mostp) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Mosccr {
    #[inline(always)]
    fn default() -> Mosccr {
        Mosccr(0)
    }
}
impl core::fmt::Debug for Mosccr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Mosccr")
            .field("mostp", &self.mostp())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Mosccr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Mosccr {{ mostp: {:?} }}", self.mostp())
    }
}
#[doc = "Main Clock Oscillator Wait Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Moscwtcr(pub u8);
impl Moscwtcr {
    #[doc = "Main clock oscillator wait time setting"]
    #[must_use]
    #[inline(always)]
    pub const fn msts(&self) -> super::vals::Msts {
        let val = (self.0 >> 0usize) & 0x0f;
        super::vals::Msts::from_bits(val as u8)
    }
    #[doc = "Main clock oscillator wait time setting"]
    #[inline(always)]
    pub const fn set_msts(&mut self, val: super::vals::Msts) {
        self.0 = (self.0 & !(0x0f << 0usize)) | (((val.to_bits() as u8) & 0x0f) << 0usize);
    }
}
impl Default for Moscwtcr {
    #[inline(always)]
    fn default() -> Moscwtcr {
        Moscwtcr(0)
    }
}
impl core::fmt::Debug for Moscwtcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Moscwtcr")
            .field("msts", &self.msts())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Moscwtcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Moscwtcr {{ msts: {:?} }}", self.msts())
    }
}
#[doc = "Module Stop Control Register A"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Mstpcra(pub u32);
impl Mstpcra {
    #[doc = "RAM0 Module Stop"]
    #[must_use]
    #[inline(always)]
    pub const fn mstpa0(&self) -> super::vals::Mstpa0 {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Mstpa0::from_bits(val as u8)
    }
    #[doc = "RAM0 Module Stop"]
    #[inline(always)]
    pub const fn set_mstpa0(&mut self, val: super::vals::Mstpa0) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u32) & 0x01) << 0usize);
    }
    #[doc = "ECCRAM Module Stop"]
    #[must_use]
    #[inline(always)]
    pub const fn mstpa6(&self) -> super::vals::Mstpa6 {
        let val = (self.0 >> 6usize) & 0x01;
        super::vals::Mstpa6::from_bits(val as u8)
    }
    #[doc = "ECCRAM Module Stop"]
    #[inline(always)]
    pub const fn set_mstpa6(&mut self, val: super::vals::Mstpa6) {
        self.0 = (self.0 & !(0x01 << 6usize)) | (((val.to_bits() as u32) & 0x01) << 6usize);
    }
    #[doc = "DMA Controller/Data Transfer Controller Module Stop"]
    #[must_use]
    #[inline(always)]
    pub const fn mstpa22(&self) -> super::vals::Mstpa22 {
        let val = (self.0 >> 22usize) & 0x01;
        super::vals::Mstpa22::from_bits(val as u8)
    }
    #[doc = "DMA Controller/Data Transfer Controller Module Stop"]
    #[inline(always)]
    pub const fn set_mstpa22(&mut self, val: super::vals::Mstpa22) {
        self.0 = (self.0 & !(0x01 << 22usize)) | (((val.to_bits() as u32) & 0x01) << 22usize);
    }
}
impl Default for Mstpcra {
    #[inline(always)]
    fn default() -> Mstpcra {
        Mstpcra(0)
    }
}
impl core::fmt::Debug for Mstpcra {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Mstpcra")
            .field("mstpa0", &self.mstpa0())
            .field("mstpa6", &self.mstpa6())
            .field("mstpa22", &self.mstpa22())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Mstpcra {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Mstpcra {{ mstpa0: {:?}, mstpa6: {:?}, mstpa22: {:?} }}",
            self.mstpa0(),
            self.mstpa6(),
            self.mstpa22()
        )
    }
}
#[doc = "Operating Power Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Opccr(pub u8);
impl Opccr {
    #[doc = "Operating Power Control Mode Select"]
    #[must_use]
    #[inline(always)]
    pub const fn opcm(&self) -> super::vals::Opcm {
        let val = (self.0 >> 0usize) & 0x03;
        super::vals::Opcm::from_bits(val as u8)
    }
    #[doc = "Operating Power Control Mode Select"]
    #[inline(always)]
    pub const fn set_opcm(&mut self, val: super::vals::Opcm) {
        self.0 = (self.0 & !(0x03 << 0usize)) | (((val.to_bits() as u8) & 0x03) << 0usize);
    }
    #[doc = "Operating Power Control Mode Transition Status Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn opcmtsf(&self) -> super::vals::Opcmtsf {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Opcmtsf::from_bits(val as u8)
    }
    #[doc = "Operating Power Control Mode Transition Status Flag"]
    #[inline(always)]
    pub const fn set_opcmtsf(&mut self, val: super::vals::Opcmtsf) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Opccr {
    #[inline(always)]
    fn default() -> Opccr {
        Opccr(0)
    }
}
impl core::fmt::Debug for Opccr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Opccr")
            .field("opcm", &self.opcm())
            .field("opcmtsf", &self.opcmtsf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Opccr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Opccr {{ opcm: {:?}, opcmtsf: {:?} }}",
            self.opcm(),
            self.opcmtsf()
        )
    }
}
#[doc = "Oscillation Stabilization Flag Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Oscsf(pub u8);
impl Oscsf {
    #[doc = "HOCO Clock Oscillation Stabilization Flag NOTE: The HOCOSF bit value after a reset is 1 when the OFS1.HOCOEN bit is 0. It is 0 when the OFS1.HOCOEN bit is 1."]
    #[must_use]
    #[inline(always)]
    pub const fn hocosf(&self) -> super::vals::Hocosf {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Hocosf::from_bits(val as u8)
    }
    #[doc = "HOCO Clock Oscillation Stabilization Flag NOTE: The HOCOSF bit value after a reset is 1 when the OFS1.HOCOEN bit is 0. It is 0 when the OFS1.HOCOEN bit is 1."]
    #[inline(always)]
    pub const fn set_hocosf(&mut self, val: super::vals::Hocosf) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Main Clock Oscillation Stabilization Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn moscsf(&self) -> super::vals::Moscsf {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Moscsf::from_bits(val as u8)
    }
    #[doc = "Main Clock Oscillation Stabilization Flag"]
    #[inline(always)]
    pub const fn set_moscsf(&mut self, val: super::vals::Moscsf) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "PLL Clock Oscillation Stabilization Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn pllsf(&self) -> super::vals::Pllsf {
        let val = (self.0 >> 5usize) & 0x01;
        super::vals::Pllsf::from_bits(val as u8)
    }
    #[doc = "PLL Clock Oscillation Stabilization Flag"]
    #[inline(always)]
    pub const fn set_pllsf(&mut self, val: super::vals::Pllsf) {
        self.0 = (self.0 & !(0x01 << 5usize)) | (((val.to_bits() as u8) & 0x01) << 5usize);
    }
}
impl Default for Oscsf {
    #[inline(always)]
    fn default() -> Oscsf {
        Oscsf(0)
    }
}
impl core::fmt::Debug for Oscsf {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Oscsf")
            .field("hocosf", &self.hocosf())
            .field("moscsf", &self.moscsf())
            .field("pllsf", &self.pllsf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Oscsf {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Oscsf {{ hocosf: {:?}, moscsf: {:?}, pllsf: {:?} }}",
            self.hocosf(),
            self.moscsf(),
            self.pllsf()
        )
    }
}
#[doc = "Oscillation Stop Detection Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Ostdcr(pub u8);
impl Ostdcr {
    #[doc = "Oscillation Stop Detection Interrupt Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ostdie(&self) -> super::vals::Ostdie {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Ostdie::from_bits(val as u8)
    }
    #[doc = "Oscillation Stop Detection Interrupt Enable"]
    #[inline(always)]
    pub const fn set_ostdie(&mut self, val: super::vals::Ostdie) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Oscillation Stop Detection Function Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ostde(&self) -> super::vals::Ostde {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Ostde::from_bits(val as u8)
    }
    #[doc = "Oscillation Stop Detection Function Enable"]
    #[inline(always)]
    pub const fn set_ostde(&mut self, val: super::vals::Ostde) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u8) & 0x01) << 7usize);
    }
}
impl Default for Ostdcr {
    #[inline(always)]
    fn default() -> Ostdcr {
        Ostdcr(0)
    }
}
impl core::fmt::Debug for Ostdcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Ostdcr")
            .field("ostdie", &self.ostdie())
            .field("ostde", &self.ostde())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Ostdcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Ostdcr {{ ostdie: {:?}, ostde: {:?} }}",
            self.ostdie(),
            self.ostde()
        )
    }
}
#[doc = "Oscillation Stop Detection Status Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Ostdsr(pub u8);
impl Ostdsr {
    #[doc = "Oscillation Stop Detection Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn ostdf(&self) -> super::vals::Ostdf {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Ostdf::from_bits(val as u8)
    }
    #[doc = "Oscillation Stop Detection Flag"]
    #[inline(always)]
    pub const fn set_ostdf(&mut self, val: super::vals::Ostdf) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Ostdsr {
    #[inline(always)]
    fn default() -> Ostdsr {
        Ostdsr(0)
    }
}
impl core::fmt::Debug for Ostdsr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Ostdsr")
            .field("ostdf", &self.ostdf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Ostdsr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Ostdsr {{ ostdf: {:?} }}", self.ostdf())
    }
}
#[doc = "PLL Clock Control Register2"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Pllccr2(pub u8);
impl Pllccr2 {
    #[doc = "PLL Frequency Multiplication Factor Select"]
    #[must_use]
    #[inline(always)]
    pub const fn pllmul(&self) -> super::vals::Pllmul {
        let val = (self.0 >> 0usize) & 0x1f;
        super::vals::Pllmul::from_bits(val as u8)
    }
    #[doc = "PLL Frequency Multiplication Factor Select"]
    #[inline(always)]
    pub const fn set_pllmul(&mut self, val: super::vals::Pllmul) {
        self.0 = (self.0 & !(0x1f << 0usize)) | (((val.to_bits() as u8) & 0x1f) << 0usize);
    }
    #[doc = "PLL Output Frequency Division Ratio Select"]
    #[must_use]
    #[inline(always)]
    pub const fn plodiv(&self) -> super::vals::Plodiv {
        let val = (self.0 >> 6usize) & 0x03;
        super::vals::Plodiv::from_bits(val as u8)
    }
    #[doc = "PLL Output Frequency Division Ratio Select"]
    #[inline(always)]
    pub const fn set_plodiv(&mut self, val: super::vals::Plodiv) {
        self.0 = (self.0 & !(0x03 << 6usize)) | (((val.to_bits() as u8) & 0x03) << 6usize);
    }
}
impl Default for Pllccr2 {
    #[inline(always)]
    fn default() -> Pllccr2 {
        Pllccr2(0)
    }
}
impl core::fmt::Debug for Pllccr2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Pllccr2")
            .field("pllmul", &self.pllmul())
            .field("plodiv", &self.plodiv())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Pllccr2 {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Pllccr2 {{ pllmul: {:?}, plodiv: {:?} }}",
            self.pllmul(),
            self.plodiv()
        )
    }
}
#[doc = "PLL Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Pllcr(pub u8);
impl Pllcr {
    #[doc = "PLL Stop Control"]
    #[must_use]
    #[inline(always)]
    pub const fn pllstp(&self) -> super::vals::Pllstp {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Pllstp::from_bits(val as u8)
    }
    #[doc = "PLL Stop Control"]
    #[inline(always)]
    pub const fn set_pllstp(&mut self, val: super::vals::Pllstp) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Pllcr {
    #[inline(always)]
    fn default() -> Pllcr {
        Pllcr(0)
    }
}
impl core::fmt::Debug for Pllcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Pllcr")
            .field("pllstp", &self.pllstp())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Pllcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Pllcr {{ pllstp: {:?} }}", self.pllstp())
    }
}
#[doc = "Protect Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Prcr(pub u16);
impl Prcr {
    #[doc = "Protect Bit 0"]
    #[must_use]
    #[inline(always)]
    pub const fn prc0(&self) -> super::vals::Prc0 {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Prc0::from_bits(val as u8)
    }
    #[doc = "Protect Bit 0"]
    #[inline(always)]
    pub const fn set_prc0(&mut self, val: super::vals::Prc0) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u16) & 0x01) << 0usize);
    }
    #[doc = "Protect Bit 1"]
    #[must_use]
    #[inline(always)]
    pub const fn prc1(&self) -> super::vals::Prc1 {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Prc1::from_bits(val as u8)
    }
    #[doc = "Protect Bit 1"]
    #[inline(always)]
    pub const fn set_prc1(&mut self, val: super::vals::Prc1) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u16) & 0x01) << 1usize);
    }
    #[doc = "Protect Bit 3"]
    #[must_use]
    #[inline(always)]
    pub const fn prc3(&self) -> super::vals::Prc3 {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Prc3::from_bits(val as u8)
    }
    #[doc = "Protect Bit 3"]
    #[inline(always)]
    pub const fn set_prc3(&mut self, val: super::vals::Prc3) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u16) & 0x01) << 3usize);
    }
    #[doc = "PRC Key Code"]
    #[must_use]
    #[inline(always)]
    pub const fn prkey(&self) -> super::vals::Prkey {
        let val = (self.0 >> 8usize) & 0xff;
        super::vals::Prkey::from_bits(val as u8)
    }
    #[doc = "PRC Key Code"]
    #[inline(always)]
    pub const fn set_prkey(&mut self, val: super::vals::Prkey) {
        self.0 = (self.0 & !(0xff << 8usize)) | (((val.to_bits() as u16) & 0xff) << 8usize);
    }
}
impl Default for Prcr {
    #[inline(always)]
    fn default() -> Prcr {
        Prcr(0)
    }
}
impl core::fmt::Debug for Prcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Prcr")
            .field("prc0", &self.prc0())
            .field("prc1", &self.prc1())
            .field("prc3", &self.prc3())
            .field("prkey", &self.prkey())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Prcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Prcr {{ prc0: {:?}, prc1: {:?}, prc3: {:?}, prkey: {:?} }}",
            self.prc0(),
            self.prc1(),
            self.prc3(),
            self.prkey()
        )
    }
}
#[doc = "Reset Status Register 0"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Rstsr0(pub u8);
impl Rstsr0 {
    #[doc = "Power-On Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn porf(&self) -> super::vals::Porf {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Porf::from_bits(val as u8)
    }
    #[doc = "Power-On Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_porf(&mut self, val: super::vals::Porf) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Voltage Monitor 0 Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn lvd0rf(&self) -> super::vals::Lvd0rf {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Lvd0rf::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor 0 Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_lvd0rf(&mut self, val: super::vals::Lvd0rf) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "Voltage Monitor 1 Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn lvd1rf(&self) -> super::vals::Lvd1rf {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Lvd1rf::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor 1 Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_lvd1rf(&mut self, val: super::vals::Lvd1rf) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
    #[doc = "Voltage Monitor 2 Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn lvd2rf(&self) -> super::vals::Lvd2rf {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Lvd2rf::from_bits(val as u8)
    }
    #[doc = "Voltage Monitor 2 Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_lvd2rf(&mut self, val: super::vals::Lvd2rf) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
}
impl Default for Rstsr0 {
    #[inline(always)]
    fn default() -> Rstsr0 {
        Rstsr0(0)
    }
}
impl core::fmt::Debug for Rstsr0 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Rstsr0")
            .field("porf", &self.porf())
            .field("lvd0rf", &self.lvd0rf())
            .field("lvd1rf", &self.lvd1rf())
            .field("lvd2rf", &self.lvd2rf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Rstsr0 {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Rstsr0 {{ porf: {:?}, lvd0rf: {:?}, lvd1rf: {:?}, lvd2rf: {:?} }}",
            self.porf(),
            self.lvd0rf(),
            self.lvd1rf(),
            self.lvd2rf()
        )
    }
}
#[doc = "Reset Status Register 1"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Rstsr1(pub u16);
impl Rstsr1 {
    #[doc = "Independent Watchdog Timer Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn iwdtrf(&self) -> super::vals::Iwdtrf {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Iwdtrf::from_bits(val as u8)
    }
    #[doc = "Independent Watchdog Timer Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_iwdtrf(&mut self, val: super::vals::Iwdtrf) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u16) & 0x01) << 0usize);
    }
    #[doc = "Watchdog Timer Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn wdtrf(&self) -> super::vals::Wdtrf {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Wdtrf::from_bits(val as u8)
    }
    #[doc = "Watchdog Timer Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_wdtrf(&mut self, val: super::vals::Wdtrf) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u16) & 0x01) << 1usize);
    }
    #[doc = "Software Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn swrf(&self) -> super::vals::Swrf {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Swrf::from_bits(val as u8)
    }
    #[doc = "Software Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_swrf(&mut self, val: super::vals::Swrf) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u16) & 0x01) << 2usize);
    }
    #[doc = "RAM Parity Error Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn rperf(&self) -> super::vals::Rperf {
        let val = (self.0 >> 8usize) & 0x01;
        super::vals::Rperf::from_bits(val as u8)
    }
    #[doc = "RAM Parity Error Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_rperf(&mut self, val: super::vals::Rperf) {
        self.0 = (self.0 & !(0x01 << 8usize)) | (((val.to_bits() as u16) & 0x01) << 8usize);
    }
    #[doc = "RAM ECC Error Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn reerf(&self) -> super::vals::Reerf {
        let val = (self.0 >> 9usize) & 0x01;
        super::vals::Reerf::from_bits(val as u8)
    }
    #[doc = "RAM ECC Error Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_reerf(&mut self, val: super::vals::Reerf) {
        self.0 = (self.0 & !(0x01 << 9usize)) | (((val.to_bits() as u16) & 0x01) << 9usize);
    }
    #[doc = "Bus Slave MPU Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn bussrf(&self) -> super::vals::Bussrf {
        let val = (self.0 >> 10usize) & 0x01;
        super::vals::Bussrf::from_bits(val as u8)
    }
    #[doc = "Bus Slave MPU Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_bussrf(&mut self, val: super::vals::Bussrf) {
        self.0 = (self.0 & !(0x01 << 10usize)) | (((val.to_bits() as u16) & 0x01) << 10usize);
    }
    #[doc = "Bus Master MPU Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn busmrf(&self) -> super::vals::Busmrf {
        let val = (self.0 >> 11usize) & 0x01;
        super::vals::Busmrf::from_bits(val as u8)
    }
    #[doc = "Bus Master MPU Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_busmrf(&mut self, val: super::vals::Busmrf) {
        self.0 = (self.0 & !(0x01 << 11usize)) | (((val.to_bits() as u16) & 0x01) << 11usize);
    }
    #[doc = "SP Error Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[must_use]
    #[inline(always)]
    pub const fn sperf(&self) -> super::vals::Sperf {
        let val = (self.0 >> 12usize) & 0x01;
        super::vals::Sperf::from_bits(val as u8)
    }
    #[doc = "SP Error Reset Detect Flag Note: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."]
    #[inline(always)]
    pub const fn set_sperf(&mut self, val: super::vals::Sperf) {
        self.0 = (self.0 & !(0x01 << 12usize)) | (((val.to_bits() as u16) & 0x01) << 12usize);
    }
}
impl Default for Rstsr1 {
    #[inline(always)]
    fn default() -> Rstsr1 {
        Rstsr1(0)
    }
}
impl core::fmt::Debug for Rstsr1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Rstsr1")
            .field("iwdtrf", &self.iwdtrf())
            .field("wdtrf", &self.wdtrf())
            .field("swrf", &self.swrf())
            .field("rperf", &self.rperf())
            .field("reerf", &self.reerf())
            .field("bussrf", &self.bussrf())
            .field("busmrf", &self.busmrf())
            .field("sperf", &self.sperf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Rstsr1 {
    fn format(&self, f: defmt::Formatter) {
        defmt :: write ! (f , "Rstsr1 {{ iwdtrf: {:?}, wdtrf: {:?}, swrf: {:?}, rperf: {:?}, reerf: {:?}, bussrf: {:?}, busmrf: {:?}, sperf: {:?} }}" , self . iwdtrf () , self . wdtrf () , self . swrf () , self . rperf () , self . reerf () , self . bussrf () , self . busmrf () , self . sperf ())
    }
}
#[doc = "Reset Status Register 2"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Rstsr2(pub u8);
impl Rstsr2 {
    #[doc = "Cold/Warm Start Determination Flag Note: Only 1 can be written to set the flag."]
    #[must_use]
    #[inline(always)]
    pub const fn cwsf(&self) -> super::vals::Cwsf {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Cwsf::from_bits(val as u8)
    }
    #[doc = "Cold/Warm Start Determination Flag Note: Only 1 can be written to set the flag."]
    #[inline(always)]
    pub const fn set_cwsf(&mut self, val: super::vals::Cwsf) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Rstsr2 {
    #[inline(always)]
    fn default() -> Rstsr2 {
        Rstsr2(0)
    }
}
impl core::fmt::Debug for Rstsr2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Rstsr2")
            .field("cwsf", &self.cwsf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Rstsr2 {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Rstsr2 {{ cwsf: {:?} }}", self.cwsf())
    }
}
#[doc = "Standby Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sbycr(pub u16);
impl Sbycr {
    #[doc = "Software Standby"]
    #[must_use]
    #[inline(always)]
    pub const fn ssby(&self) -> super::vals::Ssby {
        let val = (self.0 >> 15usize) & 0x01;
        super::vals::Ssby::from_bits(val as u8)
    }
    #[doc = "Software Standby"]
    #[inline(always)]
    pub const fn set_ssby(&mut self, val: super::vals::Ssby) {
        self.0 = (self.0 & !(0x01 << 15usize)) | (((val.to_bits() as u16) & 0x01) << 15usize);
    }
}
impl Default for Sbycr {
    #[inline(always)]
    fn default() -> Sbycr {
        Sbycr(0)
    }
}
impl core::fmt::Debug for Sbycr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Sbycr").field("ssby", &self.ssby()).finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Sbycr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Sbycr {{ ssby: {:?} }}", self.ssby())
    }
}
#[doc = "System Clock Division Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sckdivcr(pub u32);
impl Sckdivcr {
    #[doc = "Peripheral Module Clock D (PCLKD) Select"]
    #[must_use]
    #[inline(always)]
    pub const fn pckd(&self) -> super::vals::Pckd {
        let val = (self.0 >> 0usize) & 0x07;
        super::vals::Pckd::from_bits(val as u8)
    }
    #[doc = "Peripheral Module Clock D (PCLKD) Select"]
    #[inline(always)]
    pub const fn set_pckd(&mut self, val: super::vals::Pckd) {
        self.0 = (self.0 & !(0x07 << 0usize)) | (((val.to_bits() as u32) & 0x07) << 0usize);
    }
    #[doc = "Peripheral Module Clock C (PCLKC) Select"]
    #[must_use]
    #[inline(always)]
    pub const fn pckc(&self) -> super::vals::Pckc {
        let val = (self.0 >> 4usize) & 0x07;
        super::vals::Pckc::from_bits(val as u8)
    }
    #[doc = "Peripheral Module Clock C (PCLKC) Select"]
    #[inline(always)]
    pub const fn set_pckc(&mut self, val: super::vals::Pckc) {
        self.0 = (self.0 & !(0x07 << 4usize)) | (((val.to_bits() as u32) & 0x07) << 4usize);
    }
    #[doc = "Peripheral Module Clock B (PCLKB) Select"]
    #[must_use]
    #[inline(always)]
    pub const fn pckb(&self) -> super::vals::Pckb {
        let val = (self.0 >> 8usize) & 0x07;
        super::vals::Pckb::from_bits(val as u8)
    }
    #[doc = "Peripheral Module Clock B (PCLKB) Select"]
    #[inline(always)]
    pub const fn set_pckb(&mut self, val: super::vals::Pckb) {
        self.0 = (self.0 & !(0x07 << 8usize)) | (((val.to_bits() as u32) & 0x07) << 8usize);
    }
    #[doc = "Peripheral Module Clock A (PCLKA) Select"]
    #[must_use]
    #[inline(always)]
    pub const fn pcka(&self) -> super::vals::Pcka {
        let val = (self.0 >> 12usize) & 0x07;
        super::vals::Pcka::from_bits(val as u8)
    }
    #[doc = "Peripheral Module Clock A (PCLKA) Select"]
    #[inline(always)]
    pub const fn set_pcka(&mut self, val: super::vals::Pcka) {
        self.0 = (self.0 & !(0x07 << 12usize)) | (((val.to_bits() as u32) & 0x07) << 12usize);
    }
    #[doc = "System Clock (ICLK) Select"]
    #[must_use]
    #[inline(always)]
    pub const fn ick(&self) -> super::vals::Ick {
        let val = (self.0 >> 24usize) & 0x07;
        super::vals::Ick::from_bits(val as u8)
    }
    #[doc = "System Clock (ICLK) Select"]
    #[inline(always)]
    pub const fn set_ick(&mut self, val: super::vals::Ick) {
        self.0 = (self.0 & !(0x07 << 24usize)) | (((val.to_bits() as u32) & 0x07) << 24usize);
    }
    #[doc = "Flash IF Clock (FCLK) Select"]
    #[must_use]
    #[inline(always)]
    pub const fn fck(&self) -> super::vals::Fck {
        let val = (self.0 >> 28usize) & 0x07;
        super::vals::Fck::from_bits(val as u8)
    }
    #[doc = "Flash IF Clock (FCLK) Select"]
    #[inline(always)]
    pub const fn set_fck(&mut self, val: super::vals::Fck) {
        self.0 = (self.0 & !(0x07 << 28usize)) | (((val.to_bits() as u32) & 0x07) << 28usize);
    }
}
impl Default for Sckdivcr {
    #[inline(always)]
    fn default() -> Sckdivcr {
        Sckdivcr(0)
    }
}
impl core::fmt::Debug for Sckdivcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Sckdivcr")
            .field("pckd", &self.pckd())
            .field("pckc", &self.pckc())
            .field("pckb", &self.pckb())
            .field("pcka", &self.pcka())
            .field("ick", &self.ick())
            .field("fck", &self.fck())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Sckdivcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Sckdivcr {{ pckd: {:?}, pckc: {:?}, pckb: {:?}, pcka: {:?}, ick: {:?}, fck: {:?} }}",
            self.pckd(),
            self.pckc(),
            self.pckb(),
            self.pcka(),
            self.ick(),
            self.fck()
        )
    }
}
#[doc = "System Clock Source Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sckscr(pub u8);
impl Sckscr {
    #[doc = "Clock Source Select Selecting the system clock source faster than 32MHz(system clock source > 32MHz ) is prohibit when SCKDIVCR.ICK\\[2:0\\] bits select the division-by-1 and MEMWAIT.MEMWAIT =0."]
    #[must_use]
    #[inline(always)]
    pub const fn cksel(&self) -> super::vals::Cksel {
        let val = (self.0 >> 0usize) & 0x07;
        super::vals::Cksel::from_bits(val as u8)
    }
    #[doc = "Clock Source Select Selecting the system clock source faster than 32MHz(system clock source > 32MHz ) is prohibit when SCKDIVCR.ICK\\[2:0\\] bits select the division-by-1 and MEMWAIT.MEMWAIT =0."]
    #[inline(always)]
    pub const fn set_cksel(&mut self, val: super::vals::Cksel) {
        self.0 = (self.0 & !(0x07 << 0usize)) | (((val.to_bits() as u8) & 0x07) << 0usize);
    }
}
impl Default for Sckscr {
    #[inline(always)]
    fn default() -> Sckscr {
        Sckscr(0)
    }
}
impl core::fmt::Debug for Sckscr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Sckscr")
            .field("cksel", &self.cksel())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Sckscr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Sckscr {{ cksel: {:?} }}", self.cksel())
    }
}
#[doc = "Segment LCD Source Clock Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Slcdsckcr(pub u8);
impl Slcdsckcr {
    #[doc = "LCD Source Clock (LCDSRCCLK) Select"]
    #[must_use]
    #[inline(always)]
    pub const fn lcdscksel(&self) -> super::vals::Lcdscksel {
        let val = (self.0 >> 0usize) & 0x07;
        super::vals::Lcdscksel::from_bits(val as u8)
    }
    #[doc = "LCD Source Clock (LCDSRCCLK) Select"]
    #[inline(always)]
    pub const fn set_lcdscksel(&mut self, val: super::vals::Lcdscksel) {
        self.0 = (self.0 & !(0x07 << 0usize)) | (((val.to_bits() as u8) & 0x07) << 0usize);
    }
    #[doc = "LCD Source Clock Out Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn lcdscken(&self) -> super::vals::Lcdscken {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Lcdscken::from_bits(val as u8)
    }
    #[doc = "LCD Source Clock Out Enable"]
    #[inline(always)]
    pub const fn set_lcdscken(&mut self, val: super::vals::Lcdscken) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u8) & 0x01) << 7usize);
    }
}
impl Default for Slcdsckcr {
    #[inline(always)]
    fn default() -> Slcdsckcr {
        Slcdsckcr(0)
    }
}
impl core::fmt::Debug for Slcdsckcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Slcdsckcr")
            .field("lcdscksel", &self.lcdscksel())
            .field("lcdscken", &self.lcdscken())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Slcdsckcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Slcdsckcr {{ lcdscksel: {:?}, lcdscken: {:?} }}",
            self.lcdscksel(),
            self.lcdscken()
        )
    }
}
#[doc = "Snooze Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Snzcr(pub u8);
impl Snzcr {
    #[doc = "RXD0 Snooze Request Enable NOTE: Do not set to 1 other than in asynchronous mode."]
    #[must_use]
    #[inline(always)]
    pub const fn rxdreqen(&self) -> super::vals::Rxdreqen {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Rxdreqen::from_bits(val as u8)
    }
    #[doc = "RXD0 Snooze Request Enable NOTE: Do not set to 1 other than in asynchronous mode."]
    #[inline(always)]
    pub const fn set_rxdreqen(&mut self, val: super::vals::Rxdreqen) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "DTC Enable in Snooze Mode"]
    #[must_use]
    #[inline(always)]
    pub const fn snzdtcen(&self) -> super::vals::Snzdtcen {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Snzdtcen::from_bits(val as u8)
    }
    #[doc = "DTC Enable in Snooze Mode"]
    #[inline(always)]
    pub const fn set_snzdtcen(&mut self, val: super::vals::Snzdtcen) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "Snooze Mode Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn snze(&self) -> super::vals::Snze {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Snze::from_bits(val as u8)
    }
    #[doc = "Snooze Mode Enable"]
    #[inline(always)]
    pub const fn set_snze(&mut self, val: super::vals::Snze) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u8) & 0x01) << 7usize);
    }
}
impl Default for Snzcr {
    #[inline(always)]
    fn default() -> Snzcr {
        Snzcr(0)
    }
}
impl core::fmt::Debug for Snzcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Snzcr")
            .field("rxdreqen", &self.rxdreqen())
            .field("snzdtcen", &self.snzdtcen())
            .field("snze", &self.snze())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Snzcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Snzcr {{ rxdreqen: {:?}, snzdtcen: {:?}, snze: {:?} }}",
            self.rxdreqen(),
            self.snzdtcen(),
            self.snze()
        )
    }
}
#[doc = "Snooze End Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Snzedcr(pub u8);
impl Snzedcr {
    #[doc = "AGT1 Underflow Snooze End Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn agtunfed(&self) -> super::vals::Agtunfed {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Agtunfed::from_bits(val as u8)
    }
    #[doc = "AGT1 Underflow Snooze End Enable"]
    #[inline(always)]
    pub const fn set_agtunfed(&mut self, val: super::vals::Agtunfed) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Last DTC Transmission Completion Snooze End Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn dtczred(&self) -> super::vals::Dtczred {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Dtczred::from_bits(val as u8)
    }
    #[doc = "Last DTC Transmission Completion Snooze End Enable"]
    #[inline(always)]
    pub const fn set_dtczred(&mut self, val: super::vals::Dtczred) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "Not Last DTC Transmission Completion Snooze End Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn dtcnzred(&self) -> super::vals::Dtcnzred {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Dtcnzred::from_bits(val as u8)
    }
    #[doc = "Not Last DTC Transmission Completion Snooze End Enable"]
    #[inline(always)]
    pub const fn set_dtcnzred(&mut self, val: super::vals::Dtcnzred) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
    #[doc = "ADC140 Compare Match Snooze End Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ad0mated(&self) -> super::vals::Ad0mated {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Ad0mated::from_bits(val as u8)
    }
    #[doc = "ADC140 Compare Match Snooze End Enable"]
    #[inline(always)]
    pub const fn set_ad0mated(&mut self, val: super::vals::Ad0mated) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "ADC140 Compare Mismatch Snooze End Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ad0umted(&self) -> super::vals::Ad0umted {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Ad0umted::from_bits(val as u8)
    }
    #[doc = "ADC140 Compare Mismatch Snooze End Enable"]
    #[inline(always)]
    pub const fn set_ad0umted(&mut self, val: super::vals::Ad0umted) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
    #[doc = "SCI0 Address Mismatch Snooze End Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn sci0umted(&self) -> super::vals::Sci0umted {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Sci0umted::from_bits(val as u8)
    }
    #[doc = "SCI0 Address Mismatch Snooze End Enable"]
    #[inline(always)]
    pub const fn set_sci0umted(&mut self, val: super::vals::Sci0umted) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u8) & 0x01) << 7usize);
    }
}
impl Default for Snzedcr {
    #[inline(always)]
    fn default() -> Snzedcr {
        Snzedcr(0)
    }
}
impl core::fmt::Debug for Snzedcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Snzedcr")
            .field("agtunfed", &self.agtunfed())
            .field("dtczred", &self.dtczred())
            .field("dtcnzred", &self.dtcnzred())
            .field("ad0mated", &self.ad0mated())
            .field("ad0umted", &self.ad0umted())
            .field("sci0umted", &self.sci0umted())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Snzedcr {
    fn format(&self, f: defmt::Formatter) {
        defmt :: write ! (f , "Snzedcr {{ agtunfed: {:?}, dtczred: {:?}, dtcnzred: {:?}, ad0mated: {:?}, ad0umted: {:?}, sci0umted: {:?} }}" , self . agtunfed () , self . dtczred () , self . dtcnzred () , self . ad0mated () , self . ad0umted () , self . sci0umted ())
    }
}
#[doc = "Snooze Request Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Snzreqcr(pub u32);
impl Snzreqcr {
    #[doc = "Snooze Request Enable 0 Enable IRQ0 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen0(&self) -> super::vals::Snzreqen0 {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Snzreqen0::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 0 Enable IRQ0 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen0(&mut self, val: super::vals::Snzreqen0) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u32) & 0x01) << 0usize);
    }
    #[doc = "Snooze Request Enable 1 Enable IRQ1 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen1(&self) -> super::vals::Snzreqen1 {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Snzreqen1::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 1 Enable IRQ1 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen1(&mut self, val: super::vals::Snzreqen1) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u32) & 0x01) << 1usize);
    }
    #[doc = "Snooze Request Enable 2 Enable IRQ2 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen2(&self) -> super::vals::Snzreqen2 {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Snzreqen2::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 2 Enable IRQ2 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen2(&mut self, val: super::vals::Snzreqen2) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u32) & 0x01) << 2usize);
    }
    #[doc = "Snooze Request Enable 3 Enable IRQ3 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen3(&self) -> super::vals::Snzreqen3 {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Snzreqen3::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 3 Enable IRQ3 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen3(&mut self, val: super::vals::Snzreqen3) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u32) & 0x01) << 3usize);
    }
    #[doc = "Snooze Request Enable 4 Enable IRQ4 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen4(&self) -> super::vals::Snzreqen4 {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Snzreqen4::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 4 Enable IRQ4 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen4(&mut self, val: super::vals::Snzreqen4) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u32) & 0x01) << 4usize);
    }
    #[doc = "Snooze Request Enable 5 Enable IRQ5 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen5(&self) -> super::vals::Snzreqen5 {
        let val = (self.0 >> 5usize) & 0x01;
        super::vals::Snzreqen5::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 5 Enable IRQ5 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen5(&mut self, val: super::vals::Snzreqen5) {
        self.0 = (self.0 & !(0x01 << 5usize)) | (((val.to_bits() as u32) & 0x01) << 5usize);
    }
    #[doc = "Snooze Request Enable 6 Enable IRQ6 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen6(&self) -> super::vals::Snzreqen6 {
        let val = (self.0 >> 6usize) & 0x01;
        super::vals::Snzreqen6::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 6 Enable IRQ6 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen6(&mut self, val: super::vals::Snzreqen6) {
        self.0 = (self.0 & !(0x01 << 6usize)) | (((val.to_bits() as u32) & 0x01) << 6usize);
    }
    #[doc = "Snooze Request Enable 7 Enable IRQ7 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen7(&self) -> super::vals::Snzreqen7 {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Snzreqen7::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 7 Enable IRQ7 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen7(&mut self, val: super::vals::Snzreqen7) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u32) & 0x01) << 7usize);
    }
    #[doc = "Snooze Request Enable 8 Enable IRQ8 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen8(&self) -> super::vals::Snzreqen8 {
        let val = (self.0 >> 8usize) & 0x01;
        super::vals::Snzreqen8::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 8 Enable IRQ8 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen8(&mut self, val: super::vals::Snzreqen8) {
        self.0 = (self.0 & !(0x01 << 8usize)) | (((val.to_bits() as u32) & 0x01) << 8usize);
    }
    #[doc = "Snooze Request Enable 9 Enable IRQ9 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen9(&self) -> super::vals::Snzreqen9 {
        let val = (self.0 >> 9usize) & 0x01;
        super::vals::Snzreqen9::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 9 Enable IRQ9 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen9(&mut self, val: super::vals::Snzreqen9) {
        self.0 = (self.0 & !(0x01 << 9usize)) | (((val.to_bits() as u32) & 0x01) << 9usize);
    }
    #[doc = "Snooze Request Enable 10 Enable IRQ10 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen10(&self) -> super::vals::Snzreqen10 {
        let val = (self.0 >> 10usize) & 0x01;
        super::vals::Snzreqen10::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 10 Enable IRQ10 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen10(&mut self, val: super::vals::Snzreqen10) {
        self.0 = (self.0 & !(0x01 << 10usize)) | (((val.to_bits() as u32) & 0x01) << 10usize);
    }
    #[doc = "Snooze Request Enable 11 Enable IRQ11 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen11(&self) -> super::vals::Snzreqen11 {
        let val = (self.0 >> 11usize) & 0x01;
        super::vals::Snzreqen11::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 11 Enable IRQ11 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen11(&mut self, val: super::vals::Snzreqen11) {
        self.0 = (self.0 & !(0x01 << 11usize)) | (((val.to_bits() as u32) & 0x01) << 11usize);
    }
    #[doc = "Snooze Request Enable 12 Enable IRQ12 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen12(&self) -> super::vals::Snzreqen12 {
        let val = (self.0 >> 12usize) & 0x01;
        super::vals::Snzreqen12::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 12 Enable IRQ12 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen12(&mut self, val: super::vals::Snzreqen12) {
        self.0 = (self.0 & !(0x01 << 12usize)) | (((val.to_bits() as u32) & 0x01) << 12usize);
    }
    #[doc = "Snooze Request Enable 14 Enable IRQ14 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen14(&self) -> super::vals::Snzreqen14 {
        let val = (self.0 >> 14usize) & 0x01;
        super::vals::Snzreqen14::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 14 Enable IRQ14 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen14(&mut self, val: super::vals::Snzreqen14) {
        self.0 = (self.0 & !(0x01 << 14usize)) | (((val.to_bits() as u32) & 0x01) << 14usize);
    }
    #[doc = "Snooze Request Enable 15 Enable IRQ15 pin snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen15(&self) -> super::vals::Snzreqen15 {
        let val = (self.0 >> 15usize) & 0x01;
        super::vals::Snzreqen15::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 15 Enable IRQ15 pin snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen15(&mut self, val: super::vals::Snzreqen15) {
        self.0 = (self.0 & !(0x01 << 15usize)) | (((val.to_bits() as u32) & 0x01) << 15usize);
    }
    #[doc = "Snooze Request Enable 17 Enable KINT snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen17(&self) -> super::vals::Snzreqen17 {
        let val = (self.0 >> 17usize) & 0x01;
        super::vals::Snzreqen17::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 17 Enable KINT snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen17(&mut self, val: super::vals::Snzreqen17) {
        self.0 = (self.0 & !(0x01 << 17usize)) | (((val.to_bits() as u32) & 0x01) << 17usize);
    }
    #[doc = "Snooze Request Enable 23 Enable RTC alarm snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen23(&self) -> super::vals::Snzreqen23 {
        let val = (self.0 >> 23usize) & 0x01;
        super::vals::Snzreqen23::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 23 Enable RTC alarm snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen23(&mut self, val: super::vals::Snzreqen23) {
        self.0 = (self.0 & !(0x01 << 23usize)) | (((val.to_bits() as u32) & 0x01) << 23usize);
    }
    #[doc = "Snooze Request Enable 24 Enable RTC alarm snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen24(&self) -> super::vals::Snzreqen24 {
        let val = (self.0 >> 24usize) & 0x01;
        super::vals::Snzreqen24::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 24 Enable RTC alarm snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen24(&mut self, val: super::vals::Snzreqen24) {
        self.0 = (self.0 & !(0x01 << 24usize)) | (((val.to_bits() as u32) & 0x01) << 24usize);
    }
    #[doc = "Snooze Request Enable 25 Enable RTC period snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen25(&self) -> super::vals::Snzreqen25 {
        let val = (self.0 >> 25usize) & 0x01;
        super::vals::Snzreqen25::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 25 Enable RTC period snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen25(&mut self, val: super::vals::Snzreqen25) {
        self.0 = (self.0 & !(0x01 << 25usize)) | (((val.to_bits() as u32) & 0x01) << 25usize);
    }
    #[doc = "Snooze Request Enable 28 Enable AGT1 underflow snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen28(&self) -> super::vals::Snzreqen28 {
        let val = (self.0 >> 28usize) & 0x01;
        super::vals::Snzreqen28::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 28 Enable AGT1 underflow snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen28(&mut self, val: super::vals::Snzreqen28) {
        self.0 = (self.0 & !(0x01 << 28usize)) | (((val.to_bits() as u32) & 0x01) << 28usize);
    }
    #[doc = "Snooze Request Enable 29 Enable AGT1 compare match A snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen29(&self) -> super::vals::Snzreqen29 {
        let val = (self.0 >> 29usize) & 0x01;
        super::vals::Snzreqen29::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 29 Enable AGT1 compare match A snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen29(&mut self, val: super::vals::Snzreqen29) {
        self.0 = (self.0 & !(0x01 << 29usize)) | (((val.to_bits() as u32) & 0x01) << 29usize);
    }
    #[doc = "Snooze Request Enable 30 Enable AGT1 compare match B snooze request"]
    #[must_use]
    #[inline(always)]
    pub const fn snzreqen30(&self) -> super::vals::Snzreqen30 {
        let val = (self.0 >> 30usize) & 0x01;
        super::vals::Snzreqen30::from_bits(val as u8)
    }
    #[doc = "Snooze Request Enable 30 Enable AGT1 compare match B snooze request"]
    #[inline(always)]
    pub const fn set_snzreqen30(&mut self, val: super::vals::Snzreqen30) {
        self.0 = (self.0 & !(0x01 << 30usize)) | (((val.to_bits() as u32) & 0x01) << 30usize);
    }
}
impl Default for Snzreqcr {
    #[inline(always)]
    fn default() -> Snzreqcr {
        Snzreqcr(0)
    }
}
impl core::fmt::Debug for Snzreqcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Snzreqcr")
            .field("snzreqen0", &self.snzreqen0())
            .field("snzreqen1", &self.snzreqen1())
            .field("snzreqen2", &self.snzreqen2())
            .field("snzreqen3", &self.snzreqen3())
            .field("snzreqen4", &self.snzreqen4())
            .field("snzreqen5", &self.snzreqen5())
            .field("snzreqen6", &self.snzreqen6())
            .field("snzreqen7", &self.snzreqen7())
            .field("snzreqen8", &self.snzreqen8())
            .field("snzreqen9", &self.snzreqen9())
            .field("snzreqen10", &self.snzreqen10())
            .field("snzreqen11", &self.snzreqen11())
            .field("snzreqen12", &self.snzreqen12())
            .field("snzreqen14", &self.snzreqen14())
            .field("snzreqen15", &self.snzreqen15())
            .field("snzreqen17", &self.snzreqen17())
            .field("snzreqen23", &self.snzreqen23())
            .field("snzreqen24", &self.snzreqen24())
            .field("snzreqen25", &self.snzreqen25())
            .field("snzreqen28", &self.snzreqen28())
            .field("snzreqen29", &self.snzreqen29())
            .field("snzreqen30", &self.snzreqen30())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Snzreqcr {
    fn format(&self, f: defmt::Formatter) {
        defmt :: write ! (f , "Snzreqcr {{ snzreqen0: {:?}, snzreqen1: {:?}, snzreqen2: {:?}, snzreqen3: {:?}, snzreqen4: {:?}, snzreqen5: {:?}, snzreqen6: {:?}, snzreqen7: {:?}, snzreqen8: {:?}, snzreqen9: {:?}, snzreqen10: {:?}, snzreqen11: {:?}, snzreqen12: {:?}, snzreqen14: {:?}, snzreqen15: {:?}, snzreqen17: {:?}, snzreqen23: {:?}, snzreqen24: {:?}, snzreqen25: {:?}, snzreqen28: {:?}, snzreqen29: {:?}, snzreqen30: {:?} }}" , self . snzreqen0 () , self . snzreqen1 () , self . snzreqen2 () , self . snzreqen3 () , self . snzreqen4 () , self . snzreqen5 () , self . snzreqen6 () , self . snzreqen7 () , self . snzreqen8 () , self . snzreqen9 () , self . snzreqen10 () , self . snzreqen11 () , self . snzreqen12 () , self . snzreqen14 () , self . snzreqen15 () , self . snzreqen17 () , self . snzreqen23 () , self . snzreqen24 () , self . snzreqen25 () , self . snzreqen28 () , self . snzreqen29 () , self . snzreqen30 ())
    }
}
#[doc = "Sub Clock Oscillator Mode Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Somcr(pub u8);
impl Somcr {
    #[doc = "Sub-Clock Oscillator Drive Capability Switching"]
    #[must_use]
    #[inline(always)]
    pub const fn sodrv(&self) -> super::vals::Sodrv {
        let val = (self.0 >> 0usize) & 0x03;
        super::vals::Sodrv::from_bits(val as u8)
    }
    #[doc = "Sub-Clock Oscillator Drive Capability Switching"]
    #[inline(always)]
    pub const fn set_sodrv(&mut self, val: super::vals::Sodrv) {
        self.0 = (self.0 & !(0x03 << 0usize)) | (((val.to_bits() as u8) & 0x03) << 0usize);
    }
}
impl Default for Somcr {
    #[inline(always)]
    fn default() -> Somcr {
        Somcr(0)
    }
}
impl core::fmt::Debug for Somcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Somcr")
            .field("sodrv", &self.sodrv())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Somcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Somcr {{ sodrv: {:?} }}", self.sodrv())
    }
}
#[doc = "Sub Operating Power Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sopccr(pub u8);
impl Sopccr {
    #[doc = "Sub Operating Power Control Mode Select"]
    #[must_use]
    #[inline(always)]
    pub const fn sopcm(&self) -> super::vals::Sopcm {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Sopcm::from_bits(val as u8)
    }
    #[doc = "Sub Operating Power Control Mode Select"]
    #[inline(always)]
    pub const fn set_sopcm(&mut self, val: super::vals::Sopcm) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Sub Operating Power Control Mode Transition Status Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn sopcmtsf(&self) -> super::vals::Sopcmtsf {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Sopcmtsf::from_bits(val as u8)
    }
    #[doc = "Sub Operating Power Control Mode Transition Status Flag"]
    #[inline(always)]
    pub const fn set_sopcmtsf(&mut self, val: super::vals::Sopcmtsf) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Sopccr {
    #[inline(always)]
    fn default() -> Sopccr {
        Sopccr(0)
    }
}
impl core::fmt::Debug for Sopccr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Sopccr")
            .field("sopcm", &self.sopcm())
            .field("sopcmtsf", &self.sopcmtsf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Sopccr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Sopccr {{ sopcm: {:?}, sopcmtsf: {:?} }}",
            self.sopcm(),
            self.sopcmtsf()
        )
    }
}
#[doc = "Sub-Clock Oscillator Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sosccr(pub u8);
impl Sosccr {
    #[doc = "Sub-Clock Oscillator Stop"]
    #[must_use]
    #[inline(always)]
    pub const fn sostp(&self) -> super::vals::Sostp {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Sostp::from_bits(val as u8)
    }
    #[doc = "Sub-Clock Oscillator Stop"]
    #[inline(always)]
    pub const fn set_sostp(&mut self, val: super::vals::Sostp) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Sosccr {
    #[inline(always)]
    fn default() -> Sosccr {
        Sosccr(0)
    }
}
impl core::fmt::Debug for Sosccr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Sosccr")
            .field("sostp", &self.sostp())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Sosccr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Sosccr {{ sostp: {:?} }}", self.sostp())
    }
}
#[doc = "System Control OCD Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Syocdcr(pub u8);
impl Syocdcr {
    #[doc = "Debugger Enable bit"]
    #[must_use]
    #[inline(always)]
    pub const fn dbgen(&self) -> super::vals::Dbgen {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Dbgen::from_bits(val as u8)
    }
    #[doc = "Debugger Enable bit"]
    #[inline(always)]
    pub const fn set_dbgen(&mut self, val: super::vals::Dbgen) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u8) & 0x01) << 7usize);
    }
}
impl Default for Syocdcr {
    #[inline(always)]
    fn default() -> Syocdcr {
        Syocdcr(0)
    }
}
impl core::fmt::Debug for Syocdcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Syocdcr")
            .field("dbgen", &self.dbgen())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Syocdcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Syocdcr {{ dbgen: {:?} }}", self.dbgen())
    }
}
#[doc = "Trace Clock Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Trckcr(pub u8);
impl Trckcr {
    #[doc = "Trace Clock operating frequency select"]
    #[must_use]
    #[inline(always)]
    pub const fn trck(&self) -> super::vals::Trck {
        let val = (self.0 >> 0usize) & 0x0f;
        super::vals::Trck::from_bits(val as u8)
    }
    #[doc = "Trace Clock operating frequency select"]
    #[inline(always)]
    pub const fn set_trck(&mut self, val: super::vals::Trck) {
        self.0 = (self.0 & !(0x0f << 0usize)) | (((val.to_bits() as u8) & 0x0f) << 0usize);
    }
    #[doc = "Trace Clock operating enable"]
    #[must_use]
    #[inline(always)]
    pub const fn trcken(&self) -> super::vals::Trcken {
        let val = (self.0 >> 7usize) & 0x01;
        super::vals::Trcken::from_bits(val as u8)
    }
    #[doc = "Trace Clock operating enable"]
    #[inline(always)]
    pub const fn set_trcken(&mut self, val: super::vals::Trcken) {
        self.0 = (self.0 & !(0x01 << 7usize)) | (((val.to_bits() as u8) & 0x01) << 7usize);
    }
}
impl Default for Trckcr {
    #[inline(always)]
    fn default() -> Trckcr {
        Trckcr(0)
    }
}
impl core::fmt::Debug for Trckcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Trckcr")
            .field("trck", &self.trck())
            .field("trcken", &self.trcken())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Trckcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Trckcr {{ trck: {:?}, trcken: {:?} }}",
            self.trck(),
            self.trcken()
        )
    }
}
#[doc = "USB Clock Control register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Usbckcr(pub u8);
impl Usbckcr {
    #[doc = "USB Clock Source Select"]
    #[must_use]
    #[inline(always)]
    pub const fn usbclksel(&self) -> super::vals::Usbclksel {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Usbclksel::from_bits(val as u8)
    }
    #[doc = "USB Clock Source Select"]
    #[inline(always)]
    pub const fn set_usbclksel(&mut self, val: super::vals::Usbclksel) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Usbckcr {
    #[inline(always)]
    fn default() -> Usbckcr {
        Usbckcr(0)
    }
}
impl core::fmt::Debug for Usbckcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Usbckcr")
            .field("usbclksel", &self.usbclksel())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Usbckcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Usbckcr {{ usbclksel: {:?} }}", self.usbclksel())
    }
}
#[doc = "VBATT Backup Register \\[%s\\]"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtbkr(pub u8);
impl Vbtbkr {
    #[doc = "VBTBKR is a 512-byte readable/writable register to store data powered by VBATT. The value of this register is retained even when VCC is not powered but VBATT is powered. VBTBKR is initialized by VBATT selected voltage power-on-reset."]
    #[must_use]
    #[inline(always)]
    pub const fn vbtbkr(&self) -> u8 {
        let val = (self.0 >> 0usize) & 0xff;
        val as u8
    }
    #[doc = "VBTBKR is a 512-byte readable/writable register to store data powered by VBATT. The value of this register is retained even when VCC is not powered but VBATT is powered. VBTBKR is initialized by VBATT selected voltage power-on-reset."]
    #[inline(always)]
    pub const fn set_vbtbkr(&mut self, val: u8) {
        self.0 = (self.0 & !(0xff << 0usize)) | (((val as u8) & 0xff) << 0usize);
    }
}
impl Default for Vbtbkr {
    #[inline(always)]
    fn default() -> Vbtbkr {
        Vbtbkr(0)
    }
}
impl core::fmt::Debug for Vbtbkr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtbkr")
            .field("vbtbkr", &self.vbtbkr())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtbkr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Vbtbkr {{ vbtbkr: {=u8:?} }}", self.vbtbkr())
    }
}
#[doc = "VBATT Comparator Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtcmpcr(pub u8);
impl Vbtcmpcr {
    #[doc = "VBATT pin low voltage detect circuit output enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vbtcmpe(&self) -> super::vals::Vbtcmpe {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vbtcmpe::from_bits(val as u8)
    }
    #[doc = "VBATT pin low voltage detect circuit output enable"]
    #[inline(always)]
    pub const fn set_vbtcmpe(&mut self, val: super::vals::Vbtcmpe) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Vbtcmpcr {
    #[inline(always)]
    fn default() -> Vbtcmpcr {
        Vbtcmpcr(0)
    }
}
impl core::fmt::Debug for Vbtcmpcr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtcmpcr")
            .field("vbtcmpe", &self.vbtcmpe())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtcmpcr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Vbtcmpcr {{ vbtcmpe: {:?} }}", self.vbtcmpe())
    }
}
#[doc = "VBATT Control Register1"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtcr1(pub u8);
impl Vbtcr1 {
    #[doc = "Battery Power supply Switch Stop"]
    #[must_use]
    #[inline(always)]
    pub const fn bpwswstp(&self) -> super::vals::Bpwswstp {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Bpwswstp::from_bits(val as u8)
    }
    #[doc = "Battery Power supply Switch Stop"]
    #[inline(always)]
    pub const fn set_bpwswstp(&mut self, val: super::vals::Bpwswstp) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Vbtcr1 {
    #[inline(always)]
    fn default() -> Vbtcr1 {
        Vbtcr1(0)
    }
}
impl core::fmt::Debug for Vbtcr1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtcr1")
            .field("bpwswstp", &self.bpwswstp())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtcr1 {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Vbtcr1 {{ bpwswstp: {:?} }}", self.bpwswstp())
    }
}
#[doc = "VBATT Control Register2"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtcr2(pub u8);
impl Vbtcr2 {
    #[doc = "VBATT Pin Low Voltage Detect Enable Bit"]
    #[must_use]
    #[inline(always)]
    pub const fn vbtlvden(&self) -> super::vals::Vbtlvden {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Vbtlvden::from_bits(val as u8)
    }
    #[doc = "VBATT Pin Low Voltage Detect Enable Bit"]
    #[inline(always)]
    pub const fn set_vbtlvden(&mut self, val: super::vals::Vbtlvden) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
    #[doc = "VBATT Pin Voltage Low Voltage Detect Level Select Bit"]
    #[must_use]
    #[inline(always)]
    pub const fn vbtlvdlvl(&self) -> super::vals::Vbtlvdlvl {
        let val = (self.0 >> 6usize) & 0x03;
        super::vals::Vbtlvdlvl::from_bits(val as u8)
    }
    #[doc = "VBATT Pin Voltage Low Voltage Detect Level Select Bit"]
    #[inline(always)]
    pub const fn set_vbtlvdlvl(&mut self, val: super::vals::Vbtlvdlvl) {
        self.0 = (self.0 & !(0x03 << 6usize)) | (((val.to_bits() as u8) & 0x03) << 6usize);
    }
}
impl Default for Vbtcr2 {
    #[inline(always)]
    fn default() -> Vbtcr2 {
        Vbtcr2(0)
    }
}
impl core::fmt::Debug for Vbtcr2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtcr2")
            .field("vbtlvden", &self.vbtlvden())
            .field("vbtlvdlvl", &self.vbtlvdlvl())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtcr2 {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtcr2 {{ vbtlvden: {:?}, vbtlvdlvl: {:?} }}",
            self.vbtlvden(),
            self.vbtlvdlvl()
        )
    }
}
#[doc = "VBATT Input Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtictlr(pub u8);
impl Vbtictlr {
    #[doc = "VBATT Wakeup I/O 0 Input Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch0inen(&self) -> super::vals::Vch0inen {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vch0inen::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 0 Input Enable"]
    #[inline(always)]
    pub const fn set_vch0inen(&mut self, val: super::vals::Vch0inen) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "VBATT Wakeup I/O 1 Input Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch1inen(&self) -> super::vals::Vch1inen {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Vch1inen::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 1 Input Enable"]
    #[inline(always)]
    pub const fn set_vch1inen(&mut self, val: super::vals::Vch1inen) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "VBATT Wakeup I/O 2 Input Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch2inen(&self) -> super::vals::Vch2inen {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Vch2inen::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 2 Input Enable"]
    #[inline(always)]
    pub const fn set_vch2inen(&mut self, val: super::vals::Vch2inen) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
}
impl Default for Vbtictlr {
    #[inline(always)]
    fn default() -> Vbtictlr {
        Vbtictlr(0)
    }
}
impl core::fmt::Debug for Vbtictlr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtictlr")
            .field("vch0inen", &self.vch0inen())
            .field("vch1inen", &self.vch1inen())
            .field("vch2inen", &self.vch2inen())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtictlr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtictlr {{ vch0inen: {:?}, vch1inen: {:?}, vch2inen: {:?} }}",
            self.vch0inen(),
            self.vch1inen(),
            self.vch2inen()
        )
    }
}
#[doc = "VBATT Pin Low Voltage Detect Interrupt Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtlvdicr(pub u8);
impl Vbtlvdicr {
    #[doc = "VBATT Pin Low Voltage Detect Interrupt Enable bit"]
    #[must_use]
    #[inline(always)]
    pub const fn vbtlvdie(&self) -> super::vals::Vbtlvdie {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vbtlvdie::from_bits(val as u8)
    }
    #[doc = "VBATT Pin Low Voltage Detect Interrupt Enable bit"]
    #[inline(always)]
    pub const fn set_vbtlvdie(&mut self, val: super::vals::Vbtlvdie) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "Pin Low Voltage Detect Interrupt Select bit"]
    #[must_use]
    #[inline(always)]
    pub const fn vbtlvdisel(&self) -> super::vals::Vbtlvdisel {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Vbtlvdisel::from_bits(val as u8)
    }
    #[doc = "Pin Low Voltage Detect Interrupt Select bit"]
    #[inline(always)]
    pub const fn set_vbtlvdisel(&mut self, val: super::vals::Vbtlvdisel) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
}
impl Default for Vbtlvdicr {
    #[inline(always)]
    fn default() -> Vbtlvdicr {
        Vbtlvdicr(0)
    }
}
impl core::fmt::Debug for Vbtlvdicr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtlvdicr")
            .field("vbtlvdie", &self.vbtlvdie())
            .field("vbtlvdisel", &self.vbtlvdisel())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtlvdicr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtlvdicr {{ vbtlvdie: {:?}, vbtlvdisel: {:?} }}",
            self.vbtlvdie(),
            self.vbtlvdisel()
        )
    }
}
#[doc = "VBATT Output Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtoctlr(pub u8);
impl Vbtoctlr {
    #[doc = "VBATT Wakeup I/O 0 Output Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch0oen(&self) -> super::vals::Vch0oen {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vch0oen::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 0 Output Enable"]
    #[inline(always)]
    pub const fn set_vch0oen(&mut self, val: super::vals::Vch0oen) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "VBATT Wakeup I/O 1 Output Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch1oen(&self) -> super::vals::Vch1oen {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Vch1oen::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 1 Output Enable"]
    #[inline(always)]
    pub const fn set_vch1oen(&mut self, val: super::vals::Vch1oen) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "VBATT Wakeup I/O 2 Output Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch2oen(&self) -> super::vals::Vch2oen {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Vch2oen::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 2 Output Enable"]
    #[inline(always)]
    pub const fn set_vch2oen(&mut self, val: super::vals::Vch2oen) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
    #[doc = "VBATT Wakeup I/O 0 Output Level Selection"]
    #[must_use]
    #[inline(always)]
    pub const fn vout0lsel(&self) -> super::vals::Vout0lsel {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Vout0lsel::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 0 Output Level Selection"]
    #[inline(always)]
    pub const fn set_vout0lsel(&mut self, val: super::vals::Vout0lsel) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "VBATT Wakeup I/O 1 Output Level Selection"]
    #[must_use]
    #[inline(always)]
    pub const fn vout1lsel(&self) -> super::vals::Vout1lsel {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Vout1lsel::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 1 Output Level Selection"]
    #[inline(always)]
    pub const fn set_vout1lsel(&mut self, val: super::vals::Vout1lsel) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
    #[doc = "VBATT Wakeup I/O 2 Output Level Selection"]
    #[must_use]
    #[inline(always)]
    pub const fn vout2lsel(&self) -> super::vals::Vout2lsel {
        let val = (self.0 >> 5usize) & 0x01;
        super::vals::Vout2lsel::from_bits(val as u8)
    }
    #[doc = "VBATT Wakeup I/O 2 Output Level Selection"]
    #[inline(always)]
    pub const fn set_vout2lsel(&mut self, val: super::vals::Vout2lsel) {
        self.0 = (self.0 & !(0x01 << 5usize)) | (((val.to_bits() as u8) & 0x01) << 5usize);
    }
}
impl Default for Vbtoctlr {
    #[inline(always)]
    fn default() -> Vbtoctlr {
        Vbtoctlr(0)
    }
}
impl core::fmt::Debug for Vbtoctlr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtoctlr")
            .field("vch0oen", &self.vch0oen())
            .field("vch1oen", &self.vch1oen())
            .field("vch2oen", &self.vch2oen())
            .field("vout0lsel", &self.vout0lsel())
            .field("vout1lsel", &self.vout1lsel())
            .field("vout2lsel", &self.vout2lsel())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtoctlr {
    fn format(&self, f: defmt::Formatter) {
        defmt :: write ! (f , "Vbtoctlr {{ vch0oen: {:?}, vch1oen: {:?}, vch2oen: {:?}, vout0lsel: {:?}, vout1lsel: {:?}, vout2lsel: {:?} }}" , self . vch0oen () , self . vch1oen () , self . vch2oen () , self . vout0lsel () , self . vout1lsel () , self . vout2lsel ())
    }
}
#[doc = "VBATT Status Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtsr(pub u8);
impl Vbtsr {
    #[doc = "VBAT_R Reset Detect Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn vbtrdf(&self) -> super::vals::Vbtrdf {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vbtrdf::from_bits(val as u8)
    }
    #[doc = "VBAT_R Reset Detect Flag"]
    #[inline(always)]
    pub const fn set_vbtrdf(&mut self, val: super::vals::Vbtrdf) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "VBATT Battery Low voltage Detect Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn vbtbldf(&self) -> super::vals::Vbtbldf {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Vbtbldf::from_bits(val as u8)
    }
    #[doc = "VBATT Battery Low voltage Detect Flag"]
    #[inline(always)]
    pub const fn set_vbtbldf(&mut self, val: super::vals::Vbtbldf) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "VBATT_R Valid"]
    #[must_use]
    #[inline(always)]
    pub const fn vbtrvld(&self) -> super::vals::Vbtrvld {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Vbtrvld::from_bits(val as u8)
    }
    #[doc = "VBATT_R Valid"]
    #[inline(always)]
    pub const fn set_vbtrvld(&mut self, val: super::vals::Vbtrvld) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Vbtsr {
    #[inline(always)]
    fn default() -> Vbtsr {
        Vbtsr(0)
    }
}
impl core::fmt::Debug for Vbtsr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtsr")
            .field("vbtrdf", &self.vbtrdf())
            .field("vbtbldf", &self.vbtbldf())
            .field("vbtrvld", &self.vbtrvld())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtsr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtsr {{ vbtrdf: {:?}, vbtbldf: {:?}, vbtrvld: {:?} }}",
            self.vbtrdf(),
            self.vbtbldf(),
            self.vbtrvld()
        )
    }
}
#[doc = "VBATT Wakeup I/O 0 Output Trigger Select Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtwch0otsr(pub u8);
impl Vbtwch0otsr {
    #[doc = "VBATWIO0 Output VBATWIO1 Trigger Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch0vch1te(&self) -> super::vals::Ch0vch1te {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Ch0vch1te::from_bits(val as u8)
    }
    #[doc = "VBATWIO0 Output VBATWIO1 Trigger Enable"]
    #[inline(always)]
    pub const fn set_ch0vch1te(&mut self, val: super::vals::Ch0vch1te) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "VBATWIO0 Output VBATWIO2 Trigger Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch0vch2te(&self) -> super::vals::Ch0vch2te {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Ch0vch2te::from_bits(val as u8)
    }
    #[doc = "VBATWIO0 Output VBATWIO2 Trigger Enable"]
    #[inline(always)]
    pub const fn set_ch0vch2te(&mut self, val: super::vals::Ch0vch2te) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
    #[doc = "VBATWIO0 Output RTC Periodic Signal Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch0vrtcte(&self) -> super::vals::Ch0vrtcte {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Ch0vrtcte::from_bits(val as u8)
    }
    #[doc = "VBATWIO0 Output RTC Periodic Signal Enable"]
    #[inline(always)]
    pub const fn set_ch0vrtcte(&mut self, val: super::vals::Ch0vrtcte) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "VBATWIO0 Output RTC Alarm Signal Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch0vrtcate(&self) -> super::vals::Ch0vrtcate {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Ch0vrtcate::from_bits(val as u8)
    }
    #[doc = "VBATWIO0 Output RTC Alarm Signal Enable"]
    #[inline(always)]
    pub const fn set_ch0vrtcate(&mut self, val: super::vals::Ch0vrtcate) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Vbtwch0otsr {
    #[inline(always)]
    fn default() -> Vbtwch0otsr {
        Vbtwch0otsr(0)
    }
}
impl core::fmt::Debug for Vbtwch0otsr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtwch0otsr")
            .field("ch0vch1te", &self.ch0vch1te())
            .field("ch0vch2te", &self.ch0vch2te())
            .field("ch0vrtcte", &self.ch0vrtcte())
            .field("ch0vrtcate", &self.ch0vrtcate())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtwch0otsr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtwch0otsr {{ ch0vch1te: {:?}, ch0vch2te: {:?}, ch0vrtcte: {:?}, ch0vrtcate: {:?} }}",
            self.ch0vch1te(),
            self.ch0vch2te(),
            self.ch0vrtcte(),
            self.ch0vrtcate()
        )
    }
}
#[doc = "VBATT Wakeup I/O 1 Output Trigger Select Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtwch1otsr(pub u8);
impl Vbtwch1otsr {
    #[doc = "VBATWIO1 Output VBATWIO0 Trigger Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch1vch0te(&self) -> super::vals::Ch1vch0te {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Ch1vch0te::from_bits(val as u8)
    }
    #[doc = "VBATWIO1 Output VBATWIO0 Trigger Enable"]
    #[inline(always)]
    pub const fn set_ch1vch0te(&mut self, val: super::vals::Ch1vch0te) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "VBATWIO1 Output VBATWIO2 Trigger Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch1vch2te(&self) -> super::vals::Ch1vch2te {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Ch1vch2te::from_bits(val as u8)
    }
    #[doc = "VBATWIO1 Output VBATWIO2 Trigger Enable"]
    #[inline(always)]
    pub const fn set_ch1vch2te(&mut self, val: super::vals::Ch1vch2te) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
    #[doc = "VBATWIO1 Output RTC Periodic Signal Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch1vrtcte(&self) -> super::vals::Ch1vrtcte {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Ch1vrtcte::from_bits(val as u8)
    }
    #[doc = "VBATWIO1 Output RTC Periodic Signal Enable"]
    #[inline(always)]
    pub const fn set_ch1vrtcte(&mut self, val: super::vals::Ch1vrtcte) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "VBATWIO1 Output RTC Alarm Signal Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch1vrtcate(&self) -> super::vals::Ch1vrtcate {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Ch1vrtcate::from_bits(val as u8)
    }
    #[doc = "VBATWIO1 Output RTC Alarm Signal Enable"]
    #[inline(always)]
    pub const fn set_ch1vrtcate(&mut self, val: super::vals::Ch1vrtcate) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Vbtwch1otsr {
    #[inline(always)]
    fn default() -> Vbtwch1otsr {
        Vbtwch1otsr(0)
    }
}
impl core::fmt::Debug for Vbtwch1otsr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtwch1otsr")
            .field("ch1vch0te", &self.ch1vch0te())
            .field("ch1vch2te", &self.ch1vch2te())
            .field("ch1vrtcte", &self.ch1vrtcte())
            .field("ch1vrtcate", &self.ch1vrtcate())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtwch1otsr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtwch1otsr {{ ch1vch0te: {:?}, ch1vch2te: {:?}, ch1vrtcte: {:?}, ch1vrtcate: {:?} }}",
            self.ch1vch0te(),
            self.ch1vch2te(),
            self.ch1vrtcte(),
            self.ch1vrtcate()
        )
    }
}
#[doc = "VBATT Wakeup I/O 2 Output Trigger Select Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtwch2otsr(pub u8);
impl Vbtwch2otsr {
    #[doc = "VBATWIO2 Output VBATWIO0 Trigger Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch2vch0te(&self) -> super::vals::Ch2vch0te {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Ch2vch0te::from_bits(val as u8)
    }
    #[doc = "VBATWIO2 Output VBATWIO0 Trigger Enable"]
    #[inline(always)]
    pub const fn set_ch2vch0te(&mut self, val: super::vals::Ch2vch0te) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "VBATWIO2 Output VBATWIO1 Trigger Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch2vch1te(&self) -> super::vals::Ch2vch1te {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Ch2vch1te::from_bits(val as u8)
    }
    #[doc = "VBATWIO2 Output VBATWIO1 Trigger Enable"]
    #[inline(always)]
    pub const fn set_ch2vch1te(&mut self, val: super::vals::Ch2vch1te) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "VBATWIO2 Output RTC Periodic Signal Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch2vrtcte(&self) -> super::vals::Ch2vrtcte {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Ch2vrtcte::from_bits(val as u8)
    }
    #[doc = "VBATWIO2 Output RTC Periodic Signal Enable"]
    #[inline(always)]
    pub const fn set_ch2vrtcte(&mut self, val: super::vals::Ch2vrtcte) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "VBATWIO2 Output RTC Alarm Signal Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn ch2vrtcate(&self) -> super::vals::Ch2vrtcate {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Ch2vrtcate::from_bits(val as u8)
    }
    #[doc = "VBATWIO2 Output RTC Alarm Signal Enable"]
    #[inline(always)]
    pub const fn set_ch2vrtcate(&mut self, val: super::vals::Ch2vrtcate) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Vbtwch2otsr {
    #[inline(always)]
    fn default() -> Vbtwch2otsr {
        Vbtwch2otsr(0)
    }
}
impl core::fmt::Debug for Vbtwch2otsr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtwch2otsr")
            .field("ch2vch0te", &self.ch2vch0te())
            .field("ch2vch1te", &self.ch2vch1te())
            .field("ch2vrtcte", &self.ch2vrtcte())
            .field("ch2vrtcate", &self.ch2vrtcate())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtwch2otsr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtwch2otsr {{ ch2vch0te: {:?}, ch2vch1te: {:?}, ch2vrtcte: {:?}, ch2vrtcate: {:?} }}",
            self.ch2vch0te(),
            self.ch2vch1te(),
            self.ch2vrtcte(),
            self.ch2vrtcate()
        )
    }
}
#[doc = "VBATT Wakeup function Control Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtwctlr(pub u8);
impl Vbtwctlr {
    #[doc = "VBATT wakeup enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vwen(&self) -> super::vals::Vwen {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vwen::from_bits(val as u8)
    }
    #[doc = "VBATT wakeup enable"]
    #[inline(always)]
    pub const fn set_vwen(&mut self, val: super::vals::Vwen) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
}
impl Default for Vbtwctlr {
    #[inline(always)]
    fn default() -> Vbtwctlr {
        Vbtwctlr(0)
    }
}
impl core::fmt::Debug for Vbtwctlr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtwctlr")
            .field("vwen", &self.vwen())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtwctlr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(f, "Vbtwctlr {{ vwen: {:?} }}", self.vwen())
    }
}
#[doc = "VBATT Wakeup Trigger source Edge Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtwegr(pub u8);
impl Vbtwegr {
    #[doc = "VBATWIO0 Wakeup Trigger Source Edge Select"]
    #[must_use]
    #[inline(always)]
    pub const fn vch0eg(&self) -> super::vals::Vch0eg {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vch0eg::from_bits(val as u8)
    }
    #[doc = "VBATWIO0 Wakeup Trigger Source Edge Select"]
    #[inline(always)]
    pub const fn set_vch0eg(&mut self, val: super::vals::Vch0eg) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "VBATWIO1 Wakeup Trigger Source Edge Select"]
    #[must_use]
    #[inline(always)]
    pub const fn vch1eg(&self) -> super::vals::Vch1eg {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Vch1eg::from_bits(val as u8)
    }
    #[doc = "VBATWIO1 Wakeup Trigger Source Edge Select"]
    #[inline(always)]
    pub const fn set_vch1eg(&mut self, val: super::vals::Vch1eg) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "VBATWIO2 Wakeup Trigger Source Edge Select"]
    #[must_use]
    #[inline(always)]
    pub const fn vch2eg(&self) -> super::vals::Vch2eg {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Vch2eg::from_bits(val as u8)
    }
    #[doc = "VBATWIO2 Wakeup Trigger Source Edge Select"]
    #[inline(always)]
    pub const fn set_vch2eg(&mut self, val: super::vals::Vch2eg) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
}
impl Default for Vbtwegr {
    #[inline(always)]
    fn default() -> Vbtwegr {
        Vbtwegr(0)
    }
}
impl core::fmt::Debug for Vbtwegr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtwegr")
            .field("vch0eg", &self.vch0eg())
            .field("vch1eg", &self.vch1eg())
            .field("vch2eg", &self.vch2eg())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtwegr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtwegr {{ vch0eg: {:?}, vch1eg: {:?}, vch2eg: {:?} }}",
            self.vch0eg(),
            self.vch1eg(),
            self.vch2eg()
        )
    }
}
#[doc = "VBATT Wakeup trigger source Flag Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtwfr(pub u8);
impl Vbtwfr {
    #[doc = "VBATWIO0 Wakeup Trigger Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn vch0f(&self) -> super::vals::Vch0f {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vch0f::from_bits(val as u8)
    }
    #[doc = "VBATWIO0 Wakeup Trigger Flag"]
    #[inline(always)]
    pub const fn set_vch0f(&mut self, val: super::vals::Vch0f) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "VBATWIO1 Wakeup Trigger Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn vch1f(&self) -> super::vals::Vch1f {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Vch1f::from_bits(val as u8)
    }
    #[doc = "VBATWIO1 Wakeup Trigger Flag"]
    #[inline(always)]
    pub const fn set_vch1f(&mut self, val: super::vals::Vch1f) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "VBATWIO2 Wakeup Trigger Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn vch2f(&self) -> super::vals::Vch2f {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Vch2f::from_bits(val as u8)
    }
    #[doc = "VBATWIO2 Wakeup Trigger Flag"]
    #[inline(always)]
    pub const fn set_vch2f(&mut self, val: super::vals::Vch2f) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
    #[doc = "VBATT RTC-Interval Wakeup Trigger Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn vrtcif(&self) -> super::vals::Vrtcif {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Vrtcif::from_bits(val as u8)
    }
    #[doc = "VBATT RTC-Interval Wakeup Trigger Flag"]
    #[inline(always)]
    pub const fn set_vrtcif(&mut self, val: super::vals::Vrtcif) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "VBATT RTC-Alarm Wakeup Trigger Flag"]
    #[must_use]
    #[inline(always)]
    pub const fn vrtcaf(&self) -> super::vals::Vrtcaf {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Vrtcaf::from_bits(val as u8)
    }
    #[doc = "VBATT RTC-Alarm Wakeup Trigger Flag"]
    #[inline(always)]
    pub const fn set_vrtcaf(&mut self, val: super::vals::Vrtcaf) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Vbtwfr {
    #[inline(always)]
    fn default() -> Vbtwfr {
        Vbtwfr(0)
    }
}
impl core::fmt::Debug for Vbtwfr {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtwfr")
            .field("vch0f", &self.vch0f())
            .field("vch1f", &self.vch1f())
            .field("vch2f", &self.vch2f())
            .field("vrtcif", &self.vrtcif())
            .field("vrtcaf", &self.vrtcaf())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtwfr {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtwfr {{ vch0f: {:?}, vch1f: {:?}, vch2f: {:?}, vrtcif: {:?}, vrtcaf: {:?} }}",
            self.vch0f(),
            self.vch1f(),
            self.vch2f(),
            self.vrtcif(),
            self.vrtcaf()
        )
    }
}
#[doc = "VBATT Wakeup Trigger source Enable Register"]
#[repr(transparent)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vbtwter(pub u8);
impl Vbtwter {
    #[doc = "VBATWIO0 Pin Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch0e(&self) -> super::vals::Vch0e {
        let val = (self.0 >> 0usize) & 0x01;
        super::vals::Vch0e::from_bits(val as u8)
    }
    #[doc = "VBATWIO0 Pin Enable"]
    #[inline(always)]
    pub const fn set_vch0e(&mut self, val: super::vals::Vch0e) {
        self.0 = (self.0 & !(0x01 << 0usize)) | (((val.to_bits() as u8) & 0x01) << 0usize);
    }
    #[doc = "VBATWIO1 Pin Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch1e(&self) -> super::vals::Vch1e {
        let val = (self.0 >> 1usize) & 0x01;
        super::vals::Vch1e::from_bits(val as u8)
    }
    #[doc = "VBATWIO1 Pin Enable"]
    #[inline(always)]
    pub const fn set_vch1e(&mut self, val: super::vals::Vch1e) {
        self.0 = (self.0 & !(0x01 << 1usize)) | (((val.to_bits() as u8) & 0x01) << 1usize);
    }
    #[doc = "VBATWIO2 Pin Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vch2e(&self) -> super::vals::Vch2e {
        let val = (self.0 >> 2usize) & 0x01;
        super::vals::Vch2e::from_bits(val as u8)
    }
    #[doc = "VBATWIO2 Pin Enable"]
    #[inline(always)]
    pub const fn set_vch2e(&mut self, val: super::vals::Vch2e) {
        self.0 = (self.0 & !(0x01 << 2usize)) | (((val.to_bits() as u8) & 0x01) << 2usize);
    }
    #[doc = "RTC Periodic Signal Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vrtcie(&self) -> super::vals::Vrtcie {
        let val = (self.0 >> 3usize) & 0x01;
        super::vals::Vrtcie::from_bits(val as u8)
    }
    #[doc = "RTC Periodic Signal Enable"]
    #[inline(always)]
    pub const fn set_vrtcie(&mut self, val: super::vals::Vrtcie) {
        self.0 = (self.0 & !(0x01 << 3usize)) | (((val.to_bits() as u8) & 0x01) << 3usize);
    }
    #[doc = "RTC Alarm Signal Enable"]
    #[must_use]
    #[inline(always)]
    pub const fn vrtcae(&self) -> super::vals::Vrtcae {
        let val = (self.0 >> 4usize) & 0x01;
        super::vals::Vrtcae::from_bits(val as u8)
    }
    #[doc = "RTC Alarm Signal Enable"]
    #[inline(always)]
    pub const fn set_vrtcae(&mut self, val: super::vals::Vrtcae) {
        self.0 = (self.0 & !(0x01 << 4usize)) | (((val.to_bits() as u8) & 0x01) << 4usize);
    }
}
impl Default for Vbtwter {
    #[inline(always)]
    fn default() -> Vbtwter {
        Vbtwter(0)
    }
}
impl core::fmt::Debug for Vbtwter {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Vbtwter")
            .field("vch0e", &self.vch0e())
            .field("vch1e", &self.vch1e())
            .field("vch2e", &self.vch2e())
            .field("vrtcie", &self.vrtcie())
            .field("vrtcae", &self.vrtcae())
            .finish()
    }
}
#[cfg(feature = "defmt")]
impl defmt::Format for Vbtwter {
    fn format(&self, f: defmt::Formatter) {
        defmt::write!(
            f,
            "Vbtwter {{ vch0e: {:?}, vch1e: {:?}, vch2e: {:?}, vrtcie: {:?}, vrtcae: {:?} }}",
            self.vch0e(),
            self.vch1e(),
            self.vch2e(),
            self.vrtcie(),
            self.vrtcae()
        )
    }
}
