# 3-bit-Elevator-Controller-logic-using-Finite-State-Machine-FSM-
Implementation in Verilog HDL
<img width="578" height="331" alt="Elevator Controller FSM " src="https://github.com/user-attachments/assets/0c161ebf-cd5a-44d3-832c-1e07b963f7cc" />

