/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * 
 * This license is set out in https://github.com/Broadcom/Broadcom-Compute-Connectivity-Software-robo2-xsdk/master/Legal/LICENSE file.
 *
 * $Copyright: (c) 2020 Broadcom Inc.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:	intenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm53242_a0
 *		bcm53262_a0
 *		bcm53115_a0
 *		bcm53118_a0
 *		bcm53280_a0
 *		bcm53280_b0
 *		bcm53101_a0
 *		bcm53125_a0
 *		bcm53128_a0
 *		bcm53134_a0
 *		bcm53134_b0
 *		bcm53600_a0
 *		bcm89500_a0
 *		bcm53010_a0
 *		bcm5389_a0
 *		bcm53020_a0
 *		bcm5396_a0
 *		bcm53158_b0
 *		bcm53158_a0
 */

#ifndef _SOC_ROBO_INTENUM_H
#define _SOC_ROBO_INTENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif
typedef enum soc_robo_reg_int_e {
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ACTLSTSr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ACTLSTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ACT_POL_DATAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_ACT_POL_DATA0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_ACT_POL_DATA1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ACT_POL_DATA2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ACT_POL_DATA0_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_ACT_POL_DATA1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ACT_POL_DATA1_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ACT_POL_DATA1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_AEGSTSr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AEGSTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_AGEOUT_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_AGEOUT_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_AMODE2r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AMODE2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_AMPHYr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AMPHY_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ANADVr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANADV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ANADV_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANADV_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANADV_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ANEXPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANEXP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ANEXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANEXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANEXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ANLPAr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ANLPARr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANLPAR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANLPA_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANLPA_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ANNXPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANNXP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ANNXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANNXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ANNXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ARLACCS_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ARLACCS_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_ENTRY_0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_ENTRY_1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53242_A0) || \
    defined(BCM_53262_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_RWCTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_RWCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_RWCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ARLA_RWCTL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_ADRr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_RSLTr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0_MACVIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0_MACVID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0_MACVID_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_MACVIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_MACVID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_MACVID_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVIDr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_VIDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_VIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_VID_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VID_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_VID_ENTRY_0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_VID_ENTRY_1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_VTBL_ADDRr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRYr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ARLCTL_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ARLCTL_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ARL_BIN_FULL_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ARL_BIN_FULL_FWDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ASTSSUMr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ASTSSUM_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_AUTH_8021X_CTL1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_AUTH_8021X_CTL2r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_CONTROL_STATUSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_CONTROL_STATUS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MODEr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MODE2r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MODE2_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MODE_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MULTI_PHYr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_MULTI_PHY_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_STATUS_SUMMARYr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_AUX_STATUS_SUMMARY_EXT_P5r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_AV_EN_CTRLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_AVB_AV_EN_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_AVB_C4_BW_CNTLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_AVB_C4_BW_CNTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_AVB_C5_BW_CNTLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_AVB_C5_BW_CNTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_EGRESS_TS_PORTMAPr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_EGRESS_TS_TM_STAMPr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_LNK_STATUSr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_MAX_AV_PKT_SZr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_AVB_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_AVB_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_AVB_TIME_STAMP_ENr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_TM_ADJr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_AVB_TM_BASEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_AXI_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_DMA_STSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_HESI_CREDIT_LIMITr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_INT_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_INT_STSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_MAX_BURST_LENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_CPU_CUR_DESC_PTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_DESC_SIZEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_RX_HPA_CUR_DESC_PTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_TX_CPU_CUR_DESC_PTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_CTRL_STS_HPA_TX_HPA_CUR_DESC_PTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC0_HPA_RX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC1_HPA_RX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC2_HPA_RX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC3_HPA_RX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC4_HPA_RX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC5_HPA_RX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC6_HPA_RX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_RX_DESC7_HPA_RX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC0_HPA_TX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC1_HPA_TX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC2_HPA_TX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC3_HPA_TX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC4_HPA_TX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC5_HPA_TX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC6_HPA_TX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_127_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_31_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_HPA_BLOCK_TX_DESC7_HPA_TX_DESCRIPTOR_63_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PMI_LP_RADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PMI_LP_RDATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PMI_LP_RDGOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PMI_LP_RDWR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PMI_LP_WADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PMI_LP_WDATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PMI_LP_WRGOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PORT_MACRO_OTP_MEM_OVRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PORT_MACRO_SPEED_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PORT_MACRO_STATUS1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PORT_MACRO_TEMP_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PSS_INTERRUPT_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PSS_INTERRUPT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PVTMON_CONFIG1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PVTMON_CONFIG2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_PVTMON_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE2_RX_GOOD_OCTET_COUNT_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE2_TX_GOOD_OCTET_COUNT_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE3_RX_GOOD_OCTET_COUNT_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_QSGMII_LANE3_TX_GOOD_OCTET_COUNT_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_RESCAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_RESCAL_STATUS1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_RESCAL_STATUS2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_XFI0_RX_GOOD_OCTET_COUNT_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_XFI0_TX_GOOD_OCTET_COUNT_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_XFI1_RX_GOOD_OCTET_COUNT_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_AVR_PORTMACRO_XFI1_TX_GOOD_OCTET_COUNT_LOr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_AUX_CONTROLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_AUX_CONTROL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_AUX_STATUSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_AUX_STATUS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_DISCONNECT_COUNTERr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_DISCONNECT_COUNTER_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_FALSE_CARRIER_SENSE_COUNTERr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_FALSE_CARRIER_SENSE_COUNTER_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_RX_ERROR_COUNTERr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B100X_RX_ERROR_COUNTER_EXT_P5r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B10T_AUX_STATUSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_B10T_AUX_STATUS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_BCAST_FWD_MAPr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_BCAST_FWD_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BCM8021Q_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BCM8021Q_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BC_SUPPRESS_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BC_SUPPRESS_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_Pr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P7r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BC_SUP_RATECTRL_1_IMPr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BC_SUP_RATECTRL_1_Pr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BC_SUP_RATECTRL_1_P7r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_Pr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BC_SUP_RATECTRL_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P7_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BG_SELr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_BG_SEL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BIST_STSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BIST_STS0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BIST_STS1r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BIST_STS0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BIST_STS0_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BIST_STS0_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BIST_STS0_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_BIST_STS0_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BIST_STS1_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_BIST_STS1_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_BIST_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_BIST_STS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_BIST_STS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BONDING_PADr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_BONDING_PAD_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BONDING_PAD_STATUSr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_BPDU_MCADDRr_ROBO,
#endif
#if defined(BCM_53128_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_BPDU_MCADDR_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BPM_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BPM_PDA_OVR_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BPM_PSM_OVR_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BPM_PSM_THD_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BPM_PSM_TIME_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BPM_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BPM_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BPM_STSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BRCMTSTr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_BRCMTST_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BRCM_HDR_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_BRCM_HDR_CTRL2r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BROADCOM_TESTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_BROADCOM_TEST_EXT_P5r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_CTL_SPARE0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_CTL_SPARE1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_ENG_DET_STSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_ENG_DET_STS_CHGr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_INT_STSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_PLL_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_PWRMGNTr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_PWR_DOWNr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_RESET_STATUSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_BRPHY_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_AUX_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_EXP_ACCESSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_EXP_DATAr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_EXT_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_FALSE_CARR_CNTr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_INTERRUPT_MSKr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_INTERRUPT_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_ABILITYr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_ADVERTISED_ABILITYr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_ADVERTISED_CONTROLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_EXPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_LP_ABI_BPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_LP_ABI_NPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LDS_LP_NP_MSGr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LRE_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_LRE_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_MISC_SHADOWr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_PHYIDLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_PHY_EXT_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_BR_TEST1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BUFCON_MEMADRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BUFCON_MEMDAT0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BUFCON_MEMDAT1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_C4_WEIGHTr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_C4_WEIGHT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_BID_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_BID_CM_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_BID_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_BID_CM_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_CH_PKT_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_DROP_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_DROP_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_FC_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_FC_CM_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_FC_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_FC_CM_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_FEATURE_CONTROL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_FEATURE_CONTROL_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_LLC_BID_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_LLC_BID_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_LLC_RTN_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_LLC_RTN_CM_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_LLC_RTN_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_LLC_RTN_CM_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_MTR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_MTR_CM_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_MTR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_MTR_CM_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_MTR_COM_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_MTR_COM_CM_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_MTR_COM_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_MTR_COM_CM_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_QUAL_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_QUAL_DROP_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_RXDWR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_RXDWR_CM_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_RXDWR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_RXDWR_CM_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_RXQUAL_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_RXQUAL_CM_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_RXQUAL_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BMU_RXQUAL_CM_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BMU_STM_PKT_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_RDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_BUCKET_IA_WDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_CB_BMU_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_CB_BMU_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_CB_BMU_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_CNTXT_RESOURCE_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_CNTXT_RESOURCE_DROP_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_ALL_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_RED_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_DOMAIN_ADMISSION_DROP_YELLOW_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_EPP_INTF_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_EPP_INTF_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_EPP_LLC_BID_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_EPP_LLC_BID_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_EPP_LLC_RTN_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_EPP_LLC_RTN_CM_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_EPP_LLC_RTN_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_EPP_LLC_RTN_CM_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CNTR_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_RDATA_PART2_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FCD_CONFIG_IA_WDATA_PART2_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_FC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_FC_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CNTR_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART5r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART6r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART2_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART3_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART4_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART5_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_RDATA_PART6_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART5r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART6r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART2_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART3_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART4_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART5_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GFCD_CONFIG_IA_WDATA_PART6_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_ALL_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_RED_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_GLOBAL_ADMISSION_DROP_YELLOW_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_IDr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_IPP_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_IPP_DROP_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_IPP_INTF_CH_DISCARD_STATr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_IPP_INTF_CH_DISCARD_STAT_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_IPP_INTF_ERROR_STATr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_IPP_INTF_ERROR_STAT_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSETr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_IPP_INTF_GLOBAL_EARLY_ACK_OFFSET_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_CONTROL_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_FC_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_FC_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_FREE_HEAD_PTRr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_FREE_HEAD_PTR_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_FREE_PAGE_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_FREE_PAGE_CNT_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_FREE_PAGE_WMK_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_FREE_PAGE_WMK_CNT_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_FREE_TAIL_PTRr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_FREE_TAIL_PTR_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_LINK_MEMr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_LINK_MEM_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_PAGE_ACCESS_CTLr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_PAGE_ACCESS_CTL_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_PAGE_ACCESS_STATr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_PAGE_ACCESS_STAT_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_SELF_INITr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_SELF_INIT_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_TAG1_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_TAG1_DATA_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_LLC_TAG_MEMr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_LLC_TAG_MEM_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_METER_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_METER_DROP_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR2TCB_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR_CONTROL_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR_PARAMSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR_PARAMS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR_REF_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR_REF_TIMER_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_MTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_MTR_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PDr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PMON_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PMON_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PMON_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PMON_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PMON_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PMON_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PMON_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PMON_IA_RDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PMON_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PMON_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PMON_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PMON_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PMON_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PMON_IA_WDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PPTR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PPTR_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PPTR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PPTR_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PPTR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PPTR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PPTR_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PPTR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PPTR_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_RDATA_PART2_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_PROFILE_IA_WDATA_PART2_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_RSCALE_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_BMU_SPG_PP_BMP_CONFIG_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CB_CLK_FREQr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CB_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CB_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CB_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_RDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ACTION_IA_WDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ART_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ART_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ART_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ART_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_ART_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BUCKET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BUCKET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BUCKET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BUCKET_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BUCKET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BUCKET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_BUCKET_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CB_CFP_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CB_CFP_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CB_CFP_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_DBG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_DBG_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_RSTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_SKIP_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_0_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_DATA_SLICE_OR_STATUS_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_DBG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_DBG_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_RSTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_SKIP_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_1_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_DATA_SLICE_OR_STATUS_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_DBG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_DBG_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_RSTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_SKIP_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_2_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_DATA_SLICE_OR_STATUS_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_DBG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_DBG_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_RSTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_SKIP_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_CAMBIST_3_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_RDATA_PART6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_IA_WDATA_PART6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_SCRUBBER_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_SCRUBBER_INTERVAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_SCRUBBER_MBE_ADDRESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_CFPCAM_SCRUBBER_SBE_ADDRESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_MBE_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_MTR_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_MTR_PARAMSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_MTR_REF_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_MTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PMON_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PMON_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PMON_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PMON_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PMON_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PMON_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PMON_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PPTR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PPTR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PPTR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PPTR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PPTR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_PROFILE_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_RSCALE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_RSCALE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_RSCALE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_RSCALE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_RSCALE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_SBE_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_STAT_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_TCAM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_TECC_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_TECC_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_TECC_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_TECC_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_TECC_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_WRT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_WRT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_WRT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_WRT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CFP_WRT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_CB_CMM_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_CB_CMM_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_CB_CMM_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_DBG_CTRL_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_DBG_CTRL_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_INIT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_INIT_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_PM_CTRL_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_PM_CTRL_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_PM_STAT_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_PM_STAT_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_PM_TOT_TRANS_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_PM_TOT_TRANS_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_CMM_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_CAL_SLOTSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_CAL_SLOTS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_CB_EPP_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_CB_EPP_INT_MASKED_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_CB_EPP_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_CB_EPP_INT_MASK_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_CB_EPP_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_CB_EPP_INT_RAW_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_COUNT_EPP_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_COUNT_EPP_DROP_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_COUNT_EPP_ERR_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_COUNT_EPP_ERR_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_COUNT_EPP_OK_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_COUNT_EPP_OK_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_DEBUG_REGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_DEBUG_REG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_DISABLE_PTP_MSG_TYPEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EGRESS_PORT_MAP_BASEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EGRESS_SOURCE_PORT_GROUP_TABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP0_CVLANr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP0_CVLAN_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP0_DSCPr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP0_DSCP_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP0_PTPr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP0_PTP_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP0_SVLANr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP0_SVLAN_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP0_TTLr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP0_TTL_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP1_CVLANr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP1_CVLAN_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP1_DSCPr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP1_DSCP_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP1_PTPr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP1_PTP_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP1_SVLANr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP1_SVLAN_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP1_TTLr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP1_TTL_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP2_CVLANr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP2_CVLAN_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP2_DSCPr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP2_DSCP_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP2_PTPr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP2_PTP_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP2_SVLANr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP2_SVLAN_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP2_TTLr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP2_TTL_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP3_CVLANr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP3_CVLAN_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP3_DSCPr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP3_PTPr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP3_SVLANr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP3_TTLr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPGT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPGT_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPGT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPGT_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPGT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPGT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPGT_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPGT_IA_RDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPGT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPGT_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPGT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPGT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPGT_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPGT_IA_WDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPMT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPMT_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPMT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPMT_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPMT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPMT_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPMT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPMT_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPMT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPMT_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID0_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID0_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID10_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID10_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID11_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID11_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID12_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID12_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID13_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID13_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID14_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID14_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID15_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID15_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID1_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID1_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID2_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID2_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID3_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID3_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID4_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID4_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID5_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID5_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID6_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID6_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID7_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID7_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID8_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID8_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID9_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPPSID9_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_BMU_TX_REORDER_REQ_LMT_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EPP_CALENDAR_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EPP_SID_PORT_EN_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_CONFIG0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_EP_CONFIG0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_3r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_4r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_5r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_6r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_7r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_8r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_9r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_10r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_11r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_12r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_13r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_14r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EP_SOFT_TAG_15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_ETHERTYPE_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_ETHERTYPE_CONFIG_TSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EVMT_VSI0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EVMT_VSI1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EVMT_VSI2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EVMT_VSI3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EVMT_VSI0_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EVMT_VSI1_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EVMT_VSI2_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_EVMT_VSI3_DATAr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_IDr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_ID_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_PPREQ_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_PPREQ_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SET_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SET_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SET_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SET_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SET_IA_RDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SET_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SET_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SET_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SET_IA_WDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_SPLDT_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_TET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_TET_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_TET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_TET_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_TET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_TET_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_TET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_TET_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_TET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_EPP_TET_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_THRESHOLD_SID_FIFO_PORT_15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_TXREQ_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_EPP_TXREQ_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_CASCADE_PORT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_CB_ETM_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_CB_ETM_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_CB_ETM_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_DLIET_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ERT_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ETCT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ETCT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ETCT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ETCT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_ETCT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_PET_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_VTCT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_VTCT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_VTCT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_VTCT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_VTCT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_VTCT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ETM_VTCT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BA_QUEUE_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_PPREQ_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_PPREQ_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_PPWR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_PPWR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_QUAL_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_QUAL_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_RXMETA_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_RXMETA_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_RX_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BMU_RX_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BUCKET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BUCKET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BUCKET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BUCKET_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BUCKET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BUCKET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_BUCKET_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CB_IPP_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CB_IPP_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CB_IPP_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CFP_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CFP_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CFP_TAG_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CFP_TAG_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CPMT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CPMT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CPMT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CPMT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_CPMT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_DFP_PACKET_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_DFP_PACKET_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ETHERKEY_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FM_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FM_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FORWARD_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_FPSLICT_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_GSPG2IG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_GSPG2IG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_GSPG2IG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_GSPG2IG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_GSPG2IG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_HDT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_HDT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_HDT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_HDT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_HDT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_HDT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_HDT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IDr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_IPP_ID_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IKFT_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IPP_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ISTGET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ISTGET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ISTGET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ISTGET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ISTGET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ITAG_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ITM_LIM_TAG_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_ITM_LIM_TAG_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_IVMT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_KBU_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_KST_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_KST_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_KST_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_KST_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_KST_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_KST_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_KST_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_LIM_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_LIM_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_LIN2VSI_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_LIN2VSI_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_LIN2VSI_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_LIN2VSI_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_LIN2VSI_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_LLC_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_M2TK_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_M2TK_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_M2TK_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_M2TK_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_M2TK_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_MAX_ICMP_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_MBE_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_MDF_TAG_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_MDF_TAG_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_MTR_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_MTR_PARAMSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_MTR_REF_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_MTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_RDATA_PART9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PGT_IA_WDATA_PART9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PMON_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PMON_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PMON_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PMON_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PMON_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PMON_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PMON_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PP2LPG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PP2LPG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PP2LPG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PP2LPG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PP2LPG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PPTR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PPTR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PPTR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PPTR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PPTR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PQM_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PQM_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PROFILE_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PV2LI_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PV2LI_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PV2LI_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PV2LI_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PV2LI_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PV2LI_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_PV2LI_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_QUAL_FIFO_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_QUAL_FIFO_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPSLICT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPSLICT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPSLICT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPSLICT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPSLICT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RPT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RSCALE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RSCALE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RSCALE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RSCALE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_RSCALE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SBE_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SDM_PACKET_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SDM_PACKET_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SDM_PPWR_FIFO_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SDM_PPWR_FIFO_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SDM_PPWR_TAG_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SDM_PPWR_TAG_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SDM_PQM_FIFO_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SDM_PQM_FIFO_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SHORT_FRAG_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SIA_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_DATA_SLICE_OR_STATUS_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_DBG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_DBG_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_RSTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_SKIP_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_CAMBIST_0_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_RDATA_PART8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_IA_WDATA_PART8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_SCRUBBER_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_SCRUBBER_INTERVAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_SCRUBBER_MBE_ADDRESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICMAP_SCRUBBER_SBE_ADDRESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICTCAM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICTECC_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICTECC_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICTECC_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICTECC_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SLICTECC_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SRT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SRT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SRT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SRT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_SRT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_STT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_STT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_STT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_STT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_STT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_STT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_STT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_TCT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_TCT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_TCT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_TCT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_TCT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_TLV_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_TST_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VMU_PACKET_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VMU_PACKET_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_IPP_VSIT_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM0_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM0_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM0_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM0_SCAN_DATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM0_SCAN_MASK_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H0_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_GHT_H1_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_SCAN_DATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_SCAN_DATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_SCAN_MASK_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARLFM1_SCAN_MASK_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_SCAN_DATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_SCAN_DATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_SCAN_DATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_SCAN_MASK_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_SCAN_MASK_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARLFM_SCAN_MASK_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_AGING_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARL_AGING_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_AGING_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARL_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_ENTRY_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARL_ENTRY_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_LEARN_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARL_LEARN_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_LOCKr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_PFE_RSPA_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_PFE_RSPA_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_PFE_RSPB_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_PFE_RSPB_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_PFE_WR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_PFE_WR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_SCAN_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARL_SCAN_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_SCAN_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARL_SCAN_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_SUBMIT_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARL_SUBMIT_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ARL_UPDATE_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ARL_UPDATE_COUNT_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_CB_ITM_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_CB_ITM_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_CB_ITM_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART2_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_RDATA_PART3_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART2_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHST_IA_WDATA_PART3_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_GHTDT_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_RDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_IA_WDATA_PART3r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_PFE_RSPA_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_PFE_RSPA_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_PFE_RSPB_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_PFE_RSPB_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_PFE_WR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_GHT_PFE_WR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_HASH0_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_HASH0_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_HASH0_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_HASH0_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_HASH1_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_HASH1_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_HASH1_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_HASH1_PART1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_ID_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_ITM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_N_TYPE_LEARN_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_N_TYPE_LEARN_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_OFARLFM_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_PDr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_CAPABILITY_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_RDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_ITM_PGLCT_IA_WDATA_PART0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_ITM_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_CB_PMI_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_CB_PMI_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_CB_PMI_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_CMMRD_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_CMMRD_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_CMMWR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_CMMWR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_EARLY_WRITE_RESPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_HW_INIT_END_ADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_HW_INIT_START_ADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_HW_INIT_START_PAGEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_PMIPAGE_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PMI_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADMCTRLCFGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADMDEFQ_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADMDEFQ_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADMDISTR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADMDISTR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADM_DEQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADM_ENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADM_THRSH_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ADM_WRED_DROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_APT_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BMURCNT_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BMURCNT_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BUCKET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BUCKET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BUCKET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BUCKET_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BUCKET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BUCKET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_BUCKET_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_CASCADEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_CB_PQM_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_CB_PQM_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_CB_PQM_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_CUTTHRULENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DEFQDISTR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DEFQDISTR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DGT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DGT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DGT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DGT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DGT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DGT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DGT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DISTR_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DISTR_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DLAGENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DLI2LDPG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DLI2LDPG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DLI2LDPG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DLI2LDPG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DLI2LDPG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DLIDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DPDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DQM_WM01_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_DQM_WM23_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_EEECFG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_EEECFG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_EEECFG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_EEECFG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_EEECFG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ESTGET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ESTGET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ESTGET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ESTGET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_ESTGET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LILT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LILT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LILT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LILT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LILT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LITET_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LITET_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LITET_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LITET_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LITET_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2AP_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2AP_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2AP_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2AP_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2AP_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2IG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2IG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2IG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2IG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2IG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_LPG2PPFOV_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MCENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MCQADDENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MCQDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MCQENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MCREP_DEQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MC_DEQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MRRENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MRRQDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MRRQENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MRR_DEQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTGT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTGT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTGT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTGT_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTGT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTGT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTGT_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTR_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTR_PARAMSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTR_REF_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_MTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PG2LPG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PG2LPG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PG2LPG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PG2LPG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PG2LPG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PMAPDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PMON_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PMON_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PMON_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PMON_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PMON_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PMON_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PMON_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PP2LPG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PP2LPG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PP2LPG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PP2LPG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PP2LPG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PPTR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PPTR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PPTR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PPTR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PPTR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_RDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_RDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_WDATA_PART1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_PROFILE_IA_WDATA_PART2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QDSCHCFG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QDSCHCFG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QDSCHCFG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QDSCHCFG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QDSCHCFG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCCREDIT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCCREDIT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCCREDIT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCCREDIT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCCREDIT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCQDADDR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCQDADDR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCQDADDR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCQDADDR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFCQDADDR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFC_MEM_CFGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_QFC_MEM_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_RSCALE_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_RSCALE_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_RSCALE_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_RSCALE_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_RSCALE_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_SVT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_SVT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_SVT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_SVT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_SVT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TC2QD_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TC2QD_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TC2QD_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TC2QD_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TC2QD_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TGENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TGQDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TGQENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TG_DEQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_TRUNCATELENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UCCASDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UCENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UCPGMAPDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UCQDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UCQENQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UCSLIDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UCSPDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UCSTGETDROP_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_UC_DEQ_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_WPT_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_WPT_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_WPT_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_WPT_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQM_WPT_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_AGING_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_0_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_10_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_11_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_12_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_13_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_14_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_15_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_1_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_2_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_3_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_4_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_5_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_6_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_7_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_8_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_BURST_SIZE_PORT_9_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CALENDAR_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CALENDAR_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CALENDAR_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CALENDAR_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CALENDAR_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CALENDER_ENTRIES_Ar_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CB_PQS_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_PQS_CB_PQS_INT_MASKED_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CB_PQS_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_PQS_CB_PQS_INT_MASK_CONFIG_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_CB_PQS_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_PQS_CB_PQS_INT_RAW_STATUS_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_IFG_BYTES_PORT_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_RDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MAX_CONFIG_IA_WDATA_PART0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_MTU_QUANTA_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_PORT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_PORT_STATUS_Ar_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CB_PQS_PER_PORT_STATUS_A_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_EN_QUEUE_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT0_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT10_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT11_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT12_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT13_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT14_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT15_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT1_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT2_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT3_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT4_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT5_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT6_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT7_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT8_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_PKT_COUNT_PORT9_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT0_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT10_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT11_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT12_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT13_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT14_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT15_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT1_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT2_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT3_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT4_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT5_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT6_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT7_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT8_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_QUEUE_STATUS_PORT9_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT0_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT10_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT11_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT12_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT13_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT14_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT15_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT1_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT2_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT3_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT4_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT5_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT6_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT7_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT8_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PER_Q_PKT_COUNT_RESET_PORT9_QUEUE7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_CONFIG_PORT_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_NEFI_CONFIG_PORT_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG0_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG1_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_CONFIG2_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_G_DURATION_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_L_DURATION_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_P_DURATION_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q6_S_DURATION_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_G_DURATION_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_L_DURATION_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_P_DURATION_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_Q7_S_DURATION_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS0_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_PQS_TAS_STATUS1_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_QUEUE_TO_GROUP_MAP_PORT_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_0_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_10_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_11_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_12_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_13_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_14_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_15_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_1_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_2_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_3_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_4_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_5_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_6_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_7_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_8_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_REFRESH_SIZE_PORT_9_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_0_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_10_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_11_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_12_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_13_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_14_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_15_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_1_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_2_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_3_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_4_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_5_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_6_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_7_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_8_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SHAPER_CFG_PORT_9_SHAPER_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_TAS_EV_ERR_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_TAS_NUM_TX_BYTES_THRESHOLD_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_HIGH_QUEUE_PORT_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_PQS_WEIGHT_LOW_QUEUE_PORT_A15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_CMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_CMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_CMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_DBGCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_DBGCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_DBGCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_ECCPAR_DEBUGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_ECC_CORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_ECC_UNCORRECTABLE_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_GLOBAL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_MEMIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_MONITORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_MONITOR_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_PARITY_ERROR_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_POLLRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_POLLRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_POLLRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_RXCMD0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_RXCMD1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_RXCMD2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_RXRSP0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_RXRSP1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_BIMC_RXRSP2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_CB_SIA_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_CB_SIA_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_CB_SIA_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_HISI_DROP_COUNT_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_HISI_OCTET_COUNT_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_HISI_SI_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_HISI_SI_COUNT_DISABLEDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_HISI_SI_COUNT_ERRORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_HISI_SI_COUNT_OKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_HISI_SI_COUNT_OVERRUNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_HISI_SI_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_IPP_CM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_IPP_CM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_MIRR_DROP_COUNT_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_MIRR_SI_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_MIRR_SI_COUNT_DISABLEDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_MIRR_SI_COUNT_ERRORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_MIRR_SI_COUNT_OKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_MIRR_SI_COUNT_OVERRUNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_MIRR_SI_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_NISI_DROP_COUNT_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_NISI_SI_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_NISI_SI_COUNT_DISABLEDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_NISI_SI_COUNT_ERRORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_NISI_SI_COUNT_OKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_NISI_SI_COUNT_OVERRUNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_NISI_SI_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SIA_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_HESI_OCTET_CNT_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_MIRR_COUNT_Ar_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_PDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_SID_INT_MASKED_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_SID_INT_MASK_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_SID_INT_RAW_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_SPARE_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CB_SID_SPARE_OUTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_ACCr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_CFP_ACC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_CFP_ACC_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_CFP_ACC_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_CFP_ACC_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_CFP_CTL_REGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_CFP_CTL_REG_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_DATAr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CFP_DATA_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_EN_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CFP_EN_CTRL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CFP_GLOBAL_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_MASKr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CFP_MASK_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_RCr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_CFP_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_CFP_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_0_Ar_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_CFP_UDF_0_A_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_0_B08r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_0_Cr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_1_Ar_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_CFP_UDF_1_A_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_1_Cr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_2_Ar_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_CFP_UDF_2_A_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_2_Br_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CFP_UDF_2_Cr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CFP_UDF_3_Dr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Ar_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Br_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Cr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Dr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_CHIP_CTL_SPARE0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_CHIP_CTL_SPARE1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_CHIP_REVIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CHIP_REVID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_CHIP_REVID_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CHIP_RST_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_CHIP_RST_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_CHIP_RST_CTL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CLASS_PCPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_CLKSETr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CLKSET_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CMIC_RATE_ADJUSTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CNTR_DBGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_COMM_IRC_CONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_COMM_IRC_CON_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_COS_VALUE_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_CPU2COS_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_CPU2COS_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_ADDRESSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_CPU_DATA1_SHAREr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_CPU_DATA_SHAREr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CPU_DATA_SHARE_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CPU_DATA_SHARE_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_CPU_MEM_CTRLr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_MEM_RD_ENr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CPU_OTP_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_CPU_OTP_STATUSr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_RAM_ROM_SELr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_READ_DATAr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_CPU_RESOURCE_ARBITERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_CPU_RESOURCE_ARBITER_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_CRC16_GPr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_CRC16_GP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ADC_SETTLING_TIMEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_REGISTERS_LOCKSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_SPARE_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_AVS_SPARE_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_LAST_MEASURED_SENSORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_REMOTE_SENSOR_TYPEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ROSC_COUNTING_MODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_INITr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SW_CONTROLSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_HW_MNTR_TEMPERATURE_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_REGISTERS_PMB_ERROR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_REGISTERS_PMB_TIMEOUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_000_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_001_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_002_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_003_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_004_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_005_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_006_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_007_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_008_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_PWD_ACC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_PWD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_H_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_AVS_ROSC_S_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_BPCM_CAPABILITYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_BPCM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_BPCM_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PMB_S_009_BPCM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_AVS_STATUS_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSISTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_BSPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_HIFr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_MEMORY_STANDBY_LEAPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_OTP_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_RMON_HZr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_RMON_VTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_S2_STANDBY_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SPARE_HIGHr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SPARE_LOWr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_START_AVS_CPUr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_AVS_AVS_TOP_CTRL_VTRAP_STATUS_CLEARr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_CHIP_ID_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_CLKOUT_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_CLK_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_CRU_MEM_CTRL_0_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_CRU_MEM_CTRL_1_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_ECC_ERROR_ENABLE_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_ECC_ERROR_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_EEPROM_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_EEPROM_STATUS_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_ETH_INTERFACE_REGISTERSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_EXTCPU_TO_M7_INTR_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_EXTCPU_TO_M7_MAILBOX0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_EXTCPU_TO_M7_MAILBOX1_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_EXTCPU_TO_R8051_INTR_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_EXTCPU_TO_R8051_MAILBOX0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_EXTCPU_TO_R8051_MAILBOX1_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_GPHY_PLL_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_I2C_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_I2C_PAD_MODE_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_IMP_VOL_SEL_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_INTERRUPT_ENABLE_REG0_EXTCPUr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_INTERRUPT_ENABLE_REG0_R8051r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_INTERRUPT_ENABLE_REG1_EXTCPUr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_INTERRUPT_ENABLE_REG1_R8051r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_INTERRUPT_STATUS_REG0_EXTCPUr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_INTERRUPT_STATUS_REG0_R8051r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_INTERRUPT_STATUS_REG1_EXTCPUr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_INTERRUPT_STATUS_REG1_R8051r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_IP_RESET_REG_CRUr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESETr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESET2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESET3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESET4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_IP_SYSTEM_RESET5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_KEEPALIVE_ACROSS_WDOG_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_LDO_CONTROL_OVERRIDE_ENAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_LDO_CTRL_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_LED_CONTROLLER_CFG0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_LED_CONTROLLER_CFG1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_LED_DELAY_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_M7SC_CRSR_CPU_RESET_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_M7_RESTART_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_M7_TO_EXTCPU_INTR_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_M7_TO_EXTCPU_MAILBOX0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_M7_TO_EXTCPU_MAILBOX1_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_M7_TO_R8051_INTR_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_M7_TO_R8051_MAILBOX0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_M7_TO_R8051_MAILBOX1_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_MDIO_VOL_SEL_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_MFIO_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_MFIO_CONTROL_REGISTER_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_MODEL_ID_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OEB_ENABLE_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_EN0_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_EN1_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_EN2_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_EN3_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_VALUE0_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_VALUE1_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_VALUE2_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_OVERRIDE_VALUE3_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_STATUS_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_STATUS_VALUE_REGISTER0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_STATUS_VALUE_REGISTER1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_STATUS_VALUE_REGISTER2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_OTP_STATUS_VALUE_REGISTER3r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_5r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PDN_REGISTER_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTER_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTER_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTER_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_PUP_REGISTER_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PAD_CONTROL_REGISTER_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PHY_SERDES_PLL_STATUS_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_LOOP_CTRL1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_LOOP_CTRL2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_LOOP_CTRL3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_LOOP_CTRL4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_POST_DIVIDER_CH_CTRL3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_RESET_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_SPECTRUM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_SPECTRUM_CONTROL2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PLL1_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PVT_ADC_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PVT_CTRL1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PVT_CTRL2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PVT_DAC_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_PVT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_QSGMII_PM_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_R8051_RESTART_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_R8051_TO_EXTCPU_INTR_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_R8051_TO_EXTCPU_MAILBOX0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_R8051_TO_EXTCPU_MAILBOX1_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_R8051_TO_M7_INTR_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_R8051_TO_M7_MAILBOX0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_R8051_TO_M7_MAILBOX1_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_RAW_OTP_STATUS_VALUE_REGISTER3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_RAW_STRAP_STATUS_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_RESET_SEQUENCE_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_REVISION_ID_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SEMAPHORE_REG0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SEMAPHORE_REG1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SEMAPHORE_REG2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SEMAPHORE_REG3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SFP_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SFP_TX_FAULT_STATUS_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_CRU_CRU_SPARE_ECO_CONTROL_REGISTER_0_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_REGISTER0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_REGISTER1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_REGISTER2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_REGISTER3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_REGISTER4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_REGISTER5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_REGISTER6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SPARE_REGISTER7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_STRAP_LATCH_ENABLE_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_STRAP_OVERRIDE_CONTROL_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_STRAP_OVERRIDE_VALUE_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_STRAP_STATUS_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_SW_TOP_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_TESTMODE_STATUS_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_WDOG_RESET_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_XFP0_STATUS_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_XFP1_STATUS_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_XFP_CONTROL_REGISTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_CRU_XTAL_CONTROL_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_BISR_DEBUG_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_BISR_LOAD_DONE_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_BISR_LOAD_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_CHIP_CONFIG_ECC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_MOTP_CHECKSUM_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_OTPC_CMD_STARTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_OTPC_COMMANDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_OTPC_CPUADDR_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_OTPC_CPU_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_OTPC_CPU_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_OTPC_CPU_WRITE_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_OTPC_MODE_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_OTPC_SOFT_RESET_CNTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_BUSY_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_DONE_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_DONE_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_GO_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_GO_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PDG_BISR_LOAD_TIMEOUT_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_OTPC_PMU_PDG_BISR_LOAD_DONE_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_CAPTURE_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_CAPTURE_STATUS_CLRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_COUNTER_CONFIG_SELECTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_COEFFICIENTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_LOOP_FLITER_INIT_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_DELTA_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_REF_PHASE_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_DPLL_SYNC_SOURCE_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_FIFO_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_0_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_1_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_2_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_3_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_4_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_5_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_6_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_GPIO_7_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERRUPT_CLRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERRUPT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERRUPT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_DOWN_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_0_UP_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_DOWN_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_1_UP_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_DOWN_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_2_UP_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_DOWN_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_3_UP_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_DOWN_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_4_UP_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_DOWN_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_5_UP_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_DOWN_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_6_UP_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_DOWN_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_INTERVAL_GENERATOR_7_UP_EVENT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_NCO_CONTROL_SOURCE_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_A_COUNT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_B_COUNT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_C_COUNT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_D_COUNT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_E_COUNT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNCE_CLK_GRP_F_COUNT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNC_IN_0_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNC_IN_1_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNC_IN_2_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_SYNC_IN_3_INPUT_DIVISORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TIME_CAPTURE_MODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TMr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_COUNTER_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_FRACr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS0_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_COUNTER_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_FRACr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_LOWERr_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_CORE_TIMESYNC_TS1_PHASE_ADJUST_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_FRAME_SYNC_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPHY_SET_0_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPHY_SET_1_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_0_3_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_12_15_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_16_19_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_20_23_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_24_27_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_28_31_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_4_7_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_GPIO_8_11_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_BYPASSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_LOWERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_FBDIV_CTRL_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_LCPLL_HOLDOVER_SAMPLING_CLK_DIVr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_A_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_B_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_C_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_D_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_E_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNCE_CLK_GROUP_F_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TIMESYNC_SYNC_MUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_CONTROL10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_FUNC_PATTERN_CLK_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_CRU_TS_TOP_TS_LCPLL_STATUSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_CTLREG_1_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_CTLREG_1_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_CTLREG_REG_SPAREr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_CTRL_REGr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DEBUG_CONGESTIONr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_DEBUG_REGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DEBUG_REG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DEBUG_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DEBUG_REG_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_DEBUG_REG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DEBUG_REG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_DEBUG_STSr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_DEFAULT_1Q_TAGr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_P7r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DEF_PORT_QOS_CFGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DF_TIMERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DF_TIMER_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_DIAGNOSISr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DIRECT_CTRL_PINr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_DIRECT_CTRL_PIN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DIRECT_CTRL_PIN_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_DIRECT_INPUT_CTRL_VALUEr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DIRECT_INPUT_CTRL_VALUE_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_DIRECT_INPUT_CTRL_VALUE_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DIS_LEARNr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_DIS_LEARN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DMA_CTRLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DMA_LPB_BUF_ADDRr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_DMA_LPB_BUF_SIZEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DOS_ATTACK_FILTER_DROP_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DOS_ATTACK_FILTER_EVENTr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DOS_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_DOS_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DOS_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_DOS_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DOS_DIS_LRN_REGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_DOS_DIS_LRN_REG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_DOS_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_DOS_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DPLL_DB_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DPLL_DB_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DPLL_DB_SELr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DP_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP2r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP3r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP4r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP5r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP6r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_DSCP2TC_DP_MAP7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_DTAG_GLO_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DTAG_TPIDr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_DTAG_TPID_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_DUPSTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_DUPSTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_DUPSTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_DUPSTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_DUPSTS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_DUPSTS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_DUPSTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DUPSTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EAP_DIPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EAP_GLO_CONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_EAP_MULTI_ADDR_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EAP_MULTI_ADDR_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_EAP_PORT_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EAV_LNK_STATUSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EAV_LNK_STATUS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_EAV_LNK_STATUS_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EAV_LNK_STATUS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EEE_CTL_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EEE_CTL_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_EEE_DEBUGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_DEBUG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_EN_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EEE_EN_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_GLB_CONG_THr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_EEE_GLB_CONG_TH_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_GLB_CONG_TH_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_GLB_CONG_TH_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LINK_DLY_TIMERr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EEE_LINK_DLY_TIMER_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_ASSERTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_DURATIONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_EVENTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_INDICATEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_LPI_SYMBOL_TX_DISABLEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_Gr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_G_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_G_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_G_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_Hr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_H_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_H_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_MIN_LP_TIMER_H_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_PHY_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_PHY_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_PIPELINE_TIMERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_RX_IDLE_SYMBOLr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_Gr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_IMP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_G_P7_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_Hr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_IMP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_EEE_SLEEP_TIMER_H_P7_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_STATEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_TXQ_CONG_THr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EEE_TXQ_CONG_TH6r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EEE_TXQ_CONG_TH7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EEE_TXQ_CONG_TH_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_Gr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_G_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_G_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_G_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_Hr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_H_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_H_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_H_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_EGMIRCTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EGMIRCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_EGMIRCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_EGMIRCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_EGMIRCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EGMIRCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EGMIRDIVr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EGMIRDIV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_EGMIRDIV_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EGMIRDIV_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EGMIRMACr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EGMIRMAC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_CTL_SPARE0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_CTL_SPARE1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_ENG_DET_STSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_ENG_DET_STS_CHGr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_INT_STSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_LPI_STSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_MODE_STSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_PWRMGNTr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_PWR_DOWNr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_RESET_STATUSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_STRAPr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EGPHY_STSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_EGRESS_NAVB_PKT_TC2PCP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EGRESS_RMONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_EGRESS_SFLOWr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_CTLREG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_CTLREG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q0_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q1_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q2_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q3_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q4_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q5_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q6_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_EGRESS_SHAPER_Q7_CONFIG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_ACSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_ACS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_DATAr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_DATA_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_EMB_CPU_STATUSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ENG_DET_INT_ENr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ENG_DET_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ENG_DET_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_ENG_DET_STS_CHGr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_ENG_DET_STS_CHG_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_IMP_CONG_REMAPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_IMP_HIGH_RATEr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_TOTAL_MC_DROP_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_EQZ_CTRLr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_EXP_PORTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EXTPHY_SCAN_CTLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_ANADVr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_ANEXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_ANLPAr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_ANNXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_LPNXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_MIICTLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_MIISTSr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_PHYIDHr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_E_PHYIDLr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGE_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FAST_AGE_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_FAST_AGE_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FAST_AGE_PORTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_FAST_AGE_PORT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FAST_AGE_VIDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_FAST_AGE_VID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_FAST_AGING_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FAST_AGING_PORTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGING_PORT_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FAST_AGING_VIDr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGING_VID_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_BCST_TH_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_DIAG_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_DLF_TH_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS4r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS9r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS10r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS11r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS12r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWMIXr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_MISC_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_MISC_TXFLOW_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_PERQ_TXDROP_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q0_TXDSC_CTRL_3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RSRV_BUFNUMr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RXBASE_BUFNUMr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RX_FCON_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_SPARE0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_SPARE2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_TXQ_FULL_THr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_CHIP_INFOr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CHIP_INFO_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CHIP_INFO_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CHIP_INFO_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_CHIP_INFO_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_FC_CONG_BUF_ERR_HISr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_BUF_ERR_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_BUF_ERR_HIS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP01r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_CONG_PORTMAP8r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP16r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP23r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP67r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP89r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1011r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1213r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1415r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_CONG_PORTMAP8_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_CONG_PORTMAP_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_CONG_PORTMAP_P8r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_CONG_PORTMAP_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_CTRL_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_CTRL_PORTr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_DIAG_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_DIAG_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_DIAG_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_DIAG_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_FRM_DROP_REGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_GIGA_INFOr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_GIGA_INFO_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_GIGA_INFO_2r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_FC_GIGA_INFO_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_GIGA_INFO_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_GIGA_INFO_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_GIGA_PORTMAPr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_TOTAL_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_TOTAL_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_TOTAL_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_TXQ_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_TXQ_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_TXQ_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_IMP0_TXQ_THD_RSV_QNr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_IMP_THRESH_ADJUST_Qr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_LAN_TOTAL_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_LAN_TOTAL_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_LAN_TOTAL_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_LAN_TXQ_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_LAN_TXQ_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_LAN_TXQ_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_LAN_TXQ_THD_RSV_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_LINK_PORTMAPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_MON_TXQr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_MON_TXQ_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_OOB_PAUSE_ENr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_PAUSE_HISr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_HIS_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_HIS_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_PAUSE_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_PAUSE_HIS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_RXBYTEr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_PEAK_RX_CNTr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USEDr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TXQr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TXQ_45r_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_FC_PEAK_TXQ_45_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_PEAK_TXQ_45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_0123r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_4567r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_8_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HISr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RXPAUSE_HISr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXPAUSE_HIS_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXPAUSE_HIS_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RXPAUSE_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RX_HYSTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_RX_HYST_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RX_HYST_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_HYST_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_RX_HYST_THDr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RX_MAX_PTRr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_RX_PAUSE_HISr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RX_RSRVr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_RX_RSRV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RX_RSRV_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_RSRV_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_RX_RSV_THDr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_RX_RUNOFFr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_SPARE_ONE_REGr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_FC_SPARE_REGr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_FC_SPARE_REG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_SPARE_REG_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_SPARE_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_SPARE_ZERO_REGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_P8r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_TOTAL_CONG_PORTMAP_PNr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_RSRV_Qr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_TH_RSRV_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TOTAL_USEDr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_FC_TXPAUSE_HISr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXPAUSE_HIS_1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXPAUSE_HIS_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXPAUSE_HIS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_TXQ_CONG_PORTMAP_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_TXQ_CONG_PORTMAP_P8r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_TXQ_CONG_PORTMAP_PNr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_FC_TXQ_THD_PAUSE_OFFr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_FC_TXQ_THD_PAUSE_OFF_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Qr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q45r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q45_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WANr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_TX_QUANTUM_PAUSE_HISr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_TOTAL_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_DROP_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_HYST_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_PAUSE_QNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_FC_WAN_IMP1_TXQ_THD_RSV_QNr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FLOW_MON_BUSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMADRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMDAT0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMDAT1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMDAT2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FM_MEMDAT3r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_FM_SIZE_CTLr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FORCE_FRAME_DROPr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_FORCE_FRAME_DROP_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0)
    SOC_REG_INT_GARLCFGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_GARLCFG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_GARLCFG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_GARLCFG_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_GARLCFG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_GARLCFG_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GARLCFG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GARLCFG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_ADDRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_DATA0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_DATA1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GLB_OVERFLOW_DROP_PKT_CNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GLB_VLAN_ING_FILTER_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GLOBAL_CONGESTION_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_GMII_IO_DS_SEL0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_GMII_IO_DS_SEL1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_GMII_IO_DS_SEL0_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_GMII_IO_DS_SEL1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_GMII_IO_SR_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_GMII_IO_SR_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_GMII_VOL_SELr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GMNGCFGr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_GMNGCFG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_GMNGCFG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_GMNGCFG_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GMNGCFG_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GMNGCFG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GMNGCFG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_DLL_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_EEE_DEFr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_ENERGYr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_GPHY_INTEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_GPHY_INTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_PHY1_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_PHY2_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_PHY3_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_GPHY_DIG1_PHY4_STATr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_GPHY_STATUS1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_GPHY_STATUS2r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_GPHY_TEST_MODE_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_GREEN_MODE_DATAr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_GREEN_MODE_DEBUGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_GREEN_MODE_SELECTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_GROUP_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_GRPADDR1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_GRPADDR2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_ANADVr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANADV_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_ANADV_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_ANADV_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANADV_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANADV_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_ANADV_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANADV_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_ANEXPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANEXP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_ANEXP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_ANEXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANEXP_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANEXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_ANEXP_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANEXP_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_ANLPAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANLPA_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_ANLPA_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_ANLPA_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_ANLPA_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANLPA_EXTr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_ANLPA_EXT_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANLPA_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_ANLPA_EXT_P7r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_ANLPA_EXT_P5_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_ANLPA_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANLPA_P7_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_ANNXPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANNXP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_ANNXP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_ANNXP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_ANNXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANNXP_EXTr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_ANNXP_EXT_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANNXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_ANNXP_EXT_P7r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_ANNXP_EXT_P5_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_ANNXP_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_ANNXP_P7_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_AUX_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_AUX_CTL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_CTL_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_AUX_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_AUX_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_AUX_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_AUX_STS_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_B1000T_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_B1000T_CTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_CTL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_CTL_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_B1000T_STSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_STS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_B1000T_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_B1000T_STS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_B1000T_STS_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_DSP_COEFFICIENTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDRr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_P7r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXP_ACCESSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXP_DATAr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_EXT_STSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_EXT_STS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_EXT_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_EXT_STS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_EXT_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_EXT_STS_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_FALSE_CARR_CNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_FALSE_CARR_CNT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_INTERRUPT_MSKr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_INTERRUPT_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_INTERRUPT_STS_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_LPNXPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_G_LPNXP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_LPNXP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_LPNXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_LPNXP_EXTr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_LPNXP_EXT_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_LPNXP_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_LPNXP_EXT_P5_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_LPNXP_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_LPNXP_P7_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEEDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_MIICTLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIICTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_MIICTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_MIICTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIICTL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MIICTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_MIICTL_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MIICTL_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_MIISTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIISTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_MIISTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_MIISTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIISTS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MIISTS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_MIISTS_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MIISTS_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_MISC_SHADOWr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_MISC_SHADOW_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_G_PCTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_G_PCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_G_PCTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PCTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PCTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_PCTL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_G_PCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_PCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_G_PCTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_G_PCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_PHYIDHr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDH_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53134_A0)
    SOC_REG_INT_G_PHYIDH_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_G_PHYIDH_BCM53134_B0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_PHYIDH_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDH_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDH_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_PHYIDLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_G_PHYIDL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_G_PHYIDL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHYIDL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0)
    SOC_REG_INT_G_PHYIDL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53134_B0)
    SOC_REG_INT_G_PHYIDL_BCM53134_B0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_G_PHYIDL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHYIDL_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_PHY_EXT_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_PHY_EXT_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_PHY_EXT_STSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_STS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_PHY_EXT_STS_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_REC_ERR_CNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_ERR_CNT_P7r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_G_REC_NOTOK_CNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P7r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_P7r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_TEST1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST1_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_TEST1_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_TEST1_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST1_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_G_TEST2_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST2_EXTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_EXT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_EXT_P4r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_TEST2_EXT_P5r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_G_TEST2_EXT_P7r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_EXT_P5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_EXT_PNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_G_TEST2_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_HEARTBEAT_Nr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_HL_PRTC_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_HL_PRTC_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_HL_PRTC_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_HNDRD_ACTLr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_ACTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_HNDRD_ASTSr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_ASTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_HNDRD_FCSCNTr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_FCSCNT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_HNDRD_RECNTr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_RECNT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_IDDQ_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_IDDQ_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_IDDQ_CTRL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IEEE8021S_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IEEE8021S_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IEEE8021X_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IEEE8021X_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IFG_BYTESr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IFG_BYTES_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_IGMIRCTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_IGMIRCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_IGMIRCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_IGMIRCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_IGMIRCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_IGMIRCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_IGMIRDIVr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_IGMIRDIV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_IGMIRDIV_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_IGMIRDIV_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_IGMIRMACr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_5389_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IGMIRMAC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP0_PRT_IDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP0_PRT_ID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP1_PRT_IDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP1_PRT_ID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_EGRESS_PKT_TC2CPCP_MAPr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LEVEL1_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LEVEL2_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LOW_QUEUE_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LOW_QUEUE_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_LOW_QUEUE_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP_PCP2TCr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_PCP2TC_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP_PCP2TC_DEI0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PCP2TC_DEI1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_IMP_PCTLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PINS_DEBUGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PORT_RED_BYTE_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PORT_RED_PKT_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_PORT_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QOS_PRI_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QOS_PRI_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE0_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE0_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE0_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE0_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE0_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE1_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE1_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE1_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE1_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE1_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE2_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE2_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE2_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE2_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE2_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE3_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE3_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE3_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE3_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE3_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE4_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE4_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE4_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_REFRESH_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_REFRESH_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE4_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE4_MAX_THD_SEL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE4_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE4_SHAPER_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE5_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE5_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE5_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE5_MAX_REFRESH_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE5_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE5_MAX_THD_SEL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE5_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_QUEUE5_SHAPER_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE6_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE6_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE6_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE6_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE6_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE7_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE7_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE7_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE7_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_QUEUE7_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_IMP_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_IMP_RGMII_TIME_DLY_GP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_IMP_SLEEP_STSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_SLEEP_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP_SLEEP_TIMERr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IMP_SOFTWARE_EGRESS_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IMP_TC2COS_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_IMP_TC2COS_MAP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_IMP_TC2COS_MAP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_IMP_TC_SEL_TABLEr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_INGRESS_RMONr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_INGRESS_RMON_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_INGRESS_SFLOWr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_INGRESS_SFLOW_PORTr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_INRANGEERRCOUNTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_INRANGEERRCOUNT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_INRANGEERRCOUNT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_INRANGEERRPKTSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INTERNAL_CPU_DEBUGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INTERNAL_CPU_MII_PORT_CONTROLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INTERNAL_CPU_MMR_ADDRESSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INTERNAL_CPU_MMR_DATAr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_INTERRUPTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_INTERRUPT_EXT_P5r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_INT_ENr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_INT_MASKr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_INT_STATr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_INT_STSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INT_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_INT_TRIGGERr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_INT_TRIGGER_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_INT_TRIGGER_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_INT_TRIGGER_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_IN_CPU_CTRLr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_IN_CPU_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_IN_CPU_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_IO_DS_SEL0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_IO_DS_SEL2r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IO_DS_SEL0_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IO_DS_SEL2_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_IO_SR_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_IO_SR_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IPG_SHRINK_2G_WAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IPG_SHRNK_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_IPG_SHRNK_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_IP_PLL_BYPASSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IRC_ALARM_THDr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_IRC_VIRTUAL_ZERO_THDr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_ISP_SEL_PORTMAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_ISP_TPIDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ISP_VIDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_IVM_EVM_HIT_ENTRYr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_JOIN_ALL_VLAN_ENr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_JUMBOPKTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_JUMBOPKT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_JUMBOPKT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_JUMBO_CTRL_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_JUMBO_CTRL_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_JUMBO_PORT_MASKr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_L4PORT_RANGE_CHECKERr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LCPLL_CTRL_Hr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LCPLL_CTRL_Lr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LCPLL_STATE_OUTPUTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LDMETER_UPDATE_RATECTLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_LDO_CTRL_ENr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LEDA_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDA_STr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDB_STr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDC_STr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDD_STr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_CONTROLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_CONTROL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_EN_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_LED_EN_MAP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LED_FLSH_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC0_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC0_EXTD_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC1_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC1_EXTD_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_FUNC_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_CLK_DIVr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_CLK_PARAMSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_DATA_RAMr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_0_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_12_15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_16_19r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_20_23r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_24_27r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_28_31r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_32_35r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_36_39r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_40_43r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_44_47r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_48_51r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_4_7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_52_55r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_56_59r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_60_63r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PORT_ORDER_REMAP_8_11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_PROGRAM_RAMr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_SCANOUT_COUNT_UPPERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_LED_LEDUP0_TM_CONTROLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_MODE_MAP_0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_MODE_MAP_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LED_OPTIONSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_OPTIONS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LED_OPTIONS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_LED_OUTPUT_ENABLEr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LED_OUTPUT_ENABLE_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LED_PORTMAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LED_PORTMAP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LED_REFLSH_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LINK_STS_INT_ENr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LNKSTSr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LNKSTSCHGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LNKSTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_LNKSTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LNKSTS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LNKSTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LNKSTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LOW_POWER_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LOW_POWER_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LOW_POWER_EXP1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LOW_QUEUE_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LOW_QUEUE_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LPDET_CFGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_LPDET_CFG_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_LPDET_CFG_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_LPDET_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_LPDET_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LPDET_SAr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LPDET_SA_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_LPI_STS_CHG_INT_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LPNXPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LPNXP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_LPNXP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_LPNXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LPNXP_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LP_STA_GPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LRN_CNT_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LSA_MII_PORTr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_LSA_PORTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_LSA_PORT7r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_LSA_PORT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LSA_PORT_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_LSA_PORT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_LSA_PORT_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LSA_PORT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_AUX_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_DATA_INr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_DATA_OUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_INIT_VALr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_INT_CLRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_INT_DEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_INT_EDGEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_INT_MSKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_INT_MSTATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_INT_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_INT_TYPEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_OUT_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_PAD_RESr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_PRB_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_PRB_OEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_RES_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_TEST_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_TEST_INPUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_GPIO_GP_TEST_OUTPUTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_ADDR_LSBr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_COMPLETEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_FLAGSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_ERROR_LOG_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_INTERRUPT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_RESET_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_RESET_READ_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_RESET_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_CB_IDM_RESET_WRITE_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_ADDR_LSBr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_COMPLETEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_FLAGSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_ERROR_LOG_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_INTERRUPT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_RESET_READ_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_RESET_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_DS0_IDM_RESET_WRITE_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_ADDR_LSBr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_COMPLETEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_FLAGSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_ERROR_LOG_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_INTERRUPT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_RESET_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_RESET_READ_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_RESET_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_IDM_SPIM_IDM_RESET_WRITE_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_CCCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_CDSRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_CRSRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_CWCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_ECO_CTRL0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_ECO_CTRL1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_M7_CONFIG_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_MDD_MEMCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_MDT_MEMCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_MID_MEMCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_MIT_MEMCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_MTD_MEMCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_MTI_MEMCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_QSPI_MEMCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_QSPI_SIDEBUS_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_QSPI_SIDEBUS_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_RACRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_SPI_MASTER_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_UCCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_VTORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_M7SC_VTVRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_ADDRESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_109_100r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_119_110r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_129_120r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_139_130r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_149_140r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_159_150r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_169_160r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_179_170r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_189_180r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_191_190r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_19_10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_29_20r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_39_30r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_49_40r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_59_50r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_69_60r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_79_70r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_89_80r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_99_90r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_BUS_SEL_MAP_9_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_CLR_SCAN_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_INT_SEL_MAP_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_LINK_STATUS_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PARAMr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_PROTOCOL_MAP_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_READ_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_RX_PAUSE_STATUS_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_PORTS_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_SCAN_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_MIIM_TX_PAUSE_STATUS_5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_MDIO_CMIC_RATE_ADJUST_INT_MDIOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWMCTLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_DUTYHI_COUNT0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_DUTYHI_COUNT1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_DUTYHI_COUNT2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_DUTYHI_COUNT3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_PERIOD_COUNT0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_PERIOD_COUNT1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_PERIOD_COUNT2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_PERIOD_COUNT3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_PWM_PWM_PRESCALEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_B0_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_B0_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_B1_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_B1_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_BUSY_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_INTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_REVISION_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_SCRATCHr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM00r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM01r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM02r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM03r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM04r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM05r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM06r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM07r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM08r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM09r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CDRAM15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_CPTQPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_DISABLE_FLUSH_GENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_ENDQPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_INTERRUPT_MSPI_DONEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_MSPI_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_NEWQPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM00r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM01r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM02r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM03r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM04r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM05r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM06r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM07r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM08r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM09r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM16r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM17r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM18r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM19r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM20r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM21r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM22r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM23r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM24r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM25r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM26r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM27r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM28r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM29r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM30r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_RXRAM31r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_SPCR2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_SPCR0_LSBr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_SPCR0_MSBr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_SPCR1_LSBr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_SPCR1_MSBr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM00r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM01r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM02r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM03r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM04r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM05r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM06r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM07r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM08r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM09r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM15r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM16r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM17r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM18r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM19r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM20r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM21r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM22r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM23r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM24r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM25r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM26r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM27r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM28r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM29r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM30r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_TXRAM31r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_MSPI_WRITE_LOCKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_CURR_ADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_FULLNESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_IMPATIENTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_OVERREADr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_NUM_WORDSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_READ_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_START_ADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_WATERMARKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_QSPI_RAF_WORD_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RBG_SOFT_RESETr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RNG_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RNG_FIFO_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RNG_FIFO_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RNG_INT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RNG_INT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RNG_REV_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RNG_SOFT_RESETr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_RNG_TOTAL_BIT_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_RNG_TYPE_TOTAL_BIT_COUNT_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_ADDRESSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_BIT_BANG_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_EVENT_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_EVENT_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_MASTER_COMMANDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_MASTER_DATA_READr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_MASTER_DATA_WRITEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_MASTER_FIFO_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_SLAVE_COMMANDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_SLAVE_DATA_READr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_SLAVE_DATA_WRITEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_SLAVE_FIFO_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_TIMING_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SMBUS_SMBUS_TIMING_CONFIG_2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPCPSRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPCR0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPCR1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPDMACRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPICRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPIMSCr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPITIPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPITOPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPMISr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPPCELLID0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPPCELLID1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPPCELLID2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPPCELLID3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPPERIPHID0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPPERIPHID1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPPERIPHID2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPPERIPHID3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPRISr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPSRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPTCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_SPI0_SSPTDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER1BGLOADr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER1CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER1INTCLRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER1LOADr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER1MISr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER1RISr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER1VALUEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER2BGLOADr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER2CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER2INTCLRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER2LOADr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER2MISr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER2RISr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMER2VALUEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERITCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERITOPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERPCELLID0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERPCELLID1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERPCELLID2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERPCELLID3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERPERIPHID0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERPERIPHID1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERPERIPHID2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_TIM_TIM_TIMERPERIPHID3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_CPRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_CTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_DLH_IERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_DMASAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_FARr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_HTXr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_IIR_FCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_LCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_LSRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_MCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_MSRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_RBR_THR_DLLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_RFLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_RFWr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_SBCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_SCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_SDMAMr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_SFEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_SRBR_STHRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_SRRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_SRTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_SRTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_STETr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_TFLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_TFRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_UCVr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_UART_UART_USRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGCONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGINTCLRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGITCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGITOPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGLOADr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGLOCKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGMISr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGPCELLID0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGPCELLID1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGPCELLID2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGPCELLID3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGPERIPHID0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGPERIPHID1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGPERIPHID2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGPERIPHID3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGRISr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_M7SS_WDT_WDT_WDOGVALUEr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MAC2VLAN_CTLr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MAC2VLAN_CTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MAC_FM_DROP_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MAC_LIMIT_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MAC_LIMIT_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MAC_TRUNK_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY0_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_SRCH_RSLTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_SRCH_RSLT_0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_SRCH_RSLT_1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZEr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZE_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZE_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZE_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZEr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZE_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZE_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZE_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MDC_EXTEND_CTRLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MDIO_ADDR_Pr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MDIO_ADDR_P8r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MDIO_ADDR_WANr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MDIO_BASE_ADDRr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_MDIO_BASE_ADDR_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_MDIO_BASE_ADDR_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MDIO_DIRECT_ACCESSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MDIO_DIRECT_ACCESS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MDIO_IMP_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MDIO_PORT4_ADDRr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MDIO_PORT7_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MDIO_PORT_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MDIO_WAN_ADDRr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MEMORY_TEST_CTRLr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_1r_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_1_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MEMORY_TEST_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_ADDRr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_ADDR_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_ADDR_1r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_ADDR_2r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_ADDR_3r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B0_HIr_ROBO,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B0_LOr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B1_HIr_ROBO,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B1_LOr_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_MEM_ARL_HIGHr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_ARL_LOWr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_BFC_ADDRr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_BFC_ADDR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_BFC_DATAr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_BFC_DATA_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_BTM_DATAr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_BTM_DATA0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_BTM_DATA1r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_BTM_DATA_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MEM_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_MEM_CTRL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_MEM_CTRL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_DATA_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_DATA_1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_DATA_6r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_DATA_7r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_DATA_HIGHr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_DATA_HIGH_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_DATA_LOWr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_0_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_0_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_1_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_1_1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_ECC_ERR_INT_ENr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_ECC_ERR_INT_EN_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_ECC_ERR_INT_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_ECC_ERR_INT_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_FRM_ADDRr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_DATA0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_DATA1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_DATA2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MEM_FRM_DATA3r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA4r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA5r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA6r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA7r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA0_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA3_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_INDEXr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_2r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_3r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_4r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_5r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_6r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_KEY_7r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_MARL_B0_HIr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_MARL_B1_HIr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_MARL_LOWr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MEM_MISC_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_PSM_VDD_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_PSM_VDD_CTRL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MEM_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MEM_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_ADDR_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_DATA_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_DATA_1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_INDEXr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_SRCH_KEY_2r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_TEST_CTLr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_TEST_CTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_TEST_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_TEST_CTRL0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_TEST_CTRL1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_TEST_CTRL2r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_TEST_CTRL3r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_TEST_CTRL4r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MEM_TEST_CTRL5r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL0_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL1_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL2_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL3_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL4_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_MEM_TEST_CTRL5_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_TEST_CTRL_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MEM_TEST_CTRL_1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_MEM_TEST_CTRL_2r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_TEST_CTRL_3r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_MEM_TEST_CTRL_2_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_VLAN_DATAr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIBDIGA_PAGEr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIBKILLOVRr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MIBKILLOVR_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIBKILLOVR_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MIB_GD_FM_MAX_SIZEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIB_PORT_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RXSACHANGESr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_64r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_1024_1522r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_128_255r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_1523_2047r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_2048_4095r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_256_511r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_4096_8191r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_512_1023r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_65_127r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_8192_MAXr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_ALIGNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_ALL_OCTETS_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_ALL_OCTETS_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_ALL_PKTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_BRDCASTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_CNTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_CRCr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_CRC_ALIGNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_DROPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_FRAGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_GD_OCTETS_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_GD_OCTETS_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_GD_PKTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_JABr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_MULTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_OVRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_PAUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_SYMr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_RX_UNDr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MIB_SELECTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ0OCTET_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ0OCTET_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ0PKTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ1OCTET_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ1OCTET_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ1PKTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ2OCTET_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ2OCTET_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ2PKTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ3OCTET_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ3OCTET_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXQOSQ3PKTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TXUNICASTPKTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_64r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_1024_1522r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_128_255r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_1523_2047r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_1_COLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_2048_4095r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_256_511r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_4096_8191r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_512_1023r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_65_127r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_8192_MAXr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_ALL_OCTETS_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_ALL_OCTETS_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_ALL_PKTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_BRDCASTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_COLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_CRSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_DEFr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_EX_COLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_FRAGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_GD_OCTETS_HIr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_GD_OCTETS_LOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_GD_PKTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_JABr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_LATEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_MULTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_M_COLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_OVERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_PAUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_MIB_TX_UNDERRUNr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIICTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MIICTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIICTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MIICTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MIICTL_EXT_P5r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIISTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MIISTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIISTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MIISTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MIISTS_EXT_P5r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MII_IDDQ_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MII_LOW_POWER_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MII_PCTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MII_PCTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MII_PCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MINIMUM_TCP_HDR_SZr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIN_TCP_HEADER_SIZEr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MIRCAPCTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MIRRORCTLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MISC_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MLF_DROP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MNGMODE_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MNGMODE_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MNGPIDr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MODEL_IDr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_MODEL_ID_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MODEL_ID_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_MODEL_ID_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MODEL_ID_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_MODEL_ID_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MODEL_ID_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MODEL_ID_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_MODEL_ID_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MODULE_ID0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MODULE_ID1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MODULE_ID1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TOTAL_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ0_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ1_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ2_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ3_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ4_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ5_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ6_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TXQ7_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MONITOR_TX_PORT_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC3r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MPORTVEC5r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC4_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MPORTVEC5_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MR_STAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MST_AGEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MST_AGE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MST_CONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MST_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MST_CON_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MST_CON_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MST_CON_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_MST_CON_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MST_CON_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_MST_TABr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_MST_TAB_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MST_TAB_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MST_TBLr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MST_TBL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MST_TBL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR4r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_MULTIPORT_ADDR5r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MULTI_PORT_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_MULTI_PORT_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_MULTI_PORT_CTL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_NEW_CONTROLr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_NEW_CONTROL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_NEW_CONTROL_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_NEW_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_NEW_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_NEW_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_NEW_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_NEW_PRI_MAPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_CREDIT_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_DEF_TX_CRCERR_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_DEF_TX_CRC_MODE_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_EEE_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ENABLE_UNIMAC_CREDIT_LOADr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ENG_EEE_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ENG_EEE_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ENG_PFC_COS_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ING_EEE_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ING_FIFO_OVF_INT_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ING_FIFO_OVF_INT_STSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ING_PFC_COS_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_ING_TLV_LAST_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_LNK_CHG_INT_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_LNK_CHG_INT_STSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_LOOPBACK_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_ERROR_INT_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_ERROR_INT_STSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P8r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P9r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P10r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P11r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P12r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P13r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_MAC_RX_RSV_STATUS_P14r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_PFC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_PORT_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_PORT_PRIORITY_CONTORL0r_ROBO,
#endif
#if defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_PORT_PRIORITY_CONTORL1r_ROBO,
#endif
#if defined(BCM_53158_A0)
    SOC_REG_INT_NPA_NPA_PORT_PRIORITY_CONTORL1_BCM53158_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_RUNT_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_RX_EEE_INT_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_RX_EEE_INT_STSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_RX_LINK_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_TLV_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_TS_MACC_TLV_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_NPA_TX_THRESHOLD_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_NPA_PDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_4r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_5r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_6r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_2_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_3_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_DPLL_7_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_4r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_6r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_1_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_2_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_3_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_3_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_3_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_5_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_5_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_5_2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_7_0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_NSE_NCO_7_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_OOB_PAUSE_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_CHECKERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTHER_OTPIDr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_INDEXr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTP_ADDR_REGr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_OTP_CPU_MODEr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_OTP_CTL_REGr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_OTP_CTL_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_OTP_CTL_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_OTP_OVRD_REG1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_OTP_OVRD_REG2r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_OTP_OVRD_REG3r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTP_RD_DATAr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_STS_REGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTP_STS_REG_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_OTP_VECr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OTP_WR_DATAr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_OUTOFRANGEERRPKTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_OUTRANGEERRCOUNTr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_OUTRANGEERRCOUNT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_OUTRANGEERRCOUNT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_P1588_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_P1588_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_P4_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P4_RGMII_TIME_DLY_GP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_P5_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_P7_CTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_P7_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_EGRESS_PKT_TC2CPCP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_P7_EGRESS_PKT_TC2PCP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LEVEL1_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LEVEL2_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LOW_QUEUE_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LOW_QUEUE_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_LOW_QUEUE_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_PCP2TC_DEI1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_PORT_RED_BYTE_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_PORT_RED_PKT_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_PORT_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QOS_PRI_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QOS_PRI_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE0_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE0_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE0_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE0_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE0_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE1_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE1_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE1_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE1_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE1_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE2_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE2_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE2_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE2_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE2_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE3_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE3_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE3_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE3_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE3_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE4_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE4_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE4_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE4_MAX_REFRESH_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE4_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE4_MAX_THD_SEL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE4_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE4_SHAPER_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE5_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE5_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE5_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE5_MAX_REFRESH_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE5_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE5_MAX_THD_SEL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE5_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_P7_QUEUE5_SHAPER_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE6_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE6_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE6_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE6_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE6_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE7_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE7_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE7_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE7_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_QUEUE7_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_TC2COS_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_P7_TC2COS_MAP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_P7_TC2COS_MAP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_P7_TC_SEL_TABLEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P7_WDRR_PENALTYr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_P8_PCP2TCr_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_P8_PCP2TC_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_P8_WDRR_PENALTYr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_HYS_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_IND_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_PD_CTRL1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_PD_CTRL2r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_PD_CTRL3r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_PU_CTRL1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_PU_CTRL2r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_PU_CTRL3r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_SEL_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PAD_SRC_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PAGEREGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PAGEREG_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PAUSESTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PAUSESTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PAUSESTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PAUSESTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PAUSESTS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PAUSESTS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PAUSESTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PAUSE_CAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PAUSE_CAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PAUSE_CAP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PAUSE_FM_SAr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PAUSE_FRM_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PAUSE_FRM_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PAUSE_FRM_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_5389_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PAUSE_QUANTAr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PAUSE_ST_ADDRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PAUSE_TIME_DEFAULTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PAUSE_TIME_MAXr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PAUSE_TIME_MINr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PAUSE_TIME_RESET_THDr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PAUSE_TIME_UPDATE_PERIODr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PBB_PWRDWN_MON_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PBB_PWRDWN_MON_Nr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PBB_VBUFCNT_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PBPTRFIFO_0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PBPTRFIFO_1r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RDATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RD_GOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RD_WR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_RD_WR_STATUS_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_WADDRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_WCTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_WDATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_PBUSBRIDGE_APB2PBUS_WR_GOr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_PCP_VALUE_CTRLr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_PCP_VALUE_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PDA_HOLD_TIME_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PDA_SETUP_TIME_CFGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PDA_TIMEOUT_CFGr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TEMP_MON_RESUr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PEAK_TEMP_MON_RESU_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TOTAL_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ0_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ1_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ2_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ3_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ4_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ5_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ6_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PEAK_TXQ7_BUF_USED_COUNTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYIDHr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHYIDH_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PHYIDH_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PHYIDH_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PHYIDH_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYIDLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHYIDL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_PHYIDL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_B0)
    SOC_REG_INT_PHYIDL_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PHYIDL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_PHYIDL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYINFO_PHYIDHr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PHYINFO_PHYIDH_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYINFO_PHYIDLr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_PHYINFO_PHYIDL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_B0)
    SOC_REG_INT_PHYINFO_PHYIDL_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PHYINFO_PHYIDL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYSCAN_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PHYSCAN_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHY_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PHY_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PHY_INT_STSr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_PHY_INT_STS_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PHY_INT_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PHY_INT_STS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PHY_INT_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_PHY_LED_FUNCr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PHY_PLL_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PHY_PWR_DOWNr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PHY_STATr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PHY_STSr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PHY_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PID2TCr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS1024TOMAXOCTETSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PKTS1024TOMAXPKTOCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS1024TOMAXPKTOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS1024TOMAXPKTOCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PKTS4096TO8191r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PKTS8192TO9728r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_PKT_MARK_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_CTRL1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_CTRL2r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_CTRL3r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_CTRL4r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_CTRL5r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_CTRL6r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PLL_CTRL_0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PLL_CTRL_1r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PLL_CTRL_2r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_DELOCK_MIBr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_DELOCK_MIB_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PLL_FREQ_SELr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_FREQ_SEL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_FREQ_SEL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PLL_FREQ_SEL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_MISC_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_MISC_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_MOD_CTRL_0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_MOD_CTRL_1r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_MOD_CTRL_2r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_MOD_CTRL_0_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_MOD_CTRL_1_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_MOD_CTRL_2_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_NDIV_FRACr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_NDIV_FRAC_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_NDIV_INTr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_NDIV_INT_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PLL_NDIV_INT_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_SDMOD_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_SDMOD_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_SS_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_SS_CTL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_STSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_STS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_PLL_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PLL_STS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_STS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PLL_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PLL_TEST_CTRL_Ir_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PLL_TEST_CTRL_IIr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_EGRESS_PKT_TC2CPCP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LEVEL1_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LEVEL2_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LOW_QUEUE_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LOW_QUEUE_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_LOW_QUEUE_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PN_PCP2TCr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PN_PCP2TC_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_PCP2TC_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_PCP2TC_DEI1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_PORT_RED_BYTE_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_PORT_RED_PKT_DROP_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_PORT_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QOS_PRI_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QOS_PRI_CTL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE0_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE0_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE0_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE0_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE0_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE1_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE1_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE1_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE1_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE1_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE2_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE2_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE2_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE2_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE2_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE3_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE3_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE3_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE3_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE3_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE4_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE4_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE4_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_REFRESH_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE4_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_THD_SEL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE4_MAX_THD_SEL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE4_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE4_SHAPER_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE5_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE5_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE5_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE5_MAX_REFRESH_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE5_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE5_MAX_THD_SEL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE5_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PN_QUEUE5_SHAPER_STS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE6_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE6_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE6_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE6_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE6_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE7_MAX_PACKET_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE7_MAX_PACKET_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE7_MAX_REFRESHr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE7_MAX_THD_SELr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_QUEUE7_SHAPER_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_TC2COS_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_PN_TC2COS_MAP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PN_TC2COS_MAP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PN_WDRR_PENALTYr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PORT4_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_PORT4_RGMII_CTL_GP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GP_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT7_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT7_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT7_SLEEP_TIMERr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORTVEC1r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORTVEC2r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORTVEC1_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PORTVEC1_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORTVEC1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORTVEC1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORTVEC2_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PORTVEC2_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORTVEC2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORTVEC2_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_7_SA_LIMIT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_7_SA_LRN_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_7_SA_OVERLIMIT_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_8_SA_LIMIT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_8_SA_LRN_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_8_SA_OVERLIMIT_CNTRr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT_CROSS_CONNECTr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT_CROSS_CONNECT_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_EAP_CONr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_EAP_CON_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_EAP_CON_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_EAP_DAr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_EAP_DA_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_EGCTLr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_EGCTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_ENABLEr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_ERC_CONr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PORT_ERC_CON_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_PORT_ERC_CON_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_EVT_ECC_ERR_STSr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PORT_INFO_SPARE0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PORT_INFO_SPARE1r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORT_IRC_CONr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORT_IRC_CON_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_IVL_SVL_CTRLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_MAX_LEARNr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_MAX_LEARN_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_MIB_ECC_ERR_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_N_SA_LIMIT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_N_SA_LRN_CNTRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_N_SA_OVERLIMIT_CNTRr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_SA_CNTr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_SA_CNT_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_SEC_CONr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_SEC_CON_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_SHAPER_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_SLEEP_STSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PORT_TXQ_ECC_ERR_STSr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_VLAN_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PORT_VLAN_CTL_IMPr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_PORT_VLAN_CTL_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_VLAN_CTL_IMP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_PORT_VLAN_CTL_P7r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PORT_XOFF_STSr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_POST_LED_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_POST_LED_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PPPOE_SESSION_PARSE_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PRBS_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PRBS_STAr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_PRESERVE_PKT_FORMATr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_PROBE_BUS_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_PROFILE_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PROTECTED_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PROTOCOL2VLAN_CTLr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PROTOCOL2VLAN_CTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PRS_FIFO_DEBUG_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PRS_FIFO_DEBUG_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_PRS_FIFO_DEBUG_DATAr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_PTESTr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PVTMON_ADC_DATAr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PVTMON_BI_REGr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PVTMON_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PVTMON_DAC_DATAr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PVTMON_SELr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_PVTMON_STATUS_REGr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PWR_DOWN_MODEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_PWR_DOWN_MODE_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_PWR_DOWN_MODE_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_1P1Q_PRI_MAPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_1P1Q_PRI_MAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_QOS_1P_ENr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_1P_EN_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_QOS_1P_EN_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_QOS_1P_EN_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_1P_EN_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_QOS_CTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_QOS_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_DIFF_DSCP0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_DIFF_DSCP3r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_QOS_DIFF_DSCP0_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_5389_A0) || \
    defined(BCM_5396_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_QOS_DIFF_DSCP3_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_QOS_EN_DIFFSERVr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_QOS_EN_DIFFSERV_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_EN_DIFFSERV_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_ETHERPRI_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_PAUSE_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_REASON_CODEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_QOS_REASON_CODE_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QOS_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QOS_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_RX_CTRL_Pr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_RX_CTRL_P_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_TCI_THr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_QOS_TOS_DIF_ENr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_QOS_TX_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_QOS_TX_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_TX_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_TX_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_QOS_WEIGHTr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_QOS_WEIGHT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE0_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE0_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE0_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE0_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE1_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE1_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE1_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE1_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE2_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE2_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE2_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE2_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE3_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE3_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE3_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE3_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE4_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QUEUE4_AVB_SHAPING_MODE_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE4_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE4_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE4_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QUEUE4_SHAPER_ENABLE_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE5_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QUEUE5_AVB_SHAPING_MODE_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE5_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE5_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE5_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_QUEUE5_SHAPER_ENABLE_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE6_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE6_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE6_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE6_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE7_AVB_SHAPING_MODEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE7_SHAPER_BLOCKINGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE7_SHAPER_BUCKET_COUNT_SELECTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_QUEUE7_SHAPER_ENABLEr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS4r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS5r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_QUEUE_REGION_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R64r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R127r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R255r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R511r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R1023r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R1518r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R2047r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R4095r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R9216r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_R16383r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RALNr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_RANGE_CHECKERr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RANGE_CHECKER_CTLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_RANGE_CHECKER_FIELD_SELr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RATE_INBANDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_RATE_INBAND_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RATE_METER0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RATE_METER1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RATE_METER2r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RATE_METER3r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RATE_METER4r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RATE_METER5r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RATE_METER6r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RATE_METER0_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RATE_METER0_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RATE_METER1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RATE_METER1_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RATE_METER_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RATE_OUTBANDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_RATE_OUTBAND_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RBCAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RBYTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA4r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_PORTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RCY_TIME_CFGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RDVLNr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RED_AQD_CONTROLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RED_CONTROLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RED_DROP_ADD_TO_MIBr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RED_DROP_CNTR_RSTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RED_EGRESS_BYPASSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RED_EXPONENTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RED_PROFILE_DEFAULTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RED_PROFILE_Nr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_REGULATOR_CTRLr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_REGULATOR_UNLOCKr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_REGULATOR_VOLT_SELr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RERPKTr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_RESET_STATUSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_RESET_STATUS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_RESET_STATUS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_RESET_STATUS_REGr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_AV_EN_CTRLr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_RESE_AV_EN_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_AV_EN_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_C4_BW_CNTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RESE_C4_BW_CNTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_C4_BW_CNTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_C5_BW_CNTLr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RESE_C5_BW_CNTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_C5_BW_CNTL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RESE_MAX_AV_PKT_SZr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_RESE_MAX_AV_PKT_SZ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RESE_SLOT_ADJr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RESE_SLOT_ADJ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RESE_SLOT_TICK_CNTRr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RESE_SLOT_TICK_CNTR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RESE_TM_ADJr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_RESE_TM_ADJ_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_RESE_TM_BASEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RFCRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RFCSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RFLRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RFRGr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_CTL_GP49r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_CTL_GP50r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RGMII_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RGMII_CTRL_GP25r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_RGMII_CTRL_GP26r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RGMII_CTRL_IMPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RGMII_TIME_DELAY_CTRLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RGMII_TIME_DLY_CTRL_GP25r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_RGMII_TIME_DLY_CTRL_GP26r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RGMII_TIME_DLY_CTRL_IMPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GP49r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GP50r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RJBRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RMCAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RMCRCr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RMGVr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_RMONSTEERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RMONSTEER_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RMONSTEER_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_RMONSTEER_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RMONSTEER_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RMTUEr_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RM_PINS_DEBUGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RM_PINS_DEBUG_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_ROVRr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ROW_VMASK_OVR_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFC0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFC1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFC2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFC3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFC4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFC5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFC6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFC7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFCOFF0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFCOFF1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFCOFF2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFCOFF3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFCOFF4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFCOFF5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFCOFF6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPFCOFF7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPKTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPOKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RPRMr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RRBYTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RRPKTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RSCHCRCr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_RST_MIB_CNT_ENr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RST_TABLE_MEMr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RST_TABLE_MEM1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_RST_TABLE_MEM_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_RST_TABLE_MEM_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RSV_MCAST_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_RSV_MCAST_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RSV_MCAST_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RSV_MCAST_CTRL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RTRFUr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RUCAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RUNDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RVLNr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXALIGNMENTERRORSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXBROADCASTPKTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXBROADCASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RXCFr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXDISCARDr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXDISCARD_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXDISCARD_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXDROPPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXDROPPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXDROPPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXDROPPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXDROPPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXEXCESSSIZEDISCr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXFCSERRORSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXFCSERRORS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXFCSERRORS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXFCSERRORS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXFCSERRORS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXFCSERRORS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXFRAGMENTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXFWDDISCPKTSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXFWDDISCPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXGOODOCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXGOODPKTSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXJABBERPKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXJABBERSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXJABBERS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXJABBERS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXJABBERS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXMULTICASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXOCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXOCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXOCTETS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXOVERSIZEPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXPAUSEPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXPAUSESTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RXPFr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS1024TOMAXPKTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXPKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RXPPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXQOSOCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXSACHANGESr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXSACHANGES_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXSACHANGES_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXSACHANGES_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXSYMBLERRr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXSYMBLERR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXSYMBLERR_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXSYMBLERR_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXSYMBLERR_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXSYMBOLERRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RXUDAr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXUNDERSIZEPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RXUOr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RXWSAr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_CF_SPECr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_CTLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTERr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RX_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_RX_GLOBAL_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_RX_GLOBAL_CTL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RX_HCFC_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RX_HCFC_CRC_COUNTERr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_RX_JUMBO_PACKET_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RX_LLFC_CRC_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RX_LLFC_LOG_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_RX_LLFC_PHY_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_MODE_PORTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_MODE_PORT_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_MODE_PORT_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_RX_PAUSE_PASSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_0_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_0_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_0_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_0_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_1_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_1_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_1_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_1_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_2_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_2_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_2_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_2_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_3_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_3_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_3_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_3_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_4_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_4_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_4_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_4_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_5_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_5_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_5_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_5_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_7_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_7_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_7_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_7_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_8_LINK_DELAY_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_8_LINK_DELAY_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_8_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_PORT_8_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_TS_CAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_TX_1588_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_TX_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_RX_TX_OPTIONr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_SA_LIMIT_ENABLEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_SA_LRN_CNTR_RSTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_SA_OVERLIMIT_CNTR_RSTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_SA_OVER_LIMIT_COPY_REDIRECTr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SCAN_RSLT_GPr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_SCAN_RSLT_IMPr_ROBO,
#endif
#if defined(BCM_53280_B0)
    SOC_REG_INT_SCAN_RSLT_IMP_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_SCAN_RSLT_IMP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_SCAN_RSLT_Pr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_SCAN_TIMEOUTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_SCHEDULER_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_SCHEDULER_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDACTLSTSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDAEGSTSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDAMODE2r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDAMPHYr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANADVr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANEXPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANLPAr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANNXPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDASTSSUMr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDBRCMTSTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_ACTLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_ASTSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_FCSCNTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_RECNTr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDLPNXPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDMIICTLr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDMIISTSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDPHYIDHr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDPHYIDLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_ANADVr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_ANEXPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_ANLPAr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_ANNXPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_CTL1r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_CTL2r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_CTL3r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_CTL4r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_STS1r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_STS2r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_B1000X_STS3r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_BER_CRCERR_RXPKTCNTRr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_BLOCK_ADDRr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_DEFAULTr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_EXT_STSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_FORCE_TX_DATA1r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_FORCE_TX_DATA2r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_LPNXPr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_MIICTLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_MIISTSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PATGEN_CONTROLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PATGEN_STATUSr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PHYIDHr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PHYIDLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PRBS_CONTROLr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_PRBS_STATUSr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_SEL_EARLYr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_SIGNAL_DETCr_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SD_TEST_MODEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SECURITY_BYPASS_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SECURITY_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SEC_TDIP0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SEC_TDIP1r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_SERDES_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SFT_LRN_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_SFT_LRN_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_CLR_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_CTL_GPr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_SGMII_GPHY_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_SGMII_STATUSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_STA_GPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SHD_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SHD_LDr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_SIP_REGr_ROBO,
#endif
#if defined(BCM_53134_A0)
    SOC_REG_INT_SKU_DECr_ROBO,
#endif
#if defined(BCM_53134_B0)
    SOC_REG_INT_SKU_DEC_BCM53134_B0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SPARE_1Cr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SPDSTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_SPDSTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SPDSTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPDSTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_SPDSTS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SPDSTS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SPDSTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SPDSTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SPECIAL_MNGTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SPECIAL_MNGT_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SPICTLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_SPICTL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO3r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO5r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO6r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO0_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO1_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO2_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO3_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO4_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO5_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO6_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPIDIO7_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPISTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SPISTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53280_A0) || \
    defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_SPISTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SPTAGTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_SPTAGT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SPTAGT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SPTAGT_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SRCADRCHGr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_SRCADRCHG_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_DEBUGr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_STAT_GREEN_CNTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_MAC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_MAC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_MIB_ENr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_MIB_INTEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_MIB_INTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_MIB_RESETr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_STAT_RED_CNTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_R_GPORT_RSVr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_STAT_R_GPORT_STAT_UPDATEr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_STAT_YELLOW_CNTRr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_STP_BYPASS_CTLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_STRAP_OVRD1_REGr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_STRAP_OVRD2_REGr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_STRAP_PIN_STATUSr_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_STRAP_PIN_STATUS_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_STRAP_PIN_STATUS_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_STRAP_PIN_STATUS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_STRAP_PIN_STATUS_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STRAP_STSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_STRAP_STS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_STRAP_STS_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_STRAP_VALUEr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_STRAP_VALUE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_STRAP_VALUE_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_STRAP_VALUE_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STRAP_VALUE_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_STREG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_STREG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STS_CTLr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIPr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_STS_OVERRIDE_GPr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STS_OVERRIDE_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STS_OVERRIDE_Pr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_STS_OVERRIDE_P5r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_STS_OVERRIDE_P7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_STS_OVERRIDE_P5_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0)
    SOC_REG_INT_STS_OVERRIDE_P7_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_STS_OVERRIDE_P7_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_STS_OVERRIDE_P_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_STS_OVERRIDE_P_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_SWITCH_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_SWITCH_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_REG_INT_SWITCH_CTRL_BCM53020_A0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_SWITCH_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_SWITCH_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SWMODEr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_SWMODE_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SWMODE_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_SWMODE_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_SWMODE_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_SWMODE_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_SWMODE_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SWMODE_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SW_FLOW_CONr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SW_FLOW_CON_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_SW_XOFF_PORT_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANADVr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANADV_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANEXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANEXP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANLPA1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANLPA2r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANLPA1_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANLPA2_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_ANNXPr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_ANNXP_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_S_EEE_LPI_DURATIONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_EEE_LPI_DURATION_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_S_EEE_LPI_EVENTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_EEE_LPI_EVENT_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_EXT_STSr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_EXT_STS_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_INRANGEERRCOUNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_INRANGEERRCOUNT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_INRANGEERRPKTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_JUMBOPKTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_JUMBOPKT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_MIICTLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_MIICTL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_MIISTSr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_MIISTS_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_OUTOFRANGEERRPKTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_OUTRANGEERRCOUNTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_OUTRANGEERRCOUNT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_PHYIDHr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_PHYIDH_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_S_PHYIDLr_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_REG_INT_S_PHYIDL_BCM53600_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS1024TOMAXOCTETSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS1024TOMAXPKTOCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS1024TOMAXPKTOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS64OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS64OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXBROADCASTPKTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXBROADCASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXBROADCASTPKT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXBROADCASTPKT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXDISCARDr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXDISCARD_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXDROPPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_RXDROPPKTS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXEXCESSSIZEDISCr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXFCSERRORSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXFRAGMENTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXFWDDISCPKTSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXFWDDISCPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXGOODOCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXJABBERPKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXJABBERSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXJABBERS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXJABBERS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_RXJUMBOPKTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXMULTICASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXOCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXPAUSEPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXPAUSEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXPAUSEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPAUSEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS1024TOMAXPKTr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXPKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXSACHANGESr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXSACHANGES_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXSACHANGES_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXSYMBLERRr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_RXSYMBLERR_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXSYMBOLERRr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_RX_JUMBO_PACKET_COUNTERr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXBROADCASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXCOLLISIONSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMITr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXDROPPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXDROPPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXDROPPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXDROPPKTS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISIONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXFRAMEINDISCr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXLATECOLLISIONr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXMULTICASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISIONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISIONSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXOCTETSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXPAUSEPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXPAUSEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXPAUSEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPAUSEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS1024TOMAXPKTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXPKTS1024TOMAXPKTOCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXPKTS128TO255OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXPKTS256TO511OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXPKTS512TO1023OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXPKTS64OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXPKTS65TO127OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXPORTCONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS0OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS0PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS1OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS1PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS2OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS2PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS3OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS3PKTSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ3r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXQPKTQ5r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXQPKTQ6r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXQPKTQ7r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ4_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXQPKTQ5_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ0OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ0PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ1OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ1PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ2OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ2PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ3OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ3PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ4OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ4PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ5OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ5PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ6OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ6PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ7OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQ7PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQSEL0CONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXQQSEL1CONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXSINGLECOLLISIONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXSINGLECOLLISIONSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_S_TXUNICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXUNICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TXUNICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_S_TX_JUMBO_PACKET_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T64r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T127r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T255r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T511r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T1023r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T1518r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T2047r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T4095r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T9216r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_T16383r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TBCAr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TBI_CTLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TBYTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TC2COLORr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0)
    SOC_REG_INT_TC2COS_MAPr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TC2COS_MAP_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TC2RED_PROFILE_TABLEr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_BIST_CONTROLr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TCAM_BIST_CONTROL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_BIST_CONTROL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_BIST_STATUSr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TCAM_BIST_STATUS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_BIST_STATUS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TCAM_CHKSUM_STSr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TCAM_CHKSUM_STS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_CHKSUM_STS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TCAM_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_CTRLr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_TEST_COMPARE_STATUSr_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TCAM_TEST_COMPARE_STATUS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TCAM_TEST_COMPARE_STATUS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TCP_UDP_ACTION_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TCP_UDP_HIT_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TCP_UDP_KEY_REGr_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TCP_UDP_WILDCARD_ACTION_REGr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP2r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP3r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP4r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP5r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP6r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TC_DP2DSCP_MAP7r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TC_GROUP_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TC_SEL_TABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TDFRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TDVLNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TEDFr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TEMP_MON_CALr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TEMP_MON_CAL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TEMP_MON_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TEMP_MON_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TEMP_MON_RESUr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TEMP_MON_RESU_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TEMP_MON_SPEC_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TEMP_MON_SPEC_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TERRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TFCSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TFRGr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TH_PCTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TH_PCTL_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIMECODE_SELr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIME_CODE_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIME_STAMP_3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIME_STAMP_INFO_Nr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TIME_STAMP_Nr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TJBRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TLCLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TMCAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TMCLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TMGVr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TM_STAMP_RPT_CTRLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_TM_STAMP_RPT_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TM_STAMP_STATUSr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_TM_STAMP_STATUS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0) || defined(BCM_53128_A0)
    SOC_REG_INT_TM_STAMP_STATUS_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TM_STAMP_STATUS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TNCLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_TOP_CTRL_REGr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_TOP_IDDQ_CTLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_TOP_LOW_POWER_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_TOP_MODULE_CTL_SPARE0r_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_TOP_MODULE_CTL_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TOTAL_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q3r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_HYST_COUNTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q2r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q3r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TOTAL_LIMIT_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_LIMIT_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_MC_DROP_IMP_THRESHr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_PAUSE_IMP_THRESHr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TOTAL_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TOTAL_REGION_STATUSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TOTAL_SA_LIMIT_CTLr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TOTAL_SA_LRN_CNTRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TOVRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPFC0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPFC1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPFC2r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPFC3r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPFC4r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPFC5r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPFC6r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPFC7r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPKTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TPOKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TRPKTr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TRREG_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_TRREG_CTRL0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TRREG_CTRL1r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TRREG_CTRL2r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_REG_INT_TRREG_CTRL_BCM89500_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TRREG_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TRREG_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_00_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_01_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_02_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_03_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_04_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_05_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_06_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_07_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_08_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_09_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_10_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_11_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_12_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUNK_GRP_13_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TRUNK_GRP_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TRUNK_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TRUNK_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUST_C1P_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUST_CVIDr_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_TRUST_CVLANr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_TRUST_CVLAN_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUST_DSCP_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TRUST_S1P_CTLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TSCLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TS_READ_START_ENDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TUCAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TUFLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TVLNr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXBROADCASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TXCFr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TXCLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXCOLLISIONSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXDEFERREDTRANSMITr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXDROPPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXDROPPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXDROPPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXDROPPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXDROPPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISIONr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXFRAMEINDISCr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXGOODPKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXLATECOLLISIONr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXMULTICASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXMULTIPLECOLLISIONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXMULTIPLECOLLISIONSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXOCTETSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXOCTETS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXOCTETS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXOCTETS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXOCTETS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXOCTETS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXPAUSEPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXPAUSESTSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TXPFr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS1024TOMAXPKTr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TXPKTS1024TOMAXPKTOCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS128TO255OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TXPKTS128TO255OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS256TO511OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TXPKTS256TO511OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS512TO1023OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TXPKTS512TO1023OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS64OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TXPKTS64OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPKTS65TO127OCTETSr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TXPKTS65TO127OCTETS_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXPORTCONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TXPPr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS0OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS0PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS1OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS1PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS2OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS2PKTSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS3OCTETSr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS3PKTSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TXQOSOCTETSr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXQPKTQ0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ3r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ4r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ5r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TXQPKTQ6r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_TXQPKTQ7r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ0_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ1_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ2_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ3_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ4_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ4_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXQPKTQ5_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXQPKTQ5_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ0OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ0PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ1OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ1PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ2OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ2PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ3OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ3PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ4OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ4PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ5OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ5PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ6OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ6PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ7OCTETSr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQ7PACKETr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQSEL0CONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQQSEL1CONGESTIONDROPr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_GE0_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_GE1_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_GE2_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_GE3_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_BACKPRESSURE_IMP_CTLr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_DROP_CNT_COS_SELECT_0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_DROP_CNT_COS_SELECT_1r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53118_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_TXQ_FLUSH_MODEr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TXQ_FLUSH_MODE_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXQ_FLUSH_MODE_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_HYST_A_COUNTr_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_HYST_B_COUNTr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_HYST_B_COUNT_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q0_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q0_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q0_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q0_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q0_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q0_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q1_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q1_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q1_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q1_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q1_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q1_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q2_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q2_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q2_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q2_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q2_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q2_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q3_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q3_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q3_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q3_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q3_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q3_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q4_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q4_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q4_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q4_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q4_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q4_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q5_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q5_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q5_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q5_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q5_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q5_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q6_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q6_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q6_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q6_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q6_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q6_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q7_CONGESTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q7_CONGESTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q7_OVERS_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q7_OVERS_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_REG_INT_TXQ_Q7_PROTECTION_ON_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_Q7_PROTECTION_ON_THRESHOLD_BCM53280_B0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXQ_WEIGHT_QUOTA_SZr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXSINGLECOLLISIONr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXSINGLECOLLISIONSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXUNICASTPKTSr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_CTLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTERr_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_TX_EQZ_COEFr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TX_HCFC_COUNTERr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_TX_JUMBO_PACKET_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_TX_LLFC_LOG_COUNTERr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_MODE_PORTr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_MODE_PORT_IMPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_MODE_PORT_P7r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_TX_PAUSE_PASSr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_0_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_0_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_1_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_1_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_2_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_2_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_3_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_3_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_4_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_4_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_5_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_5_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_7_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_7_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_8_TS_OFFSET_LSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_PORT_8_TS_OFFSET_MSBr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_TX_TS_CAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_0_A_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_0_B_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_0_C_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_0_D_0_11r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_1_A_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_1_B_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_1_C_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_2_A_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_2_B_0_8r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53115_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_UDF_2_C_0_8r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_ULF_DROP_MAPr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ULF_FORWARD_MAPr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_COMMAND_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_FLUSH_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_FRM_LENGTHr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_GMII_EEE_DELAY_ENTRY_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_GMII_EEE_WAKE_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_IPG_HD_BKP_CNTLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MACSEC_CNTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MACSEC_PROG_TX_CRCr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_MODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_PFC_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_PFC_DA_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_PFC_DA_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_PFC_OPCODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_PFC_REFRESH_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MAC_PFC_TYPEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MII_EEE_DELAY_ENTRY_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_MII_EEE_WAKE_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_PAUSE_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_PAUSE_QUANTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_PFC_XOFF_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_RXFIFO_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_RX_PAUSE_QUANTA_SCALEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_SFD_OFFSETr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_TAG_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_TAG_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_TS_STATUS_CNTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_TXFIFO_STATr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_TX_IPG_LENGTHr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_TX_PREAMBLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_TX_TS_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_TX_TS_SEQ_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_UMAC_EEE_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_UMAC_EEE_REF_COUNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_UMAC_REV_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_UMAC_RX_PKT_DROP_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_UMAC_UMAC_TIMESTAMP_ADJUSTr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VID_RANGE_CHECKERr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_VID_RANGE_CHECKER_BCM53280_A0r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_VLAN2VLAN_CTLr_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_VLAN2VLAN_CTL_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_VLAN_BYPASS_CTLr_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL0r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL2r_ROBO,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_VLAN_CTRL3r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL4r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL5r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_VLAN_CTRL6r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM53262_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53115_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_VLAN_CTRL5_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_VLAN_CTRL6_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_VLAN_GLOBAL_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_ITPIDr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTLr_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_VLAN_OTPIDr_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_VLAN_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_VLAN_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_REMAPr_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_REMAP_BCM5396_A0r_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_REG_INT_VREG_UNLOCKr_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_WAN_PORT_SELr_ROBO,
#endif
#if defined(BCM_53101_A0) || defined(BCM_53125_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM53118_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_53134_A0) || defined(BCM_53134_B0) || \
    defined(BCM_89500_A0)
    SOC_REG_INT_WAN_SLEEP_TIMERr_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_WATCH_DOG_CTRLr_ROBO,
#endif
#if defined(BCM_53010_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53010_A0r_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53125_A0r_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53128_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM53134_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_RPT1r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_RPT2r_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_RPT3r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_WATCH_DOG_RPT1_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_WATCH_DOG_RPT2_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53101_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_REG_INT_WATCH_DOG_RPT3_BCM53101_A0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_WRED_REG_SPARE0r_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0)
    SOC_REG_INT_WRED_REG_SPARE1r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_ANADVr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANADV_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_ANEXPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANEXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_ANLPAr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANLPA_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_ANNXPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANNXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_BER_CRC_RXCNTr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_BER_CRC_RXCNT_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_BRCMTSTr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_BRCMTST_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_CTL1r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_CTL2r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_CTL3r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_CTL4r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL3_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL4_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_EXT_MIISTSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_EXT_MIISTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_FORCE_TXD1r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_FORCE_TXD2r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_FORCE_TXD1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_FORCE_TXD2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_LPNXPr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_LPNXP_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_MIICTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_MIICTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_MIISTSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_MIISTS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PATT_GEN_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PATT_GEN_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PATT_GEN_STSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PATT_GEN_STS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PHYIDHr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PHYIDH_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PHYIDLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PHYIDL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PRBS_CTLr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PRBS_CTL_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_PRBS_STSr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PRBS_STS_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_STS1r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_STS2r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_STS3r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS1_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS2_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS3_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_X1K_TST_MODr_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_TST_MOD_BCM5389_A0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_CLEAR_ECC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_CLEAR_FIFO_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_CLEAR_RX_LSS_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_E2E_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_ECC_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_EEE_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_EEE_TIMERSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_FIFO_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_GMII_EEE_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_HIGIG_HDR_0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_HIGIG_HDR_1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_INTR_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_INTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_LAG_FAILOVER_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_LLFC_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_MEM_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_MODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_PAUSE_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_PFC_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_PFC_DAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_PFC_OPCODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_PFC_TYPEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_RX_CDC_ECC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_RX_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_RX_LLFC_MSG_FIELDSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_RX_LSS_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_RX_LSS_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_RX_MAC_SAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_RX_MAX_SIZEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_RX_VLAN_TAGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_SPARE0r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_SPARE1r_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TIMESTAMP_ADJUSTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TIMESTAMP_BYTE_ADJUSTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TXFIFO_CELL_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TXFIFO_CELL_REQ_CNTr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TX_CDC_ECC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TX_CRC_CORRUPT_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TX_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TX_LLFC_MSG_FIELDSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TX_MAC_SAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLMAC_VERSION_IDr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_CNTMAXSIZEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_ECC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_EEE_CLOCK_GATEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_EEE_COUNTER_MODEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_ENABLE_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_FAULT_LINK_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_FLOW_CONTROL_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERRORr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_INTR_ENABLEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_INTR_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_LAG_FAILOVER_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_LED_CHAIN_CONFIGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_LINKSTATUS_DOWNr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEARr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MAC_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MAC_RSV_MASKr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MIB_RESETr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MIB_RSC0_ECC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MIB_RSC1_ECC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MIB_RSC_RAM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MIB_TSC0_ECC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MIB_TSC1_ECC_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MIB_TSC_RAM_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_MODE_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_POWER_SAVEr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_SBUS_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_SGNDET_EARLYCRSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_SOFT_RESETr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_SPARE0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_SW_FLOW_CONTROLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_TSC_PLL_LOCK_STATUSr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_TS_TIMER_31_0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_TS_TIMER_47_32_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_WC_UCMEM_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_XGXS0_CTRL_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_XGXS0_LN0_STATUS0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_XGXS0_LN1_STATUS0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_XGXS0_LN2_STATUS0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_XGXS0_LN3_STATUS0_REGr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XLPORT_XGXS_COUNTER_MODEr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_XOFF_PORT_HISTORYr_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_REG_INT_XOFF_TRIG_PORT_CTRLr_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_REG_INT_XTAL_CTRLr_ROBO,
#endif
#if defined(BCM_53158_A0) || defined(BCM_53158_B0)
    SOC_REG_INT_XTHOLr_ROBO,
#endif
    NUM_SOC_ROBO_REG_INT
} soc_robo_reg_int_t;

typedef enum soc_robo_mem_int_e {
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_ACTm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_ACT_POLm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_DATAm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_DATA_MASKm_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_DATA_MASK_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_GREEN_STATm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_GREEN_STAT_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_MASKm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_METERm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_METER_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_METER_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_METER_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_CFP_METER_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_METER_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_RATE_METERm_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_RED_STATm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_RED_STAT_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_CFP_STATm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_STAT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_STAT_IBm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_STAT_IB_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_STAT_IB_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_STAT_OBm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_STAT_OB_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_STAT_OB_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASKm_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASK_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASK_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASK_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53020_A0) || defined(BCM_53115_A0) || \
    defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SCm_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53134_A0) || \
    defined(BCM_53134_B0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SC_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SC_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SC_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_TCAM_CHKSUMm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_MASKm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_MASK_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_MASK_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_MASK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S1m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S2m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S0_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S1_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_S2_MASKm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_SCm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_SC_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_TCAM_IPV4_SC_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_SC_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_MASKm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_MASK_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_MASK_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_MASK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S1m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S2m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S0_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S1_MASKm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_S2_MASKm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_SCm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_SC_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_TCAM_IPV6_SC_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_SC_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_MASKm_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_TCAM_MASK_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASKm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASK_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASK_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASK_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SCm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SC_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SC_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SC_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SC_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S1m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S2m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_CFP_TCAM_SCm_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_CFP_YELLOW_STATm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_CFP_YELLOW_STAT_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_DPTC2PCPm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_DSCPECN2TCDPm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_EGRESS_VID_REMARKm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_EGRESS_VID_REMARK_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_EGRESS_VID_REMARK_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_EGRESS_VID_REMARK_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_ERC_PORTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_ERC_PORT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_EVM_ACTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_EVM_ACT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_EVM_KEY_DATAm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_EVM_KEY_DATA_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_EVM_KEY_DATA_MASKm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_EVM_KEY_DATA_MASK_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_EVM_KEY_MASKm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_EVM_KEY_MASK_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_FLOW2VLANm_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_GEN_MEMORYm_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_GEN_MEMORY_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_MEM_INT_INT_8051_RAMm_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_MEM_INT_INT_8051_RAM_BCM53128_A0m_ROBO,
#endif
#if defined(BCM_53125_A0)
    SOC_MEM_INT_INT_8051_ROMm_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_MEM_INT_INT_8051_ROM_BCM53128_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IRC_PORTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IRC_PORT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_ACTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_ACT_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_1m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_2m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_3m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_0_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_1_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_2_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_3_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_DATA_MASKm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_DATA_MASK_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_MASK_0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_MASK_1m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_MASK_2m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_IVM_KEY_MASK_3m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_MASK_0_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_MASK_1_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_MASK_2_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_IVM_KEY_MASK_3_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_L2_ARLm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_L2_ARL_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_MEM_INT_L2_ARL_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_L2_ARL_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_MEM_INT_L2_ARL_BCM53118_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0)
    SOC_MEM_INT_L2_ARL_BCM53125_A0m_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_MEM_INT_L2_ARL_BCM53128_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_L2_ARL_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_L2_ARL_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_L2_ARL_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_L2_ARL_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_L2_ARL_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_89500_A0)
    SOC_MEM_INT_L2_ARL_BCM89500_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_L2_ARL_SWm_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM53125_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_L2_ARL_SW_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_L2_ARL_SW_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_L2_MARLm_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_L2_MARL_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_L2_MARL_SWm_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53020_A0) || \
    defined(BCM_53125_A0) || defined(BCM_53128_A0) || \
    defined(BCM_89500_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM53125_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_L2_MARL_SW_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0)
    SOC_MEM_INT_L2_MARL_SW_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53600_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM53600_A0m_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_MAC2VLANm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_MARL_PBMPm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_MARL_PBMP_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_MCAST_VPORT_MAPm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_MSPT_TABm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53101_A0) || \
    defined(BCM_53125_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53118_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53118_A0m_ROBO,
#endif
#if defined(BCM_53128_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53128_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_MSPT_TAB_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_PCP2DPTCm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_PORT_MASKm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_PROTOCOL2VLANm_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_SA_LRN_CNTm_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_TCDP2DSCPECNm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_VLAN2VLANm_ROBO,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_VLAN_1Qm_ROBO,
#endif
#if defined(BCM_53020_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53020_A0m_ROBO,
#endif
#if defined(BCM_53101_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53101_A0m_ROBO,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53115_A0m_ROBO,
#endif
#if defined(BCM_53010_A0) || defined(BCM_53125_A0) || \
    defined(BCM_53128_A0) || defined(BCM_89500_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53125_A0m_ROBO,
#endif
#if defined(BCM_53134_A0) || defined(BCM_53134_B0)
    SOC_MEM_INT_VLAN_1Q_BCM53134_A0m_ROBO,
#endif
#if defined(BCM_53280_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53280_A0m_ROBO,
#endif
#if defined(BCM_53280_B0) || defined(BCM_53600_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53280_B0m_ROBO,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5389_A0m_ROBO,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5396_A0m_ROBO,
#endif
#if defined(BCM_53280_A0) || defined(BCM_53280_B0) || \
    defined(BCM_53600_A0)
    SOC_MEM_INT_VPORT_VID_MAPm_ROBO,
#endif
    NUM_SOC_ROBO_MEM_INT
} soc_robo_mem_int_t;


#endif	/* !_SOC_INTENUM_H */
