# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:49:05 on Dec 19,2022
# vlog -reportprogress 300 -vlog01compat -work postlayout D:/project/program/QUARTUS/eda/HC4511/designer/impl1/HC4511_ba.v 
# -- Compiling module HC4511
# 
# Top level modules:
# 	HC4511
# End time: 00:49:05 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:49:06 on Dec 19,2022
# vlog -reportprogress 300 "+incdir+D:/project/program/QUARTUS/eda/HC4511/stimulus" -vlog01compat -work postlayout D:/project/program/QUARTUS/eda/HC4511/stimulus/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:49:06 on Dec 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /HC4511_0=D:/project/program/QUARTUS/eda/HC4511/designer/impl1/HC4511_ba.sdf postlayout.testbench 
# Start time: 00:49:06 on Dec 19,2022
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.testbench
# Loading postlayout.HC4511
# Loading proasic3.DLN0P1C1
# Loading proasic3.OA1C
# Loading proasic3.IOPAD_IN
# Loading proasic3.NOR3C
# Loading proasic3.IOIN_IB
# Loading proasic3.AOI1
# Loading proasic3.NOR2A
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.IOPAD_TRI
# Loading proasic3.NOR2
# Loading proasic3.XA1B
# Loading proasic3.NOR3
# Loading proasic3.OR2B
# Loading proasic3.NOR3B
# Loading proasic3.INV
# Loading proasic3.MX2A
# Loading proasic3.OR2
# Loading proasic3.OR3A
# Loading proasic3.CLKIO
# Loading proasic3.OR3
# Loading proasic3.DLN1P1C1
# Loading proasic3.OA1B
# Loading proasic3.AXOI7
# Loading proasic3.GND
# Loading proasic3.VCC
# SDF 10.5c Compiler 2016.07 Jul 21 2016
# 
# Loading instances from D:/project/program/QUARTUS/eda/HC4511/designer/impl1/HC4511_ba.sdf
# Loading proasic3.DL2C_UDP
# Loading proasic3.UDP_MUX2
# Loading timing data from D:/project/program/QUARTUS/eda/HC4511/designer/impl1/HC4511_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/project/program/QUARTUS/eda/HC4511/stimulus/testbench.v
# ** Error: src/proasic3.v(27148): $width( negedge D:37751 ps, :39492 ps, 2 ns );
#    Time: 39492 ps  Iteration: 0  Instance: /testbench/HC4511_0/\Seg_pad[5]/U0/U0 
# End time: 00:52:52 on Dec 19,2022, Elapsed time: 0:03:46
# Errors: 1, Warnings: 0
