// Seed: 2600975822
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  always @(posedge id_1 or posedge id_3[$display(1, 1)]) id_2 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    module_1,
    id_3
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_5, id_3
  );
  assign id_2 = id_4 - {1, 1, 1 - 1, 1'b0, 1, 1, 1};
  assign id_4 = id_4;
endmodule
