$comment
	File created using the following command:
		vcd file lab6.msim.vcd -direction
$end
$date
	Thu Jun 19 19:55:46 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab6_Part3_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ data_in $end
$var reg 1 % enableDec $end
$var reg 1 & fsmreset $end
$var reg 1 ' resA $end
$var reg 1 ( resB $end
$var wire 1 ) decout [15] $end
$var wire 1 * decout [14] $end
$var wire 1 + decout [13] $end
$var wire 1 , decout [12] $end
$var wire 1 - decout [11] $end
$var wire 1 . decout [10] $end
$var wire 1 / decout [9] $end
$var wire 1 0 decout [8] $end
$var wire 1 1 decout [7] $end
$var wire 1 2 decout [6] $end
$var wire 1 3 decout [5] $end
$var wire 1 4 decout [4] $end
$var wire 1 5 decout [3] $end
$var wire 1 6 decout [2] $end
$var wire 1 7 decout [1] $end
$var wire 1 8 decout [0] $end
$var wire 1 9 fsmid [3] $end
$var wire 1 : fsmid [2] $end
$var wire 1 ; fsmid [1] $end
$var wire 1 < fsmid [0] $end
$var wire 1 = fsmstate [3] $end
$var wire 1 > fsmstate [2] $end
$var wire 1 ? fsmstate [1] $end
$var wire 1 @ fsmstate [0] $end
$var wire 1 A leds [1] $end
$var wire 1 B leds [2] $end
$var wire 1 C leds [3] $end
$var wire 1 D leds [4] $end
$var wire 1 E leds [5] $end
$var wire 1 F leds [6] $end
$var wire 1 G leds [7] $end
$var wire 1 H Q1 [7] $end
$var wire 1 I Q1 [6] $end
$var wire 1 J Q1 [5] $end
$var wire 1 K Q1 [4] $end
$var wire 1 L Q1 [3] $end
$var wire 1 M Q1 [2] $end
$var wire 1 N Q1 [1] $end
$var wire 1 O Q1 [0] $end
$var wire 1 P Result_odd $end
$var wire 1 Q sampler $end
$scope module i1 $end
$var wire 1 R gnd $end
$var wire 1 S vcc $end
$var wire 1 T unknown $end
$var tri1 1 U devclrn $end
$var tri1 1 V devpor $end
$var tri1 1 W devoe $end
$var wire 1 X clk~combout $end
$var wire 1 Y resA~combout $end
$var wire 1 Z clk~clk_delay_ctrl_clkout $end
$var wire 1 [ clk~clkctrl_outclk $end
$var wire 1 \ data_in~combout $end
$var wire 1 ] inst_70|Selector1~0_combout $end
$var wire 1 ^ fsmreset~combout $end
$var wire 1 _ inst_70|yfsm.s1~regout $end
$var wire 1 ` inst_70|Selector2~0_combout $end
$var wire 1 a inst_70|yfsm.s2~regout $end
$var wire 1 b inst_70|Selector3~0_combout $end
$var wire 1 c inst_70|yfsm.s3~regout $end
$var wire 1 d inst_70|Selector4~0_combout $end
$var wire 1 e inst_70|yfsm.s4~regout $end
$var wire 1 f inst_70|Selector5~0_combout $end
$var wire 1 g inst_70|yfsm.s5~regout $end
$var wire 1 h inst_70|WideOr3~0_combout $end
$var wire 1 i inst_911|Result_odd~0_combout $end
$var wire 1 j inst_911|Result_odd~regout $end
$var wire 1 k inst_70|Selector6~0_combout $end
$var wire 1 l inst_70|yfsm.s6~regout $end
$var wire 1 m inst_70|Selector7~0_combout $end
$var wire 1 n inst_70|yfsm.s7~regout $end
$var wire 1 o inst_70|Selector0~0_combout $end
$var wire 1 p inst_70|yfsm.s0~regout $end
$var wire 1 q inst_70|WideOr0~combout $end
$var wire 1 r inst_70|WideOr1~combout $end
$var wire 1 s inst_70|WideOr2~0_combout $end
$var wire 1 t enableDec~combout $end
$var wire 1 u inst20|Mux0~0_combout $end
$var wire 1 v inst20|Mux1~0_combout $end
$var wire 1 w inst20|Mux2~0_combout $end
$var wire 1 x inst20|Mux3~0_combout $end
$var wire 1 y inst20|Mux4~0_combout $end
$var wire 1 z inst20|Mux5~0_combout $end
$var wire 1 { inst20|Mux6~0_combout $end
$var wire 1 | inst20|Mux7~0_combout $end
$var wire 1 } resA~clk_delay_ctrl_clkout $end
$var wire 1 ~ resA~clkctrl_outclk $end
$var wire 1 !! inst|Q[6]~feeder_combout $end
$var wire 1 "! inst|Q[5]~feeder_combout $end
$var wire 1 #! inst|Q[3]~feeder_combout $end
$var wire 1 $! inst|Q[1]~feeder_combout $end
$var wire 1 %! inst|Q[0]~feeder_combout $end
$var wire 1 &! inst_70|student_id [3] $end
$var wire 1 '! inst_70|student_id [2] $end
$var wire 1 (! inst_70|student_id [1] $end
$var wire 1 )! inst_70|student_id [0] $end
$var wire 1 *! inst|Q [7] $end
$var wire 1 +! inst|Q [6] $end
$var wire 1 ,! inst|Q [5] $end
$var wire 1 -! inst|Q [4] $end
$var wire 1 .! inst|Q [3] $end
$var wire 1 /! inst|Q [2] $end
$var wire 1 0! inst|Q [1] $end
$var wire 1 1! inst|Q [0] $end
$var wire 1 2! A~combout [7] $end
$var wire 1 3! A~combout [6] $end
$var wire 1 4! A~combout [5] $end
$var wire 1 5! A~combout [4] $end
$var wire 1 6! A~combout [3] $end
$var wire 1 7! A~combout [2] $end
$var wire 1 8! A~combout [1] $end
$var wire 1 9! A~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !
bx "
0#
1$
1%
0&
x'
x(
18
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0<
0;
0:
09
0@
0?
0>
0=
0G
1F
0E
1D
0C
1B
1A
0O
0N
0M
0L
0K
0J
0I
0H
0P
xQ
0R
1S
xT
1U
1V
1W
0X
xY
0Z
0[
1\
1]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
0i
0j
0k
0l
0m
0n
1o
0p
1q
1r
1s
1t
0u
0v
0w
0x
0y
0z
0{
1|
x}
x~
x!!
x"!
x#!
x$!
x%!
z)!
0(!
0'!
0&!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
$end
#40000
1#
1X
0Q
1Z
1[
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
1p
1_
0s
0h
0]
1`
xO
xN
xM
xL
xK
xJ
xI
xH
0|
1{
1i
1@
1<
08
17
#80000
0#
0X
1Q
0Z
0[
#120000
1#
1X
0Q
1Z
1[
1j
1a
0_
1s
1b
0`
0r
1E
1P
0B
0D
0F
0{
1z
0@
1?
07
16
#160000
0#
0X
1Q
0Z
0[
#180000
0%
0t
0Q
0z
06
#200000
1#
1X
1Q
1Z
1[
1c
0a
1&!
1h
1d
0b
0s
0i
19
0<
1@
#240000
0#
0X
0Q
0Z
0[
#280000
1#
1X
1Q
1Z
1[
0j
1e
0c
1'!
1s
1r
1f
0d
0&!
0q
0E
0P
1B
1D
1F
1:
09
0@
0?
1>
#320000
0#
0X
0Q
0Z
0[
#360000
1#
1X
1Q
1Z
1[
1g
0e
1&!
1k
0f
0'!
0s
19
0:
1@
#400000
0#
0X
0Q
0Z
0[
#420000
1&
1%
1^
1t
1Q
1w
13
0p
0g
1s
1q
1]
0&!
0k
1|
0w
09
0@
0>
18
03
#440000
1#
1X
0Q
1Z
1[
#480000
0#
0X
1Q
0Z
0[
#520000
1#
1X
0Q
1Z
1[
#560000
0#
0X
1Q
0Z
0[
#600000
1#
1X
0Q
1Z
1[
#640000
0#
0X
1Q
0Z
0[
#680000
1#
1X
0Q
1Z
1[
#710000
0%
0t
1Q
0|
08
#720000
0#
0X
0Q
0Z
0[
#760000
1#
1X
1Q
1Z
1[
#800000
0#
0X
0Q
0Z
0[
#840000
1#
1X
1Q
1Z
1[
#880000
0#
0X
0Q
0Z
0[
#920000
1#
1X
1Q
1Z
1[
#960000
0#
0X
0Q
0Z
0[
#1000000
