

================================================================
== Vitis HLS Report for 'decimate_pfb_Pipeline_load_coeffs'
================================================================
* Date:           Sat Jan 10 15:28:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_coeffs  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      95|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|      79|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      79|     167|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_244_p2       |         +|   0|  0|  26|          26|          14|
    |add_ln24_2_fu_205_p2       |         +|   0|  0|  13|          13|           1|
    |add_ln24_fu_195_p2         |         +|   0|  0|  13|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln24_1_fu_211_p2      |      icmp|   0|  0|  13|          13|           3|
    |icmp_ln24_fu_189_p2        |      icmp|   0|  0|  14|          13|          14|
    |select_ln24_fu_217_p3      |    select|   0|  0|  13|           1|          13|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  95|          81|          49|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_13           |   9|          2|   13|         26|
    |ap_sig_allocacmp_phi_urem_load  |   9|          2|   13|         26|
    |gmem_blk_n_R                    |   9|          2|    1|          2|
    |i_fu_84                         |   9|          2|   13|         26|
    |phi_mul_fu_80                   |   9|          2|   26|         52|
    |phi_urem_fu_76                  |   9|          2|   13|         26|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  72|         16|   81|        162|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_308            |  16|   0|   16|          0|
    |i_fu_84                           |  13|   0|   13|          0|
    |phi_mul_fu_80                     |  26|   0|   26|          0|
    |phi_urem_fu_76                    |  13|   0|   13|          0|
    |trunc_ln24_reg_304                |   3|   0|    3|          0|
    |trunc_ln24_reg_304_pp0_iter1_reg  |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  79|   0|   79|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|                                    decimate_pfb_Pipeline_load_coeffs|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|                                    decimate_pfb_Pipeline_load_coeffs|  return value|
|ap_start                                                                      |   in|    1|  ap_ctrl_hs|                                    decimate_pfb_Pipeline_load_coeffs|  return value|
|ap_done                                                                       |  out|    1|  ap_ctrl_hs|                                    decimate_pfb_Pipeline_load_coeffs|  return value|
|ap_idle                                                                       |  out|    1|  ap_ctrl_hs|                                    decimate_pfb_Pipeline_load_coeffs|  return value|
|ap_ready                                                                      |  out|    1|  ap_ctrl_hs|                                    decimate_pfb_Pipeline_load_coeffs|  return value|
|m_axi_gmem_AWVALID                                                            |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWREADY                                                            |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWADDR                                                             |  out|   64|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWID                                                               |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWLEN                                                              |  out|   32|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWSIZE                                                             |  out|    3|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWBURST                                                            |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWLOCK                                                             |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWCACHE                                                            |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWPROT                                                             |  out|    3|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWQOS                                                              |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWREGION                                                           |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_AWUSER                                                             |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_WVALID                                                             |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_WREADY                                                             |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_WDATA                                                              |  out|   16|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_WSTRB                                                              |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_WLAST                                                              |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_WID                                                                |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_WUSER                                                              |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARVALID                                                            |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARREADY                                                            |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARADDR                                                             |  out|   64|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARID                                                               |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARLEN                                                              |  out|   32|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARSIZE                                                             |  out|    3|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARBURST                                                            |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARLOCK                                                             |  out|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARCACHE                                                            |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARPROT                                                             |  out|    3|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARQOS                                                              |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARREGION                                                           |  out|    4|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_ARUSER                                                             |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_RVALID                                                             |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_RREADY                                                             |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_RDATA                                                              |   in|   16|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_RLAST                                                              |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_RID                                                                |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM                                                           |   in|   10|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_RUSER                                                              |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_RRESP                                                              |   in|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_BVALID                                                             |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_BREADY                                                             |  out|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_BRESP                                                              |   in|    2|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_BID                                                                |   in|    1|       m_axi|                                                                 gmem|       pointer|
|m_axi_gmem_BUSER                                                              |   in|    1|       m_axi|                                                                 gmem|       pointer|
|sext_ln24                                                                     |   in|   63|     ap_none|                                                            sext_ln24|        scalar|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0  |  out|   10|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_d0        |  out|   16|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0  |  out|   10|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_d0        |  out|   16|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0  |  out|   10|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_d0        |  out|   16|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0  |  out|   10|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_d0        |  out|   16|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0    |  out|   10|   ap_memory|    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0         |  out|    1|   ap_memory|    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0         |  out|    1|   ap_memory|    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_d0          |  out|   16|   ap_memory|    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln24"   --->   Operation 9 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i63 %sext_ln24_read"   --->   Operation 10 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_19, i32 0, i32 0, void @empty_18, i32 64, i32 4096, void @empty_17, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln24 = store i13 0, i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 12 'store' 'store_ln24' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i26 0, i26 %phi_mul"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %phi_urem"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_urem_load = load i13 %phi_urem" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 16 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_13 = load i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 17 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.53ns)   --->   "%icmp_ln24 = icmp_eq  i13 %i_13, i13 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.53ns)   --->   "%add_ln24 = add i13 %i_13, i13 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 19 'add' 'add_ln24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %for.end.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 20 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i13 %phi_urem_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 21 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.22ns)   --->   "%switch_ln26 = switch i3 %trunc_ln24, void %arrayidx2.case.4, i3 0, void %arrayidx2.case.0, i3 1, void %arrayidx2.case.1, i3 2, void %arrayidx2.case.2, i3 3, void %arrayidx2.case.3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 22 'switch' 'switch_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.22>
ST_1 : Operation 23 [1/1] (1.53ns)   --->   "%add_ln24_2 = add i13 %phi_urem_load, i13 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 23 'add' 'add_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.53ns)   --->   "%icmp_ln24_1 = icmp_ult  i13 %add_ln24_2, i13 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 24 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%select_ln24 = select i1 %icmp_ln24_1, i13 %add_ln24_2, i13 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 25 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln24 = store i13 %add_ln24, i13 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 26 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln24 = store i13 %select_ln24, i13 %phi_urem" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 27 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln24_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 29 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.04>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul_load = load i26 %phi_mul" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 30 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25]   --->   Operation 31 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 33 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.74ns)   --->   "%add_ln24_1 = add i26 %phi_mul_load, i26 13108" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 34 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %phi_mul_load, i32 16, i32 25" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %tmp" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 36 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 37 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 38 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 39 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 40 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 41 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.77ns)   --->   "%store_ln26 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 42 'store' 'store_ln26' <Predicate = (trunc_ln24 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 43 'br' 'br_ln26' <Predicate = (trunc_ln24 == 3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.77ns)   --->   "%store_ln26 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 44 'store' 'store_ln26' <Predicate = (trunc_ln24 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 45 'br' 'br_ln26' <Predicate = (trunc_ln24 == 2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.77ns)   --->   "%store_ln26 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (trunc_ln24 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 47 'br' 'br_ln26' <Predicate = (trunc_ln24 == 1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.77ns)   --->   "%store_ln26 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 48 'store' 'store_ln26' <Predicate = (trunc_ln24 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 49 'br' 'br_ln26' <Predicate = (trunc_ln24 == 0)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.77ns)   --->   "%store_ln26 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 50 'store' 'store_ln26' <Predicate = (trunc_ln24 != 0 & trunc_ln24 != 1 & trunc_ln24 != 2 & trunc_ln24 != 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:26]   --->   Operation 51 'br' 'br_ln26' <Predicate = (trunc_ln24 != 0 & trunc_ln24 != 1 & trunc_ln24 != 2 & trunc_ln24 != 3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln24 = store i26 %add_ln24_1, i26 %phi_mul" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 52 'store' 'store_ln24' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:24]   --->   Operation 53 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                                                                 (alloca           ) [ 0100]
phi_mul                                                                  (alloca           ) [ 0111]
i                                                                        (alloca           ) [ 0100]
sext_ln24_read                                                           (read             ) [ 0000]
sext_ln24_cast                                                           (sext             ) [ 0110]
specinterface_ln0                                                        (specinterface    ) [ 0000]
store_ln24                                                               (store            ) [ 0000]
store_ln0                                                                (store            ) [ 0000]
store_ln0                                                                (store            ) [ 0000]
br_ln0                                                                   (br               ) [ 0000]
phi_urem_load                                                            (load             ) [ 0000]
i_13                                                                     (load             ) [ 0000]
icmp_ln24                                                                (icmp             ) [ 0110]
add_ln24                                                                 (add              ) [ 0000]
br_ln24                                                                  (br               ) [ 0000]
trunc_ln24                                                               (trunc            ) [ 0111]
switch_ln26                                                              (switch           ) [ 0000]
add_ln24_2                                                               (add              ) [ 0000]
icmp_ln24_1                                                              (icmp             ) [ 0000]
select_ln24                                                              (select           ) [ 0000]
store_ln24                                                               (store            ) [ 0000]
store_ln24                                                               (store            ) [ 0000]
gmem_addr                                                                (getelementptr    ) [ 0000]
gmem_addr_read                                                           (read             ) [ 0101]
phi_mul_load                                                             (load             ) [ 0000]
specpipeline_ln25                                                        (specpipeline     ) [ 0000]
speclooptripcount_ln24                                                   (speclooptripcount) [ 0000]
specloopname_ln24                                                        (specloopname     ) [ 0000]
add_ln24_1                                                               (add              ) [ 0000]
tmp                                                                      (partselect       ) [ 0000]
zext_ln24                                                                (zext             ) [ 0000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr (getelementptr    ) [ 0000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr (getelementptr    ) [ 0000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr (getelementptr    ) [ 0000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr (getelementptr    ) [ 0000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr   (getelementptr    ) [ 0000]
store_ln26                                                               (store            ) [ 0000]
br_ln26                                                                  (br               ) [ 0000]
store_ln26                                                               (store            ) [ 0000]
br_ln26                                                                  (br               ) [ 0000]
store_ln26                                                               (store            ) [ 0000]
br_ln26                                                                  (br               ) [ 0000]
store_ln26                                                               (store            ) [ 0000]
br_ln26                                                                  (br               ) [ 0000]
store_ln26                                                               (store            ) [ 0000]
br_ln26                                                                  (br               ) [ 0000]
store_ln24                                                               (store            ) [ 0000]
br_ln24                                                                  (br               ) [ 0000]
ret_ln0                                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="phi_urem_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_mul_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln24_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="63" slack="0"/>
<pin id="90" dir="0" index="1" bw="63" slack="0"/>
<pin id="91" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln24_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="gmem_addr_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln26_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="1"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln26_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="1"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln26_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln26_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln26_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="1"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln24_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="63" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln24_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="13" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="26" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="13" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="phi_urem_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_13_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="13" slack="0"/>
<pin id="188" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln24_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="13" slack="0"/>
<pin id="191" dir="0" index="1" bw="13" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln24_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="13" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln24_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="0"/>
<pin id="203" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln24_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln24_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="13" slack="0"/>
<pin id="213" dir="0" index="1" bw="13" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln24_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="13" slack="0"/>
<pin id="220" dir="0" index="2" bw="13" slack="0"/>
<pin id="221" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln24_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="0" index="1" bw="13" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln24_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="gmem_addr_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="1"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="phi_mul_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="26" slack="2"/>
<pin id="243" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln24_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="26" slack="0"/>
<pin id="246" dir="0" index="1" bw="15" slack="0"/>
<pin id="247" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="26" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln24_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln24_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="26" slack="0"/>
<pin id="271" dir="0" index="1" bw="26" slack="2"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="phi_urem_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="0"/>
<pin id="276" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="281" class="1005" name="phi_mul_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="26" slack="0"/>
<pin id="283" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="0"/>
<pin id="290" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="295" class="1005" name="sext_ln24_cast_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24_cast "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln24_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="304" class="1005" name="trunc_ln24_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="2"/>
<pin id="306" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="308" class="1005" name="gmem_addr_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="1"/>
<pin id="310" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="120" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="113" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="106" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="99" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="127" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="88" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="183" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="183" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="205" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="195" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="217" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="235" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="241" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="72" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="273"><net_src comp="244" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="76" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="284"><net_src comp="80" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="291"><net_src comp="84" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="298"><net_src comp="164" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="303"><net_src comp="189" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="201" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="94" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="158" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {3 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {3 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {3 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {3 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {3 }
 - Input state : 
	Port: decimate_pfb_Pipeline_load_coeffs : gmem | {2 }
	Port: decimate_pfb_Pipeline_load_coeffs : sext_ln24 | {1 }
	Port: decimate_pfb_Pipeline_load_coeffs : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {}
	Port: decimate_pfb_Pipeline_load_coeffs : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {}
	Port: decimate_pfb_Pipeline_load_coeffs : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {}
	Port: decimate_pfb_Pipeline_load_coeffs : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {}
	Port: decimate_pfb_Pipeline_load_coeffs : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {}
  - Chain level:
	State 1
		store_ln24 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem_load : 1
		i_13 : 1
		icmp_ln24 : 2
		add_ln24 : 2
		br_ln24 : 3
		trunc_ln24 : 2
		switch_ln26 : 3
		add_ln24_2 : 2
		icmp_ln24_1 : 3
		select_ln24 : 4
		store_ln24 : 3
		store_ln24 : 5
	State 2
		gmem_addr_read : 1
	State 3
		add_ln24_1 : 1
		tmp : 1
		zext_ln24 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr : 3
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln24_fu_195      |    0    |    13   |
|    add   |     add_ln24_2_fu_205     |    0    |    13   |
|          |     add_ln24_1_fu_244     |    0    |    26   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln24_fu_189     |    0    |    13   |
|          |     icmp_ln24_1_fu_211    |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln24_fu_217    |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln24_read_read_fu_88 |    0    |    0    |
|          | gmem_addr_read_read_fu_94 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln24_cast_fu_164   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln24_fu_201     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_250        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln24_fu_260     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    91   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|gmem_addr_read_reg_308|   16   |
|       i_reg_288      |   13   |
|   icmp_ln24_reg_300  |    1   |
|    phi_mul_reg_281   |   26   |
|   phi_urem_reg_274   |   13   |
|sext_ln24_cast_reg_295|   64   |
|  trunc_ln24_reg_304  |    3   |
+----------------------+--------+
|         Total        |   136  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   91   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   136  |    -   |
+-----------+--------+--------+
|   Total   |   136  |   91   |
+-----------+--------+--------+
