module sig_out(clk,N1x, class);
	input clk;
	input [31:0]N1x;
	output reg class;
	
always@(posedge clk)
	begin
	if(N1x>0)
		begin
		class<=1;
		end
	end
endmodule