-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_155 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_01_i : IN STD_LOGIC_VECTOR (31 downto 0);
    this_01_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    this_01_o_ap_vld : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1960_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1960_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1960_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1960_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1960_p_ce : OUT STD_LOGIC;
    grp_fu_1934_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1934_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1934_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1934_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1934_p_ce : OUT STD_LOGIC;
    grp_fu_5030_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5030_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5030_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_5030_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5030_p_ce : OUT STD_LOGIC;
    grp_fu_5038_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5038_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5038_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_5038_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5038_p_ce : OUT STD_LOGIC;
    grp_fu_1943_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1943_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1943_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1943_p_ce : OUT STD_LOGIC;
    grp_fu_5026_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5026_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5026_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5026_p_ce : OUT STD_LOGIC;
    grp_fu_5042_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5042_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5042_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_5042_p_ce : OUT STD_LOGIC;
    grp_fu_1967_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1967_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1967_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1967_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1967_p_ce : OUT STD_LOGIC );
end;


architecture behav of main_operator_155 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal this_01_read_reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_446 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_reg_450 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln366_fu_255_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln366_reg_463 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal and_ln75_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_468 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_305_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_472 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln90_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_477 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln90_fu_316_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln90_reg_481 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln90_fu_323_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln90_reg_486 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln102_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_491 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal select_ln102_fu_373_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln102_reg_495 : STD_LOGIC_VECTOR (2 downto 0);
    signal aux_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal aux_ce0 : STD_LOGIC;
    signal aux_we0 : STD_LOGIC;
    signal aux_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_idle : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_ready : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_ce0 : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_we0 : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_ce : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_ce : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_ce : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_ce : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_ce : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_ce : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_idle : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_ready : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_ce0 : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out_ap_vld : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out_ap_vld : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out_ap_vld : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_idle : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_ready : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_ce : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_done : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_idle : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_ready : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_done : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_idle : STD_LOGIC;
    signal grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_ready : STD_LOGIC;
    signal ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i104107_reg_132 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_345_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg : STD_LOGIC := '0';
    signal grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_fu_339_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_190_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln60_fu_202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_205_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln60_fu_215_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln60_21_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_20_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln75_fu_261_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_fu_264_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln75_fu_274_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln75_7_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln98_fu_329_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln98_fu_335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln102_fu_357_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln102_6_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln102_fu_367_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_500_ce : STD_LOGIC;
    signal grp_fu_504_ce : STD_LOGIC;
    signal grp_fu_508_ce : STD_LOGIC;
    signal grp_fu_512_ce : STD_LOGIC;
    signal grp_fu_516_ce : STD_LOGIC;
    signal grp_fu_520_ce : STD_LOGIC;
    signal grp_fu_524_ce : STD_LOGIC;
    signal ap_predicate_op80_call_state11 : BOOLEAN;
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_operator_155_Pipeline_VITIS_LOOP_167_118 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
        aux_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        aux_ce0 : OUT STD_LOGIC;
        aux_we0 : OUT STD_LOGIC;
        aux_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_500_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_500_p_ce : OUT STD_LOGIC;
        grp_fu_504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_504_p_ce : OUT STD_LOGIC;
        grp_fu_508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_508_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_508_p_ce : OUT STD_LOGIC;
        grp_fu_512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_512_p_ce : OUT STD_LOGIC;
        grp_fu_516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_516_p_ce : OUT STD_LOGIC;
        grp_fu_520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_520_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_155_Pipeline_VITIS_LOOP_185_119 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        aux_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        aux_ce0 : OUT STD_LOGIC;
        aux_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_1_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_1_2_out_ap_vld : OUT STD_LOGIC;
        this_112_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_112_2_out_ap_vld : OUT STD_LOGIC;
        this_12_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_12_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_155_Pipeline_VITIS_LOOP_82_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_1_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_112_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_12_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_524_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_524_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_524_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_155_Pipeline_VITIS_LOOP_90_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_112_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_12_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_1_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln90 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln90 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component main_operator_155_Pipeline_VITIS_LOOP_102_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln102 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln102_12 : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_mul_body_aux_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    aux_U : component main_mul_body_aux_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => aux_address0,
        ce0 => aux_ce0,
        we0 => aux_we0,
        d0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_d0,
        q0 => aux_q0);

    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144 : component main_operator_155_Pipeline_VITIS_LOOP_167_118
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start,
        ap_done => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done,
        ap_idle => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_idle,
        ap_ready => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        p_read14 => p_read14,
        p_read25 => p_read25,
        aux_address0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_address0,
        aux_ce0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_ce0,
        aux_we0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_we0,
        aux_d0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_d0,
        grp_fu_500_p_din0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din0,
        grp_fu_500_p_din1 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din1,
        grp_fu_500_p_opcode => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_opcode,
        grp_fu_500_p_dout0 => grp_fu_1934_p_dout0,
        grp_fu_500_p_ce => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_ce,
        grp_fu_504_p_din0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din0,
        grp_fu_504_p_din1 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din1,
        grp_fu_504_p_opcode => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_opcode,
        grp_fu_504_p_dout0 => grp_fu_5030_p_dout0,
        grp_fu_504_p_ce => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_ce,
        grp_fu_508_p_din0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din0,
        grp_fu_508_p_din1 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din1,
        grp_fu_508_p_opcode => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_opcode,
        grp_fu_508_p_dout0 => grp_fu_5038_p_dout0,
        grp_fu_508_p_ce => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_ce,
        grp_fu_512_p_din0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din0,
        grp_fu_512_p_din1 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din1,
        grp_fu_512_p_dout0 => grp_fu_1943_p_dout0,
        grp_fu_512_p_ce => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_ce,
        grp_fu_516_p_din0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din0,
        grp_fu_516_p_din1 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din1,
        grp_fu_516_p_dout0 => grp_fu_5026_p_dout0,
        grp_fu_516_p_ce => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_ce,
        grp_fu_520_p_din0 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din0,
        grp_fu_520_p_din1 => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din1,
        grp_fu_520_p_dout0 => grp_fu_5042_p_dout0,
        grp_fu_520_p_ce => grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_ce);

    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155 : component main_operator_155_Pipeline_VITIS_LOOP_185_119
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start,
        ap_done => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done,
        ap_idle => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_idle,
        ap_ready => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        aux_address0 => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_address0,
        aux_ce0 => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_ce0,
        aux_q0 => aux_q0,
        this_1_2_out => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out,
        this_1_2_out_ap_vld => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out_ap_vld,
        this_112_2_out => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out,
        this_112_2_out_ap_vld => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out_ap_vld,
        this_12_2_out => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out,
        this_12_2_out_ap_vld => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out_ap_vld);

    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166 : component main_operator_155_Pipeline_VITIS_LOOP_82_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start,
        ap_done => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done,
        ap_idle => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_idle,
        ap_ready => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_ready,
        this_1_4 => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out,
        this_112_4 => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out,
        this_12_4 => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out,
        idx_tmp_out => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out_ap_vld,
        grp_fu_524_p_din0 => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din0,
        grp_fu_524_p_din1 => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din1,
        grp_fu_524_p_opcode => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_opcode,
        grp_fu_524_p_dout0 => grp_fu_1967_p_dout0,
        grp_fu_524_p_ce => grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_ce);

    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174 : component main_operator_155_Pipeline_VITIS_LOOP_90_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start,
        ap_done => grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_done,
        ap_idle => grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_idle,
        ap_ready => grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_ready,
        this_112_4 => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out,
        this_12_4 => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out,
        this_1_4 => grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out,
        zext_ln90 => empty_reg_472,
        xor_ln90 => xor_ln90_reg_481);

    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183 : component main_operator_155_Pipeline_VITIS_LOOP_102_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start,
        ap_done => grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_done,
        ap_idle => grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_idle,
        ap_ready => grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_ready,
        zext_ln102 => base_0_lcssa_i104107_reg_132,
        zext_ln102_12 => select_ln102_reg_495);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10) and ((icmp_ln102_fu_351_p2 = ap_const_lv1_0) or (icmp_ln90_reg_477 = ap_const_lv1_0)))) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_ready = ap_const_logic_1)) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((icmp_ln60_reg_446 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln60_fu_237_p2)))) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_ready = ap_const_logic_1)) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_ready = ap_const_logic_1)) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln75_fu_296_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_ready = ap_const_logic_1)) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln90_fu_310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_ready = ap_const_logic_1)) then 
                    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    base_0_lcssa_i104107_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln102_fu_351_p2 = ap_const_lv1_0) and (icmp_ln90_reg_477 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                base_0_lcssa_i104107_reg_132 <= base_fu_345_p2;
            elsif (((icmp_ln90_fu_310_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                base_0_lcssa_i104107_reg_132 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln366_reg_463 <= add_ln366_fu_255_p2;
                and_ln75_reg_468 <= and_ln75_fu_296_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_reg_446 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                and_ln60_reg_450 <= and_ln60_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                empty_reg_472 <= empty_fu_305_p1;
                icmp_ln90_reg_477 <= icmp_ln90_fu_310_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln90_reg_477 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                icmp_ln102_reg_491 <= icmp_ln102_fu_351_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln60_reg_446 <= icmp_ln60_fu_196_p2;
                this_01_read_reg_441 <= this_01_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and ((icmp_ln102_fu_351_p2 = ap_const_lv1_0) or (icmp_ln90_reg_477 = ap_const_lv1_0)))) then
                select_ln102_reg_495 <= select_ln102_fu_373_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln90_fu_310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                sub_ln90_reg_486 <= sub_ln90_fu_323_p2;
                xor_ln90_reg_481 <= xor_ln90_fu_316_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln60_reg_446, and_ln60_fu_237_p2, ap_CS_fsm_state2, ap_CS_fsm_state7, and_ln75_fu_296_p2, ap_CS_fsm_state10, grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done, grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done, grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done, ap_block_state10_on_subcall_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_lv1_1 = and_ln60_fu_237_p2) and (icmp_ln60_reg_446 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = and_ln75_fu_296_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln102_fu_367_p2 <= std_logic_vector(unsigned(zext_ln102_fu_357_p1) + unsigned(ap_const_lv3_1));
    add_ln366_fu_255_p2 <= std_logic_vector(unsigned(this_01_read_reg_441) + unsigned(ap_const_lv32_2));
    and_ln60_fu_237_p2 <= (or_ln60_fu_231_p2 and grp_fu_1960_p_dout0);
    and_ln75_fu_296_p2 <= (or_ln75_fu_290_p2 and grp_fu_1960_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(ap_block_state11_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state11_on_subcall_done)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done)
    begin
        if ((grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done)
    begin
        if ((grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done)
    begin
        if ((grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(icmp_ln90_reg_477, grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((icmp_ln90_reg_477 = ap_const_lv1_1) and (grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_done = ap_const_logic_0));
    end process;


    ap_block_state11_on_subcall_done_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_done, ap_predicate_op80_call_state11)
    begin
                ap_block_state11_on_subcall_done <= ((ap_predicate_op80_call_state11 = ap_const_boolean_1) and (grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4_assign_proc : process(icmp_ln90_reg_477, icmp_ln102_fu_351_p2, ap_CS_fsm_state10, base_0_lcssa_i104107_reg_132, base_fu_345_p2)
    begin
        if (((icmp_ln102_fu_351_p2 = ap_const_lv1_0) and (icmp_ln90_reg_477 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4 <= base_fu_345_p2;
        else 
            ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4 <= base_0_lcssa_i104107_reg_132;
        end if; 
    end process;


    ap_predicate_op80_call_state11_assign_proc : process(icmp_ln60_reg_446, and_ln60_reg_450, and_ln75_reg_468, icmp_ln90_reg_477, icmp_ln102_reg_491)
    begin
                ap_predicate_op80_call_state11 <= (((((icmp_ln102_reg_491 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln75_reg_468) and (ap_const_lv1_0 = and_ln60_reg_450)) or ((icmp_ln90_reg_477 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln75_reg_468) and (ap_const_lv1_0 = and_ln60_reg_450))) or ((icmp_ln102_reg_491 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln75_reg_468) and (icmp_ln60_reg_446 = ap_const_lv1_0))) or ((icmp_ln90_reg_477 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln75_reg_468) and (icmp_ln60_reg_446 = ap_const_lv1_0)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    aux_address0_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_address0, grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            aux_address0 <= grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            aux_address0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_address0;
        else 
            aux_address0 <= "XXX";
        end if; 
    end process;


    aux_ce0_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_ce0, grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            aux_ce0 <= grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            aux_ce0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_ce0;
        else 
            aux_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    aux_we0_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            aux_we0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_we0;
        else 
            aux_we0 <= ap_const_logic_0;
        end if; 
    end process;

    base_fu_345_p2 <= std_logic_vector(unsigned(sub_ln90_reg_486) + unsigned(ap_const_lv2_1));
    bitcast_ln60_fu_202_p1 <= p_read;
    bitcast_ln75_fu_261_p1 <= grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out;
    empty_fu_305_p1 <= grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out(2 - 1 downto 0);

    grp_fu_190_p0_assign_proc : process(ap_CS_fsm_state1, p_read, grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_190_p0 <= grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_190_p0 <= p_read;
        else 
            grp_fu_190_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1934_p_ce <= grp_fu_500_ce;
    grp_fu_1934_p_din0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din0;
    grp_fu_1934_p_din1 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din1;
    grp_fu_1934_p_opcode <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_opcode;
    grp_fu_1943_p_ce <= grp_fu_512_ce;
    grp_fu_1943_p_din0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din0;
    grp_fu_1943_p_din1 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din1;
    grp_fu_1960_p_ce <= ap_const_logic_1;
    grp_fu_1960_p_din0 <= grp_fu_190_p0;
    grp_fu_1960_p_din1 <= ap_const_lv32_0;
    grp_fu_1960_p_opcode <= ap_const_lv5_1;
    grp_fu_1967_p_ce <= grp_fu_524_ce;
    grp_fu_1967_p_din0 <= grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din0;
    grp_fu_1967_p_din1 <= grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din1;
    grp_fu_1967_p_opcode <= grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_opcode;

    grp_fu_500_ce_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_ce, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_500_ce <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_ce;
        else 
            grp_fu_500_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_5026_p_ce <= grp_fu_516_ce;
    grp_fu_5026_p_din0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din0;
    grp_fu_5026_p_din1 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din1;
    grp_fu_5030_p_ce <= grp_fu_504_ce;
    grp_fu_5030_p_din0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din0;
    grp_fu_5030_p_din1 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din1;
    grp_fu_5030_p_opcode <= ap_const_lv2_0;
    grp_fu_5038_p_ce <= grp_fu_508_ce;
    grp_fu_5038_p_din0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din0;
    grp_fu_5038_p_din1 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din1;
    grp_fu_5038_p_opcode <= ap_const_lv2_0;
    grp_fu_5042_p_ce <= grp_fu_520_ce;
    grp_fu_5042_p_din0 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din0;
    grp_fu_5042_p_din1 <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din1;

    grp_fu_504_ce_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_ce, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_504_ce <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_ce;
        else 
            grp_fu_504_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_508_ce_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_ce, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_508_ce <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_ce;
        else 
            grp_fu_508_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_512_ce_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_ce, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_512_ce <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_ce;
        else 
            grp_fu_512_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_516_ce_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_ce, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_516_ce <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_ce;
        else 
            grp_fu_516_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_520_ce_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_ce, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_520_ce <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_ce;
        else 
            grp_fu_520_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_524_ce_assign_proc : process(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_ce, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_524_ce <= grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_ce;
        else 
            grp_fu_524_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start <= grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg;
    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start <= grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg;
    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start <= grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg;
    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start <= grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg;
    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start <= grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg;
    icmp_ln102_6_fu_361_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4 = ap_const_lv2_3) else "1";
    icmp_ln102_fu_351_p2 <= "1" when (base_fu_345_p2 = ap_const_lv2_3) else "0";
    icmp_ln60_20_fu_219_p2 <= "0" when (tmp_s_fu_205_p4 = ap_const_lv8_FF) else "1";
    icmp_ln60_21_fu_225_p2 <= "1" when (trunc_ln60_fu_215_p1 = ap_const_lv23_0) else "0";
    icmp_ln60_fu_196_p2 <= "1" when (this_01_i = ap_const_lv32_0) else "0";
    icmp_ln75_7_fu_284_p2 <= "1" when (trunc_ln75_fu_274_p1 = ap_const_lv23_0) else "0";
    icmp_ln75_fu_278_p2 <= "0" when (tmp_60_fu_264_p4 = ap_const_lv8_FF) else "1";
    icmp_ln90_fu_310_p2 <= "1" when (unsigned(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln60_fu_231_p2 <= (icmp_ln60_21_fu_225_p2 or icmp_ln60_20_fu_219_p2);
    or_ln75_fu_290_p2 <= (icmp_ln75_fu_278_p2 or icmp_ln75_7_fu_284_p2);
    select_ln102_fu_373_p3 <= 
        ap_const_lv3_3 when (icmp_ln102_6_fu_361_p2(0) = '1') else 
        add_ln102_fu_367_p2;
        sext_ln98_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln98_fu_329_p2),32));

    sub_ln90_fu_323_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_fu_305_p1));

    this_01_o_assign_proc : process(this_01_i, add_ln366_fu_255_p2, ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln90_fu_310_p2, tmp_fu_339_p2)
    begin
        if (((icmp_ln90_fu_310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            this_01_o <= tmp_fu_339_p2;
        elsif (((icmp_ln90_fu_310_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            this_01_o <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            this_01_o <= add_ln366_fu_255_p2;
        else 
            this_01_o <= this_01_i;
        end if; 
    end process;


    this_01_o_ap_vld_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln90_fu_310_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((icmp_ln90_fu_310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln90_fu_310_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            this_01_o_ap_vld <= ap_const_logic_1;
        else 
            this_01_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_60_fu_264_p4 <= bitcast_ln75_fu_261_p1(30 downto 23);
    tmp_fu_339_p2 <= std_logic_vector(signed(sext_ln98_fu_335_p1) + signed(add_ln366_reg_463));
    tmp_s_fu_205_p4 <= bitcast_ln60_fu_202_p1(30 downto 23);
    trunc_ln60_fu_215_p1 <= bitcast_ln60_fu_202_p1(23 - 1 downto 0);
    trunc_ln75_fu_274_p1 <= bitcast_ln75_fu_261_p1(23 - 1 downto 0);
    xor_ln90_fu_316_p2 <= (empty_fu_305_p1 xor ap_const_lv2_3);
    xor_ln98_fu_329_p2 <= (sub_ln90_fu_323_p2 xor ap_const_lv2_2);
    zext_ln102_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4),3));
end behav;
